
/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dbgmcu.c,210
#define IDCODE_DEVID_MASK 45,1739
uint32_t DBGMCU_GetREVID(73,2714
uint32_t DBGMCU_GetDEVID(83,2893
void DBGMCU_Config(115,4004
void DBGMCU_APB1PeriphConfig(152,5679
void DBGMCU_APB2PeriphConfig(181,6814

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_wwdg.c,341
#define CFR_WDGTB_MASK 103,4730
#define CFR_W_MASK 104,4780
#define BIT_MASK 105,4830
void WWDG_DeInit(133,5855
void WWDG_SetPrescaler(149,6456
void WWDG_SetWindowValue(168,7045
void WWDG_EnableIT(191,7631
void WWDG_SetCounter(203,7940
void WWDG_Enable(235,8896
FlagStatus WWDG_GetFlagStatus(263,9664
void WWDG_ClearFlag(283,9977

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_misc.c,210
#define AIRCR_VECTKEY_MASK 71,3045
void NVIC_PriorityGroupConfig(100,4582
void NVIC_Init(118,5324
void NVIC_SetVectorTable(161,7164
void NVIC_SystemLPConfig(180,7870
void SysTick_CLKSourceConfig(204,8607

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_flash.c,1227
#define RDPRT_MASK 91,3966
#define WRP01_MASK 92,4025
#define WRP23_MASK 93,4084
void FLASH_SetLatency(131,5666
void FLASH_HalfCycleAccessCmd(157,6461
void FLASH_PrefetchBufferCmd(178,6960
void FLASH_Unlock(228,8656
void FLASH_Lock(243,8955
FLASH_Status FLASH_ErasePage(261,9786
FLASH_Status FLASH_EraseAllPages(299,11030
FLASH_Status FLASH_ProgramWord(334,12252
FLASH_Status FLASH_ProgramHalfWord(392,14108
void FLASH_OB_Unlock(483,18211
void FLASH_OB_Lock(498,18526
void FLASH_OB_Launch(509,18753
FLASH_Status FLASH_OB_Erase(522,19186
FLASH_Status FLASH_OB_EnableWRP(592,21450
FLASH_Status FLASH_OB_RDPConfig(651,23489
FLASH_Status FLASH_OB_UserConfig(716,25725
FLASH_Status FLASH_OB_BOOTConfig(760,27110
FLASH_Status FLASH_OB_VDDAConfig(802,28448
FLASH_Status FLASH_OB_SRAMParityConfig(844,29746
FLASH_Status FLASH_OB_WriteUser(890,31685
FLASH_Status FLASH_ProgramOptionByteData(934,33265
uint8_t FLASH_OB_GetUser(965,34185
uint32_t FLASH_OB_GetWRP(976,34456
FlagStatus FLASH_OB_GetRDP(987,34757
void FLASH_ITConfig(1027,35831
FlagStatus FLASH_GetFlagStatus(1055,36762
void FLASH_ClearFlag(1083,37559
FLASH_Status FLASH_GetStatus(1098,37950
FLASH_Status FLASH_WaitForLastOperation(1134,38851

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_pwr.c,559
#define PWR_OFFSET 51,1967
#define CR_OFFSET 56,2093
#define DBP_BitNumber 57,2147
#define CR_DBP_BB 58,2186
#define PVDE_BitNumber 61,2318
#define CR_PVDE_BB 62,2357
#define CR_DS_MASK 67,2556
#define CR_PLS_MASK 68,2613
void PWR_DeInit(100,3829
void PWR_BackupAccessCmd(114,4335
void PWR_PVDLevelConfig(158,6171
void PWR_PVDCmd(183,6757
void PWR_WakeUpPinCmd(219,8005
void PWR_EnterSleepMode(351,14131
void PWR_EnterSTOPMode(391,15844
void PWR_EnterSTANDBYMode(438,17306
FlagStatus PWR_GetFlagStatus(488,19037
void PWR_ClearFlag(514,19645

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rtc.c,2336
#define RTC_TR_RESERVED_MASK 255,13923
#define RTC_DR_RESERVED_MASK 256,13979
#define RTC_INIT_MASK 257,14036
#define RTC_RSF_MASK 258,14094
#define RTC_FLAGS_MASK 259,14150
#define INITMODE_TIMEOUT 266,14705
#define SYNCHRO_TIMEOUT 267,14763
#define RECALPF_TIMEOUT 268,14821
#define SHPF_TIMEOUT 269,14879
ErrorStatus RTC_DeInit(326,18026
ErrorStatus RTC_Init(409,20474
void RTC_StructInit(455,21772
void RTC_WriteProtectionCmd(477,22611
ErrorStatus RTC_EnterInitMode(504,23370
void RTC_ExitInitMode(549,24545
ErrorStatus RTC_WaitForSynchro(571,25578
ErrorStatus RTC_RefClockCmd(622,26861
void RTC_BypassShadowCmd(670,28021
ErrorStatus RTC_SetTime(724,29682
void RTC_TimeStructInit(828,32696
void RTC_GetTime(847,33401
uint32_t RTC_GetSubSecond(880,34726
ErrorStatus RTC_SetDate(905,35600
void RTC_DateStructInit(996,38294
void RTC_GetDate(1015,39013
void RTC_SetAlarm(1075,41482
void RTC_AlarmStructInit(1186,45722
void RTC_GetAlarm(1216,47031
ErrorStatus RTC_AlarmCmd(1270,49570
void RTC_AlarmSubSecondConfig(1364,53974
uint32_t RTC_GetAlarmSubSecond(1405,55234
void RTC_WakeUpClockConfig(1453,56878
void RTC_SetWakeUpCounter(1480,57724
uint32_t RTC_GetWakeUpCounter(1501,58276
ErrorStatus RTC_WakeUpCmd(1513,58589
void RTC_DayLightSavingConfig(1589,60830
uint32_t RTC_GetStoreOperation(1616,61669
void RTC_OutputConfig(1654,63164
void RTC_CalibOutputCmd(1697,64439
void RTC_CalibOutputConfig(1729,65373
ErrorStatus RTC_SmoothCalibConfig(1765,66923
void RTC_TimeStampCmd(1841,69492
void RTC_GetTimeStamp(1885,70967
uint32_t RTC_GetTimeStampSubSecond(1929,73137
void RTC_TamperTriggerConfig(1967,74600
void RTC_TamperCmd(1997,75649
void RTC_TamperFilterConfig(2028,76790
void RTC_TamperSamplingFreqConfig(2062,78745
void RTC_TamperPinsPrechargeDuration(2085,79863
void RTC_TimeStampOnTamperDetectionCmd(2105,80604
void RTC_TamperPullUpCmd(2128,81246
void RTC_WriteBackupRegister(2169,82485
uint32_t RTC_ReadBackupRegister(2190,83100
void RTC_OutputTypeConfig(2230,84306
ErrorStatus RTC_SynchroShiftConfig(2268,85723
void RTC_ITConfig(2384,90413
FlagStatus RTC_GetFlagStatus(2434,92382
void RTC_ClearFlag(2472,93490
ITStatus RTC_GetITStatus(2494,94398
void RTC_ClearITPendingBit(2536,95762
static uint8_t RTC_ByteToBcd2(2559,96347
static uint8_t RTC_Bcd2ToByte(2577,96681

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_can.c,1315
#define MCR_DBF 86,4113
#define TMIDxR_TXRQ 89,4229
#define FMR_FINIT 92,4351
#define INAK_TIMEOUT 95,4455
#define SLAK_TIMEOUT 97,4534
#define CAN_FLAGS_TSR 100,4615
#define CAN_FLAGS_RF1R 102,4696
#define CAN_FLAGS_RF0R 104,4777
#define CAN_FLAGS_MSR 106,4857
#define CAN_FLAGS_ESR 108,4937
#define CAN_TXMAILBOX_0 111,5018
#define CAN_TXMAILBOX_1 112,5061
#define CAN_TXMAILBOX_2 113,5104
#define CAN_MODE_MASK 115,5150
void CAN_DeInit(152,6845
uint8_t CAN_Init(172,7626
void CAN_FilterInit(309,11444
void CAN_StructInit(400,15080
void CAN_SlaveStartBank(443,16353
void CAN_DBGFreeze(468,17226
void CAN_TTComModeCmd(497,18181
uint8_t CAN_Transmit(551,20033
uint8_t CAN_TransmitStatus(623,22811
void CAN_CancelTransmit(677,24505
void CAN_Receive(724,25980
void CAN_FIFORelease(773,27928
uint8_t CAN_MessagePending(796,28592
uint8_t CAN_OperatingModeRequest(846,30088
uint8_t CAN_Sleep(927,32248
uint8_t CAN_WakeUp(952,32990
uint8_t CAN_GetLastErrorCode(1014,35147
uint8_t CAN_GetReceiveErrorCounter(1039,36071
uint8_t CAN_GetLSBTransmitErrorCounter(1059,36616
void CAN_ITConfig(1218,45281
FlagStatus CAN_GetFlagStatus(1258,46931
void CAN_ClearFlag(1358,49793
ITStatus CAN_GetITStatus(1418,51974
void CAN_ClearITPendingBit(1522,55617
static ITStatus CheckITStatus(1600,58039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_syscfg.c,825
#define CFGR1_CLEAR_MASK 63,2521
#define SYSCFG_OFFSET 66,2665
#define CFGR1_OFFSET 70,2806
#define USBITRMP_BitNumber 71,2867
#define CFGR1_USBITRMP_BB 72,2911
#define CFGR2_OFFSET 76,3092
#define BYPADDRPAR_BitNumber 77,3153
#define CFGR1_BYPADDRPAR_BB 78,3197
void SYSCFG_DeInit(108,4373
void SYSCFG_MemoryRemapConfig(134,5383
void SYSCFG_DMAChannelRemapConfig(175,7286
void SYSCFG_TriggerRemapConfig(205,8423
void SYSCFG_EncoderRemapConfig(235,9585
void SYSCFG_USBInterruptLineRemapCmd(261,10742
void SYSCFG_I2CFastModePlusConfig(293,12596
void SYSCFG_ITConfig(325,13830
void SYSCFG_EXTILineConfig(351,14661
void SYSCFG_BreakConfig(375,15832
void SYSCFG_BypassParityCheckDisable(390,16264
void SYSCFG_SRAMWRPEnable(403,16696
FlagStatus SYSCFG_GetFlagStatus(419,17262
void SYSCFG_ClearFlag(448,18009

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_adc.c,2777
#define CFGR_CLEAR_Mask 92,4083
#define JSQR_CLEAR_Mask 95,4171
#define CCR_CLEAR_MASK 98,4254
#define JDR_Offset 101,4349
void ADC_DeInit(139,5885
void ADC_Init(168,6895
void ADC_StructInit(218,9008
void ADC_InjectedInit(239,10029
void ADC_InjectedStructInit(276,12072
void ADC_CommonInit(295,13156
void ADC_CommonStructInit(353,15331
void ADC_Cmd(379,16223
void ADC_StartCalibration(402,16787
uint32_t ADC_GetCalibrationValue(416,17126
void ADC_SetCalibrationValue(430,17502
void ADC_SelectCalibrationMode(448,18225
FlagStatus ADC_GetCalibrationStatus(464,18766
void ADC_DisableCmd(489,19392
FlagStatus ADC_GetDisableCmdStatus(504,19789
void ADC_VoltageRegulatorCmd(532,20537
void ADC_SelectDifferentialMode(576,22239
void ADC_SelectQueueOfContextMode(602,23028
void ADC_AutoDelayCmd(627,23721
void ADC_AnalogWatchdogCmd(694,26452
void ADC_AnalogWatchdog1ThresholdsConfig(719,27434
void ADC_AnalogWatchdog2ThresholdsConfig(744,28424
void ADC_AnalogWatchdog3ThresholdsConfig(768,29317
void ADC_AnalogWatchdog1SingleChannelConfig(808,31041
void ADC_AnalogWatchdog2SingleChannelConfig(849,32839
void ADC_AnalogWatchdog3SingleChannelConfig(890,34633
void ADC_TempSensorCmd(948,36897
void ADC_VrefintCmd(989,37928
void ADC_VbatCmd(1030,38914
void ADC_RegularChannelConfig(1162,44082
void ADC_RegularChannelSequencerLengthConfig(1269,47732
void ADC_ExternalTriggerConfig(1309,50060
void ADC_StartConversion(1326,50768
FlagStatus ADC_GetStartConversionStatus(1340,51170
void ADC_StopConversion(1365,51798
void ADC_DiscModeChannelCountConfig(1383,52326
void ADC_DiscModeCmd(1410,53298
uint16_t ADC_GetConversionValue(1432,53966
uint32_t ADC_GetDualModeConversionValue(1449,54694
void ADC_SetChannelOffset1(1497,56484
void ADC_SetChannelOffset2(1540,58320
void ADC_SetChannelOffset3(1583,60156
void ADC_SetChannelOffset4(1626,61992
void ADC_ChannelOffset1Cmd(1649,62755
void ADC_ChannelOffset2Cmd(1674,63422
void ADC_ChannelOffset3Cmd(1699,64089
void ADC_ChannelOffset4Cmd(1724,64756
void ADC_DMACmd(1775,66496
void ADC_DMAConfig(1799,67204
void ADC_InjectedChannelConfig(1880,70916
void ADC_InjectedSequencerLengthConfig(1943,73156
void ADC_ExternalTriggerInjectedConfig(1990,75930
void ADC_StartInjectedConversion(2010,76864
void ADC_StopInjectedConversion(2025,77336
FlagStatus ADC_GetStartInjectedConversionStatus(2039,77771
void ADC_AutoInjectedConvCmd(2068,78603
void ADC_InjectedDiscModeCmd(2094,79461
uint16_t ADC_GetInjectedConversionValue(2122,80498
void ADC_ITConfig(2255,86742
FlagStatus ADC_GetFlagStatus(2292,88206
void ADC_ClearFlag(2332,89681
FlagStatus ADC_GetCommonFlagStatus(2370,91849
void ADC_ClearCommonFlag(2431,94383
ITStatus ADC_GetITStatus(2467,95944
void ADC_ClearITPendingBit(2507,97537

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_gpio.c,430
void GPIO_DeInit(121,5318
void GPIO_Init(174,7048
void GPIO_StructInit(229,9126
void GPIO_PinLockConfig(250,10040
uint8_t GPIO_ReadInputDataBit(296,11298
uint16_t GPIO_ReadInputData(320,11892
uint8_t GPIO_ReadOutputDataBit(337,12477
uint16_t GPIO_ReadOutputData(361,13082
void GPIO_SetBits(378,13647
void GPIO_ResetBits(396,14255
void GPIO_WriteBit(418,15106
void GPIO_Write(442,15760
void GPIO_PinAFConfig(498,18218

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_opamp.c,678
#define OPAMP_CSR_DEFAULT_MASK 109,4557
#define OPAMP_CSR_TIMERMUX_MASK 110,4631
#define OPAMP_CSR_TRIMMING_MASK 111,4705
void OPAMP_DeInit(144,6046
void OPAMP_Init(164,7026
void OPAMP_StructInit(192,8122
void OPAMP_PGAConfig(209,8858
void OPAMP_VrefConfig(239,10241
void OPAMP_VrefConnectNonInvertingInput(271,11399
void OPAMP_VrefConnectADCCmd(297,12403
void OPAMP_TimerControlledMuxConfig(331,13906
void OPAMP_TimerControlledMuxCmd(364,15400
void OPAMP_Cmd(393,16478
uint32_t OPAMP_GetOutputLevel(424,17722
void OPAMP_OffsetTrimModeSelect(458,18846
void OPAMP_OffsetTrimConfig(484,20010
void OPAMP_StartCalibration(517,21293
void OPAMP_LockConfig(562,22797

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_iwdg.c,299
#define KR_KEY_RELOAD 108,5654
#define KR_KEY_ENABLE 109,5699
void IWDG_WriteAccessCmd(140,6998
void IWDG_SetPrescaler(160,7776
void IWDG_SetReload(173,8125
void IWDG_ReloadCounter(186,8454
void IWDG_SetWindowValue(197,8682
void IWDG_Enable(225,9368
FlagStatus IWDG_GetFlagStatus(255,10249

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_usart.c,1940
#define CR1_CLEAR_MASK 97,4398
#define CR2_CLOCK_CLEAR_MASK 102,4696
#define CR3_CLEAR_MASK 106,4928
#define IT_MASK 109,5042
void USART_DeInit(173,8261
void USART_Init(217,9686
void USART_StructInit(338,14133
void USART_ClockInit(359,15103
void USART_ClockStructInit(389,16563
void USART_Cmd(406,17305
void USART_DirectionModeCmd(436,18432
void USART_OverSampling8Cmd(468,19634
void USART_OneBitMethodCmd(496,20650
void USART_MSBFirstCmd(526,21781
void USART_DataInvCmd(560,23175
void USART_InvPinCmd(596,24680
void USART_SWAPPinCmd(629,25975
void USART_ReceiverTimeOutCmd(655,26867
void USART_SetReceiverTimeOut(682,27752
void USART_SetPrescaler(705,28673
void USART_STOPModeCmd(754,30361
void USART_StopModeWakeUpSourceConfig(787,31624
void USART_AutoBaudRateCmd(838,33796
void USART_AutoBaudRateConfig(872,35131
void USART_SendData(915,36782
uint16_t USART_ReceiveData(931,37314
void USART_SetAddress(981,39477
void USART_MuteModeCmd(1000,40177
void USART_MuteModeWakeUpConfig(1028,41219
void USART_AddressDetectionConfig(1048,42075
void USART_LINBreakDetectLengthConfig(1113,45122
void USART_LINCmd(1131,45847
void USART_HalfDuplexCmd(1189,48162
void USART_SetGuardTime(1270,51660
void USART_SmartCardCmd(1289,52346
void USART_SmartCardNACKCmd(1314,53193
void USART_SetAutoRetryCount(1338,54046
void USART_SetBlockLength(1356,54771
void USART_IrDAConfig(1419,57707
void USART_IrDACmd(1437,58366
void USART_DECmd(1495,60680
void USART_DEPolarityConfig(1522,61633
void USART_SetDEAssertionTime(1540,62335
void USART_SetDEDeassertionTime(1560,63226
void USART_DMACmd(1607,65252
void USART_DMAReceptionErrorConfig(1640,66622
void USART_ITConfig(1773,74422
void USART_RequestCmd(1827,76212
void USART_OverrunDetectionConfig(1860,77508
FlagStatus USART_GetFlagStatus(1902,79646
void USART_ClearFlag(1953,81777
ITStatus USART_GetITStatus(1984,83305
void USART_ClearITPendingBit(2056,86013

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_i2c.c,1646
#define CR1_CLEAR_MASK 94,4336
#define CR2_CLEAR_MASK 95,4429
#define TIMING_CLEAR_MASK 96,4522
#define ERROR_IT_MASK 97,4618
#define TC_IT_MASK 98,4717
void I2C_DeInit(145,6852
void I2C_Init(174,7783
void I2C_StructInit(253,10871
void I2C_Cmd(279,11950
void I2C_SoftwareResetCmd(302,12538
void I2C_ITConfig(334,13802
void I2C_StretchClockCmd(360,14553
void I2C_StopModeCmd(385,15250
void I2C_DualAddressCmd(410,15949
void I2C_OwnAddress2Config(444,17221
void I2C_GeneralCallCmd(474,18178
void I2C_SlaveByteControlCmd(499,18873
void I2C_SlaveAddressConfig(524,19629
void I2C_10BitAddressingModeCmd(553,20539
void I2C_AutoEndCmd(618,23169
void I2C_ReloadCmd(643,23852
void I2C_NumberOfBytesConfig(667,24514
void I2C_MasterRequestConfig(696,25470
void I2C_GenerateSTART(722,26263
void I2C_GenerateSTOP(747,26979
void I2C_10BitAddressHeaderCmd(774,27845
void I2C_AcknowledgeConfig(799,28550
uint8_t I2C_GetAddressMatched(822,29158
uint16_t I2C_GetTransferDirection(836,29606
void I2C_TransferHandling(880,31349
void I2C_SMBusAlertCmd(951,34249
void I2C_ClockTimeoutCmd(976,34953
void I2C_ExtendedClockTimeoutCmd(1001,35714
void I2C_IdleClockTimeoutCmd(1027,36488
void I2C_TimeoutAConfig(1052,37225
void I2C_TimeoutBConfig(1079,38008
void I2C_CalculatePEC(1107,38824
void I2C_PECRequestCmd(1132,39526
uint8_t I2C_GetPEC(1155,40143
uint32_t I2C_ReadRegister(1201,41764
void I2C_SendData(1244,43144
uint8_t I2C_ReceiveData(1258,43567
void I2C_DMACmd(1301,45234
FlagStatus I2C_GetFlagStatus(1421,51402
void I2C_ClearFlag(1465,52700
ITStatus I2C_GetITStatus(1495,53927
void I2C_ClearITPendingBit(1559,55759

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dac.c,808
#define CR_CLEAR_MASK 118,5841
#define DUAL_SWTRIG_SET 121,5940
#define DUAL_SWTRIG_RESET 122,5999
#define DHR12R1_OFFSET 125,6089
#define DHR12R2_OFFSET 126,6148
#define DHR12RD_OFFSET 127,6207
#define DOR_OFFSET 130,6295
void DAC_DeInit(158,7302
void DAC_Init(177,8024
void DAC_StructInit(213,9686
void DAC_Cmd(237,10783
void DAC_SoftwareTriggerCmd(265,11661
void DAC_DualSoftwareTriggerCmd(289,12453
void DAC_WaveGenerationCmd(320,13525
void DAC_SetChannel1Data(349,14599
void DAC_SetChannel2Data(374,15487
void DAC_SetDualChannelData(402,16616
uint16_t DAC_GetDataOutputValue(436,17622
void DAC_DMACmd(481,19210
void DAC_ITConfig(529,20908
FlagStatus DAC_GetFlagStatus(561,22099
void DAC_ClearFlag(594,23117
ITStatus DAC_GetITStatus(617,24095
void DAC_ClearITPendingBit(655,25311

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_spi.c,1240
#define CR1_CLEAR_MASK 138,7406
#define CR2_LDMA_MASK 139,7455
#define I2SCFGR_CLEAR_MASK 141,7506
void SPI_I2S_DeInit(190,10153
void SPI_StructInit(226,11178
void SPI_Init(257,12558
void I2S_StructInit(354,17167
void I2S_Init(391,18661
void SPI_Cmd(494,22313
void SPI_TIModeCmd(524,23347
void I2S_Cmd(550,24157
void SPI_DataSizeConfig(587,25654
void SPI_RxFIFOThresholdConfig(614,26641
void SPI_BiDirectionalLineConfig(636,27492
void SPI_NSSInternalSoftwareConfig(664,28458
void I2S_FullDuplexConfig(701,29975
void SPI_SSOutputCmd(752,31933
void SPI_NSSPulseModeCmd(781,32970
void SPI_SendData8(830,34618
void SPI_I2S_SendData16(850,35182
uint8_t SPI_ReceiveData8(863,35565
uint16_t SPI_I2S_ReceiveData16(882,36123
void SPI_CRCLengthConfig(964,40681
void SPI_CalculateCRC(984,41330
void SPI_TransmitCRC(1007,41922
uint16_t SPI_GetCRC(1025,42570
uint16_t SPI_GetCRCPolynomial(1051,43226
void SPI_I2S_DMACmd(1088,44518
void SPI_LastDMATransferCmd(1125,46117
void SPI_I2S_ITConfig(1224,51088
uint16_t SPI_GetTransmissionFIFOStatus(1260,52219
uint16_t SPI_GetReceptionFIFOStatus(1275,52847
FlagStatus SPI_I2S_GetFlagStatus(1298,53907
void SPI_I2S_ClearFlag(1334,55284
ITStatus SPI_I2S_GetITStatus(1358,56359

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_exti.c,302
#define EXTI_LINENONE 95,4601
void EXTI_DeInit(124,5631
void EXTI_Init(154,6655
void EXTI_StructInit(213,9244
void EXTI_GenerateSWInterrupt(228,9808
FlagStatus EXTI_GetFlagStatus(262,10967
void EXTI_ClearFlag(286,11608
ITStatus EXTI_GetITStatus(300,12124
void EXTI_ClearITPendingBit(328,12968

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_crc.c,482
void CRC_DeInit(95,3751
void CRC_ResetDR(114,4257
void CRC_PolynomialSizeSelect(130,4798
void CRC_ReverseInputDataSelect(159,5783
void CRC_ReverseOutputDataCmd(185,6544
void CRC_SetInitRegister(208,7157
void CRC_SetPolynomial(218,7393
uint32_t CRC_CalcCRC(244,8061
uint32_t CRC_CalcCRC16bits(256,8319
uint32_t CRC_CalcCRC8bits(268,8594
uint32_t CRC_CalcBlockCRC(281,8971
uint32_t CRC_GetCRC(297,9284
void CRC_SetIDRegister(323,9970
uint8_t CRC_GetIDRegister(333,10204

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_comp.c,284
#define COMP_CSR_CLEAR_MASK 180,11467
void COMP_DeInit(213,12795
void COMP_Init(241,14332
void COMP_StructInit(283,16601
void COMP_Cmd(310,17977
void COMP_SwitchCmd(340,19121
uint32_t COMP_GetOutputLevel(376,20617
void COMP_WindowCmd(433,22653
void COMP_LockConfig(478,24169

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dma.c,893
#define CCR_CLEAR_MASK 87,4291
#define FLAG_Mask 88,4381
#define DMA1_CHANNEL1_IT_MASK 92,4504
#define DMA1_CHANNEL2_IT_MASK 93,4613
#define DMA1_CHANNEL3_IT_MASK 94,4722
#define DMA1_CHANNEL4_IT_MASK 95,4831
#define DMA1_CHANNEL5_IT_MASK 96,4940
#define DMA1_CHANNEL6_IT_MASK 97,5049
#define DMA1_CHANNEL7_IT_MASK 98,5158
#define DMA2_CHANNEL1_IT_MASK 101,5318
#define DMA2_CHANNEL2_IT_MASK 102,5427
#define DMA2_CHANNEL3_IT_MASK 103,5536
#define DMA2_CHANNEL4_IT_MASK 104,5645
#define DMA2_CHANNEL5_IT_MASK 105,5754
void DMA_DeInit(141,7382
void DMA_Init(235,10282
void DMA_StructInit(293,12960
void DMA_Cmd(328,14562
void DMA_SetCurrDataCounter(387,17065
uint16_t DMA_GetCurrDataCounter(405,17777
void DMA_ITConfig(481,21407
FlagStatus DMA_GetFlagStatus(561,25454
void DMA_ClearFlag(657,29685
ITStatus DMA_GetITStatus(736,33785
void DMA_ClearITPendingBit(832,38196

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_tim.c,4248
#define SMCR_ETR_MASK 136,6349
#define CCMR_OFFSET 137,6397
#define CCER_CCE_SET 138,6444
#define	CCER_CCNE_SET 139,6493
#define CCMR_OC13M_MASK 140,6541
#define CCMR_OC24M_MASK 141,6592
void TIM_DeInit(199,9207
void TIM_TimeBaseInit(267,11409
void TIM_TimeBaseStructInit(319,13111
void TIM_PrescalerConfig(339,14068
void TIM_CounterModeConfig(362,15090
void TIM_SetCounter(388,15806
void TIM_SetAutoreload(403,16261
uint32_t TIM_GetCounter(417,16666
uint16_t TIM_GetPrescaler(431,17045
void TIM_UpdateDisableConfig(447,17529
void TIM_UpdateRequestConfig(476,18580
void TIM_UIFRemap(502,19409
void TIM_ARRPreloadConfig(527,20146
void TIM_SelectOnePulseMode(554,20933
void TIM_SetClockDivision(577,21706
void TIM_Cmd(598,22337
void TIM_OC1Init(676,25488
void TIM_OC2Init(756,28449
void TIM_OC3Init(837,31563
void TIM_OC4Init(917,34656
void TIM_OC5Init(982,36948
void TIM_OC6Init(1046,39210
void TIM_SelectGC5C1(1110,41425
void TIM_SelectGC5C2(1136,42161
void TIM_SelectGC5C3(1163,42899
void TIM_OCStructInit(1187,43508
void TIM_SelectOCxM(1229,45506
void TIM_SetCompare1(1275,46894
void TIM_SetCompare2(1291,47373
void TIM_SetCompare3(1306,47837
void TIM_SetCompare4(1321,48301
void TIM_SetCompare5(1336,48753
void TIM_SetCompare6(1351,49205
void TIM_ForcedOC1Config(1369,49934
void TIM_ForcedOC2Config(1398,50935
void TIM_ForcedOC3Config(1426,51934
void TIM_ForcedOC4Config(1455,52918
void TIM_ForcedOC5Config(1483,53908
void TIM_ForcedOC6Config(1511,54892
void TIM_OC1PreloadConfig(1539,55820
void TIM_OC2PreloadConfig(1569,56757
void TIM_OC3PreloadConfig(1598,57693
void TIM_OC4PreloadConfig(1627,58612
void TIM_OC5PreloadConfig(1656,59539
void TIM_OC6PreloadConfig(1685,60461
void TIM_OC1FastConfig(1714,61448
void TIM_OC2FastConfig(1745,62434
void TIM_OC3FastConfig(1775,63422
void TIM_OC4FastConfig(1805,64393
void TIM_ClearOC1Ref(1835,65391
void TIM_ClearOC2Ref(1865,66345
void TIM_ClearOC3Ref(1894,67299
void TIM_ClearOC4Ref(1923,68236
void TIM_ClearOC5Ref(1952,69181
void TIM_ClearOC6Ref(1981,70121
void TIM_SelectOCREFClear(2010,71141
void TIM_OC1PolarityConfig(2030,71944
void TIM_OC1NPolarityConfig(2057,72805
void TIM_OC2PolarityConfig(2084,73681
void TIM_OC2NPolarityConfig(2111,74547
void TIM_OC3PolarityConfig(2138,75424
void TIM_OC3NPolarityConfig(2165,76288
void TIM_OC4PolarityConfig(2192,77168
void TIM_OC5PolarityConfig(2219,78028
void TIM_OC6PolarityConfig(2246,78888
void TIM_CCxCmd(2279,80089
void TIM_CCxNCmd(2309,81144
void TIM_ICInit(2391,84571
void TIM_ICStructInit(2444,86655
void TIM_PWMIConfig(2463,87479
uint32_t TIM_GetCapture1(2520,89572
uint32_t TIM_GetCapture2(2535,89971
uint32_t TIM_GetCapture3(2549,90352
uint32_t TIM_GetCapture4(2563,90734
void TIM_SetIC1Prescaler(2583,91510
void TIM_SetIC2Prescaler(2608,92436
void TIM_SetIC3Prescaler(2632,93371
void TIM_SetIC4Prescaler(2656,94279
void TIM_BDTRConfig(2709,96345
void TIM_Break1Config(2739,97987
void TIM_Break2Config(2761,98985
void TIM_Break1Cmd(2781,99727
void TIM_Break2Cmd(2806,100387
void TIM_BDTRStructInit(2830,100997
void TIM_CtrlPWMOutputs(2849,101834
void TIM_SelectCOM(2874,102535
void TIM_CCPreloadControl(2899,103236
void TIM_ITConfig(2956,105548
void TIM_GenerateEvent(2994,107101
FlagStatus TIM_GetFlagStatus(3029,108771
void TIM_ClearFlag(3073,110508
ITStatus TIM_GetITStatus(3101,111778
void TIM_ClearITPendingBit(3142,113300
void TIM_DMAConfig(3179,114676
void TIM_DMACmd(3206,115951
void TIM_SelectCCDMA(3232,116740
void TIM_InternalClockConfig(3271,117695
void TIM_ITRxExternalClockConfig(3292,118480
void TIM_TIxExternalClockConfig(3322,119760
void TIM_ETRClockMode1Config(3362,121556
void TIM_ETRClockMode2Config(3409,123482
void TIM_SelectInputTrigger(3476,126541
void TIM_SelectOutputTrigger(3519,128357
void TIM_SelectOutputTrigger2(3557,130726
void TIM_SelectSlaveMode(3584,132191
void TIM_SelectMasterSlaveMode(3607,133077
void TIM_ETRConfig(3637,134432
void TIM_EncoderInterfaceConfig(3695,136766
void TIM_SelectHallSensor(3747,138460
void TIM_RemapConfig(3803,140788
static void TI1_Config(3834,142045
static void TI2_Config(3875,143833
static void TI3_Config(3917,145678
static void TI4_Config(3958,147487

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rcc.c,2305
#define RCC_OFFSET 72,3408
#define CR_OFFSET 77,3537
#define HSION_BitNumber 78,3592
#define CR_HSION_BB 79,3632
#define PLLON_BitNumber 82,3768
#define CR_PLLON_BB 83,3808
#define CSSON_BitNumber 86,3944
#define CR_CSSON_BB 87,3984
#define CFGR_OFFSET 91,4149
#define USBPRE_BitNumber 92,4204
#define CFGR_USBPRE_BB 93,4244
#define I2SSRC_BitNumber 95,4382
#define CFGR_I2SSRC_BB 96,4422
#define BDCR_OFFSET 101,4591
#define RTCEN_BitNumber 102,4646
#define BDCR_RTCEN_BB 103,4686
#define BDRST_BitNumber 106,4824
#define BDCR_BDRST_BB 107,4864
#define CSR_OFFSET 112,5031
#define LSION_BitNumber 113,5086
#define CSR_LSION_BB 114,5126
#define FLAG_MASK 118,5323
#define CFGR_BYTE3_ADDRESS 121,5431
#define CIR_BYTE2_ADDRESS 124,5544
#define CIR_BYTE3_ADDRESS 127,5658
#define CR_BYTE2_ADDRESS 130,5771
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable134,5995
static __I uint16_t ADCPrescTable[ADCPrescTable135,6088
void RCC_DeInit(189,8837
void RCC_HSEConfig(236,10766
ErrorStatus RCC_WaitForHSEStartUp(261,11771
void RCC_AdjustHSICalibrationValue(295,12833
void RCC_HSICmd(329,14130
void RCC_LSEConfig(354,15314
void RCC_LSEDriveConfig(380,16241
void RCC_LSICmd(404,17097
void RCC_PLLConfig(427,18107
void RCC_PLLCmd(451,19057
void RCC_PREDIV1Config(466,19539
void RCC_ClockSecuritySystemCmd(495,20540
void RCC_MCOConfig(518,21555
void RCC_SYSCLKConfig(624,27749
uint8_t RCC_GetSYSCLKSource(652,28526
void RCC_HCLKConfig(677,29697
void RCC_PCLK1Config(708,30587
void RCC_PCLK2Config(738,31516
void RCC_GetClocksFreq(795,34191
void RCC_ADCCLKConfig(1106,45215
void RCC_I2CCLKConfig(1139,46070
void RCC_TIMCLKConfig(1175,47272
void RCC_USARTCLKConfig(1209,48238
void RCC_USBCLKConfig(1254,49549
void RCC_RTCCLKConfig(1285,51130
void RCC_I2SCLKConfig(1304,51886
void RCC_RTCCLKCmd(1320,52408
void RCC_BackupResetCmd(1336,52960
void RCC_AHBPeriphClockCmd(1369,54259
void RCC_APB2PeriphClockCmd(1404,55465
void RCC_APB1PeriphClockCmd(1449,57013
void RCC_AHBPeriphResetCmd(1482,58019
void RCC_APB2PeriphResetCmd(1514,59020
void RCC_APB1PeriphResetCmd(1556,60359
void RCC_ITConfig(1607,62196
FlagStatus RCC_GetFlagStatus(1644,63647
void RCC_ClearFlag(1695,64879
ITStatus RCC_GetITStatus(1713,65557
void RCC_ClearITPendingBit(1745,66473

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h,5698
#define __STM32F30x_SPI_H31,1300
  uint16_t SPI_Direction;56,1741
  uint16_t SPI_Mode;59,1948
  uint16_t SPI_DataSize;62,2125
  uint16_t SPI_CPOL;65,2295
  uint16_t SPI_CPHA;68,2482
  uint16_t SPI_NSS;71,2678
  uint16_t SPI_BaudRatePrescaler;75,2976
  uint16_t SPI_FirstBit;81,3472
  uint16_t SPI_CRCPolynomial;84,3684
}SPI_InitTypeDef;SPI_InitTypeDef85,3784
  uint16_t I2S_Mode;94,3885
  uint16_t I2S_Standard;97,4041
  uint16_t I2S_DataFormat;100,4222
  uint16_t I2S_MCLKOutput;103,4404
  uint32_t I2S_AudioFreq;106,4590
  uint16_t I2S_CPOL;109,4783
}I2S_InitTypeDef;I2S_InitTypeDef111,4956
#define IS_SPI_ALL_PERIPH(119,5115
#define IS_SPI_ALL_PERIPH_EXT(123,5293
#define IS_SPI_23_PERIPH(129,5617
#define IS_SPI_23_PERIPH_EXT(132,5735
#define IS_I2S_EXT_PERIPH(137,5995
#define SPI_Direction_2Lines_FullDuplex 144,6174
#define SPI_Direction_2Lines_RxOnly 145,6234
#define SPI_Direction_1Line_Rx 146,6294
#define SPI_Direction_1Line_Tx 147,6354
#define IS_SPI_DIRECTION_MODE(148,6414
#define SPI_Mode_Master 160,6798
#define SPI_Mode_Slave 161,6858
#define IS_SPI_MODE(162,6918
#define SPI_DataSize_4b 172,7101
#define SPI_DataSize_5b 173,7161
#define SPI_DataSize_6b 174,7221
#define SPI_DataSize_7b 175,7281
#define SPI_DataSize_8b 176,7341
#define SPI_DataSize_9b 177,7401
#define SPI_DataSize_10b 178,7461
#define SPI_DataSize_11b 179,7521
#define SPI_DataSize_12b 180,7581
#define SPI_DataSize_13b 181,7641
#define SPI_DataSize_14b 182,7701
#define SPI_DataSize_15b 183,7761
#define SPI_DataSize_16b 184,7821
#define IS_SPI_DATA_SIZE(185,7881
#define SPI_CRCLength_8b 206,8809
#define SPI_CRCLength_16b 207,8869
#define IS_SPI_CRC_LENGTH(208,8929
#define SPI_CPOL_Low 218,9142
#define SPI_CPOL_High 219,9202
#define IS_SPI_CPOL(220,9262
#define SPI_CPHA_1Edge 230,9444
#define SPI_CPHA_2Edge 231,9504
#define IS_SPI_CPHA(232,9564
#define SPI_NSS_Soft 242,9761
#define SPI_NSS_Hard 243,9821
#define IS_SPI_NSS(244,9881
#define SPI_BaudRatePrescaler_2 254,10063
#define SPI_BaudRatePrescaler_4 255,10123
#define SPI_BaudRatePrescaler_8 256,10183
#define SPI_BaudRatePrescaler_16 257,10243
#define SPI_BaudRatePrescaler_32 258,10303
#define SPI_BaudRatePrescaler_64 259,10363
#define SPI_BaudRatePrescaler_128 260,10423
#define SPI_BaudRatePrescaler_256 261,10483
#define IS_SPI_BAUDRATE_PRESCALER(262,10543
#define SPI_FirstBit_MSB 278,11368
#define SPI_FirstBit_LSB 279,11428
#define IS_SPI_FIRST_BIT(280,11488
#define I2S_Mode_SlaveTx 290,11678
#define I2S_Mode_SlaveRx 291,11738
#define I2S_Mode_MasterTx 292,11798
#define I2S_Mode_MasterRx 293,11858
#define IS_I2S_MODE(294,11918
#define I2S_Standard_Phillips 306,12229
#define I2S_Standard_MSB 307,12289
#define I2S_Standard_LSB 308,12349
#define I2S_Standard_PCMShort 309,12409
#define I2S_Standard_PCMLong 310,12469
#define IS_I2S_STANDARD(311,12529
#define I2S_DataFormat_16b 324,12978
#define I2S_DataFormat_16bextended 325,13038
#define I2S_DataFormat_24b 326,13098
#define I2S_DataFormat_32b 327,13158
#define IS_I2S_DATA_FORMAT(328,13218
#define I2S_MCLKOutput_Enable 340,13591
#define I2S_MCLKOutput_Disable 341,13651
#define IS_I2S_MCLK_OUTPUT(342,13711
#define I2S_AudioFreq_192k 352,13937
#define I2S_AudioFreq_96k 353,13998
#define I2S_AudioFreq_48k 354,14058
#define I2S_AudioFreq_44k 355,14118
#define I2S_AudioFreq_32k 356,14178
#define I2S_AudioFreq_22k 357,14238
#define I2S_AudioFreq_16k 358,14298
#define I2S_AudioFreq_11k 359,14358
#define I2S_AudioFreq_8k 360,14418
#define I2S_AudioFreq_Default 361,14477
#define IS_I2S_AUDIO_FREQ(363,14535
#define I2S_CPOL_Low 374,14816
#define I2S_CPOL_High 375,14876
#define IS_I2S_CPOL(376,14936
#define SPI_RxFIFOThreshold_HF 386,15131
#define SPI_RxFIFOThreshold_QF 387,15191
#define IS_SPI_RX_FIFO_THRESHOLD(388,15251
#define SPI_I2S_DMAReq_Tx 398,15512
#define SPI_I2S_DMAReq_Rx 399,15572
#define IS_SPI_I2S_DMA_REQ(400,15632
#define SPI_LastDMATransfer_TxEvenRxEven 409,15798
#define SPI_LastDMATransfer_TxOddRxEven 410,15861
#define SPI_LastDMATransfer_TxEvenRxOdd 411,15924
#define SPI_LastDMATransfer_TxOddRxOdd 412,15987
#define IS_SPI_LAST_DMA_TRANSFER(413,16050
#define SPI_NSSInternalSoft_Set 424,16526
#define SPI_NSSInternalSoft_Reset 425,16586
#define IS_SPI_NSS_INTERNAL(426,16646
#define SPI_CRC_Tx 436,16892
#define SPI_CRC_Rx 437,16949
#define IS_SPI_CRC(438,17006
#define SPI_Direction_Rx 447,17164
#define SPI_Direction_Tx 448,17224
#define IS_SPI_DIRECTION(449,17284
#define SPI_I2S_IT_TXE 459,17517
#define SPI_I2S_IT_RXNE 460,17574
#define SPI_I2S_IT_ERR 461,17631
#define IS_SPI_I2S_CONFIG_IT(463,17690
#define I2S_IT_UDR 467,17884
#define SPI_IT_MODF 468,17941
#define SPI_I2S_IT_OVR 469,17998
#define SPI_I2S_IT_FRE 470,18055
#define IS_SPI_I2S_GET_IT(472,18114
#define SPI_TransmissionFIFOStatus_Empty 484,18464
#define SPI_TransmissionFIFOStatus_1QuarterFull 485,18535
#define SPI_TransmissionFIFOStatus_HalfFull 486,18607
#define SPI_TransmissionFIFOStatus_Full 487,18679
#define SPI_ReceptionFIFOStatus_Empty 496,18837
#define SPI_ReceptionFIFOStatus_1QuarterFull 497,18905
#define SPI_ReceptionFIFOStatus_HalfFull 498,18974
#define SPI_ReceptionFIFOStatus_Full 499,19043
#define SPI_I2S_FLAG_RXNE 510,19194
#define SPI_I2S_FLAG_TXE 511,19254
#define I2S_FLAG_CHSIDE 512,19314
#define I2S_FLAG_UDR 513,19374
#define SPI_FLAG_CRCERR 514,19434
#define SPI_FLAG_MODF 515,19494
#define SPI_I2S_FLAG_OVR 516,19554
#define SPI_I2S_FLAG_BSY 517,19614
#define SPI_I2S_FLAG_FRE 518,19674
#define IS_SPI_CLEAR_FLAG(522,19740
#define IS_SPI_I2S_GET_FLAG(523,19803
#define IS_SPI_CRC_POLYNOMIAL(536,20338

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dbgmcu.h,802
#define __STM32F30x_DBGMCU_H30,1294
#define DBGMCU_SLEEP 53,1802
#define DBGMCU_STOP 54,1872
#define DBGMCU_STANDBY 55,1942
#define IS_DBGMCU_PERIPH(56,2012
#define DBGMCU_TIM2_STOP 58,2106
#define DBGMCU_TIM3_STOP 59,2167
#define DBGMCU_TIM4_STOP 60,2228
#define DBGMCU_TIM6_STOP 61,2289
#define DBGMCU_TIM7_STOP 62,2350
#define DBGMCU_RTC_STOP 63,2411
#define DBGMCU_WWDG_STOP 64,2472
#define DBGMCU_IWDG_STOP 65,2533
#define DBGMCU_I2C1_SMBUS_TIMEOUT 66,2594
#define DBGMCU_I2C2_SMBUS_TIMEOUT 67,2655
#define DBGMCU_CAN1_STOP 68,2716
#define IS_DBGMCU_APB1PERIPH(70,2779
#define DBGMCU_TIM1_STOP 72,2877
#define DBGMCU_TIM8_STOP 73,2938
#define DBGMCU_TIM15_STOP 74,2999
#define DBGMCU_TIM16_STOP 75,3060
#define DBGMCU_TIM17_STOP 76,3121
#define IS_DBGMCU_APB2PERIPH(77,3182

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_syscfg.h,2755
#define __STM32F30x_SYSCFG_H31,1309
#define EXTI_PortSourceGPIOA 58,1876
#define EXTI_PortSourceGPIOB 59,1928
#define EXTI_PortSourceGPIOC 60,1980
#define EXTI_PortSourceGPIOD 61,2032
#define EXTI_PortSourceGPIOE 62,2084
#define EXTI_PortSourceGPIOF 63,2136
#define IS_EXTI_PORT_SOURCE(65,2190
#define EXTI_PinSource0 78,2779
#define EXTI_PinSource1 79,2831
#define EXTI_PinSource2 80,2883
#define EXTI_PinSource3 81,2935
#define EXTI_PinSource4 82,2987
#define EXTI_PinSource5 83,3039
#define EXTI_PinSource6 84,3091
#define EXTI_PinSource7 85,3143
#define EXTI_PinSource8 86,3195
#define EXTI_PinSource9 87,3247
#define EXTI_PinSource10 88,3299
#define EXTI_PinSource11 89,3351
#define EXTI_PinSource12 90,3403
#define EXTI_PinSource13 91,3455
#define EXTI_PinSource14 92,3507
#define EXTI_PinSource15 93,3559
#define IS_EXTI_PIN_SOURCE(95,3613
#define SYSCFG_MemoryRemap_Flash 118,4942
#define SYSCFG_MemoryRemap_SystemMemory 119,5007
#define SYSCFG_MemoryRemap_SRAM 120,5072
#define IS_SYSCFG_MEMORY_REMAP(123,5141
#define SYSCFG_DMARemap_TIM17 134,5477
#define SYSCFG_DMARemap_TIM16 135,5614
#define SYSCFG_DMARemap_TIM6DAC1 136,5751
#define SYSCFG_DMARemap_TIM7DAC2 137,5902
#define SYSCFG_DMARemap_ADC2ADC4 138,6053
#define IS_SYSCFG_DMA_REMAP(140,6223
#define SYSCFG_TriggerRemap_DACTIM3 153,6701
#define SYSCFG_TriggerRemap_TIM1TIM17 154,6815
#define IS_SYSCFG_TRIGGER_REMAP(156,6933
#define SYSCFG_EncoderRemap_No 166,7187
#define SYSCFG_EncoderRemap_TIM2 167,7283
#define SYSCFG_EncoderRemap_TIM3 168,7415
#define SYSCFG_EncoderRemap_TIM4 169,7547
#define IS_SYSCFG_ENCODER_REMAP(171,7681
#define SYSCFG_I2CFastModePlus_PB6 183,8101
#define SYSCFG_I2CFastModePlus_PB7 184,8206
#define SYSCFG_I2CFastModePlus_PB8 185,8311
#define SYSCFG_I2CFastModePlus_PB9 186,8416
#define SYSCFG_I2CFastModePlus_I2C1 187,8521
#define SYSCFG_I2CFastModePlus_I2C2 188,8632
#define IS_SYSCFG_I2C_FMP(190,8745
#define SYSCFG_IT_IXC 204,9285
#define SYSCFG_IT_IDC 205,9409
#define SYSCFG_IT_OFC 206,9508
#define SYSCFG_IT_UFC 207,9601
#define SYSCFG_IT_DZC 208,9695
#define SYSCFG_IT_IOC 209,9794
#define IS_SYSCFG_IT(211,9898
#define SYSCFG_Break_PVD 220,10049
#define SYSCFG_Break_SRAMParity 221,10276
#define SYSCFG_Break_Lockup 222,10444
#define IS_SYSCFG_LOCK_CONFIG(224,10615
#define SYSCFG_SRAMWRP_Page0 235,10930
#define SYSCFG_SRAMWRP_Page1 236,11036
#define SYSCFG_SRAMWRP_Page2 237,11142
#define SYSCFG_SRAMWRP_Page3 238,11248
#define SYSCFG_SRAMWRP_Page4 239,11354
#define SYSCFG_SRAMWRP_Page5 240,11460
#define SYSCFG_SRAMWRP_Page6 241,11566
#define SYSCFG_SRAMWRP_Page7 242,11672
#define IS_SYSCFG_PAGE(244,11780
#define SYSCFG_FLAG_PE 254,11964
#define IS_SYSCFG_FLAG(256,12025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dma.h,4922
#define __STM32F30X_DMA_H31,1299
  uint32_t DMA_PeripheralBaseAddr;55,1737
  uint32_t DMA_MemoryBaseAddr;57,1853
  uint32_t DMA_DIR;59,1969
  uint16_t DMA_BufferSize;62,2184
  uint32_t DMA_PeripheralInc;66,2524
  uint32_t DMA_MemoryInc;69,2754
  uint32_t DMA_PeripheralDataSize;72,2980
  uint32_t DMA_MemoryDataSize;75,3174
  uint32_t DMA_Mode;78,3364
  uint32_t DMA_Priority;83,3776
  uint32_t DMA_M2M;86,3988
}DMA_InitTypeDef;DMA_InitTypeDef88,4217
#define IS_DMA_ALL_PERIPH(96,4378
#define DMA_DIR_PeripheralSRC 113,5264
#define DMA_DIR_PeripheralDST 114,5331
#define IS_DMA_DIR(116,5389
#define DMA_PeripheralInc_Disable 127,5600
#define DMA_PeripheralInc_Enable 128,5667
#define IS_DMA_PERIPHERAL_INC_STATE(130,5726
#define DMA_MemoryInc_Disable 140,5980
#define DMA_MemoryInc_Enable 141,6047
#define IS_DMA_MEMORY_INC_STATE(143,6106
#define DMA_PeripheralDataSize_Byte 153,6341
#define DMA_PeripheralDataSize_HalfWord 154,6408
#define DMA_PeripheralDataSize_Word 155,6468
#define IS_DMA_PERIPHERAL_DATA_SIZE(157,6530
#define DMA_MemoryDataSize_Byte 168,6871
#define DMA_MemoryDataSize_HalfWord 169,6938
#define DMA_MemoryDataSize_Word 170,6998
#define IS_DMA_MEMORY_DATA_SIZE(172,7060
#define DMA_Mode_Normal 183,7381
#define DMA_Mode_Circular 184,7448
#define IS_DMA_MODE(186,7507
#define DMA_Priority_VeryHigh 195,7669
#define DMA_Priority_High 196,7724
#define DMA_Priority_Medium 197,7781
#define DMA_Priority_Low 198,7838
#define IS_DMA_PRIORITY(200,7907
#define DMA_M2M_Disable 212,8282
#define DMA_M2M_Enable 213,8349
#define IS_DMA_M2M_STATE(215,8411
#define DMA_IT_TC 225,8586
#define DMA_IT_HT 226,8653
#define DMA_IT_TE 227,8720
#define IS_DMA_CONFIG_IT(228,8787
#define DMA1_IT_GL1 230,8869
#define DMA1_IT_TC1 231,8936
#define DMA1_IT_HT1 232,9003
#define DMA1_IT_TE1 233,9070
#define DMA1_IT_GL2 234,9137
#define DMA1_IT_TC2 235,9204
#define DMA1_IT_HT2 236,9271
#define DMA1_IT_TE2 237,9338
#define DMA1_IT_GL3 238,9405
#define DMA1_IT_TC3 239,9472
#define DMA1_IT_HT3 240,9539
#define DMA1_IT_TE3 241,9606
#define DMA1_IT_GL4 242,9673
#define DMA1_IT_TC4 243,9740
#define DMA1_IT_HT4 244,9807
#define DMA1_IT_TE4 245,9874
#define DMA1_IT_GL5 246,9941
#define DMA1_IT_TC5 247,10008
#define DMA1_IT_HT5 248,10075
#define DMA1_IT_TE5 249,10142
#define DMA1_IT_GL6 250,10209
#define DMA1_IT_TC6 251,10276
#define DMA1_IT_HT6 252,10343
#define DMA1_IT_TE6 253,10410
#define DMA1_IT_GL7 254,10477
#define DMA1_IT_TC7 255,10544
#define DMA1_IT_HT7 256,10611
#define DMA1_IT_TE7 257,10678
#define DMA2_IT_GL1 259,10747
#define DMA2_IT_TC1 260,10814
#define DMA2_IT_HT1 261,10881
#define DMA2_IT_TE1 262,10948
#define DMA2_IT_GL2 263,11015
#define DMA2_IT_TC2 264,11082
#define DMA2_IT_HT2 265,11149
#define DMA2_IT_TE2 266,11216
#define DMA2_IT_GL3 267,11283
#define DMA2_IT_TC3 268,11350
#define DMA2_IT_HT3 269,11417
#define DMA2_IT_TE3 270,11484
#define DMA2_IT_GL4 271,11551
#define DMA2_IT_TC4 272,11618
#define DMA2_IT_HT4 273,11685
#define DMA2_IT_TE4 274,11752
#define DMA2_IT_GL5 275,11819
#define DMA2_IT_TC5 276,11886
#define DMA2_IT_HT5 277,11953
#define DMA2_IT_TE5 278,12020
#define IS_DMA_CLEAR_IT(280,12089
#define IS_DMA_GET_IT(282,12205
#define DMA1_FLAG_GL1 315,14199
#define DMA1_FLAG_TC1 316,14266
#define DMA1_FLAG_HT1 317,14333
#define DMA1_FLAG_TE1 318,14400
#define DMA1_FLAG_GL2 319,14467
#define DMA1_FLAG_TC2 320,14534
#define DMA1_FLAG_HT2 321,14601
#define DMA1_FLAG_TE2 322,14668
#define DMA1_FLAG_GL3 323,14735
#define DMA1_FLAG_TC3 324,14802
#define DMA1_FLAG_HT3 325,14869
#define DMA1_FLAG_TE3 326,14936
#define DMA1_FLAG_GL4 327,15003
#define DMA1_FLAG_TC4 328,15070
#define DMA1_FLAG_HT4 329,15137
#define DMA1_FLAG_TE4 330,15204
#define DMA1_FLAG_GL5 331,15271
#define DMA1_FLAG_TC5 332,15338
#define DMA1_FLAG_HT5 333,15405
#define DMA1_FLAG_TE5 334,15472
#define DMA1_FLAG_GL6 335,15539
#define DMA1_FLAG_TC6 336,15606
#define DMA1_FLAG_HT6 337,15673
#define DMA1_FLAG_TE6 338,15740
#define DMA1_FLAG_GL7 339,15807
#define DMA1_FLAG_TC7 340,15874
#define DMA1_FLAG_HT7 341,15941
#define DMA1_FLAG_TE7 342,16008
#define DMA2_FLAG_GL1 344,16077
#define DMA2_FLAG_TC1 345,16144
#define DMA2_FLAG_HT1 346,16211
#define DMA2_FLAG_TE1 347,16278
#define DMA2_FLAG_GL2 348,16345
#define DMA2_FLAG_TC2 349,16412
#define DMA2_FLAG_HT2 350,16479
#define DMA2_FLAG_TE2 351,16546
#define DMA2_FLAG_GL3 352,16613
#define DMA2_FLAG_TC3 353,16680
#define DMA2_FLAG_HT3 354,16747
#define DMA2_FLAG_TE3 355,16814
#define DMA2_FLAG_GL4 356,16881
#define DMA2_FLAG_TC4 357,16948
#define DMA2_FLAG_HT4 358,17015
#define DMA2_FLAG_TE4 359,17082
#define DMA2_FLAG_GL5 360,17149
#define DMA2_FLAG_TC5 361,17216
#define DMA2_FLAG_HT5 362,17283
#define DMA2_FLAG_TE5 363,17350
#define IS_DMA_CLEAR_FLAG(365,17419
#define IS_DMA_GET_FLAG(367,17545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_iwdg.h,631
#define __STM32F30X_IWDG_H31,1305
#define IWDG_WriteAccess_Enable 59,1855
#define IWDG_WriteAccess_Disable 60,1911
#define IS_IWDG_WRITE_ACCESS(61,1967
#define IWDG_Prescaler_4 71,2196
#define IWDG_Prescaler_8 72,2249
#define IWDG_Prescaler_16 73,2302
#define IWDG_Prescaler_32 74,2355
#define IWDG_Prescaler_64 75,2408
#define IWDG_Prescaler_128 76,2461
#define IWDG_Prescaler_256 77,2514
#define IS_IWDG_PRESCALER(78,2567
#define IWDG_FLAG_PVU 93,3180
#define IWDG_FLAG_RVU 94,3236
#define IWDG_FLAG_WVU 95,3292
#define IS_IWDG_FLAG(96,3348
#define IS_IWDG_RELOAD(105,3564
#define IS_IWDG_WINDOW_VALUE(114,3693

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_can.h,5894
#define __STM32F30x_CAN_H31,1300
#define IS_CAN_ALL_PERIPH(50,1663
  uint16_t CAN_Prescaler;57,1795
  uint8_t CAN_Mode;60,1937
  uint8_t CAN_SJW;63,2101
  uint8_t CAN_BS1;68,2444
  uint8_t CAN_BS2;72,2679
  FunctionalState CAN_TTCM;75,2880
  FunctionalState CAN_ABOM;78,3066
  FunctionalState CAN_AWUM;81,3248
  FunctionalState CAN_NART;84,3425
  FunctionalState CAN_RFLM;87,3612
  FunctionalState CAN_TXFP;90,3790
} CAN_InitTypeDef;92,3964
  uint16_t CAN_FilterIdHigh;99,4067
  uint16_t CAN_FilterIdLow;103,4381
  uint16_t CAN_FilterMaskIdHigh;107,4696
  uint16_t CAN_FilterMaskIdLow;112,5095
  uint16_t CAN_FilterFIFOAssignment;117,5495
  uint8_t CAN_FilterNumber;120,5712
  uint8_t CAN_FilterMode;122,5832
  uint8_t CAN_FilterScale;125,6026
  FunctionalState CAN_FilterActivation;128,6204
} CAN_FilterInitTypeDef;130,6385
  uint32_t StdId;137,6495
  uint32_t ExtId;140,6635
  uint8_t IDE;143,6780
  uint8_t RTR;147,6995
  uint8_t DLC;151,7217
  uint8_t Data[Data155,7404
} CanTxMsg;157,7521
  uint32_t StdId;164,7618
  uint32_t ExtId;167,7758
  uint8_t IDE;170,7903
  uint8_t RTR;174,8115
  uint8_t DLC;178,8320
  uint8_t Data[Data181,8477
  uint8_t FMI;184,8593
} CanRxMsg;187,8805
#define CAN_InitStatus_Failed 199,9005
#define CAN_InitStatus_Success 200,9099
#define CANINITFAILED 204,9215
#define CANINITOK 205,9263
#define CAN_Mode_Normal 214,9384
#define CAN_Mode_LoopBack 215,9458
#define CAN_Mode_Silent 216,9534
#define CAN_Mode_Silent_LoopBack 217,9608
#define IS_CAN_MODE(219,9707
#define CAN_OperatingMode_Initialization 232,10037
#define CAN_OperatingMode_Normal 233,10124
#define CAN_OperatingMode_Sleep 234,10203
#define IS_CAN_OPERATING_MODE(237,10285
#define CAN_ModeStatus_Failed 249,10593
#define CAN_ModeStatus_Success 250,10704
#define CAN_SJW_1tq 258,10903
#define CAN_SJW_2tq 259,10980
#define CAN_SJW_3tq 260,11057
#define CAN_SJW_4tq 261,11134
#define IS_CAN_SJW(263,11213
#define CAN_BS1_1tq 272,11453
#define CAN_BS1_2tq 273,11530
#define CAN_BS1_3tq 274,11607
#define CAN_BS1_4tq 275,11684
#define CAN_BS1_5tq 276,11761
#define CAN_BS1_6tq 277,11838
#define CAN_BS1_7tq 278,11915
#define CAN_BS1_8tq 279,11992
#define CAN_BS1_9tq 280,12069
#define CAN_BS1_10tq 281,12146
#define CAN_BS1_11tq 282,12224
#define CAN_BS1_12tq 283,12302
#define CAN_BS1_13tq 284,12380
#define CAN_BS1_14tq 285,12458
#define CAN_BS1_15tq 286,12536
#define CAN_BS1_16tq 287,12614
#define IS_CAN_BS1(289,12694
#define CAN_BS2_1tq 297,12828
#define CAN_BS2_2tq 298,12905
#define CAN_BS2_3tq 299,12982
#define CAN_BS2_4tq 300,13059
#define CAN_BS2_5tq 301,13136
#define CAN_BS2_6tq 302,13213
#define CAN_BS2_7tq 303,13290
#define CAN_BS2_8tq 304,13367
#define IS_CAN_BS2(306,13446
#define IS_CAN_PRESCALER(314,13565
#define IS_CAN_FILTER_NUMBER(322,13717
#define CAN_FilterMode_IdMask 330,13839
#define CAN_FilterMode_IdList 331,13922
#define IS_CAN_FILTER_MODE(333,14007
#define CAN_FilterScale_16bit 342,14219
#define CAN_FilterScale_32bit 343,14299
#define IS_CAN_FILTER_SCALE(345,14380
#define CAN_Filter_FIFO0 354,14596
#define CAN_Filter_FIFO1 355,14697
#define IS_CAN_FILTER_FIFO(356,14798
#define CAN_FilterFIFO0 360,14954
#define CAN_FilterFIFO1 361,14997
#define IS_CAN_BANKNUMBER(369,15127
#define IS_CAN_TRANSMITMAILBOX(377,15270
#define IS_CAN_STDID(378,15358
#define IS_CAN_EXTID(379,15420
#define IS_CAN_DLC(380,15487
#define CAN_Id_Standard 388,15616
#define CAN_Id_Extended 389,15697
#define IS_CAN_IDTYPE(390,15778
#define CAN_ID_STD 394,15932
#define CAN_ID_EXT 395,15984
#define CAN_RTR_Data 403,16108
#define CAN_RTR_Remote 404,16188
#define IS_CAN_RTR(405,16270
#define CAN_RTR_DATA 408,16374
#define CAN_RTR_REMOTE 409,16422
#define CAN_TxStatus_Failed 417,16537
#define CAN_TxStatus_Ok 418,16621
#define CAN_TxStatus_Pending 419,16709
#define CAN_TxStatus_NoMailBox 420,16795
#define CANTXFAILED 423,16980
#define CANTXOK 424,17038
#define CANTXPENDING 425,17092
#define CAN_NO_MB 426,17151
#define CAN_FIFO0 434,17297
#define CAN_FIFO1 435,17383
#define IS_CAN_FIFO(437,17471
#define CAN_Sleep_Failed 445,17618
#define CAN_Sleep_Ok 446,17705
#define CANSLEEPFAILED 449,17811
#define CANSLEEPOK 450,17854
#define CAN_WakeUp_Failed 458,17966
#define CAN_WakeUp_Ok 459,18057
#define CANWAKEUPFAILED 462,18165
#define CANWAKEUPOK 463,18218
#define CAN_ErrorCode_NoErr 472,18404
#define	CAN_ErrorCode_StuffErr 473,18477
#define	CAN_ErrorCode_FormErr 474,18553
#define	CAN_ErrorCode_ACKErr 475,18628
#define	CAN_ErrorCode_BitRecessiveErr 476,18713
#define	CAN_ErrorCode_BitDominantErr 477,18797
#define	CAN_ErrorCode_CRCErr 478,18880
#define	CAN_ErrorCode_SoftwareSetErr 479,18955
#define CAN_FLAG_RQCP0 493,19355
#define CAN_FLAG_RQCP1 494,19444
#define CAN_FLAG_RQCP2 495,19533
#define CAN_FLAG_FMP0 498,19645
#define CAN_FLAG_FF0 499,19740
#define CAN_FLAG_FOV0 500,19835
#define CAN_FLAG_FMP1 501,19930
#define CAN_FLAG_FF1 502,20025
#define CAN_FLAG_FOV1 503,20120
#define CAN_FLAG_WKU 506,20245
#define CAN_FLAG_SLAK 507,20325
#define CAN_FLAG_EWG 512,20576
#define CAN_FLAG_EPV 513,20664
#define CAN_FLAG_BOF 514,20752
#define CAN_FLAG_LEC 515,20840
#define IS_CAN_GET_FLAG(517,20930
#define IS_CAN_CLEAR_FLAG(526,21643
#define CAN_IT_TME 539,22175
#define CAN_IT_FMP0 542,22303
#define CAN_IT_FF0 543,22403
#define CAN_IT_FOV0 544,22492
#define CAN_IT_FMP1 545,22584
#define CAN_IT_FF1 546,22684
#define CAN_IT_FOV1 547,22773
#define CAN_IT_WKU 550,22900
#define CAN_IT_SLK 551,22985
#define CAN_IT_EWG 554,23106
#define CAN_IT_EPV 555,23197
#define CAN_IT_BOF 556,23288
#define CAN_IT_LEC 557,23373
#define CAN_IT_ERR 558,23466
#define CAN_IT_RQCP0 561,23617
#define CAN_IT_RQCP1 562,23652
#define CAN_IT_RQCP2 563,23687
#define IS_CAN_IT(566,23726
#define IS_CAN_CLEAR_IT(574,24297

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h,3149
#define __STM32F30x_GPIO_H31,1304
#define IS_GPIO_ALL_PERIPH(50,1670
#define IS_GPIO_LIST_PERIPH(57,2078
  GPIO_Mode_IN 65,2345
  GPIO_Mode_IN   = 0x00,x0065,2345
  GPIO_Mode_OUT 66,2395
  GPIO_Mode_OUT  = 0x01,x0166,2395
  GPIO_Mode_AF 67,2446
  GPIO_Mode_AF   = 0x02,x0267,2446
  GPIO_Mode_AN 68,2509
  GPIO_Mode_AN   = 0x03 x0368,2509
}GPIOMode_TypeDef;GPIOMode_TypeDef69,2560
#define IS_GPIO_MODE(71,2582
  GPIO_OType_PP 82,2846
  GPIO_OType_PP = 0x00,x0082,2846
  GPIO_OType_OD 83,2871
  GPIO_OType_OD = 0x01x0183,2871
}GPIOOType_TypeDef;GPIOOType_TypeDef84,2895
#define IS_GPIO_OTYPE(86,2918
  GPIO_Speed_2MHz 97,3116
  GPIO_Speed_2MHz   = 0x01,x0197,3116
  GPIO_Speed_10MHz 98,3166
  GPIO_Speed_10MHz  = 0x02,x0298,3166
  GPIO_Speed_50MHz 99,3216
  GPIO_Speed_50MHz  = 0x03 x0399,3216
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef100,3266
#define IS_GPIO_SPEED(102,3289
  GPIO_PuPd_NOPULL 113,3564
  GPIO_PuPd_NOPULL = 0x00,x00113,3564
  GPIO_PuPd_UP 114,3592
  GPIO_PuPd_UP     = 0x01,x01114,3592
  GPIO_PuPd_DOWN 115,3620
  GPIO_PuPd_DOWN   = 0x02x02115,3620
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef116,3647
#define IS_GPIO_PUPD(118,3669
  Bit_RESET 129,3919
  Bit_SET130,3937
}BitAction;BitAction131,3948
#define IS_GPIO_BIT_ACTION(133,3963
  uint32_t GPIO_Pin;143,4149
  GPIOMode_TypeDef GPIO_Mode;146,4372
  GPIOSpeed_TypeDef GPIO_Speed;149,4566
  GPIOOType_TypeDef GPIO_OType;152,4751
  GPIOPuPd_TypeDef GPIO_PuPd;155,4952
}GPIO_InitTypeDef;GPIO_InitTypeDef157,5157
#define GPIO_Pin_0 168,5368
#define GPIO_Pin_1 169,5450
#define GPIO_Pin_2 170,5532
#define GPIO_Pin_3 171,5614
#define GPIO_Pin_4 172,5696
#define GPIO_Pin_5 173,5778
#define GPIO_Pin_6 174,5860
#define GPIO_Pin_7 175,5942
#define GPIO_Pin_8 176,6024
#define GPIO_Pin_9 177,6106
#define GPIO_Pin_10 178,6188
#define GPIO_Pin_11 179,6270
#define GPIO_Pin_12 180,6352
#define GPIO_Pin_13 181,6434
#define GPIO_Pin_14 182,6516
#define GPIO_Pin_15 183,6598
#define GPIO_Pin_All 184,6680
#define IS_GPIO_PIN(186,6764
#define IS_GET_GPIO_PIN(188,6818
#define GPIO_PinSource0 212,7819
#define GPIO_PinSource1 213,7871
#define GPIO_PinSource2 214,7923
#define GPIO_PinSource3 215,7975
#define GPIO_PinSource4 216,8027
#define GPIO_PinSource5 217,8079
#define GPIO_PinSource6 218,8131
#define GPIO_PinSource7 219,8183
#define GPIO_PinSource8 220,8235
#define GPIO_PinSource9 221,8287
#define GPIO_PinSource10 222,8339
#define GPIO_PinSource11 223,8391
#define GPIO_PinSource12 224,8443
#define GPIO_PinSource13 225,8495
#define GPIO_PinSource14 226,8547
#define GPIO_PinSource15 227,8599
#define IS_GPIO_PIN_SOURCE(229,8653
#define GPIO_AF_0 256,10038
#define GPIO_AF_1 261,10256
#define GPIO_AF_2 266,10383
#define GPIO_AF_3 271,10525
#define GPIO_AF_4 276,10650
#define GPIO_AF_5 281,10782
#define GPIO_AF_6 286,10930
#define GPIO_AF_7 291,11069
#define GPIO_AF_8 297,11285
#define GPIO_AF_9 303,11495
#define GPIO_AF_10 308,11624
#define GPIO_AF_11 313,11771
#define GPIO_AF_12 318,11881
#define GPIO_AF_14 323,11983
#define GPIO_AF_15 328,12093
#define IS_GPIO_AF(330,12152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_comp.h,3671
#define __STM32F30x_COMP_H31,1304
  uint32_t COMP_InvertingInput;57,1752
  uint32_t COMP_NonInvertingInput;60,1947
  uint32_t COMP_Output;63,2148
  uint32_t COMP_BlankingSrce;66,2338
  uint32_t COMP_OutputPol;69,2537
  uint32_t COMP_Hysteresis;72,2734
  uint32_t COMP_Mode;75,2928
}COMP_InitTypeDef;COMP_InitTypeDef79,3197
#define COMP_Selection_COMP1 91,3408
#define COMP_Selection_COMP2 92,3504
#define COMP_Selection_COMP3 93,3600
#define COMP_Selection_COMP4 94,3696
#define COMP_Selection_COMP5 95,3792
#define COMP_Selection_COMP6 96,3888
#define COMP_Selection_COMP7 97,3984
#define IS_COMP_ALL_PERIPH(99,4082
#define COMP_InvertingInput_1_4VREFINT 115,4693
#define COMP_InvertingInput_1_2VREFINT 116,4825
#define COMP_InvertingInput_3_4VREFINT 117,4957
#define COMP_InvertingInput_VREFINT 118,5089
#define COMP_InvertingInput_DAC1 119,5217
#define COMP_InvertingInput_DAC2 120,5352
#define COMP_InvertingInput_IO1 121,5487
#define COMP_InvertingInput_IO2 125,5878
#define IS_COMP_INVERTING_INPUT(128,6146
#define COMP_NonInvertingInput_IO1 144,6931
#define COMP_NonInvertingInput_IO2 148,7335
#define IS_COMP_NONINVERTING_INPUT(151,7643
#define COMP_Output_None 161,7882
#define COMP_Output_TIM1BKIN 164,8076
#define COMP_Output_TIM1BKIN2 165,8201
#define COMP_Output_TIM8BKIN 166,8329
#define COMP_Output_TIM8BKIN2 167,8454
#define COMP_Output_TIM1BKIN2_TIM8BKIN2 168,8582
#define COMP_Output_TIM1OCREFCLR 171,8780
#define COMP_Output_TIM1IC1 172,8898
#define COMP_Output_TIM2IC4 173,9020
#define COMP_Output_TIM2OCREFCLR 174,9142
#define COMP_Output_TIM3IC1 175,9260
#define COMP_Output_TIM3OCREFCLR 176,9382
#define COMP_Output_TIM4IC1 179,9546
#define COMP_Output_TIM3IC2 180,9668
#define COMP_Output_TIM15IC1 181,9790
#define COMP_Output_TIM15BKIN 182,9913
#define COMP_Output_TIM3IC3 185,10085
#define COMP_Output_TIM8OCREFCLR 186,10207
#define COMP_Output_TIM15IC2 187,10325
#define COMP_Output_TIM4IC2 188,10448
#define COMP_Output_TIM15OCREFCLR 189,10570
#define COMP_Output_TIM2IC1 192,10735
#define COMP_Output_TIM17IC1 193,10857
#define COMP_Output_TIM4IC3 194,10980
#define COMP_Output_TIM16BKIN 195,11102
#define COMP_Output_TIM2IC2 198,11274
#define COMP_Output_COMP6TIM2OCREFCLR 199,11396
#define COMP_Output_TIM16OCREFCLR 200,11514
#define COMP_Output_TIM16IC1 201,11633
#define COMP_Output_TIM4IC4 202,11756
#define COMP_Output_TIM2IC3 205,11924
#define COMP_Output_TIM1IC2 206,12046
#define COMP_Output_TIM17OCREFCLR 207,12168
#define COMP_Output_TIM17BKIN 208,12287
#define IS_COMP_OUTPUT(210,12415
#define COMP_BlankingSrce_None 253,15394
#define COMP_BlankingSrce_TIM1OC5 256,15563
#define COMP_BlankingSrce_TIM2OC3 259,15750
#define COMP_BlankingSrce_TIM3OC3 262,15944
#define COMP_BlankingSrce_TIM2OC4 265,16131
#define COMP_BlankingSrce_TIM8OC5 268,16330
#define COMP_BlankingSrce_TIM3OC4 271,16500
#define COMP_BlankingSrce_TIM15OC1 272,16635
#define COMP_BlankingSrce_TIM15OC2 275,16823
#define IS_COMP_BLANKING_SOURCE(277,16963
#define COMP_OutputPol_NonInverted 293,17823
#define COMP_OutputPol_Inverted 294,17935
#define IS_COMP_OUTPUT_POL(296,18046
#define COMP_Hysteresis_No 308,18370
#define COMP_Hysteresis_Low 309,18465
#define COMP_Hysteresis_Medium 310,18567
#define COMP_Hysteresis_High 311,18672
#define IS_COMP_HYSTERESIS(313,18777
#define COMP_Mode_HighSpeed 326,19306
#define COMP_Mode_MediumSpeed 327,19396
#define COMP_Mode_LowPower 328,19488
#define COMP_Mode_UltraLowPower 329,19582
#define IS_COMP_MODE(331,19684
#define COMP_OutputLevel_High 344,20188
#define COMP_OutputLevel_Low 347,20404
#define IS_COMP_WINDOW(356,20545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_exti.h,1936
#define __STM32F30x_EXTI_H31,1304
  EXTI_Mode_Interrupt 56,1737
  EXTI_Mode_Interrupt = 0x00,x0056,1737
  EXTI_Mode_Event 57,1768
  EXTI_Mode_Event = 0x04x0457,1768
}EXTIMode_TypeDef;EXTIMode_TypeDef58,1794
#define IS_EXTI_MODE(60,1816
  EXTI_Trigger_Rising 68,1982
  EXTI_Trigger_Rising = 0x08,x0868,1982
  EXTI_Trigger_Falling 69,2013
  EXTI_Trigger_Falling = 0x0C,x0C69,2013
  EXTI_Trigger_Rising_Falling 70,2045
  EXTI_Trigger_Rising_Falling = 0x10x1070,2045
}EXTITrigger_TypeDef;EXTITrigger_TypeDef71,2083
#define IS_EXTI_TRIGGER(73,2108
  uint32_t EXTI_Line;82,2417
  EXTIMode_TypeDef EXTI_Mode;85,2618
  EXTITrigger_TypeDef EXTI_Trigger;88,2801
  FunctionalState EXTI_LineCmd;91,3009
}EXTI_InitTypeDef;EXTI_InitTypeDef93,3202
#define EXTI_Line0 104,3405
#define EXTI_Line1 105,3484
#define EXTI_Line2 106,3563
#define EXTI_Line3 107,3642
#define EXTI_Line4 108,3721
#define EXTI_Line5 109,3800
#define EXTI_Line6 110,3879
#define EXTI_Line7 111,3958
#define EXTI_Line8 112,4037
#define EXTI_Line9 113,4116
#define EXTI_Line10 114,4195
#define EXTI_Line11 115,4274
#define EXTI_Line12 116,4353
#define EXTI_Line13 117,4432
#define EXTI_Line14 118,4511
#define EXTI_Line15 119,4590
#define EXTI_Line16 120,4669
#define EXTI_Line17 122,4832
#define EXTI_Line18 125,5056
#define EXTI_Line19 128,5300
#define EXTI_Line20 131,5539
#define EXTI_Line21 134,5816
#define EXTI_Line22 137,6041
#define EXTI_Line23 140,6266
#define EXTI_Line24 143,6490
#define EXTI_Line25 146,6714
#define EXTI_Line26 149,6940
#define EXTI_Line27 152,7166
#define EXTI_Line28 154,7310
#define EXTI_Line29 157,7536
#define EXTI_Line30 160,7762
#define EXTI_Line31 163,7988
#define EXTI_Line32 166,8214
#define EXTI_Line33 169,8440
#define EXTI_Line34 172,8666
#define EXTI_Line35 175,8892
#define IS_EXTI_LINE_ALL(179,9552
#define IS_EXTI_LINE_EXT(180,9601
#define IS_GET_EXTI_LINE(183,9825

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_flash.h,2695
#define __STM32F30x_FLASH_H31,1306
  FLASH_BUSY 54,1730
  FLASH_ERROR_WRP,55,1749
  FLASH_ERROR_PROGRAM,56,1769
  FLASH_COMPLETE,57,1793
  FLASH_TIMEOUT58,1812
}FLASH_Status;FLASH_Status59,1829
#define FLASH_Latency_0 70,2034
#define FLASH_Latency_1 71,2128
#define FLASH_Latency_2 72,2221
#define IS_FLASH_LATENCY(74,2317
#define FLASH_IT_EOP 85,2603
#define FLASH_IT_ERR 86,2703
#define IS_FLASH_IT(87,2790
#define IS_FLASH_PROGRAM_ADDRESS(95,2956
#define IS_OB_DATA_ADDRESS(104,3134
#define OB_WRP_Pages0to1 114,3316
#define OB_WRP_Pages2to3 115,3417
#define OB_WRP_Pages4to5 116,3518
#define OB_WRP_Pages6to7 117,3619
#define OB_WRP_Pages8to9 118,3720
#define OB_WRP_Pages10to11 119,3821
#define OB_WRP_Pages12to13 120,3924
#define OB_WRP_Pages14to15 121,4027
#define OB_WRP_Pages16to17 122,4130
#define OB_WRP_Pages18to19 123,4233
#define OB_WRP_Pages20to21 124,4336
#define OB_WRP_Pages22to23 125,4439
#define OB_WRP_Pages24to25 126,4542
#define OB_WRP_Pages26to27 127,4645
#define OB_WRP_Pages28to29 128,4748
#define OB_WRP_Pages30to31 129,4851
#define OB_WRP_Pages32to33 130,4954
#define OB_WRP_Pages34to35 131,5057
#define OB_WRP_Pages36to37 132,5160
#define OB_WRP_Pages38to39 133,5263
#define OB_WRP_Pages40to41 134,5366
#define OB_WRP_Pages42to43 135,5469
#define OB_WRP_Pages44to45 136,5572
#define OB_WRP_Pages46to47 137,5675
#define OB_WRP_Pages48to49 138,5778
#define OB_WRP_Pages50to51 139,5881
#define OB_WRP_Pages52to53 140,5984
#define OB_WRP_Pages54to55 141,6087
#define OB_WRP_Pages56to57 142,6190
#define OB_WRP_Pages58to59 143,6293
#define OB_WRP_Pages60to61 144,6396
#define OB_WRP_Pages62to127 145,6499
#define OB_WRP_AllPages 147,6605
#define IS_OB_WRP(149,6710
#define OB_RDP_Level_0 162,6894
#define OB_RDP_Level_1 163,6936
#define IS_OB_RDP(167,7178
#define OB_IWDG_SW 178,7432
#define OB_IWDG_HW 179,7520
#define IS_OB_IWDG_SOURCE(180,7608
#define OB_STOP_NoRST 190,7776
#define OB_STOP_RST 191,7881
#define IS_OB_STOP_SOURCE(192,7983
#define OB_STDBY_NoRST 202,8156
#define OB_STDBY_RST 203,8264
#define IS_OB_STDBY_SOURCE(204,8369
#define OB_BOOT1_RESET 213,8537
#define OB_BOOT1_SET 214,8613
#define IS_OB_BOOT1(215,8687
#define OB_VDDA_ANALOG_ON 224,8864
#define OB_VDDA_ANALOG_OFF 225,8970
#define IS_OB_VDDA_ANALOG(227,9079
#define OB_SRAM_PARITY_SET 237,9278
#define OB_SRAM_PARITY_RESET 238,9366
#define IS_OB_SRAM_PARITY(240,9458
#define FLASH_FLAG_BSY 250,9641
#define FLASH_FLAG_PGERR 251,9722
#define FLASH_FLAG_WRPERR 252,9816
#define FLASH_FLAG_EOP 253,9914
#define IS_FLASH_CLEAR_FLAG(255,10012
#define IS_FLASH_GET_FLAG(257,10125
#define FLASH_ER_PRG_TIMEOUT 265,10390

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_adc.h,8621
#define __STM32F30x_ADC_H31,1300
  uint32_t ADC_ContinuousConvMode;56,1741
  uint32_t ADC_Resolution;59,2012
  uint32_t ADC_ExternalTrigConvEvent;61,2196
  uint32_t ADC_ExternalTrigEventEdge;64,2540
  uint32_t ADC_DataAlign;67,2908
  uint32_t ADC_OverrunMode;69,3119
  uint32_t ADC_AutoInjMode;71,3310
  uint8_t ADC_NbrOfRegChannel;74,3588
}ADC_InitTypeDef;ADC_InitTypeDef77,3882
   uint32_t ADC_ExternalTrigInjecConvEvent;88,4000
  uint32_t ADC_ExternalTrigInjecEventEdge;91,4363
  uint8_t ADC_NbrOfInjecChannel;94,4702
  uint32_t ADC_InjecSequence1;97,5012
  uint32_t ADC_InjecSequence2;98,5045
  uint32_t ADC_InjecSequence3;99,5077
  uint32_t ADC_InjecSequence4;100,5109
}ADC_InjectedInitTypeDef;ADC_InjectedInitTypeDef101,5185
  uint32_t ADC_Mode;108,5253
  uint32_t ADC_Clock;111,5555
  uint32_t ADC_DMAAccessMode;114,5829
  uint32_t ADC_DMAMode;117,6168
  uint8_t ADC_TwoSamplingDelay;119,6405
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef123,6678
#define IS_ADC_ALL_PERIPH(131,6844
#define IS_ADC_DMA_PERIPH(136,7082
#define ADC_ContinuousConvMode_Enable	144,7373
#define ADC_ContinuousConvMode_Disable	145,7484
#define IS_ADC_CONVMODE(146,7597
#define ADC_OverrunMode_Enable	154,7816
#define ADC_OverrunMode_Disable	155,7906
#define IS_ADC_OVRUNMODE(156,7998
#define ADC_AutoInjec_Enable	164,8208
#define ADC_AutoInjec_Disable	165,8302
#define IS_ADC_AUTOINJECMODE(166,8398
#define ADC_Resolution_12b 174,8610
#define ADC_Resolution_10b 175,8717
#define ADC_Resolution_8b 176,8824
#define ADC_Resolution_6b 177,8930
#define IS_ADC_RESOLUTION(178,9036
#define ADC_ExternalTrigEventEdge_None 191,9514
#define ADC_ExternalTrigEventEdge_RisingEdge 192,9644
#define ADC_ExternalTrigEventEdge_FallingEdge 193,9783
#define ADC_ExternalTrigEventEdge_BothEdge 194,9927
#define IS_EXTERNALTRIG_EDGE(196,10071
#define ADC_ExternalTrigInjecEventEdge_None	208,10546
#define ADC_ExternalTrigInjecEventEdge_RisingEdge	209,10675
#define ADC_ExternalTrigInjecEventEdge_FallingEdge	210,10815
#define ADC_ExternalTrigInjecEventEdge_BothEdge	211,10955
#define IS_EXTERNALTRIGINJ_EDGE(213,11096
#define ADC_ExternalTrigConvEvent_0 221,11576
#define ADC_ExternalTrigConvEvent_1 222,11685
#define ADC_ExternalTrigConvEvent_2 223,11794
#define ADC_ExternalTrigConvEvent_3 224,11903
#define ADC_ExternalTrigConvEvent_4 225,12012
#define ADC_ExternalTrigConvEvent_5 226,12121
#define ADC_ExternalTrigConvEvent_6 227,12230
#define ADC_ExternalTrigConvEvent_7 228,12339
#define ADC_ExternalTrigConvEvent_8 229,12448
#define ADC_ExternalTrigConvEvent_9 230,12557
#define ADC_ExternalTrigConvEvent_10 231,12666
#define ADC_ExternalTrigConvEvent_11 232,12776
#define ADC_ExternalTrigConvEvent_12 233,12886
#define ADC_ExternalTrigConvEvent_13 234,12996
#define ADC_ExternalTrigConvEvent_14 235,13106
#define ADC_ExternalTrigConvEvent_15 236,13216
#define IS_ADC_EXT_TRIG(238,13328
#define ADC_ExternalTrigInjecConvEvent_0 263,14783
#define ADC_ExternalTrigInjecConvEvent_1 264,14920
#define ADC_ExternalTrigInjecConvEvent_2 265,15057
#define ADC_ExternalTrigInjecConvEvent_3 266,15194
#define ADC_ExternalTrigInjecConvEvent_4 267,15331
#define ADC_ExternalTrigInjecConvEvent_5 268,15468
#define ADC_ExternalTrigInjecConvEvent_6 269,15605
#define ADC_ExternalTrigInjecConvEvent_7 270,15742
#define ADC_ExternalTrigInjecConvEvent_8 271,15879
#define ADC_ExternalTrigInjecConvEvent_9 272,16016
#define ADC_ExternalTrigInjecConvEvent_10 273,16153
#define ADC_ExternalTrigInjecConvEvent_11 274,16291
#define ADC_ExternalTrigInjecConvEvent_12 275,16429
#define ADC_ExternalTrigInjecConvEvent_13 276,16567
#define ADC_ExternalTrigInjecConvEvent_14 277,16705
#define ADC_ExternalTrigInjecConvEvent_15 278,16843
#define IS_ADC_EXT_INJEC_TRIG(280,16983
#define ADC_DataAlign_Right 303,18555
#define ADC_DataAlign_Left 304,18665
#define IS_ADC_DATA_ALIGN(305,18774
#define ADC_Channel_1 315,18981
#define ADC_Channel_2 316,19076
#define ADC_Channel_3 317,19171
#define ADC_Channel_4 318,19266
#define ADC_Channel_5 319,19361
#define ADC_Channel_6 320,19456
#define ADC_Channel_7 321,19551
#define ADC_Channel_8 322,19646
#define ADC_Channel_9 323,19741
#define ADC_Channel_10 324,19836
#define ADC_Channel_11 325,19932
#define ADC_Channel_12 326,20028
#define ADC_Channel_13 327,20124
#define ADC_Channel_14 328,20220
#define ADC_Channel_15 329,20316
#define ADC_Channel_16 330,20412
#define ADC_Channel_17 331,20508
#define ADC_Channel_18 332,20604
#define ADC_Channel_TempSensor 334,20702
#define ADC_Channel_Vrefint 335,20781
#define ADC_Channel_Vbat 336,20860
#define IS_ADC_CHANNEL(338,20941
#define IS_ADC_DIFFCHANNEL(356,22179
#define ADC_Mode_Independent 377,23261
#define ADC_Mode_CombRegSimulInjSimul 378,23361
#define ADC_Mode_CombRegSimulAltTrig 379,23517
#define ADC_Mode_InjSimul 380,23669
#define ADC_Mode_RegSimul 381,23795
#define ADC_Mode_Interleave 382,23920
#define ADC_Mode_AltTrig 383,24035
#define IS_ADC_MODE(385,24159
#define ADC_Clock_AsynClkMode 400,24724
#define ADC_Clock_SynClkModeDiv1 401,24833
#define ADC_Clock_SynClkModeDiv2 402,24950
#define ADC_Clock_SynClkModeDiv4 403,25068
#define IS_ADC_CLOCKMODE(404,25186
#define ADC_DMAAccessMode_Disabled 414,25491
#define ADC_DMAAccessMode_1 415,25586
#define ADC_DMAAccessMode_2 416,25717
#define IS_ADC_DMA_ACCESS_MODE(417,25845
#define ADC_SampleTime_1Cycles5 428,26184
#define ADC_SampleTime_2Cycles5 429,26291
#define ADC_SampleTime_4Cycles5 430,26399
#define ADC_SampleTime_7Cycles5 431,26507
#define ADC_SampleTime_19Cycles5 432,26615
#define ADC_SampleTime_61Cycles5 433,26724
#define ADC_SampleTime_181Cycles5 434,26833
#define ADC_SampleTime_601Cycles5 435,26943
#define IS_ADC_SAMPLE_TIME(436,27053
#define ADC_InjectedChannel_1 452,27747
#define ADC_InjectedChannel_2 453,27853
#define ADC_InjectedChannel_3 454,27959
#define ADC_InjectedChannel_4 455,28065
#define IS_ADC_INJECTED_CHANNEL(456,28171
#define ADC_AnalogWatchdog_SingleRegEnable 468,28590
#define ADC_AnalogWatchdog_SingleInjecEnable 469,28717
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 470,28845
#define ADC_AnalogWatchdog_AllRegEnable 471,28984
#define ADC_AnalogWatchdog_AllInjecEnable 472,29108
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 473,29233
#define ADC_AnalogWatchdog_None 474,29374
#define IS_ADC_ANALOG_WATCHDOG(476,29487
#define ADC_CalibrationMode_Single 490,30258
#define ADC_CalibrationMode_Differential 491,30377
#define IS_ADC_CALIBRATION_MODE(493,30498
#define ADC_DMAMode_OneShot	502,30702
#define ADC_DMAMode_Circular 503,30789
#define IS_ADC_DMA_MODE(505,30879
#define ADC_IT_RDY 514,31059
#define ADC_IT_EOSMP 515,31152
#define ADC_IT_EOC 516,31247
#define ADC_IT_EOS 517,31352
#define ADC_IT_OVR 518,31470
#define ADC_IT_JEOC 519,31557
#define ADC_IT_JEOS 520,31663
#define ADC_IT_AWD1 521,31782
#define ADC_IT_AWD2 522,31879
#define ADC_IT_AWD3 523,31976
#define ADC_IT_JQOVF 524,32073
#define IS_ADC_IT(527,32188
#define IS_ADC_GET_IT(529,32273
#define ADC_FLAG_RDY 543,32797
#define ADC_FLAG_EOSMP 544,32880
#define ADC_FLAG_EOC 545,32965
#define ADC_FLAG_EOS 546,33060
#define ADC_FLAG_OVR 547,33168
#define ADC_FLAG_JEOC 548,33245
#define ADC_FLAG_JEOS 549,33341
#define ADC_FLAG_AWD1 550,33450
#define ADC_FLAG_AWD2 551,33537
#define ADC_FLAG_AWD3 552,33624
#define ADC_FLAG_JQOVF 553,33711
#define IS_ADC_CLEAR_FLAG(555,33814
#define IS_ADC_GET_FLAG(556,33911
#define ADC_FLAG_MSTRDY 570,34511
#define ADC_FLAG_MSTEOSMP 571,34608
#define ADC_FLAG_MSTEOC 572,34707
#define ADC_FLAG_MSTEOS 573,34816
#define ADC_FLAG_MSTOVR 574,34938
#define ADC_FLAG_MSTJEOC 575,35029
#define ADC_FLAG_MSTJEOS 576,35139
#define ADC_FLAG_MSTAWD1 577,35262
#define ADC_FLAG_MSTAWD2 578,35363
#define ADC_FLAG_MSTAWD3 579,35464
#define ADC_FLAG_MSTJQOVF 580,35565
#define ADC_FLAG_SLVRDY 582,35682
#define ADC_FLAG_SLVEOSMP 583,35778
#define ADC_FLAG_SLVEOC 584,35876
#define ADC_FLAG_SLVEOS 585,35984
#define ADC_FLAG_SLVOVR 586,36105
#define ADC_FLAG_SLVJEOC 587,36195
#define ADC_FLAG_SLVJEOS 588,36304
#define ADC_FLAG_SLVAWD1 589,36426
#define ADC_FLAG_SLVAWD2 590,36526
#define ADC_FLAG_SLVAWD3 591,36626
#define ADC_FLAG_SLVJQOVF 592,36726
#define IS_ADC_CLEAR_COMMONFLAG(594,36842
#define IS_ADC_GET_COMMONFLAG(595,36953
#define IS_ADC_THRESHOLD(615,38195
#define IS_ADC_OFFSET(625,38332
#define IS_ADC_INJECTED_LENGTH(635,38461
#define IS_ADC_REGULAR_LENGTH(646,38618
#define IS_ADC_REGULAR_DISC_NUMBER(655,38791
#define IS_ADC_TWOSAMPLING_DELAY(664,38961

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_wwdg.h,277
#define __STM32F30X_WWDG_H31,1307
#define WWDG_Prescaler_1 58,1861
#define WWDG_Prescaler_2 59,1913
#define WWDG_Prescaler_4 60,1965
#define WWDG_Prescaler_8 61,2017
#define IS_WWDG_PRESCALER(62,2069
#define IS_WWDG_WINDOW_VALUE(66,2377
#define IS_WWDG_COUNTER(67,2432

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rcc.h,8523
#define __STM32F30x_RCC_H31,1300
  uint32_t SYSCLK_Frequency;52,1682
  uint32_t HCLK_Frequency;53,1712
  uint32_t PCLK1_Frequency;54,1740
  uint32_t PCLK2_Frequency;55,1769
  uint32_t ADC12CLK_Frequency;56,1798
  uint32_t ADC34CLK_Frequency;57,1830
  uint32_t I2C1CLK_Frequency;58,1862
  uint32_t I2C2CLK_Frequency;59,1893
  uint32_t TIM1CLK_Frequency;60,1924
  uint32_t TIM8CLK_Frequency;61,1955
  uint32_t USART1CLK_Frequency;62,1986
  uint32_t USART2CLK_Frequency;63,2019
  uint32_t USART3CLK_Frequency;64,2052
  uint32_t UART4CLK_Frequency;65,2085
  uint32_t UART5CLK_Frequency;66,2117
}RCC_ClocksTypeDef;RCC_ClocksTypeDef67,2151
#define RCC_HSE_OFF 79,2366
#define RCC_HSE_ON 80,2424
#define RCC_HSE_Bypass 81,2482
#define IS_RCC_HSE(82,2540
#define RCC_PLLSource_HSI_Div2 93,2750
#define RCC_PLLSource_PREDIV1 94,2817
#define IS_RCC_PLL_SOURCE(96,2886
#define RCC_PLLMul_2 106,3121
#define RCC_PLLMul_3 107,3180
#define RCC_PLLMul_4 108,3239
#define RCC_PLLMul_5 109,3298
#define RCC_PLLMul_6 110,3357
#define RCC_PLLMul_7 111,3416
#define RCC_PLLMul_8 112,3475
#define RCC_PLLMul_9 113,3534
#define RCC_PLLMul_10 114,3593
#define RCC_PLLMul_11 115,3653
#define RCC_PLLMul_12 116,3713
#define RCC_PLLMul_13 117,3773
#define RCC_PLLMul_14 118,3833
#define RCC_PLLMul_15 119,3893
#define RCC_PLLMul_16 120,3953
#define IS_RCC_PLL_MUL(121,4013
#define  RCC_PREDIV1_Div1 136,4763
#define  RCC_PREDIV1_Div2 137,4827
#define  RCC_PREDIV1_Div3 138,4891
#define  RCC_PREDIV1_Div4 139,4955
#define  RCC_PREDIV1_Div5 140,5019
#define  RCC_PREDIV1_Div6 141,5083
#define  RCC_PREDIV1_Div7 142,5147
#define  RCC_PREDIV1_Div8 143,5211
#define  RCC_PREDIV1_Div9 144,5275
#define  RCC_PREDIV1_Div10 145,5339
#define  RCC_PREDIV1_Div11 146,5404
#define  RCC_PREDIV1_Div12 147,5469
#define  RCC_PREDIV1_Div13 148,5534
#define  RCC_PREDIV1_Div14 149,5599
#define  RCC_PREDIV1_Div15 150,5664
#define  RCC_PREDIV1_Div16 151,5729
#define IS_RCC_PREDIV1(153,5796
#define RCC_SYSCLKSource_HSI 169,6726
#define RCC_SYSCLKSource_HSE 170,6784
#define RCC_SYSCLKSource_PLLCLK 171,6842
#define IS_RCC_SYSCLK_SOURCE(172,6900
#define RCC_SYSCLK_Div1 183,7209
#define RCC_SYSCLK_Div2 184,7270
#define RCC_SYSCLK_Div4 185,7331
#define RCC_SYSCLK_Div8 186,7392
#define RCC_SYSCLK_Div16 187,7453
#define RCC_SYSCLK_Div64 188,7515
#define RCC_SYSCLK_Div128 189,7577
#define RCC_SYSCLK_Div256 190,7640
#define RCC_SYSCLK_Div512 191,7703
#define IS_RCC_HCLK(192,7766
#define RCC_HCLK_Div1 205,8280
#define RCC_HCLK_Div2 206,8345
#define RCC_HCLK_Div4 207,8410
#define RCC_HCLK_Div8 208,8475
#define RCC_HCLK_Div16 209,8540
#define IS_RCC_PCLK(210,8605
#define RCC_ADC12PLLCLK_OFF 222,8934
#define RCC_ADC12PLLCLK_Div1 223,9005
#define RCC_ADC12PLLCLK_Div2 224,9076
#define RCC_ADC12PLLCLK_Div4 225,9147
#define RCC_ADC12PLLCLK_Div6 226,9218
#define RCC_ADC12PLLCLK_Div8 227,9289
#define RCC_ADC12PLLCLK_Div10 228,9360
#define RCC_ADC12PLLCLK_Div12 229,9431
#define RCC_ADC12PLLCLK_Div16 230,9502
#define RCC_ADC12PLLCLK_Div32 231,9573
#define RCC_ADC12PLLCLK_Div64 232,9644
#define RCC_ADC12PLLCLK_Div128 233,9715
#define RCC_ADC12PLLCLK_Div256 234,9786
#define RCC_ADC34PLLCLK_OFF 237,9878
#define RCC_ADC34PLLCLK_Div1 238,9949
#define RCC_ADC34PLLCLK_Div2 239,10020
#define RCC_ADC34PLLCLK_Div4 240,10091
#define RCC_ADC34PLLCLK_Div6 241,10162
#define RCC_ADC34PLLCLK_Div8 242,10233
#define RCC_ADC34PLLCLK_Div10 243,10304
#define RCC_ADC34PLLCLK_Div12 244,10375
#define RCC_ADC34PLLCLK_Div16 245,10446
#define RCC_ADC34PLLCLK_Div32 246,10517
#define RCC_ADC34PLLCLK_Div64 247,10588
#define RCC_ADC34PLLCLK_Div128 248,10659
#define RCC_ADC34PLLCLK_Div256 249,10730
#define IS_RCC_ADCCLK(251,10803
#define RCC_TIM1CLK_HCLK 273,12321
#define RCC_TIM1CLK_PLLCLK 274,12387
#define RCC_TIM8CLK_HCLK 276,12449
#define RCC_TIM8CLK_PLLCLK 277,12515
#define IS_RCC_TIMCLK(279,12583
#define RCC_I2C1CLK_HSI 290,12863
#define RCC_I2C1CLK_SYSCLK 291,12929
#define RCC_I2C2CLK_HSI 293,12991
#define RCC_I2C2CLK_SYSCLK 294,13057
#define IS_RCC_I2CCLK(296,13125
#define RCC_USART1CLK_PCLK 307,13405
#define RCC_USART1CLK_SYSCLK 308,13473
#define RCC_USART1CLK_LSE 309,13541
#define RCC_USART1CLK_HSI 310,13609
#define RCC_USART2CLK_PCLK 312,13679
#define RCC_USART2CLK_SYSCLK 313,13747
#define RCC_USART2CLK_LSE 314,13815
#define RCC_USART2CLK_HSI 315,13883
#define RCC_USART3CLK_PCLK 317,13953
#define RCC_USART3CLK_SYSCLK 318,14021
#define RCC_USART3CLK_LSE 319,14089
#define RCC_USART3CLK_HSI 320,14157
#define RCC_UART4CLK_PCLK 322,14227
#define RCC_UART4CLK_SYSCLK 323,14295
#define RCC_UART4CLK_LSE 324,14363
#define RCC_UART4CLK_HSI 325,14431
#define RCC_UART5CLK_PCLK 327,14501
#define RCC_UART5CLK_SYSCLK 328,14569
#define RCC_UART5CLK_LSE 329,14637
#define RCC_UART5CLK_HSI 330,14705
#define IS_RCC_USARTCLK(332,14775
#define RCC_IT_LSIRDY 351,15985
#define RCC_IT_LSERDY 352,16043
#define RCC_IT_HSIRDY 353,16101
#define RCC_IT_HSERDY 354,16159
#define RCC_IT_PLLRDY 355,16217
#define RCC_IT_CSS 356,16275
#define IS_RCC_IT(358,16335
#define IS_RCC_GET_IT(360,16413
#define IS_RCC_CLEAR_IT(365,16689
#define RCC_LSE_OFF 375,16850
#define RCC_LSE_ON 376,16915
#define RCC_LSE_Bypass 377,16972
#define IS_RCC_LSE(378,17061
#define RCC_RTCCLKSource_LSE 388,17266
#define RCC_RTCCLKSource_LSI 389,17328
#define RCC_RTCCLKSource_HSE_Div32 390,17390
#define IS_RCC_RTCCLK_SOURCE(392,17454
#define RCC_I2S2CLKSource_SYSCLK 402,17764
#define RCC_I2S2CLKSource_Ext 403,17826
#define IS_RCC_I2SCLK_SOURCE(405,17890
#define RCC_LSEDrive_Low 411,18071
#define RCC_LSEDrive_MediumLow 412,18136
#define RCC_LSEDrive_MediumHigh 413,18196
#define RCC_LSEDrive_High 414,18256
#define IS_RCC_LSE_DRIVE(415,18314
#define RCC_AHBPeriph_ADC34 425,18603
#define RCC_AHBPeriph_ADC12 426,18665
#define RCC_AHBPeriph_GPIOA 427,18727
#define RCC_AHBPeriph_GPIOB 428,18789
#define RCC_AHBPeriph_GPIOC 429,18851
#define RCC_AHBPeriph_GPIOD 430,18913
#define RCC_AHBPeriph_GPIOE 431,18975
#define RCC_AHBPeriph_GPIOF 432,19037
#define RCC_AHBPeriph_TS 433,19099
#define RCC_AHBPeriph_CRC 434,19158
#define RCC_AHBPeriph_FLITF 435,19218
#define RCC_AHBPeriph_SRAM 436,19280
#define RCC_AHBPeriph_DMA2 437,19341
#define RCC_AHBPeriph_DMA1 438,19402
#define IS_RCC_AHB_PERIPH(440,19465
#define IS_RCC_AHB_RST_PERIPH(441,19558
#define RCC_APB2Periph_SYSCFG 451,19731
#define RCC_APB2Periph_TIM1 452,19796
#define RCC_APB2Periph_SPI1 453,19861
#define RCC_APB2Periph_TIM8 454,19926
#define RCC_APB2Periph_USART1 455,19991
#define RCC_APB2Periph_TIM15 456,20056
#define RCC_APB2Periph_TIM16 457,20121
#define RCC_APB2Periph_TIM17 458,20186
#define IS_RCC_APB2_PERIPH(460,20253
#define RCC_APB1Periph_TIM2 469,20422
#define RCC_APB1Periph_TIM3 470,20487
#define RCC_APB1Periph_TIM4 471,20552
#define RCC_APB1Periph_TIM6 472,20617
#define RCC_APB1Periph_TIM7 473,20682
#define RCC_APB1Periph_WWDG 474,20747
#define RCC_APB1Periph_SPI2 475,20812
#define RCC_APB1Periph_SPI3 476,20877
#define RCC_APB1Periph_USART2 477,20942
#define RCC_APB1Periph_USART3 478,21007
#define RCC_APB1Periph_UART4 479,21072
#define RCC_APB1Periph_UART5 480,21137
#define RCC_APB1Periph_I2C1 481,21202
#define RCC_APB1Periph_I2C2 482,21267
#define RCC_APB1Periph_USB 483,21332
#define RCC_APB1Periph_CAN1 484,21397
#define RCC_APB1Periph_PWR 485,21462
#define RCC_APB1Periph_DAC 486,21527
#define IS_RCC_APB1_PERIPH(488,21594
#define RCC_MCOSource_NoClock 497,21761
#define RCC_MCOSource_LSI 498,21819
#define RCC_MCOSource_LSE 499,21877
#define RCC_MCOSource_SYSCLK 500,21935
#define RCC_MCOSource_HSI 501,21993
#define RCC_MCOSource_HSE 502,22051
#define RCC_MCOSource_PLLCLK_Div2 503,22109
#define IS_RCC_MCO_SOURCE(505,22169
 #define RCC_USBCLKSource_PLLCLK_1Div5 517,22662
 #define RCC_USBCLKSource_PLLCLK_Div1 518,22720
 #define IS_RCC_USBCLK_SOURCE(520,22780
#define RCC_FLAG_HSIRDY 529,23012
#define RCC_FLAG_HSERDY 530,23070
#define RCC_FLAG_PLLRDY 531,23128
#define RCC_FLAG_MCOF 532,23186
#define RCC_FLAG_LSERDY 533,23244
#define RCC_FLAG_LSIRDY 534,23302
#define RCC_FLAG_OBLRST 535,23360
#define RCC_FLAG_PINRST 536,23418
#define RCC_FLAG_PORRST 537,23476
#define RCC_FLAG_SFTRST 538,23534
#define RCC_FLAG_IWDGRST 539,23592
#define RCC_FLAG_WWDGRST 540,23650
#define RCC_FLAG_LPWRRST 541,23708
#define IS_RCC_FLAG(543,23768
#define IS_RCC_HSI_CALIBRATION_VALUE(551,24377

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rtc.h,8397
#define __STM32F30x_RTC_H31,1301
  uint32_t RTC_HourFormat;55,1743
  uint32_t RTC_AsynchPrediv;58,1901
  uint32_t RTC_SynchPrediv;61,2076
}RTC_InitTypeDef;RTC_InitTypeDef63,2249
  uint8_t RTC_Hours;70,2346
  uint8_t RTC_Minutes;75,2630
  uint8_t RTC_Seconds;78,2781
  uint8_t RTC_H12;81,2930
}RTC_TimeTypeDef;RTC_TimeTypeDef83,3078
  uint8_t RTC_WeekDay;90,3176
  uint8_t RTC_Month;93,3331
  uint8_t RTC_Date;96,3501
  uint8_t RTC_Year;99,3644
}RTC_DateTypeDef;RTC_DateTypeDef101,3788
  RTC_TimeTypeDef RTC_AlarmTime;108,3892
  uint32_t RTC_AlarmMask;110,3978
  uint32_t RTC_AlarmDateWeekDaySel;113,4159
  uint8_t RTC_AlarmDateWeekDay;116,4365
}RTC_AlarmTypeDef;RTC_AlarmTypeDef121,4786
#define RTC_HourFormat_24 133,4997
#define RTC_HourFormat_12 134,5060
#define IS_RTC_HOUR_FORMAT(135,5123
#define IS_RTC_ASYNCH_PREDIV(144,5356
#define IS_RTC_SYNCH_PREDIV(154,5500
#define IS_RTC_HOUR12(163,5637
#define IS_RTC_HOUR24(164,5710
#define IS_RTC_MINUTES(165,5765
#define IS_RTC_SECONDS(166,5823
#define RTC_H12_AM 175,5958
#define RTC_H12_PM 176,6014
#define IS_RTC_H12(177,6070
#define IS_RTC_YEAR(186,6222
#define RTC_Month_January 197,6388
#define RTC_Month_February 198,6444
#define RTC_Month_March 199,6500
#define RTC_Month_April 200,6556
#define RTC_Month_May 201,6612
#define RTC_Month_June 202,6668
#define RTC_Month_July 203,6724
#define RTC_Month_August 204,6780
#define RTC_Month_September 205,6836
#define RTC_Month_October 206,6892
#define RTC_Month_November 207,6948
#define RTC_Month_December 208,7004
#define IS_RTC_MONTH(209,7060
#define IS_RTC_DATE(210,7136
#define RTC_Weekday_Monday 220,7293
#define RTC_Weekday_Tuesday 221,7349
#define RTC_Weekday_Wednesday 222,7405
#define RTC_Weekday_Thursday 223,7461
#define RTC_Weekday_Friday 224,7517
#define RTC_Weekday_Saturday 225,7573
#define RTC_Weekday_Sunday 226,7629
#define IS_RTC_WEEKDAY(227,7685
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(242,8277
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(243,8356
#define RTC_AlarmDateWeekDaySel_Date 259,9094
#define RTC_AlarmDateWeekDaySel_WeekDay 260,9162
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(262,9232
#define RTC_AlarmMask_None 273,9494
#define RTC_AlarmMask_DateWeekDay 274,9560
#define RTC_AlarmMask_Hours 275,9628
#define RTC_AlarmMask_Minutes 276,9694
#define RTC_AlarmMask_Seconds 277,9760
#define RTC_AlarmMask_All 278,9826
#define IS_ALARM_MASK(279,9892
#define RTC_Alarm_A 288,10043
#define RTC_Alarm_B 289,10109
#define IS_RTC_ALARM(290,10175
#define IS_RTC_CMD_ALARM(291,10263
#define RTC_AlarmSubSecondMask_All 300,10451
#define RTC_AlarmSubSecondMask_SS14_1 303,10752
#define RTC_AlarmSubSecondMask_SS14_2 305,10969
#define RTC_AlarmSubSecondMask_SS14_3 307,11188
#define RTC_AlarmSubSecondMask_SS14_4 309,11407
#define RTC_AlarmSubSecondMask_SS14_5 311,11626
#define RTC_AlarmSubSecondMask_SS14_6 313,11845
#define RTC_AlarmSubSecondMask_SS14_7 315,12064
#define RTC_AlarmSubSecondMask_SS14_8 317,12283
#define RTC_AlarmSubSecondMask_SS14_9 319,12502
#define RTC_AlarmSubSecondMask_SS14_10 321,12721
#define RTC_AlarmSubSecondMask_SS14_11 323,12941
#define RTC_AlarmSubSecondMask_SS14_12 325,13162
#define RTC_AlarmSubSecondMask_SS14_13 327,13382
#define RTC_AlarmSubSecondMask_SS14 329,13603
#define RTC_AlarmSubSecondMask_None 331,13819
#define IS_RTC_ALARM_SUB_SECOND_MASK(333,14023
#define IS_RTC_ALARM_SUB_SECOND_VALUE(357,15602
#define RTC_WakeUpClock_RTCCLK_Div16 366,15755
#define RTC_WakeUpClock_RTCCLK_Div8 367,15823
#define RTC_WakeUpClock_RTCCLK_Div4 368,15891
#define RTC_WakeUpClock_RTCCLK_Div2 369,15959
#define RTC_WakeUpClock_CK_SPRE_16bits 370,16027
#define RTC_WakeUpClock_CK_SPRE_17bits 371,16095
#define IS_RTC_WAKEUP_CLOCK(372,16163
#define IS_RTC_WAKEUP_COUNTER(378,16664
#define RTC_TimeStampEdge_Rising 386,16813
#define RTC_TimeStampEdge_Falling 387,16879
#define IS_RTC_TIMESTAMP_EDGE(388,16945
#define RTC_Output_Disable 397,17188
#define RTC_Output_AlarmA 398,17251
#define RTC_Output_AlarmB 399,17314
#define RTC_Output_WakeUp 400,17377
#define IS_RTC_OUTPUT(402,17443
#define RTC_OutputPolarity_High 414,17803
#define RTC_OutputPolarity_Low 415,17869
#define IS_RTC_OUTPUT_POL(416,17935
#define RTC_CalibSign_Positive 425,18165
#define RTC_CalibSign_Negative 426,18232
#define IS_RTC_CALIB_SIGN(427,18298
#define IS_RTC_CALIB_VALUE(429,18442
#define RTC_CalibOutput_512Hz 438,18589
#define RTC_CalibOutput_1Hz 439,18655
#define IS_RTC_CALIB_OUTPUT(440,18720
#define RTC_SmoothCalibPeriod_32sec 449,18963
#define RTC_SmoothCalibPeriod_16sec 451,19179
#define RTC_SmoothCalibPeriod_8sec 453,19395
#define  IS_RTC_SMOOTH_CALIB_PERIOD(455,19610
#define RTC_SmoothCalibPlusPulses_Set 466,20022
#define RTC_SmoothCalibPlusPulses_Reset 469,20349
#define  IS_RTC_SMOOTH_CALIB_PLUS(471,20569
#define  IS_RTC_SMOOTH_CALIB_MINUS(481,20842
#define RTC_DayLightSaving_SUB1H 490,20994
#define RTC_DayLightSaving_ADD1H 491,21053
#define IS_RTC_DAYLIGHT_SAVING(492,21112
#define RTC_StoreOperation_Reset 495,21272
#define RTC_StoreOperation_Set 496,21336
#define IS_RTC_STORE_OPERATION(497,21400
#define RTC_TamperTrigger_RisingEdge 506,21660
#define RTC_TamperTrigger_FallingEdge 507,21732
#define RTC_TamperTrigger_LowLevel 508,21804
#define RTC_TamperTrigger_HighLevel 509,21876
#define IS_RTC_TAMPER_TRIGGER(510,21948
#define RTC_TamperFilter_Disable 522,22388
#define RTC_TamperFilter_2Sample 524,22483
#define RTC_TamperFilter_4Sample 526,22678
#define RTC_TamperFilter_8Sample 528,22873
#define IS_RTC_TAMPER_FILTER(530,23068
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 541,23493
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 543,23722
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 545,23953
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 547,24182
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 549,24411
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 551,24640
#define RTC_TamperSamplingFreq_RTCCLK_Div512 553,24869
#define RTC_TamperSamplingFreq_RTCCLK_Div256 555,25098
#define IS_RTC_TAMPER_SAMPLING_FREQ(557,25327
#define RTC_TamperPrechargeDuration_1RTCCLK 573,26209
#define RTC_TamperPrechargeDuration_2RTCCLK 575,26427
#define RTC_TamperPrechargeDuration_4RTCCLK 577,26646
#define RTC_TamperPrechargeDuration_8RTCCLK 579,26865
#define IS_RTC_TAMPER_PRECHARGE_DURATION(582,27086
#define RTC_Tamper_1 593,27602
#define RTC_Tamper_2 595,27759
#define RTC_Tamper_3 597,27916
#define IS_RTC_TAMPER(600,28075
#define RTC_OutputType_OpenDrain 610,28267
#define RTC_OutputType_PushPull 611,28334
#define IS_RTC_OUTPUT_TYPE(612,28401
#define RTC_ShiftAdd1S_Reset 622,28642
#define RTC_ShiftAdd1S_Set 623,28700
#define IS_RTC_SHIFT_ADD1S(624,28758
#define IS_RTC_SHIFT_SUBFS(633,28985
#define RTC_BKP_DR0 643,29128
#define RTC_BKP_DR1 644,29194
#define RTC_BKP_DR2 645,29260
#define RTC_BKP_DR3 646,29326
#define RTC_BKP_DR4 647,29392
#define RTC_BKP_DR5 648,29458
#define RTC_BKP_DR6 649,29524
#define RTC_BKP_DR7 650,29590
#define RTC_BKP_DR8 651,29656
#define RTC_BKP_DR9 652,29722
#define RTC_BKP_DR10 653,29788
#define RTC_BKP_DR11 654,29854
#define RTC_BKP_DR12 655,29920
#define RTC_BKP_DR13 656,29986
#define RTC_BKP_DR14 657,30052
#define RTC_BKP_DR15 658,30118
#define IS_RTC_BKP(659,30184
#define RTC_Format_BIN 682,31430
#define RTC_Format_BCD 683,31497
#define IS_RTC_FORMAT(684,31564
#define RTC_FLAG_RECALPF 693,31735
#define RTC_FLAG_TAMP3F 694,31801
#define RTC_FLAG_TAMP2F 695,31867
#define RTC_FLAG_TAMP1F 696,31933
#define RTC_FLAG_TSOVF 697,31999
#define RTC_FLAG_TSF 698,32065
#define RTC_FLAG_WUTF 699,32131
#define RTC_FLAG_ALRBF 700,32197
#define RTC_FLAG_ALRAF 701,32263
#define RTC_FLAG_INITF 702,32329
#define RTC_FLAG_RSF 703,32395
#define RTC_FLAG_INITS 704,32461
#define RTC_FLAG_SHPF 705,32527
#define RTC_FLAG_WUTWF 706,32593
#define RTC_FLAG_ALRBWF 707,32659
#define RTC_FLAG_ALRAWF 708,32725
#define IS_RTC_GET_FLAG(709,32791
#define IS_RTC_CLEAR_FLAG(717,33512
#define RTC_IT_TS 726,33703
#define RTC_IT_WUT 727,33769
#define RTC_IT_ALRB 728,33835
#define RTC_IT_ALRA 729,33901
#define RTC_IT_TAMP 730,33967
#define RTC_IT_TAMP1 731,34080
#define RTC_IT_TAMP2 732,34146
#define RTC_IT_TAMP3 733,34212
#define IS_RTC_CONFIG_IT(736,34282
#define IS_RTC_GET_IT(737,34384
#define IS_RTC_CLEAR_IT(741,34679

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_misc.h,969
#define __STM32F30x_MISC_H31,1349
  uint8_t NVIC_IRQChannel;56,1793
  uint8_t NVIC_IRQChannelPreemptionPriority;61,2194
  uint8_t NVIC_IRQChannelSubPriority;67,2644
  FunctionalState NVIC_IRQChannelCmd;72,3039
} NVIC_InitTypeDef;75,3346
#define NVIC_VectTab_RAM 113,6067
#define NVIC_VectTab_FLASH 114,6128
#define IS_NVIC_VECTTAB(115,6189
#define NVIC_LP_SEVONPEND 125,6406
#define NVIC_LP_SLEEPDEEP 126,6460
#define NVIC_LP_SLEEPONEXIT 127,6514
#define IS_NVIC_LP(128,6568
#define NVIC_PriorityGroup_0 139,6824
#define NVIC_PriorityGroup_1 141,7004
#define NVIC_PriorityGroup_2 143,7184
#define NVIC_PriorityGroup_3 145,7364
#define NVIC_PriorityGroup_4 147,7544
#define IS_NVIC_PRIORITY_GROUP(150,7726
#define IS_NVIC_PREEMPTION_PRIORITY(156,8119
#define IS_NVIC_SUB_PRIORITY(158,8189
#define IS_NVIC_OFFSET(160,8252
#define SysTick_CLKSource_HCLK_Div8 169,8382
#define SysTick_CLKSource_HCLK 170,8445
#define IS_SYSTICK_CLK_SOURCE(171,8508

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_tim.h,13866
#define __stm32f30x_TIM_H31,1300
  uint16_t TIM_Prescaler;57,1830
  uint16_t TIM_CounterMode;60,2032
  uint32_t TIM_Period;63,2200
  uint16_t TIM_ClockDivision;67,2489
  uint8_t TIM_RepetitionCounter;70,2664
} TIM_TimeBaseInitTypeDef;78,3416
  uint32_t TIM_OCMode;86,3540
  uint16_t TIM_OutputState;89,3712
  uint16_t TIM_OutputNState;92,3892
  uint32_t TIM_Pulse;96,4178
  uint16_t TIM_OCPolarity;99,4387
  uint16_t TIM_OCNPolarity;102,4561
  uint16_t TIM_OCIdleState;106,4841
  uint16_t TIM_OCNIdleState;110,5138
} TIM_OCInitTypeDef;113,5435
  uint16_t TIM_Channel;122,5553
  uint16_t TIM_ICPolarity;125,5705
  uint16_t TIM_ICSelection;128,5892
  uint16_t TIM_ICPrescaler;131,6054
  uint16_t TIM_ICFilter;134,6234
} TIM_ICInitTypeDef;136,6394
  uint16_t TIM_OSSRState;146,6558
  uint16_t TIM_OSSIState;149,6779
  uint16_t TIM_LOCKLevel;152,6993
  uint16_t TIM_DeadTime;155,7167
  uint16_t TIM_Break;159,7431
  uint16_t TIM_BreakPolarity;162,7641
  uint16_t TIM_AutomaticOutput;165,7825
} TIM_BDTRInitTypeDef;167,8037
#define IS_TIM_ALL_PERIPH(175,8202
#define IS_TIM_LIST1_PERIPH(186,8909
#define IS_TIM_LIST2_PERIPH(196,9497
#define IS_TIM_LIST3_PERIPH(203,9913
#define IS_TIM_LIST4_PERIPH(209,10248
#define IS_TIM_LIST5_PERIPH(212,10431
#define IS_TIM_LIST6_PERIPH(220,10941
#define IS_TIM_LIST7_PERIPH(227,11316
#define IS_TIM_LIST8_PERIPH(236,11878
#define TIM_OCMode_Timing 244,12126
#define TIM_OCMode_Active 245,12190
#define TIM_OCMode_Inactive 246,12254
#define TIM_OCMode_Toggle 247,12318
#define TIM_OCMode_PWM1 248,12382
#define TIM_OCMode_PWM2 249,12446
#define TIM_OCMode_Retrigerrable_OPM1 251,12512
#define TIM_OCMode_Retrigerrable_OPM2 252,12576
#define TIM_OCMode_Combined_PWM1 253,12640
#define TIM_OCMode_Combined_PWM2 254,12704
#define TIM_OCMode_Asymmetric_PWM1 255,12768
#define TIM_OCMode_Asymmetric_PWM2 256,12832
#define IS_TIM_OC_MODE(258,12898
#define IS_TIM_OCM(271,13771
#define TIM_OPMode_Single 293,14774
#define TIM_OPMode_Repetitive 294,14837
#define IS_TIM_OPM_MODE(295,14900
#define TIM_Channel_1 305,15100
#define TIM_Channel_2 306,15163
#define TIM_Channel_3 307,15226
#define TIM_Channel_4 308,15289
#define TIM_Channel_5 309,15352
#define TIM_Channel_6 310,15415
#define IS_TIM_CHANNEL(312,15513
#define IS_TIM_PWMI_CHANNEL(317,15816
#define IS_TIM_COMPLEMENTARY_CHANNEL(319,15958
#define TIM_CKD_DIV1 330,16277
#define TIM_CKD_DIV2 331,16340
#define TIM_CKD_DIV4 332,16403
#define IS_TIM_CKD_DIV(333,16466
#define TIM_CounterMode_Up 344,16709
#define TIM_CounterMode_Down 345,16772
#define TIM_CounterMode_CenterAligned1 346,16835
#define TIM_CounterMode_CenterAligned2 347,16898
#define TIM_CounterMode_CenterAligned3 348,16961
#define IS_TIM_COUNTER_MODE(349,17024
#define TIM_OCPolarity_High 362,17501
#define TIM_OCPolarity_Low 363,17564
#define IS_TIM_OC_POLARITY(364,17627
#define TIM_OCNPolarity_High 374,17867
#define TIM_OCNPolarity_Low 375,17930
#define IS_TIM_OCN_POLARITY(376,17993
#define TIM_OutputState_Disable 386,18230
#define TIM_OutputState_Enable 387,18293
#define IS_TIM_OUTPUT_STATE(388,18356
#define TIM_OutputNState_Disable 398,18589
#define TIM_OutputNState_Enable 399,18652
#define IS_TIM_OUTPUTN_STATE(400,18715
#define TIM_CCx_Enable 410,18951
#define TIM_CCx_Disable 411,19015
#define IS_TIM_CCX(412,19079
#define TIM_CCxN_Enable 422,19271
#define TIM_CCxN_Disable 423,19335
#define IS_TIM_CCXN(424,19399
#define TIM_Break_Enable 434,19603
#define TIM_Break_Disable 435,19666
#define IS_TIM_BREAK_STATE(436,19729
#define TIM_Break1_Enable 446,19954
#define TIM_Break1_Disable 447,20022
#define IS_TIM_BREAK1_STATE(448,20090
#define TIM_Break2_Enable 458,20317
#define TIM_Break2_Disable 459,20385
#define IS_TIM_BREAK2_STATE(460,20453
#define TIM_BreakPolarity_Low 470,20667
#define TIM_BreakPolarity_High 471,20730
#define IS_TIM_BREAK_POLARITY(472,20793
#define TIM_Break1Polarity_Low 482,21034
#define TIM_Break1Polarity_High 483,21102
#define IS_TIM_BREAK1_POLARITY(484,21170
#define TIM_Break2Polarity_Low 494,21414
#define TIM_Break2Polarity_High 495,21482
#define IS_TIM_BREAK2_POLARITY(496,21550
#define IS_TIM_BREAK1_FILTER(506,21792
#define IS_TIM_BREAK2_FILTER(515,21920
#define TIM_AutomaticOutput_Enable 524,22052
#define TIM_AutomaticOutput_Disable 525,22115
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(526,22178
#define TIM_LOCKLevel_OFF 536,22427
#define TIM_LOCKLevel_1 537,22490
#define TIM_LOCKLevel_2 538,22553
#define TIM_LOCKLevel_3 539,22616
#define IS_TIM_LOCK_LEVEL(540,22679
#define TIM_OSSIState_Enable 552,23056
#define TIM_OSSIState_Disable 553,23119
#define IS_TIM_OSSI_STATE(554,23182
#define TIM_OSSRState_Enable 564,23427
#define TIM_OSSRState_Disable 565,23490
#define IS_TIM_OSSR_STATE(566,23553
#define TIM_OCIdleState_Set 576,23782
#define TIM_OCIdleState_Reset 577,23845
#define IS_TIM_OCIDLE_STATE(578,23908
#define TIM_OCNIdleState_Set 588,24142
#define TIM_OCNIdleState_Reset 589,24205
#define IS_TIM_OCNIDLE_STATE(590,24268
#define  TIM_ICPolarity_Rising 600,24501
#define  TIM_ICPolarity_Falling 601,24564
#define  TIM_ICPolarity_BothEdge 602,24627
#define IS_TIM_IC_POLARITY(603,24690
#define TIM_ICSelection_DirectTI 614,25016
#define TIM_ICSelection_IndirectTI 616,25245
#define TIM_ICSelection_TRC 618,25474
#define IS_TIM_IC_SELECTION(619,25604
#define TIM_ICPSC_DIV1 630,25943
#define TIM_ICPSC_DIV2 631,26084
#define TIM_ICPSC_DIV4 632,26194
#define TIM_ICPSC_DIV8 633,26304
#define IS_TIM_IC_PRESCALER(634,26414
#define TIM_IT_Update 646,26798
#define TIM_IT_CC1 647,26861
#define TIM_IT_CC2 648,26924
#define TIM_IT_CC3 649,26987
#define TIM_IT_CC4 650,27050
#define TIM_IT_COM 651,27113
#define TIM_IT_Trigger 652,27176
#define TIM_IT_Break 653,27239
#define IS_TIM_IT(654,27302
#define IS_TIM_GET_IT(656,27387
#define TIM_DMABase_CR1 672,27899
#define TIM_DMABase_CR2 673,27962
#define TIM_DMABase_SMCR 674,28025
#define TIM_DMABase_DIER 675,28088
#define TIM_DMABase_SR 676,28151
#define TIM_DMABase_EGR 677,28214
#define TIM_DMABase_CCMR1 678,28277
#define TIM_DMABase_CCMR2 679,28340
#define TIM_DMABase_CCER 680,28403
#define TIM_DMABase_CNT 681,28466
#define TIM_DMABase_PSC 682,28529
#define TIM_DMABase_ARR 683,28592
#define TIM_DMABase_RCR 684,28655
#define TIM_DMABase_CCR1 685,28718
#define TIM_DMABase_CCR2 686,28781
#define TIM_DMABase_CCR3 687,28844
#define TIM_DMABase_CCR4 688,28907
#define TIM_DMABase_BDTR 689,28970
#define TIM_DMABase_DCR 690,29033
#define TIM_DMABase_OR 691,29096
#define TIM_DMABase_CCMR3 692,29159
#define TIM_DMABase_CCR5 693,29222
#define TIM_DMABase_CCR6 694,29285
#define IS_TIM_DMA_BASE(695,29348
#define TIM_DMABurstLength_1Transfer 726,30949
#define TIM_DMABurstLength_2Transfers 727,31016
#define TIM_DMABurstLength_3Transfers 728,31083
#define TIM_DMABurstLength_4Transfers 729,31150
#define TIM_DMABurstLength_5Transfers 730,31217
#define TIM_DMABurstLength_6Transfers 731,31284
#define TIM_DMABurstLength_7Transfers 732,31351
#define TIM_DMABurstLength_8Transfers 733,31418
#define TIM_DMABurstLength_9Transfers 734,31485
#define TIM_DMABurstLength_10Transfers 735,31552
#define TIM_DMABurstLength_11Transfers 736,31619
#define TIM_DMABurstLength_12Transfers 737,31686
#define TIM_DMABurstLength_13Transfers 738,31753
#define TIM_DMABurstLength_14Transfers 739,31820
#define TIM_DMABurstLength_15Transfers 740,31887
#define TIM_DMABurstLength_16Transfers 741,31954
#define TIM_DMABurstLength_17Transfers 742,32021
#define TIM_DMABurstLength_18Transfers 743,32088
#define IS_TIM_DMA_LENGTH(744,32155
#define TIM_DMA_Update 770,33759
#define TIM_DMA_CC1 771,33822
#define TIM_DMA_CC2 772,33885
#define TIM_DMA_CC3 773,33948
#define TIM_DMA_CC4 774,34011
#define TIM_DMA_COM 775,34074
#define TIM_DMA_Trigger 776,34137
#define IS_TIM_DMA_SOURCE(777,34200
#define TIM_ExtTRGPSC_OFF 787,34390
#define TIM_ExtTRGPSC_DIV2 788,34453
#define TIM_ExtTRGPSC_DIV4 789,34516
#define TIM_ExtTRGPSC_DIV8 790,34579
#define IS_TIM_EXT_PRESCALER(791,34642
#define TIM_TS_ITR0 803,35054
#define TIM_TS_ITR1 804,35117
#define TIM_TS_ITR2 805,35180
#define TIM_TS_ITR3 806,35243
#define TIM_TS_TI1F_ED 807,35306
#define TIM_TS_TI1FP1 808,35369
#define TIM_TS_TI2FP2 809,35432
#define TIM_TS_ETRF 810,35495
#define IS_TIM_TRIGGER_SELECTION(811,35558
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(819,36201
#define TIM_TIxExternalCLK1Source_TI1 831,36637
#define TIM_TIxExternalCLK1Source_TI2 832,36700
#define TIM_TIxExternalCLK1Source_TI1ED 833,36763
#define TIM_ExtTRGPolarity_Inverted 842,36911
#define TIM_ExtTRGPolarity_NonInverted 843,36974
#define IS_TIM_EXT_POLARITY(844,37037
#define TIM_PSCReloadMode_Update 854,37293
#define TIM_PSCReloadMode_Immediate 855,37356
#define IS_TIM_PRESCALER_RELOAD(856,37419
#define TIM_ForcedAction_Active 866,37662
#define TIM_ForcedAction_InActive 867,37725
#define IS_TIM_FORCED_ACTION(868,37788
#define TIM_EncoderMode_TI1 878,38021
#define TIM_EncoderMode_TI2 879,38084
#define TIM_EncoderMode_TI12 880,38147
#define IS_TIM_ENCODER_MODE(881,38210
#define TIM_EventSource_Update 893,38499
#define TIM_EventSource_CC1 894,38562
#define TIM_EventSource_CC2 895,38625
#define TIM_EventSource_CC3 896,38688
#define TIM_EventSource_CC4 897,38751
#define TIM_EventSource_COM 898,38814
#define TIM_EventSource_Trigger 899,38877
#define TIM_EventSource_Break 900,38940
#define TIM_EventSource_Break2 901,39003
#define IS_TIM_EVENT_SOURCE(902,39066
#define TIM_UpdateSource_Global 912,39289
#define TIM_UpdateSource_Regular 915,39632
#define IS_TIM_UPDATE_SOURCE(916,39751
#define TIM_OCPreload_Enable 926,39999
#define TIM_OCPreload_Disable 927,40062
#define IS_TIM_OCPRELOAD_STATE(928,40125
#define TIM_OCFast_Enable 938,40364
#define TIM_OCFast_Disable 939,40427
#define IS_TIM_OCFAST_STATE(940,40490
#define TIM_OCClear_Enable 951,40757
#define TIM_OCClear_Disable 952,40820
#define IS_TIM_OCCLEAR_STATE(953,40883
#define TIM_TRGOSource_Reset 963,41110
#define TIM_TRGOSource_Enable 964,41173
#define TIM_TRGOSource_Update 965,41236
#define TIM_TRGOSource_OC1 966,41299
#define TIM_TRGOSource_OC1Ref 967,41362
#define TIM_TRGOSource_OC2Ref 968,41425
#define TIM_TRGOSource_OC3Ref 969,41488
#define TIM_TRGOSource_OC4Ref 970,41551
#define IS_TIM_TRGO_SOURCE(971,41614
#define TIM_TRGO2Source_Reset 981,42234
#define TIM_TRGO2Source_Enable 982,42316
#define TIM_TRGO2Source_Update 983,42398
#define TIM_TRGO2Source_OC1 984,42480
#define TIM_TRGO2Source_OC1Ref 985,42562
#define TIM_TRGO2Source_OC2Ref 986,42644
#define TIM_TRGO2Source_OC3Ref 987,42726
#define TIM_TRGO2Source_OC4Ref 988,42808
#define TIM_TRGO2Source_OC5Ref 989,42890
#define TIM_TRGO2Source_OC6Ref 990,42972
#define TIM_TRGO2Source_OC4Ref_RisingFalling 991,43054
#define TIM_TRGO2Source_OC6Ref_RisingFalling 992,43136
#define TIM_TRGO2Source_OC4RefRising_OC6RefRising 993,43218
#define TIM_TRGO2Source_OC4RefRising_OC6RefFalling 994,43300
#define TIM_TRGO2Source_OC5RefRising_OC6RefRising 995,43382
#define TIM_TRGO2Source_OC5RefRising_OC6RefFalling 996,43464
#define IS_TIM_TRGO2_SOURCE(997,43546
#define TIM_SlaveMode_Reset 1021,44993
#define TIM_SlaveMode_Gated 1022,45064
#define TIM_SlaveMode_Trigger 1023,45135
#define TIM_SlaveMode_External1 1024,45206
#define TIM_SlaveMode_Combined_ResetTrigger 1025,45277
#define IS_TIM_SLAVE_MODE(1026,45348
#define TIM_MasterSlaveMode_Enable 1039,45797
#define TIM_MasterSlaveMode_Disable 1040,45860
#define IS_TIM_MSM_STATE(1041,45923
#define TIM16_GPIO 1049,46138
#define TIM16_RTC_CLK 1050,46198
#define TIM16_HSEDiv32 1051,46258
#define TIM16_MCO 1052,46318
#define TIM1_ADC1_AWDG1 1054,46380
#define TIM1_ADC1_AWDG2 1055,46439
#define TIM1_ADC1_AWDG3 1056,46498
#define TIM1_ADC4_AWDG1 1057,46557
#define TIM1_ADC4_AWDG2 1058,46616
#define TIM1_ADC4_AWDG3 1059,46675
#define TIM8_ADC2_AWDG1 1061,46736
#define TIM8_ADC2_AWDG2 1062,46795
#define TIM8_ADC2_AWDG3 1063,46854
#define TIM8_ADC3_AWDG1 1064,46913
#define TIM8_ADC3_AWDG2 1065,46972
#define TIM8_ADC3_AWDG3 1066,47031
#define IS_TIM_REMAP(1068,47092
#define TIM_FLAG_Update 1092,48327
#define TIM_FLAG_CC1 1093,48391
#define TIM_FLAG_CC2 1094,48455
#define TIM_FLAG_CC3 1095,48519
#define TIM_FLAG_CC4 1096,48583
#define TIM_FLAG_COM 1097,48647
#define TIM_FLAG_Trigger 1098,48711
#define TIM_FLAG_Break 1099,48775
#define TIM_FLAG_Break2 1100,48839
#define TIM_FLAG_CC1OF 1101,48903
#define TIM_FLAG_CC2OF 1102,48967
#define TIM_FLAG_CC3OF 1103,49031
#define TIM_FLAG_CC4OF 1104,49095
#define TIM_FLAG_CC5 1105,49159
#define TIM_FLAG_CC6 1106,49223
#define IS_TIM_GET_FLAG(1107,49287
#define IS_TIM_CLEAR_FLAG(1123,50233
#define TIM_OCReferenceClear_ETRF 1131,50415
#define TIM_OCReferenceClear_OCREFCLR 1132,50478
#define TIM_OCREFERENCECECLEAR_SOURCE(1133,50541
#define IS_TIM_IC_FILTER(1140,50790
#define IS_TIM_EXT_FILTER(1149,50929
#define TIM_DMABurstLength_1Byte 1158,51053
#define TIM_DMABurstLength_2Bytes 1159,51126
#define TIM_DMABurstLength_3Bytes 1160,51200
#define TIM_DMABurstLength_4Bytes 1161,51274
#define TIM_DMABurstLength_5Bytes 1162,51348
#define TIM_DMABurstLength_6Bytes 1163,51422
#define TIM_DMABurstLength_7Bytes 1164,51496
#define TIM_DMABurstLength_8Bytes 1165,51570
#define TIM_DMABurstLength_9Bytes 1166,51644
#define TIM_DMABurstLength_10Bytes 1167,51718
#define TIM_DMABurstLength_11Bytes 1168,51793
#define TIM_DMABurstLength_12Bytes 1169,51868
#define TIM_DMABurstLength_13Bytes 1170,51943
#define TIM_DMABurstLength_14Bytes 1171,52018
#define TIM_DMABurstLength_15Bytes 1172,52093
#define TIM_DMABurstLength_16Bytes 1173,52168
#define TIM_DMABurstLength_17Bytes 1174,52243
#define TIM_DMABurstLength_18Bytes 1175,52318

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_opamp.h,1730
#define __STM32F30x_OPAMP_H31,1340
  uint32_t OPAMP_InvertingInput;57,1791
  uint32_t OPAMP_NonInvertingInput;60,1999
}OPAMP_InitTypeDef;OPAMP_InitTypeDef63,2213
#define OPAMP_Selection_OPAMP1 75,2424
#define OPAMP_Selection_OPAMP2 76,2523
#define OPAMP_Selection_OPAMP3 77,2622
#define OPAMP_Selection_OPAMP4 78,2721
#define IS_OPAMP_ALL_PERIPH(80,2822
#define OPAMP_InvertingInput_IO1 93,3214
#define OPAMP_InvertingInput_IO2 95,3454
#define OPAMP_InvertingInput_PGA 97,3704
#define OPAMP_InvertingInput_Vout 98,3850
#define IS_OPAMP_INVERTING_INPUT(100,3983
#define OPAMP_NonInvertingInput_IO1 112,4396
#define OPAMP_NonInvertingInput_IO2 114,4658
#define OPAMP_NonInvertingInput_IO3 116,4920
#define OPAMP_NonInvertingInput_IO4 118,5180
#define IS_OPAMP_NONINVERTING_INPUT(121,5443
#define OPAMP_OPAMP_PGAGain_2 133,5876
#define OPAMP_OPAMP_PGAGain_4 134,5945
#define OPAMP_OPAMP_PGAGain_8 135,6010
#define OPAMP_OPAMP_PGAGain_16 136,6075
#define IS_OPAMP_PGAGAIN(138,6146
#define OPAMP_PGAConnect_No 150,6507
#define OPAMP_PGAConnect_IO1 151,6574
#define OPAMP_PGAConnect_IO2 152,6637
#define IS_OPAMP_PGACONNECT(154,6706
#define IS_OPAMP_SECONDARY_INVINPUT(165,7024
#define OPAMP_Input_Inverting 175,7272
#define OPAMP_Input_NonInverting 176,7366
#define IS_OPAMP_INPUT(178,7466
#define OPAMP_Vref_3VDDA 189,7675
#define OPAMP_Vref_10VDDA 190,7774
#define OPAMP_Vref_50VDDA 191,7874
#define OPAMP_Vref_90VDDA 192,7974
#define IS_OPAMP_VREF(194,8076
#define OPAMP_Trimming_Factory 206,8393
#define OPAMP_Trimming_User 207,8480
#define IS_OPAMP_TRIMMING(209,8566
#define IS_OPAMP_TRIMMINGVALUE(220,8794
#define OPAMP_OutputLevel_High 230,8952
#define OPAMP_OutputLevel_Low 231,9019

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_i2c.h,3654
#define __STM32F30x_I2C_H31,1299
  uint32_t I2C_Timing;56,1737
  uint32_t I2C_AnalogFilter;60,1999
  uint32_t I2C_DigitalFilter;63,2185
  uint32_t I2C_Mode;66,2364
  uint32_t I2C_OwnAddress1;69,2524
  uint32_t I2C_Ack;72,2697
  uint32_t I2C_AcknowledgedAddress;75,2885
}I2C_InitTypeDef;I2C_InitTypeDef77,3089
#define IS_I2C_ALL_PERIPH(86,3250
#define I2C_AnalogFilter_Enable 93,3430
#define I2C_AnalogFilter_Disable 94,3494
#define IS_I2C_ANALOG_FILTER(96,3552
#define IS_I2C_DIGITAL_FILTER(106,3795
#define I2C_Mode_I2C 115,3923
#define I2C_Mode_SMBusDevice 116,3987
#define I2C_Mode_SMBusHost 117,4043
#define IS_I2C_MODE(119,4101
#define I2C_Ack_Enable 130,4399
#define I2C_Ack_Disable 131,4463
#define IS_I2C_ACK(133,4519
#define I2C_AcknowledgedAddress_7bit 143,4739
#define I2C_AcknowledgedAddress_10bit 144,4803
#define IS_I2C_ACKNOWLEDGE_ADDRESS(146,4863
#define IS_I2C_OWN_ADDRESS1(156,5120
#define I2C_Direction_Transmitter 165,5274
#define I2C_Direction_Receiver 166,5334
#define IS_I2C_DIRECTION(168,5396
#define I2C_DMAReq_Tx 178,5648
#define I2C_DMAReq_Rx 179,5705
#define IS_I2C_DMA_REQ(181,5764
#define IS_I2C_SLAVE_ADDRESS(190,5937
#define IS_I2C_OWN_ADDRESS2(200,6081
#define I2C_OA2_NoMask 210,6231
#define I2C_OA2_Mask01 211,6288
#define I2C_OA2_Mask02 212,6345
#define I2C_OA2_Mask03 213,6402
#define I2C_OA2_Mask04 214,6459
#define I2C_OA2_Mask05 215,6516
#define I2C_OA2_Mask06 216,6573
#define I2C_OA2_Mask07 217,6630
#define IS_I2C_OWN_ADDRESS2_MASK(219,6689
#define IS_I2C_TIMEOUT(236,7345
#define I2C_Register_CR1 246,7481
#define I2C_Register_CR2 247,7538
#define I2C_Register_OAR1 248,7595
#define I2C_Register_OAR2 249,7652
#define I2C_Register_TIMINGR 250,7709
#define I2C_Register_TIMEOUTR 251,7766
#define I2C_Register_ISR 252,7823
#define I2C_Register_ICR 253,7880
#define I2C_Register_PECR 254,7937
#define I2C_Register_RXDR 255,7994
#define I2C_Register_TXDR 256,8051
#define IS_I2C_REGISTER(258,8110
#define I2C_IT_ERRI 277,9079
#define I2C_IT_TCI 278,9134
#define I2C_IT_STOPI 279,9188
#define I2C_IT_NACKI 280,9244
#define I2C_IT_ADDRI 281,9300
#define I2C_IT_RXI 282,9356
#define I2C_IT_TXI 283,9410
#define IS_I2C_CONFIG_IT(285,9466
#define  I2C_FLAG_TXE 295,9643
#define  I2C_FLAG_TXIS 296,9696
#define  I2C_FLAG_RXNE 297,9750
#define  I2C_FLAG_ADDR 298,9804
#define  I2C_FLAG_NACKF 299,9858
#define  I2C_FLAG_STOPF 300,9913
#define  I2C_FLAG_TC 301,9968
#define  I2C_FLAG_TCR 302,10020
#define  I2C_FLAG_BERR 303,10073
#define  I2C_FLAG_ARLO 304,10127
#define  I2C_FLAG_OVR 305,10181
#define  I2C_FLAG_PECERR 306,10234
#define  I2C_FLAG_TIMEOUT 307,10290
#define  I2C_FLAG_ALERT 308,10347
#define  I2C_FLAG_BUSY 309,10402
#define IS_I2C_CLEAR_FLAG(311,10458
#define IS_I2C_GET_FLAG(313,10565
#define  I2C_IT_TXIS 331,11434
#define  I2C_IT_RXNE 332,11488
#define  I2C_IT_ADDR 333,11542
#define  I2C_IT_NACKF 334,11596
#define  I2C_IT_STOPF 335,11651
#define  I2C_IT_TC 336,11706
#define  I2C_IT_TCR 337,11758
#define  I2C_IT_BERR 338,11811
#define  I2C_IT_ARLO 339,11865
#define  I2C_IT_OVR 340,11919
#define  I2C_IT_PECERR 341,11972
#define  I2C_IT_TIMEOUT 342,12028
#define  I2C_IT_ALERT 343,12085
#define IS_I2C_CLEAR_IT(345,12142
#define IS_I2C_GET_IT(347,12276
#define  I2C_Reload_Mode 364,13026
#define  I2C_AutoEnd_Mode 365,13082
#define  I2C_SoftEnd_Mode 366,13139
#define IS_RELOAD_END_MODE(369,13237
#define  I2C_No_StartStop 382,13577
#define  I2C_Generate_Stop 383,13643
#define  I2C_Generate_Start_Read 384,13699
#define  I2C_Generate_Start_Write 385,13785
#define IS_START_STOP_MODE(388,13876

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_pwr.h,985
#define __STM32F30x_PWR_H31,1300
#define PWR_PVDLevel_0 59,1858
#define PWR_PVDLevel_1 60,1915
#define PWR_PVDLevel_2 61,1972
#define PWR_PVDLevel_3 62,2029
#define PWR_PVDLevel_4 63,2086
#define PWR_PVDLevel_5 64,2143
#define PWR_PVDLevel_6 65,2200
#define PWR_PVDLevel_7 66,2257
#define IS_PWR_PVD_LEVEL(68,2316
#define PWR_WakeUpPin_1 80,2770
#define PWR_WakeUpPin_2 81,2825
#define PWR_WakeUpPin_3 82,2880
#define IS_PWR_WAKEUP_PIN(83,2935
#define PWR_Regulator_ON 95,3221
#define PWR_Regulator_LowPower 96,3285
#define IS_PWR_REGULATOR(97,3340
#define PWR_SLEEPEntry_WFI 107,3572
#define PWR_SLEEPEntry_WFE 108,3629
#define IS_PWR_SLEEP_ENTRY(109,3686
#define PWR_STOPEntry_WFI 119,3866
#define PWR_STOPEntry_WFE 120,3923
#define IS_PWR_STOP_ENTRY(121,3980
#define PWR_FLAG_WU 131,4146
#define PWR_FLAG_SB 132,4199
#define PWR_FLAG_PVDO 133,4252
#define PWR_FLAG_VREFINTRDY 134,4306
#define IS_PWR_GET_FLAG(136,4369
#define IS_PWR_CLEAR_FLAG(139,4553

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_usart.h,5128
#define __STM32F30x_USART_H31,1306
  uint32_t USART_BaudRate;58,1765
  uint32_t USART_WordLength;63,2216
  uint32_t USART_StopBits;66,2435
  uint32_t USART_Parity;69,2629
  uint32_t USART_Mode;76,3207
  uint32_t USART_HardwareFlowControl;79,3419
} USART_InitTypeDef;82,3691
  uint32_t USART_Clock;90,3800
  uint32_t USART_CPOL;93,3997
  uint32_t USART_CPHA;96,4193
  uint32_t USART_LastBit;99,4403
} USART_ClockInitTypeDef;102,4726
#define IS_USART_ALL_PERIPH(110,4896
#define IS_USART_123_PERIPH(116,5212
#define IS_USART_1234_PERIPH(120,5402
#define USART_WordLength_8b 130,5712
#define USART_WordLength_9b 131,5781
#define IS_USART_WORD_LENGTH(132,5839
#define USART_StopBits_1 142,6062
#define USART_StopBits_2 143,6131
#define USART_StopBits_1_5 144,6194
#define IS_USART_STOPBITS(145,6278
#define USART_Parity_No 156,6572
#define USART_Parity_Even 157,6641
#define USART_Parity_Odd 158,6701
#define IS_USART_PARITY(159,6779
#define USART_Mode_Rx 170,7051
#define USART_Mode_Tx 171,7110
#define IS_USART_MODE(172,7169
#define USART_HardwareFlowControl_None 182,7388
#define USART_HardwareFlowControl_RTS 183,7457
#define USART_HardwareFlowControl_CTS 184,7518
#define USART_HardwareFlowControl_RTS_CTS 185,7579
#define IS_USART_HARDWARE_FLOW_CONTROL(186,7659
#define USART_Clock_Disable 199,8107
#define USART_Clock_Enable 200,8176
#define IS_USART_CLOCK(201,8238
#define USART_CPOL_Low 211,8450
#define USART_CPOL_High 212,8519
#define IS_USART_CPOL(213,8580
#define USART_CPHA_1Edge 223,8742
#define USART_CPHA_2Edge 224,8811
#define IS_USART_CPHA(225,8872
#define USART_LastBit_Disable 235,9033
#define USART_LastBit_Enable 236,9102
#define IS_USART_LASTBIT(237,9163
#define USART_DMAReq_Tx 247,9388
#define USART_DMAReq_Rx 248,9449
#define IS_USART_DMAREQ(249,9510
#define USART_DMAOnError_Enable 260,9740
#define USART_DMAOnError_Disable 261,9809
#define IS_USART_DMAONERROR(262,9870
#define USART_WakeUp_IdleLine 272,10119
#define USART_WakeUp_AddressMark 273,10188
#define IS_USART_MUTEMODE_WAKEUP(274,10249
#define USART_AddressLength_4b 284,10493
#define USART_AddressLength_7b 285,10562
#define IS_USART_ADDRESS_DETECTION(286,10624
#define USART_WakeUpSource_AddressMatch 296,10883
#define USART_WakeUpSource_StartBit 297,10952
#define USART_WakeUpSource_RXNE 298,11014
#define IS_USART_STOPMODE_WAKEUPSOURCE(299,11106
#define USART_LINBreakDetectLength_10b 310,11479
#define USART_LINBreakDetectLength_11b 311,11548
#define IS_USART_LIN_BREAK_DETECT_LENGTH(312,11609
#define USART_IrDAMode_LowPower 323,11897
#define USART_IrDAMode_Normal 324,11958
#define IS_USART_IRDA_MODE(325,12027
#define USART_DEPolarity_High 335,12245
#define USART_DEPolarity_Low 336,12314
#define IS_USART_DE_POLARITY(337,12374
#define USART_InvPin_Tx 347,12612
#define USART_InvPin_Rx 348,12674
#define IS_USART_INVERSTION_PIN(349,12736
#define USART_AutoBaudRate_StartBit 360,12967
#define USART_AutoBaudRate_FallingEdge 361,13043
#define USART_AutoBaudRate_0x7FFrame 362,13116
#define USART_AutoBaudRate_0x55Frame 363,13189
#define IS_USART_AUTOBAUDRATE_MODE(364,13286
#define USART_OVRDetection_Enable 376,13711
#define USART_OVRDetection_Disable 377,13780
#define IS_USART_OVRDETECTION(378,13843
#define USART_Request_ABRRQ 387,14063
#define USART_Request_SBKRQ 388,14125
#define USART_Request_MMRQ 389,14187
#define USART_Request_RXFRQ 390,14248
#define USART_Request_TXFRQ 391,14310
#define IS_USART_REQUEST(393,14374
#define USART_FLAG_REACK 405,14813
#define USART_FLAG_TEACK 406,14875
#define USART_FLAG_WU 407,14937
#define USART_FLAG_RWU 408,14997
#define USART_FLAG_SBK 409,15057
#define USART_FLAG_CM 410,15118
#define USART_FLAG_BUSY 411,15178
#define USART_FLAG_ABRF 412,15239
#define USART_FLAG_ABRE 413,15300
#define USART_FLAG_EOB 414,15361
#define USART_FLAG_RTO 415,15422
#define USART_FLAG_nCTSS 416,15483
#define USART_FLAG_CTS 417,15544
#define USART_FLAG_LBD 418,15606
#define USART_FLAG_TXE 419,15666
#define USART_FLAG_TC 420,15726
#define USART_FLAG_RXNE 421,15785
#define USART_FLAG_IDLE 422,15846
#define USART_FLAG_ORE 423,15907
#define USART_FLAG_NE 424,15967
#define USART_FLAG_FE 425,16026
#define USART_FLAG_PE 426,16085
#define IS_USART_FLAG(427,16144
#define IS_USART_CLEAR_FLAG(439,17158
#define USART_IT_WU 459,18035
#define USART_IT_CM 460,18104
#define USART_IT_EOB 461,18173
#define USART_IT_RTO 462,18242
#define USART_IT_PE 463,18311
#define USART_IT_TXE 464,18380
#define USART_IT_TC 465,18449
#define USART_IT_RXNE 466,18518
#define USART_IT_IDLE 467,18587
#define USART_IT_LBD 468,18656
#define USART_IT_CTS 469,18725
#define USART_IT_ERR 470,18795
#define USART_IT_ORE 471,18864
#define USART_IT_NE 472,18933
#define USART_IT_FE 473,19002
#define IS_USART_CONFIG_IT(475,19073
#define IS_USART_GET_IT(482,19591
#define IS_USART_CLEAR_IT(490,20173
#define IS_USART_BAUDRATE(504,20757
#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(505,20842
#define IS_USART_AUTO_RETRY_COUNTER(506,20913
#define IS_USART_TIMEOUT(507,20978
#define IS_USART_DATA(508,21039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_crc.h,411
#define __STM32F30x_CRC_H31,1301
#define CRC_ReverseInputData_No 54,1796
#define CRC_ReverseInputData_8bits 55,1907
#define CRC_ReverseInputData_16bits 56,2025
#define CRC_ReverseInputData_32bits 57,2144
#define IS_CRC_REVERSE_INPUT_DATA(59,2265
#define CRC_PolSize_7 71,2680
#define CRC_PolSize_8 72,2792
#define CRC_PolSize_16 73,2904
#define CRC_PolSize_32 74,3017
#define IS_CRC_POL_SIZE(76,3132

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dac.h,2540
#define __STM32F30x_DAC_H31,1300
#define DAC_CR_DMAUDRIE 49,1661
  uint32_t DAC_Trigger;57,1861
  uint32_t DAC_WaveGeneration;60,2089
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;64,2413
  uint32_t DAC_OutputBuffer;68,2759
}DAC_InitTypeDef;DAC_InitTypeDef70,2992
#define DAC_Trigger_None 82,3205
#define DAC_Trigger_T2_TRGO 84,3453
#define DAC_Trigger_T3_TRGO 85,3594
#define DAC_Trigger_T4_TRGO 86,3735
#define DAC_Trigger_T6_TRGO 87,3876
#define DAC_Trigger_T7_TRGO 88,4017
#define DAC_Trigger_T8_TRGO 89,4158
#define DAC_Trigger_T15_TRGO 90,4299
#define DAC_Trigger_Ext_IT9 91,4441
#define DAC_Trigger_Software 92,4589
#define IS_DAC_TRIGGER(94,4721
#define DAC_WaveGeneration_None 113,5542
#define DAC_WaveGeneration_Noise 114,5609
#define DAC_WaveGeneration_Triangle 115,5676
#define IS_DAC_GENERATE_WAVE(116,5743
#define DAC_LFSRUnmask_Bit0 127,6064
#define DAC_LFSRUnmask_Bits1_0 128,6194
#define DAC_LFSRUnmask_Bits2_0 129,6328
#define DAC_LFSRUnmask_Bits3_0 130,6462
#define DAC_LFSRUnmask_Bits4_0 131,6596
#define DAC_LFSRUnmask_Bits5_0 132,6730
#define DAC_LFSRUnmask_Bits6_0 133,6864
#define DAC_LFSRUnmask_Bits7_0 134,6998
#define DAC_LFSRUnmask_Bits8_0 135,7132
#define DAC_LFSRUnmask_Bits9_0 136,7266
#define DAC_LFSRUnmask_Bits10_0 137,7400
#define DAC_LFSRUnmask_Bits11_0 138,7535
#define DAC_TriangleAmplitude_1 139,7670
#define DAC_TriangleAmplitude_3 140,7780
#define DAC_TriangleAmplitude_7 141,7890
#define DAC_TriangleAmplitude_15 142,8000
#define DAC_TriangleAmplitude_31 143,8111
#define DAC_TriangleAmplitude_63 144,8222
#define DAC_TriangleAmplitude_127 145,8333
#define DAC_TriangleAmplitude_255 146,8445
#define DAC_TriangleAmplitude_511 147,8557
#define DAC_TriangleAmplitude_1023 148,8669
#define DAC_TriangleAmplitude_2047 149,8782
#define DAC_TriangleAmplitude_4095 150,8895
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(152,9010
#define DAC_OutputBuffer_Enable 184,11410
#define DAC_OutputBuffer_Disable 185,11477
#define IS_DAC_OUTPUT_BUFFER_STATE(186,11544
#define DAC_Channel_1 196,11788
#define DAC_Channel_2 197,11855
#define IS_DAC_CHANNEL(198,11922
#define DAC_Align_12b_R 208,12127
#define DAC_Align_12b_L 209,12194
#define DAC_Align_8b_R 210,12261
#define IS_DAC_ALIGN(211,12328
#define DAC_Wave_Noise 222,12588
#define DAC_Wave_Triangle 223,12655
#define IS_DAC_WAVE(224,12722
#define IS_DAC_DATA(234,12903
#define DAC_IT_DMAUDR 242,13032
#define IS_DAC_IT(243,13101
#define DAC_FLAG_DMAUDR 253,13231
#define IS_DAC_FLAG(254,13300

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/stm32f30x.h,178868
#define __STM32F30x_H54,2355
  #define STM32F30X69,2641
 #define HSE_VALUE 97,3664
 #define HSE_STARTUP_TIMEOUT 105,3947
 #define HSI_STARTUP_TIMEOUT 113,4228
 #define HSI_VALUE 117,4379
 #define LSI_VALUE 122,4724
 #define LSE_VALUE 127,5069
#define __STM32F30X_STDPERIPH_VERSION_MAIN 134,5285
#define __STM32F30X_STDPERIPH_VERSION_SUB1 135,5401
#define __STM32F30X_STDPERIPH_VERSION_SUB2 136,5483
#define __STM32F30X_STDPERIPH_VERSION_RC 137,5565
#define __STM32F30X_STDPERIPH_VERSION 138,5652
#define __CM4_REV 154,6224
#define __MPU_PRESENT 155,6321
#define __NVIC_PRIO_BITS 156,6399
#define __Vendor_SysTickConfig 157,6498
#define __FPU_PRESENT 158,6596
typedef enum IRQn165,6822
  NonMaskableInt_IRQn 168,6959
  MemoryManagement_IRQn 169,7074
  BusFault_IRQn 170,7189
  UsageFault_IRQn 171,7304
  SVCall_IRQn 172,7419
  DebugMonitor_IRQn 173,7534
  PendSV_IRQn 174,7649
  SysTick_IRQn 175,7764
  WWDG_IRQn 177,7994
  PVD_IRQn 178,8109
  TAMPER_STAMP_IRQn 179,8224
  RTC_WKUP_IRQn 180,8339
  FLASH_IRQn 181,8454
  RCC_IRQn 182,8569
  EXTI0_IRQn 183,8684
  EXTI1_IRQn 184,8799
  EXTI2_TS_IRQn 185,8914
  EXTI3_IRQn 186,9029
  EXTI4_IRQn 187,9144
  DMA1_Channel1_IRQn 188,9259
  DMA1_Channel2_IRQn 189,9374
  DMA1_Channel3_IRQn 190,9489
  DMA1_Channel4_IRQn 191,9604
  DMA1_Channel5_IRQn 192,9719
  DMA1_Channel6_IRQn 193,9834
  DMA1_Channel7_IRQn 194,9949
  ADC1_2_IRQn 195,10064
  USB_HP_CAN1_TX_IRQn 196,10179
  USB_LP_CAN1_RX0_IRQn 197,10294
  CAN1_RX1_IRQn 198,10409
  CAN1_SCE_IRQn 199,10524
  EXTI9_5_IRQn 200,10639
  TIM1_BRK_TIM15_IRQn 201,10754
  TIM1_UP_TIM16_IRQn 202,10869
  TIM1_TRG_COM_TIM17_IRQn 203,10984
  TIM1_CC_IRQn 204,11099
  TIM2_IRQn 205,11214
  TIM3_IRQn 206,11329
  TIM4_IRQn 207,11444
  I2C1_EV_IRQn 208,11559
  I2C1_ER_IRQn 209,11674
  I2C2_EV_IRQn 210,11789
  I2C2_ER_IRQn 211,11904
  SPI1_IRQn 212,12021
  SPI2_IRQn 213,12136
  USART1_IRQn 214,12251
  USART2_IRQn 215,12366
  USART3_IRQn 216,12481
  EXTI15_10_IRQn 217,12596
  RTC_Alarm_IRQn 218,12711
  USBWakeUp_IRQn 219,12826
  TIM8_BRK_IRQn 220,12945
  TIM8_UP_IRQn 221,13060
  TIM8_TRG_COM_IRQn 222,13175
  TIM8_CC_IRQn 223,13290
  ADC3_IRQn 224,13405
  SPI3_IRQn 225,13520
  UART4_IRQn 226,13635
  UART5_IRQn 227,13750
  TIM6_DAC_IRQn 228,13865
  TIM7_IRQn 229,13980
  DMA2_Channel1_IRQn 230,14095
  DMA2_Channel2_IRQn 231,14210
  DMA2_Channel3_IRQn 232,14325
  DMA2_Channel4_IRQn 233,14440
  DMA2_Channel5_IRQn 234,14555
  ADC4_IRQn 235,14670
  COMP1_2_3_IRQn 236,14785
  COMP4_5_6_IRQn 237,14900
  COMP7_IRQn 238,15015
  USB_HP_IRQn 239,15130
  USB_LP_IRQn 240,15245
  USBWakeUp_RMP_IRQn 241,15360
  FPU_IRQn 242,15475
} IRQn_Type;243,15590
typedef int32_t  s32;257,15932
typedef int16_t s16;258,15955
typedef int8_t  s8;259,15977
typedef const int32_t sc32;261,16000
typedef const int16_t sc16;262,16048
typedef const int8_t sc8;263,16096
typedef __IO int32_t  vs32;265,16145
typedef __IO int16_t  vs16;266,16174
typedef __IO int8_t   vs8;267,16203
typedef __I int32_t vsc32;269,16233
typedef __I int16_t vsc16;270,16280
typedef __I int8_t vsc8;271,16327
typedef uint32_t  u32;273,16375
typedef uint16_t u16;274,16399
typedef uint8_t  u8;275,16422
typedef const uint32_t uc32;277,16446
typedef const uint16_t uc16;278,16495
typedef const uint8_t uc8;279,16544
typedef __IO uint32_t  vu32;281,16594
typedef __IO uint16_t vu16;282,16624
typedef __IO uint8_t  vu8;283,16653
typedef __I uint32_t vuc32;285,16683
typedef __I uint16_t vuc16;286,16731
typedef __I uint8_t vuc8;287,16779
typedef enum {RESET RESET289,16828
typedef enum {RESET = 0, SET 289,16828
typedef enum {RESET = 0, SET = !RESET}RESET289,16828
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;289,16828
typedef enum {DISABLE DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE 291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;291,16892
#define IS_FUNCTIONAL_STATE(292,16956
typedef enum {ERROR ERROR294,17040
typedef enum {ERROR = 0, SUCCESS 294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;294,17040
  __IO uint32_t ISR;310,17263
  __IO uint32_t IER;311,17378
  __IO uint32_t CR;312,17499
  __IO uint32_t CFGR;313,17614
  uint32_t      RESERVED0;314,17729
  __IO uint32_t SMPR1;315,17844
  __IO uint32_t SMPR2;316,17959
  uint32_t      RESERVED1;317,18074
  __IO uint32_t TR1;318,18189
  __IO uint32_t TR2;319,18304
  __IO uint32_t TR3;320,18419
  uint32_t      RESERVED2;321,18534
  __IO uint32_t SQR1;322,18649
  __IO uint32_t SQR2;323,18764
  __IO uint32_t SQR3;324,18879
  __IO uint32_t SQR4;325,18994
  __IO uint32_t DR;326,19109
  uint32_t      RESERVED3;327,19224
  uint32_t      RESERVED4;328,19339
  __IO uint32_t JSQR;329,19454
  uint32_t      RESERVED5[RESERVED5330,19569
  __IO uint32_t OFR1;331,19684
  __IO uint32_t OFR2;332,19799
  __IO uint32_t OFR3;333,19914
  __IO uint32_t OFR4;334,20029
  uint32_t      RESERVED6[RESERVED6335,20144
  __IO uint32_t JDR1;336,20259
  __IO uint32_t JDR2;337,20374
  __IO uint32_t JDR3;338,20489
  __IO uint32_t JDR4;339,20604
  uint32_t      RESERVED7[RESERVED7340,20719
  __IO uint32_t AWD2CR;341,20836
  __IO uint32_t AWD3CR;342,20951
  uint32_t      RESERVED8;343,21066
  uint32_t      RESERVED9;344,21181
  __IO uint32_t DIFSEL;345,21298
  __IO uint32_t CALFACT;346,21413
} ADC_TypeDef;348,21532
  __IO uint32_t CSR;352,21569
  uint32_t      RESERVED;353,21699
  __IO uint32_t CCR;354,21829
  __IO uint32_t CDR;355,21959
} ADC_Common_TypeDef;357,22169
  __IO uint32_t TIR;365,22276
  __IO uint32_t TDTR;366,22342
  __IO uint32_t TDLR;367,22429
  __IO uint32_t TDHR;368,22490
} CAN_TxMailBox_TypeDef;369,22552
  __IO uint32_t RIR;376,22660
  __IO uint32_t RDTR;377,22736
  __IO uint32_t RDLR;378,22836
  __IO uint32_t RDHR;379,22910
} CAN_FIFOMailBox_TypeDef;380,22985
  __IO uint32_t FR1;387,23100
  __IO uint32_t FR2;388,23157
} CAN_FilterRegister_TypeDef;389,23214
  __IO uint32_t              MCR;396,23315
  __IO uint32_t              MSR;397,23441
  __IO uint32_t              TSR;398,23567
  __IO uint32_t              RF0R;399,23693
  __IO uint32_t              RF1R;400,23819
  __IO uint32_t              IER;401,23945
  __IO uint32_t              ESR;402,24071
  __IO uint32_t              BTR;403,24197
  uint32_t                   RESERVED0[RESERVED0404,24323
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox405,24449
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox406,24575
  uint32_t                   RESERVED1[RESERVED1407,24701
  __IO uint32_t              FMR;408,24827
  __IO uint32_t              FM1R;409,24953
  uint32_t                   RESERVED2;410,25079
  __IO uint32_t              FS1R;411,25205
  uint32_t                   RESERVED3;412,25331
  __IO uint32_t              FFA1R;413,25457
  uint32_t                   RESERVED4;414,25583
  __IO uint32_t              FA1R;415,25709
  uint32_t                   RESERVED5[RESERVED5416,25835
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister417,25961
} CAN_TypeDef;418,26087
  __IO uint32_t CSR;427,26172
} COMP_TypeDef;428,26262
  __IO uint32_t DR;436,26348
  __IO uint8_t  IDR;437,26452
  uint8_t       RESERVED0;438,26556
  uint16_t      RESERVED1;439,26660
  __IO uint32_t CR;440,26764
  uint32_t      RESERVED2;441,26868
  __IO uint32_t INIT;442,26972
  __IO uint32_t POL;443,27076
} CRC_TypeDef;444,27180
  __IO uint32_t CR;452,27271
  __IO uint32_t SWTRIGR;453,27384
  __IO uint32_t DHR12R1;454,27497
  __IO uint32_t DHR12L1;455,27610
  __IO uint32_t DHR8R1;456,27723
  __IO uint32_t DHR12R2;457,27836
  __IO uint32_t DHR12L2;458,27949
  __IO uint32_t DHR8R2;459,28062
  __IO uint32_t DHR12RD;460,28175
  __IO uint32_t DHR12LD;461,28288
  __IO uint32_t DHR8RD;462,28401
  __IO uint32_t DOR1;463,28514
  __IO uint32_t DOR2;464,28627
  __IO uint32_t SR;465,28740
} DAC_TypeDef;466,28853
  __IO uint32_t IDCODE;474,28926
  __IO uint32_t CR;475,29015
  __IO uint32_t APB1FZ;476,29104
  __IO uint32_t APB2FZ;477,29193
}DBGMCU_TypeDef;DBGMCU_TypeDef478,29282
  __IO uint32_t CCR;486,29362
  __IO uint32_t CNDTR;487,29480
  __IO uint32_t CPAR;488,29598
  __IO uint32_t CMAR;489,29716
} DMA_Channel_TypeDef;490,29834
  __IO uint32_t ISR;494,29879
  __IO uint32_t IFCR;495,29969
} DMA_TypeDef;496,30059
  __IO uint32_t IMR;504,30158
  __IO uint32_t EMR;505,30261
  __IO uint32_t RTSR;506,30364
  __IO uint32_t FTSR;507,30467
  __IO uint32_t SWIER;508,30570
  __IO uint32_t PR;509,30673
  uint32_t      RESERVED1;510,30776
  uint32_t      RESERVED2;511,30879
  __IO uint32_t IMR2;512,30982
  __IO uint32_t EMR2;513,31085
  __IO uint32_t RTSR2;514,31188
  __IO uint32_t FTSR2;515,31291
  __IO uint32_t SWIER2;516,31394
  __IO uint32_t PR2;517,31497
}EXTI_TypeDef;EXTI_TypeDef518,31600
  __IO uint32_t ACR;526,31679
  __IO uint32_t KEYR;527,31783
  __IO uint32_t OPTKEYR;528,31887
  __IO uint32_t SR;529,31991
  __IO uint32_t CR;530,32095
  __IO uint32_t AR;531,32199
  uint32_t      RESERVED;532,32303
  __IO uint32_t OBR;533,32407
  __IO uint32_t WRPR;534,32511
} FLASH_TypeDef;536,32619
  __IO uint16_t RDP;543,32705
  __IO uint16_t USER;544,32811
  uint16_t RESERVED0;545,32917
  uint16_t RESERVED1;546,33023
  __IO uint16_t WRP0;547,33129
  __IO uint16_t WRP1;548,33235
  __IO uint16_t WRP2;549,33341
  __IO uint16_t WRP3;550,33447
} OB_TypeDef;551,33553
  __IO uint32_t MODER;559,33635
  __IO uint16_t OTYPER;560,33753
  uint16_t RESERVED0;561,33871
  __IO uint32_t OSPEEDR;562,33989
  __IO uint32_t PUPDR;563,34107
  __IO uint16_t IDR;564,34225
  uint16_t RESERVED1;565,34343
  __IO uint16_t ODR;566,34461
  uint16_t RESERVED2;567,34579
  __IO uint32_t BSRR;568,34697
  __IO uint32_t LCKR;569,34815
  __IO uint32_t AFR[AFR570,34933
  __IO uint16_t BRR;571,35051
  uint16_t RESERVED3;572,35169
}GPIO_TypeDef;GPIO_TypeDef573,35287
  __IO uint32_t CSR;581,35382
} OPAMP_TypeDef;582,35486
  __IO uint32_t CFGR1;591,35587
  __IO uint32_t RCR;592,35696
  __IO uint32_t EXTICR[EXTICR593,35805
  __IO uint32_t CFGR2;594,35919
} SYSCFG_TypeDef;595,36028
  __IO uint32_t CR1;603,36129
  __IO uint32_t CR2;604,36220
  __IO uint32_t OAR1;605,36313
  __IO uint32_t OAR2;606,36404
  __IO uint32_t TIMINGR;607,36495
  __IO uint32_t TIMEOUTR;608,36586
  __IO uint32_t ISR;609,36677
  __IO uint32_t ICR;610,36768
  __IO uint32_t PECR;611,36859
  __IO uint32_t RXDR;612,36950
  __IO uint32_t TXDR;613,37041
}I2C_TypeDef;I2C_TypeDef614,37134
  __IO uint32_t KR;622,37217
  __IO uint32_t PR;623,37294
  __IO uint32_t RLR;624,37371
  __IO uint32_t SR;625,37448
  __IO uint32_t WINR;626,37525
} IWDG_TypeDef;627,37603
  __IO uint32_t CR;635,37681
  __IO uint32_t CSR;636,37768
} PWR_TypeDef;637,37855
  __IO uint32_t CR;644,37940
  __IO uint32_t CFGR;645,38059
  __IO uint32_t CIR;646,38178
  __IO uint32_t APB2RSTR;647,38297
  __IO uint32_t APB1RSTR;648,38416
  __IO uint32_t AHBENR;649,38535
  __IO uint32_t APB2ENR;650,38654
  __IO uint32_t APB1ENR;651,38773
  __IO uint32_t BDCR;652,38892
  __IO uint32_t CSR;653,39012
  __IO uint32_t AHBRSTR;654,39131
  __IO uint32_t CFGR2;655,39250
  __IO uint32_t CFGR3;656,39369
} RCC_TypeDef;657,39489
  __IO uint32_t TR;665,39570
  __IO uint32_t DR;666,39686
  __IO uint32_t CR;667,39802
  __IO uint32_t ISR;668,39918
  __IO uint32_t PRER;669,40034
  __IO uint32_t WUTR;670,40150
  uint32_t RESERVED0;671,40266
  __IO uint32_t ALRMAR;672,40382
  __IO uint32_t ALRMBR;673,40498
  __IO uint32_t WPR;674,40614
  __IO uint32_t SSR;675,40730
  __IO uint32_t SHIFTR;676,40846
  __IO uint32_t TSTR;677,40962
  __IO uint32_t TSDR;678,41078
  __IO uint32_t TSSSR;679,41194
  __IO uint32_t CALR;680,41310
  __IO uint32_t TAFCR;681,41426
  __IO uint32_t ALRMASSR;682,41542
  __IO uint32_t ALRMBSSR;683,41658
  uint32_t RESERVED7;684,41774
  __IO uint32_t BKP0R;685,41890
  __IO uint32_t BKP1R;686,42006
  __IO uint32_t BKP2R;687,42122
  __IO uint32_t BKP3R;688,42238
  __IO uint32_t BKP4R;689,42354
  __IO uint32_t BKP5R;690,42470
  __IO uint32_t BKP6R;691,42586
  __IO uint32_t BKP7R;692,42702
  __IO uint32_t BKP8R;693,42818
  __IO uint32_t BKP9R;694,42934
  __IO uint32_t BKP10R;695,43050
  __IO uint32_t BKP11R;696,43166
  __IO uint32_t BKP12R;697,43282
  __IO uint32_t BKP13R;698,43398
  __IO uint32_t BKP14R;699,43514
  __IO uint32_t BKP15R;700,43630
} RTC_TypeDef;701,43746
  __IO uint16_t CR1;710,43841
  uint16_t  RESERVED0;711,43950
  __IO uint16_t CR2;712,44059
  uint16_t  RESERVED1;713,44168
  __IO uint16_t SR;714,44277
  uint16_t  RESERVED2;715,44386
  __IO uint16_t DR;716,44495
  uint16_t  RESERVED3;717,44604
  __IO uint16_t CRCPR;718,44713
  uint16_t  RESERVED4;719,44822
  __IO uint16_t RXCRCR;720,44931
  uint16_t  RESERVED5;721,45040
  __IO uint16_t TXCRCR;722,45149
  uint16_t  RESERVED6;723,45258
  __IO uint16_t I2SCFGR;724,45368
  uint16_t  RESERVED7;725,45477
  __IO uint16_t I2SPR;726,45586
  uint16_t  RESERVED8;727,45695
} SPI_TypeDef;728,45808
  __IO uint16_t CR1;735,45873
  uint16_t      RESERVED0;736,45969
 __IO uint32_t CR2;737,46065
  __IO uint32_t SMCR;738,46161
  __IO uint32_t DIER;739,46257
  __IO uint32_t SR;740,46353
  __IO uint32_t EGR;741,46449
  __IO uint32_t CCMR1;742,46545
  __IO uint32_t CCMR2;743,46641
  __IO uint32_t CCER;744,46737
  __IO uint32_t CNT;745,46833
  __IO uint16_t PSC;746,46929
  uint16_t      RESERVED9;747,47025
  __IO uint32_t ARR;748,47121
  __IO uint16_t RCR;749,47217
  uint16_t      RESERVED10;750,47313
  __IO uint32_t CCR1;751,47409
  __IO uint32_t CCR2;752,47505
  __IO uint32_t CCR3;753,47601
  __IO uint32_t CCR4;754,47697
  __IO uint32_t BDTR;755,47793
  __IO uint16_t DCR;756,47889
  uint16_t      RESERVED12;757,47985
  __IO uint16_t DMAR;758,48081
  uint16_t      RESERVED13;759,48177
  __IO uint16_t OR;760,48273
  __IO uint32_t CCMR3;761,48369
  __IO uint32_t CCR5;762,48465
  __IO uint32_t CCR6;763,48560
} TIM_TypeDef;764,48656
  __IO uint32_t CR;772,48750
  __IO uint32_t IER;773,48869
  __IO uint32_t ICR;774,48988
  __IO uint32_t ISR;775,49107
  __IO uint32_t IOHCR;776,49226
  uint32_t      RESERVED1;777,49345
  __IO uint32_t IOASCR;778,49464
  uint32_t      RESERVED2;779,49583
  __IO uint32_t IOSCR;780,49702
  uint32_t      RESERVED3;781,49821
  __IO uint32_t IOCCR;782,49940
  uint32_t      RESERVED4;783,50059
  __IO uint32_t IOGCSR;784,50178
  __IO uint32_t IOGXCR[IOGXCR785,50297
} TSC_TypeDef;786,50419
  __IO uint32_t CR1;794,50540
  __IO uint32_t CR2;795,50637
  __IO uint32_t CR3;796,50734
  __IO uint16_t BRR;797,50830
  uint16_t  RESERVED1;798,50926
  __IO uint16_t GTPR;799,51024
  uint16_t  RESERVED2;800,51120
  __IO uint32_t RTOR;801,51216
  __IO uint16_t RQR;802,51314
  uint16_t  RESERVED3;803,51410
  __IO uint32_t ISR;804,51506
  __IO uint32_t ICR;805,51602
  __IO uint16_t RDR;806,51698
  uint16_t  RESERVED4;807,51794
  __IO uint16_t TDR;808,51890
  uint16_t  RESERVED5;809,51986
} USART_TypeDef;810,52082
  __IO uint32_t CR;817,52162
  __IO uint32_t CFR;818,52243
  __IO uint32_t SR;819,52324
} WWDG_TypeDef;820,52405
#define FLASH_BASE 827,52483
#define SRAM_BASE 828,52584
#define PERIPH_BASE 829,52684
#define SRAM_BB_BASE 831,52792
#define PERIPH_BB_BASE 832,52895
#define APB1PERIPH_BASE 836,53039
#define APB2PERIPH_BASE 837,53082
#define AHB1PERIPH_BASE 838,53140
#define AHB2PERIPH_BASE 839,53198
#define AHB3PERIPH_BASE 840,53256
#define TIM2_BASE 843,53342
#define TIM3_BASE 844,53404
#define TIM4_BASE 845,53466
#define TIM6_BASE 846,53528
#define TIM7_BASE 847,53590
#define RTC_BASE 848,53652
#define WWDG_BASE 849,53714
#define IWDG_BASE 850,53776
#define I2S2ext_BASE 851,53838
#define SPI2_BASE 852,53900
#define SPI3_BASE 853,53962
#define I2S3ext_BASE 854,54024
#define USART2_BASE 855,54086
#define USART3_BASE 856,54148
#define UART4_BASE 857,54210
#define UART5_BASE 858,54272
#define I2C1_BASE 859,54334
#define I2C2_BASE 860,54396
#define CAN1_BASE 861,54458
#define PWR_BASE 862,54520
#define DAC_BASE 863,54582
#define SYSCFG_BASE 866,54672
#define COMP_BASE 867,54734
#define COMP1_BASE 868,54796
#define COMP2_BASE 869,54858
#define COMP3_BASE 870,54920
#define COMP4_BASE 871,54982
#define COMP5_BASE 872,55044
#define COMP6_BASE 873,55106
#define COMP7_BASE 874,55168
#define OPAMP_BASE 875,55230
#define OPAMP1_BASE 876,55292
#define OPAMP2_BASE 877,55354
#define OPAMP3_BASE 878,55416
#define OPAMP4_BASE 879,55478
#define EXTI_BASE 880,55540
#define TIM1_BASE 881,55602
#define SPI1_BASE 882,55664
#define TIM8_BASE 883,55726
#define USART1_BASE 884,55788
#define TIM15_BASE 885,55850
#define TIM16_BASE 886,55912
#define TIM17_BASE 887,55974
#define DMA1_BASE 890,56064
#define DMA1_Channel1_BASE 891,56126
#define DMA1_Channel2_BASE 892,56188
#define DMA1_Channel3_BASE 893,56250
#define DMA1_Channel4_BASE 894,56312
#define DMA1_Channel5_BASE 895,56374
#define DMA1_Channel6_BASE 896,56436
#define DMA1_Channel7_BASE 897,56498
#define DMA2_BASE 898,56560
#define DMA2_Channel1_BASE 899,56622
#define DMA2_Channel2_BASE 900,56684
#define DMA2_Channel3_BASE 901,56746
#define DMA2_Channel4_BASE 902,56808
#define DMA2_Channel5_BASE 903,56870
#define RCC_BASE 904,56932
#define FLASH_R_BASE 905,56994
#define OB_BASE 906,57093
#define CRC_BASE 907,57191
#define TSC_BASE 908,57253
#define GPIOA_BASE 911,57343
#define GPIOB_BASE 912,57401
#define GPIOC_BASE 913,57459
#define GPIOD_BASE 914,57517
#define GPIOE_BASE 915,57575
#define GPIOF_BASE 916,57633
#define ADC1_BASE 919,57719
#define ADC2_BASE 920,57777
#define ADC1_2_BASE 921,57835
#define ADC3_BASE 922,57893
#define ADC4_BASE 923,57951
#define ADC3_4_BASE 924,58009
#define DBGMCU_BASE 926,58069
#define TIM2 934,58242
#define TIM3 935,58299
#define TIM4 936,58356
#define TIM6 937,58413
#define TIM7 938,58470
#define RTC 939,58527
#define WWDG 940,58583
#define IWDG 941,58641
#define I2S2ext 942,58699
#define SPI2 943,58759
#define SPI3 944,58816
#define I2S3ext 945,58873
#define USART2 946,58933
#define USART3 947,58994
#define UART4 948,59055
#define UART5 949,59115
#define I2C1 950,59175
#define I2C2 951,59232
#define CAN1 952,59289
#define PWR 953,59346
#define DAC 954,59402
#define SYSCFG 955,59458
#define COMP 956,59520
#define COMP1 957,59578
#define COMP2 958,59637
#define COMP3 959,59696
#define COMP4 960,59755
#define COMP5 961,59814
#define COMP6 962,59873
#define COMP7 963,59932
#define OPAMP 964,59991
#define OPAMP1 965,60051
#define OPAMP2 966,60112
#define OPAMP3 967,60173
#define OPAMP4 968,60234
#define EXTI 969,60295
#define TIM1 970,60353
#define SPI1 971,60410
#define TIM8 972,60467
#define USART1 973,60524
#define TIM15 974,60585
#define TIM16 975,60643
#define TIM17 976,60701
#define DBGMCU 977,60759
#define DMA1 978,60821
#define DMA1_Channel1 979,60878
#define DMA1_Channel2 980,60952
#define DMA1_Channel3 981,61026
#define DMA1_Channel4 982,61100
#define DMA1_Channel5 983,61174
#define DMA1_Channel6 984,61248
#define DMA1_Channel7 985,61322
#define DMA2 986,61396
#define DMA2_Channel1 987,61453
#define DMA2_Channel2 988,61527
#define DMA2_Channel3 989,61601
#define DMA2_Channel4 990,61675
#define DMA2_Channel5 991,61749
#define RCC 992,61823
#define FLASH 993,61879
#define OB 994,61941
#define CRC 995,61995
#define TSC 996,62051
#define GPIOA 997,62107
#define GPIOB 998,62166
#define GPIOC 999,62225
#define GPIOD 1000,62284
#define GPIOE 1001,62343
#define GPIOF 1002,62402
#define ADC1 1003,62461
#define ADC2 1004,62518
#define ADC3 1005,62575
#define ADC4 1006,62632
#define ADC1_2 1007,62689
#define ADC3_4 1008,62755
#define ADC_ISR_ADRD 1031,63713
#define ADC_ISR_EOSMP 1032,63801
#define ADC_ISR_EOC 1033,63888
#define ADC_ISR_EOS 1034,63985
#define ADC_ISR_OVR 1035,64095
#define ADC_ISR_JEOC 1036,64174
#define ADC_ISR_JEOS 1037,64272
#define ADC_ISR_AWD1 1038,64383
#define ADC_ISR_AWD2 1039,64472
#define ADC_ISR_AWD3 1040,64561
#define ADC_ISR_JQOVF 1041,64650
#define ADC_IER_RDY 1044,64838
#define ADC_IER_EOSMP 1045,64935
#define ADC_IER_EOC 1046,65034
#define ADC_IER_EOS 1047,65143
#define ADC_IER_OVR 1048,65265
#define ADC_IER_JEOC 1049,65356
#define ADC_IER_JEOS 1050,65466
#define ADC_IER_AWD1 1051,65589
#define ADC_IER_AWD2 1052,65690
#define ADC_IER_AWD3 1053,65791
#define ADC_IER_JQOVF 1054,65892
#define ADC_CR_ADEN 1057,66091
#define ADC_CR_ADDIS 1058,66171
#define ADC_CR_ADSTART 1059,66252
#define ADC_CR_JADSTART 1060,66345
#define ADC_CR_ADSTP 1061,66439
#define ADC_CR_JADSTP 1062,66531
#define ADC_CR_ADVREGEN 1063,66624
#define ADC_CR_ADVREGEN_0 1064,66714
#define ADC_CR_ADVREGEN_1 1065,66794
#define ADC_CR_ADCALDIF 1066,66874
#define ADC_CR_ADCAL 1067,66973
#define ADC_CFGR_DMAEN 1070,67136
#define ADC_CFGR_DMACFG 1071,67210
#define ADC_CFGR_RES 1073,67293
#define ADC_CFGR_RES_0 1074,67372
#define ADC_CFGR_RES_1 1075,67445
#define ADC_CFGR_ALIGN 1077,67520
#define ADC_CFGR_EXTSEL 1079,67601
#define ADC_CFGR_EXTSEL_0 1080,67708
#define ADC_CFGR_EXTSEL_1 1081,67783
#define ADC_CFGR_EXTSEL_2 1082,67858
#define ADC_CFGR_EXTSEL_3 1083,67933
#define ADC_CFGR_EXTEN 1085,68010
#define ADC_CFGR_EXTEN_0 1086,68141
#define ADC_CFGR_EXTEN_1 1087,68216
#define ADC_CFGR_OVRMOD 1089,68293
#define ADC_CFGR_CONT 1090,68369
#define ADC_CFGR_AUTDLY 1091,68489
#define ADC_CFGR_AUTOFF 1092,68575
#define ADC_CFGR_DISCEN 1093,68653
#define ADC_CFGR_DISCNUM 1095,68758
#define ADC_CFGR_DISCNUM_0 1096,68854
#define ADC_CFGR_DISCNUM_1 1097,68931
#define ADC_CFGR_DISCNUM_2 1098,69008
#define ADC_CFGR_JDISCEN 1100,69087
#define ADC_CFGR_JQM 1101,69189
#define ADC_CFGR_AWD1SGL 1102,69268
#define ADC_CFGR_AWD1EN 1103,69388
#define ADC_CFGR_JAWD1EN 1104,69496
#define ADC_CFGR_JAUTO 1105,69605
#define ADC_CFGR_AWD1CH 1107,69706
#define ADC_CFGR_AWD1CH_0 1108,69805
#define ADC_CFGR_AWD1CH_1 1109,69881
#define ADC_CFGR_AWD1CH_2 1110,69958
#define ADC_CFGR_AWD1CH_3 1111,70035
#define ADC_CFGR_AWD1CH_4 1112,70112
#define ADC_SMPR1_SMP0 1115,70276
#define ADC_SMPR1_SMP0_0 1116,70374
#define ADC_SMPR1_SMP0_1 1117,70448
#define ADC_SMPR1_SMP0_2 1118,70522
#define ADC_SMPR1_SMP1 1120,70598
#define ADC_SMPR1_SMP1_0 1121,70696
#define ADC_SMPR1_SMP1_1 1122,70770
#define ADC_SMPR1_SMP1_2 1123,70844
#define ADC_SMPR1_SMP2 1125,70920
#define ADC_SMPR1_SMP2_0 1126,71018
#define ADC_SMPR1_SMP2_1 1127,71092
#define ADC_SMPR1_SMP2_2 1128,71166
#define ADC_SMPR1_SMP3 1130,71242
#define ADC_SMPR1_SMP3_0 1131,71340
#define ADC_SMPR1_SMP3_1 1132,71414
#define ADC_SMPR1_SMP3_2 1133,71488
#define ADC_SMPR1_SMP4 1135,71564
#define ADC_SMPR1_SMP4_0 1136,71662
#define ADC_SMPR1_SMP4_1 1137,71736
#define ADC_SMPR1_SMP4_2 1138,71810
#define ADC_SMPR1_SMP5 1140,71886
#define ADC_SMPR1_SMP5_0 1141,71984
#define ADC_SMPR1_SMP5_1 1142,72058
#define ADC_SMPR1_SMP5_2 1143,72132
#define ADC_SMPR1_SMP6 1145,72208
#define ADC_SMPR1_SMP6_0 1146,72306
#define ADC_SMPR1_SMP6_1 1147,72380
#define ADC_SMPR1_SMP6_2 1148,72454
#define ADC_SMPR1_SMP7 1150,72530
#define ADC_SMPR1_SMP7_0 1151,72628
#define ADC_SMPR1_SMP7_1 1152,72702
#define ADC_SMPR1_SMP7_2 1153,72776
#define ADC_SMPR1_SMP8 1155,72852
#define ADC_SMPR1_SMP8_0 1156,72950
#define ADC_SMPR1_SMP8_1 1157,73024
#define ADC_SMPR1_SMP8_2 1158,73098
#define ADC_SMPR1_SMP9 1160,73174
#define ADC_SMPR1_SMP9_0 1161,73272
#define ADC_SMPR1_SMP9_1 1162,73346
#define ADC_SMPR1_SMP9_2 1163,73420
#define ADC_SMPR2_SMP10 1166,73581
#define ADC_SMPR2_SMP10_0 1167,73681
#define ADC_SMPR2_SMP10_1 1168,73757
#define ADC_SMPR2_SMP10_2 1169,73833
#define ADC_SMPR2_SMP11 1171,73911
#define ADC_SMPR2_SMP11_0 1172,74011
#define ADC_SMPR2_SMP11_1 1173,74087
#define ADC_SMPR2_SMP11_2 1174,74163
#define ADC_SMPR2_SMP12 1176,74241
#define ADC_SMPR2_SMP12_0 1177,74341
#define ADC_SMPR2_SMP12_1 1178,74417
#define ADC_SMPR2_SMP12_2 1179,74493
#define ADC_SMPR2_SMP13 1181,74571
#define ADC_SMPR2_SMP13_0 1182,74671
#define ADC_SMPR2_SMP13_1 1183,74747
#define ADC_SMPR2_SMP13_2 1184,74823
#define ADC_SMPR2_SMP14 1186,74901
#define ADC_SMPR2_SMP14_0 1187,75001
#define ADC_SMPR2_SMP14_1 1188,75077
#define ADC_SMPR2_SMP14_2 1189,75153
#define ADC_SMPR2_SMP15 1191,75231
#define ADC_SMPR2_SMP15_0 1192,75331
#define ADC_SMPR2_SMP15_1 1193,75407
#define ADC_SMPR2_SMP15_2 1194,75483
#define ADC_SMPR2_SMP16 1196,75561
#define ADC_SMPR2_SMP16_0 1197,75661
#define ADC_SMPR2_SMP16_1 1198,75737
#define ADC_SMPR2_SMP16_2 1199,75813
#define ADC_SMPR2_SMP17 1201,75891
#define ADC_SMPR2_SMP17_0 1202,75991
#define ADC_SMPR2_SMP17_1 1203,76067
#define ADC_SMPR2_SMP17_2 1204,76143
#define ADC_SMPR2_SMP18 1206,76221
#define ADC_SMPR2_SMP18_0 1207,76321
#define ADC_SMPR2_SMP18_1 1208,76397
#define ADC_SMPR2_SMP18_2 1209,76473
#define ADC_TR1_LT1 1212,76634
#define ADC_TR1_LT1_0 1213,76732
#define ADC_TR1_LT1_1 1214,76806
#define ADC_TR1_LT1_2 1215,76880
#define ADC_TR1_LT1_3 1216,76954
#define ADC_TR1_LT1_4 1217,77028
#define ADC_TR1_LT1_5 1218,77102
#define ADC_TR1_LT1_6 1219,77176
#define ADC_TR1_LT1_7 1220,77250
#define ADC_TR1_LT1_8 1221,77324
#define ADC_TR1_LT1_9 1222,77398
#define ADC_TR1_LT1_10 1223,77472
#define ADC_TR1_LT1_11 1224,77547
#define ADC_TR1_HT1 1226,77624
#define ADC_TR1_HT1_0 1227,77723
#define ADC_TR1_HT1_1 1228,77797
#define ADC_TR1_HT1_2 1229,77871
#define ADC_TR1_HT1_3 1230,77945
#define ADC_TR1_HT1_4 1231,78019
#define ADC_TR1_HT1_5 1232,78093
#define ADC_TR1_HT1_6 1233,78167
#define ADC_TR1_HT1_7 1234,78241
#define ADC_TR1_HT1_8 1235,78315
#define ADC_TR1_HT1_9 1236,78389
#define ADC_TR1_HT1_10 1237,78463
#define ADC_TR1_HT1_11 1238,78538
#define ADC_TR2_LT2 1241,78698
#define ADC_TR2_LT2_0 1242,78796
#define ADC_TR2_LT2_1 1243,78870
#define ADC_TR2_LT2_2 1244,78944
#define ADC_TR2_LT2_3 1245,79018
#define ADC_TR2_LT2_4 1246,79092
#define ADC_TR2_LT2_5 1247,79166
#define ADC_TR2_LT2_6 1248,79240
#define ADC_TR2_LT2_7 1249,79314
#define ADC_TR2_HT2 1251,79390
#define ADC_TR2_HT2_0 1252,79489
#define ADC_TR2_HT2_1 1253,79563
#define ADC_TR2_HT2_2 1254,79637
#define ADC_TR2_HT2_3 1255,79711
#define ADC_TR2_HT2_4 1256,79785
#define ADC_TR2_HT2_5 1257,79859
#define ADC_TR2_HT2_6 1258,79933
#define ADC_TR2_HT2_7 1259,80007
#define ADC_TR3_LT3 1262,80166
#define ADC_TR3_LT3_0 1263,80264
#define ADC_TR3_LT3_1 1264,80338
#define ADC_TR3_LT3_2 1265,80412
#define ADC_TR3_LT3_3 1266,80486
#define ADC_TR3_LT3_4 1267,80560
#define ADC_TR3_LT3_5 1268,80634
#define ADC_TR3_LT3_6 1269,80708
#define ADC_TR3_LT3_7 1270,80782
#define ADC_TR3_HT3 1272,80858
#define ADC_TR3_HT3_0 1273,80957
#define ADC_TR3_HT3_1 1274,81031
#define ADC_TR3_HT3_2 1275,81105
#define ADC_TR3_HT3_3 1276,81179
#define ADC_TR3_HT3_4 1277,81253
#define ADC_TR3_HT3_5 1278,81327
#define ADC_TR3_HT3_6 1279,81401
#define ADC_TR3_HT3_7 1280,81475
#define ADC_SQR1_L 1283,81635
#define ADC_SQR1_L_0 1284,81731
#define ADC_SQR1_L_1 1285,81803
#define ADC_SQR1_L_2 1286,81875
#define ADC_SQR1_L_3 1287,81947
#define ADC_SQR1_SQ1 1289,82021
#define ADC_SQR1_SQ1_0 1290,82120
#define ADC_SQR1_SQ1_1 1291,82194
#define ADC_SQR1_SQ1_2 1292,82268
#define ADC_SQR1_SQ1_3 1293,82342
#define ADC_SQR1_SQ1_4 1294,82416
#define ADC_SQR1_SQ2 1296,82492
#define ADC_SQR1_SQ2_0 1297,82591
#define ADC_SQR1_SQ2_1 1298,82665
#define ADC_SQR1_SQ2_2 1299,82739
#define ADC_SQR1_SQ2_3 1300,82813
#define ADC_SQR1_SQ2_4 1301,82887
#define ADC_SQR1_SQ3 1303,82963
#define ADC_SQR1_SQ3_0 1304,83062
#define ADC_SQR1_SQ3_1 1305,83136
#define ADC_SQR1_SQ3_2 1306,83210
#define ADC_SQR1_SQ3_3 1307,83284
#define ADC_SQR1_SQ3_4 1308,83358
#define ADC_SQR1_SQ4 1310,83434
#define ADC_SQR1_SQ4_0 1311,83533
#define ADC_SQR1_SQ4_1 1312,83607
#define ADC_SQR1_SQ4_2 1313,83681
#define ADC_SQR1_SQ4_3 1314,83755
#define ADC_SQR1_SQ4_4 1315,83829
#define ADC_SQR2_SQ5 1318,83989
#define ADC_SQR2_SQ5_0 1319,84088
#define ADC_SQR2_SQ5_1 1320,84162
#define ADC_SQR2_SQ5_2 1321,84236
#define ADC_SQR2_SQ5_3 1322,84310
#define ADC_SQR2_SQ5_4 1323,84384
#define ADC_SQR2_SQ6 1325,84460
#define ADC_SQR2_SQ6_0 1326,84559
#define ADC_SQR2_SQ6_1 1327,84633
#define ADC_SQR2_SQ6_2 1328,84707
#define ADC_SQR2_SQ6_3 1329,84781
#define ADC_SQR2_SQ6_4 1330,84855
#define ADC_SQR2_SQ7 1332,84931
#define ADC_SQR2_SQ7_0 1333,85030
#define ADC_SQR2_SQ7_1 1334,85104
#define ADC_SQR2_SQ7_2 1335,85178
#define ADC_SQR2_SQ7_3 1336,85252
#define ADC_SQR2_SQ7_4 1337,85326
#define ADC_SQR2_SQ8 1339,85402
#define ADC_SQR2_SQ8_0 1340,85501
#define ADC_SQR2_SQ8_1 1341,85575
#define ADC_SQR2_SQ8_2 1342,85649
#define ADC_SQR2_SQ8_3 1343,85723
#define ADC_SQR2_SQ8_4 1344,85797
#define ADC_SQR2_SQ9 1346,85873
#define ADC_SQR2_SQ9_0 1347,85972
#define ADC_SQR2_SQ9_1 1348,86046
#define ADC_SQR2_SQ9_2 1349,86120
#define ADC_SQR2_SQ9_3 1350,86194
#define ADC_SQR2_SQ9_4 1351,86268
#define ADC_SQR3_SQ10 1354,86428
#define ADC_SQR3_SQ10_0 1355,86528
#define ADC_SQR3_SQ10_1 1356,86603
#define ADC_SQR3_SQ10_2 1357,86678
#define ADC_SQR3_SQ10_3 1358,86753
#define ADC_SQR3_SQ10_4 1359,86828
#define ADC_SQR3_SQ11 1361,86905
#define ADC_SQR3_SQ11_0 1362,87005
#define ADC_SQR3_SQ11_1 1363,87080
#define ADC_SQR3_SQ11_2 1364,87155
#define ADC_SQR3_SQ11_3 1365,87230
#define ADC_SQR3_SQ11_4 1366,87305
#define ADC_SQR3_SQ12 1368,87382
#define ADC_SQR3_SQ12_0 1369,87482
#define ADC_SQR3_SQ12_1 1370,87557
#define ADC_SQR3_SQ12_2 1371,87632
#define ADC_SQR3_SQ12_3 1372,87707
#define ADC_SQR3_SQ12_4 1373,87782
#define ADC_SQR3_SQ13 1375,87859
#define ADC_SQR3_SQ13_0 1376,87959
#define ADC_SQR3_SQ13_1 1377,88034
#define ADC_SQR3_SQ13_2 1378,88109
#define ADC_SQR3_SQ13_3 1379,88184
#define ADC_SQR3_SQ13_4 1380,88259
#define ADC_SQR3_SQ14 1382,88336
#define ADC_SQR3_SQ14_0 1383,88436
#define ADC_SQR3_SQ14_1 1384,88511
#define ADC_SQR3_SQ14_2 1385,88586
#define ADC_SQR3_SQ14_3 1386,88661
#define ADC_SQR3_SQ14_4 1387,88736
#define ADC_SQR3_SQ15 1390,88897
#define ADC_SQR3_SQ15_0 1391,88997
#define ADC_SQR3_SQ15_1 1392,89072
#define ADC_SQR3_SQ15_2 1393,89147
#define ADC_SQR3_SQ15_3 1394,89222
#define ADC_SQR3_SQ15_4 1395,89297
#define ADC_SQR3_SQ16 1397,89375
#define ADC_SQR3_SQ16_0 1398,89475
#define ADC_SQR3_SQ16_1 1399,89550
#define ADC_SQR3_SQ16_2 1400,89625
#define ADC_SQR3_SQ16_3 1401,89700
#define ADC_SQR3_SQ16_4 1402,89775
#define ADC_DR_RDATA 1404,89932
#define ADC_DR_RDATA_0 1405,90019
#define ADC_DR_RDATA_1 1406,90095
#define ADC_DR_RDATA_2 1407,90171
#define ADC_DR_RDATA_3 1408,90247
#define ADC_DR_RDATA_4 1409,90323
#define ADC_DR_RDATA_5 1410,90399
#define ADC_DR_RDATA_6 1411,90475
#define ADC_DR_RDATA_7 1412,90551
#define ADC_DR_RDATA_8 1413,90627
#define ADC_DR_RDATA_9 1414,90703
#define ADC_DR_RDATA_10 1415,90779
#define ADC_DR_RDATA_11 1416,90856
#define ADC_DR_RDATA_12 1417,90933
#define ADC_DR_RDATA_13 1418,91010
#define ADC_DR_RDATA_14 1419,91087
#define ADC_DR_RDATA_15 1420,91164
#define ADC_JSQR_JL 1423,91327
#define ADC_JSQR_JL_0 1424,91424
#define ADC_JSQR_JL_1 1425,91497
#define ADC_JSQR_JEXTSEL 1427,91572
#define ADC_JSQR_JEXTSEL_0 1428,91682
#define ADC_JSQR_JEXTSEL_1 1429,91760
#define ADC_JSQR_JEXTSEL_2 1430,91838
#define ADC_JSQR_JEXTSEL_3 1431,91916
#define ADC_JSQR_JEXTEN 1433,91996
#define ADC_JSQR_JEXTEN_0 1434,92129
#define ADC_JSQR_JEXTEN_1 1435,92206
#define ADC_JSQR_JSQ1 1437,92285
#define ADC_JSQR_JSQ1_0 1438,92385
#define ADC_JSQR_JSQ1_1 1439,92460
#define ADC_JSQR_JSQ1_2 1440,92535
#define ADC_JSQR_JSQ1_3 1441,92610
#define ADC_JSQR_JSQ1_4 1442,92685
#define ADC_JSQR_JSQ2 1444,92762
#define ADC_JSQR_JSQ2_0 1445,92862
#define ADC_JSQR_JSQ2_1 1446,92937
#define ADC_JSQR_JSQ2_2 1447,93012
#define ADC_JSQR_JSQ2_3 1448,93087
#define ADC_JSQR_JSQ2_4 1449,93162
#define ADC_JSQR_JSQ3 1451,93239
#define ADC_JSQR_JSQ3_0 1452,93339
#define ADC_JSQR_JSQ3_1 1453,93414
#define ADC_JSQR_JSQ3_2 1454,93489
#define ADC_JSQR_JSQ3_3 1455,93564
#define ADC_JSQR_JSQ3_4 1456,93639
#define ADC_JSQR_JSQ4 1458,93716
#define ADC_JSQR_JSQ4_0 1459,93816
#define ADC_JSQR_JSQ4_1 1460,93891
#define ADC_JSQR_JSQ4_2 1461,93966
#define ADC_JSQR_JSQ4_3 1462,94041
#define ADC_JSQR_JSQ4_4 1463,94116
#define ADC_OFR1_OFFSET1 1466,94277
#define ADC_OFR1_OFFSET1_0 1467,94404
#define ADC_OFR1_OFFSET1_1 1468,94482
#define ADC_OFR1_OFFSET1_2 1469,94560
#define ADC_OFR1_OFFSET1_3 1470,94638
#define ADC_OFR1_OFFSET1_4 1471,94716
#define ADC_OFR1_OFFSET1_5 1472,94794
#define ADC_OFR1_OFFSET1_6 1473,94872
#define ADC_OFR1_OFFSET1_7 1474,94950
#define ADC_OFR1_OFFSET1_8 1475,95028
#define ADC_OFR1_OFFSET1_9 1476,95106
#define ADC_OFR1_OFFSET1_10 1477,95184
#define ADC_OFR1_OFFSET1_11 1478,95263
#define ADC_OFR1_OFFSET1_CH 1480,95344
#define ADC_OFR1_OFFSET1_CH_0 1481,95452
#define ADC_OFR1_OFFSET1_CH_1 1482,95536
#define ADC_OFR1_OFFSET1_CH_2 1483,95620
#define ADC_OFR1_OFFSET1_CH_3 1484,95704
#define ADC_OFR1_OFFSET1_CH_4 1485,95788
#define ADC_OFR1_OFFSET1_EN 1487,95874
#define ADC_OFR2_OFFSET2 1490,96040
#define ADC_OFR2_OFFSET2_0 1491,96167
#define ADC_OFR2_OFFSET2_1 1492,96245
#define ADC_OFR2_OFFSET2_2 1493,96323
#define ADC_OFR2_OFFSET2_3 1494,96401
#define ADC_OFR2_OFFSET2_4 1495,96479
#define ADC_OFR2_OFFSET2_5 1496,96557
#define ADC_OFR2_OFFSET2_6 1497,96635
#define ADC_OFR2_OFFSET2_7 1498,96713
#define ADC_OFR2_OFFSET2_8 1499,96791
#define ADC_OFR2_OFFSET2_9 1500,96869
#define ADC_OFR2_OFFSET2_10 1501,96947
#define ADC_OFR2_OFFSET2_11 1502,97026
#define ADC_OFR2_OFFSET2_CH 1504,97107
#define ADC_OFR2_OFFSET2_CH_0 1505,97215
#define ADC_OFR2_OFFSET2_CH_1 1506,97299
#define ADC_OFR2_OFFSET2_CH_2 1507,97383
#define ADC_OFR2_OFFSET2_CH_3 1508,97467
#define ADC_OFR2_OFFSET2_CH_4 1509,97551
#define ADC_OFR2_OFFSET2_EN 1511,97637
#define ADC_OFR3_OFFSET3 1514,97803
#define ADC_OFR3_OFFSET3_0 1515,97930
#define ADC_OFR3_OFFSET3_1 1516,98008
#define ADC_OFR3_OFFSET3_2 1517,98086
#define ADC_OFR3_OFFSET3_3 1518,98164
#define ADC_OFR3_OFFSET3_4 1519,98242
#define ADC_OFR3_OFFSET3_5 1520,98320
#define ADC_OFR3_OFFSET3_6 1521,98398
#define ADC_OFR3_OFFSET3_7 1522,98476
#define ADC_OFR3_OFFSET3_8 1523,98554
#define ADC_OFR3_OFFSET3_9 1524,98632
#define ADC_OFR3_OFFSET3_10 1525,98710
#define ADC_OFR3_OFFSET3_11 1526,98789
#define ADC_OFR3_OFFSET3_CH 1528,98870
#define ADC_OFR3_OFFSET3_CH_0 1529,98978
#define ADC_OFR3_OFFSET3_CH_1 1530,99062
#define ADC_OFR3_OFFSET3_CH_2 1531,99146
#define ADC_OFR3_OFFSET3_CH_3 1532,99230
#define ADC_OFR3_OFFSET3_CH_4 1533,99314
#define ADC_OFR3_OFFSET3_EN 1535,99400
#define ADC_OFR4_OFFSET4 1538,99566
#define ADC_OFR4_OFFSET4_0 1539,99693
#define ADC_OFR4_OFFSET4_1 1540,99771
#define ADC_OFR4_OFFSET4_2 1541,99849
#define ADC_OFR4_OFFSET4_3 1542,99927
#define ADC_OFR4_OFFSET4_4 1543,100005
#define ADC_OFR4_OFFSET4_5 1544,100083
#define ADC_OFR4_OFFSET4_6 1545,100161
#define ADC_OFR4_OFFSET4_7 1546,100239
#define ADC_OFR4_OFFSET4_8 1547,100317
#define ADC_OFR4_OFFSET4_9 1548,100395
#define ADC_OFR4_OFFSET4_10 1549,100473
#define ADC_OFR4_OFFSET4_11 1550,100552
#define ADC_OFR4_OFFSET4_CH 1552,100633
#define ADC_OFR4_OFFSET4_CH_0 1553,100741
#define ADC_OFR4_OFFSET4_CH_1 1554,100825
#define ADC_OFR4_OFFSET4_CH_2 1555,100909
#define ADC_OFR4_OFFSET4_CH_3 1556,100993
#define ADC_OFR4_OFFSET4_CH_4 1557,101077
#define ADC_OFR4_OFFSET4_EN 1559,101163
#define ADC_JDR1_JDATA 1562,101329
#define ADC_JDR1_JDATA_0 1563,101407
#define ADC_JDR1_JDATA_1 1564,101483
#define ADC_JDR1_JDATA_2 1565,101559
#define ADC_JDR1_JDATA_3 1566,101635
#define ADC_JDR1_JDATA_4 1567,101711
#define ADC_JDR1_JDATA_5 1568,101787
#define ADC_JDR1_JDATA_6 1569,101863
#define ADC_JDR1_JDATA_7 1570,101939
#define ADC_JDR1_JDATA_8 1571,102015
#define ADC_JDR1_JDATA_9 1572,102091
#define ADC_JDR1_JDATA_10 1573,102167
#define ADC_JDR1_JDATA_11 1574,102244
#define ADC_JDR1_JDATA_12 1575,102321
#define ADC_JDR1_JDATA_13 1576,102398
#define ADC_JDR1_JDATA_14 1577,102475
#define ADC_JDR1_JDATA_15 1578,102552
#define ADC_JDR2_JDATA 1581,102715
#define ADC_JDR2_JDATA_0 1582,102793
#define ADC_JDR2_JDATA_1 1583,102869
#define ADC_JDR2_JDATA_2 1584,102945
#define ADC_JDR2_JDATA_3 1585,103021
#define ADC_JDR2_JDATA_4 1586,103097
#define ADC_JDR2_JDATA_5 1587,103173
#define ADC_JDR2_JDATA_6 1588,103249
#define ADC_JDR2_JDATA_7 1589,103325
#define ADC_JDR2_JDATA_8 1590,103401
#define ADC_JDR2_JDATA_9 1591,103477
#define ADC_JDR2_JDATA_10 1592,103553
#define ADC_JDR2_JDATA_11 1593,103630
#define ADC_JDR2_JDATA_12 1594,103707
#define ADC_JDR2_JDATA_13 1595,103784
#define ADC_JDR2_JDATA_14 1596,103861
#define ADC_JDR2_JDATA_15 1597,103938
#define ADC_JDR3_JDATA 1600,104101
#define ADC_JDR3_JDATA_0 1601,104179
#define ADC_JDR3_JDATA_1 1602,104255
#define ADC_JDR3_JDATA_2 1603,104331
#define ADC_JDR3_JDATA_3 1604,104407
#define ADC_JDR3_JDATA_4 1605,104483
#define ADC_JDR3_JDATA_5 1606,104559
#define ADC_JDR3_JDATA_6 1607,104635
#define ADC_JDR3_JDATA_7 1608,104711
#define ADC_JDR3_JDATA_8 1609,104787
#define ADC_JDR3_JDATA_9 1610,104863
#define ADC_JDR3_JDATA_10 1611,104939
#define ADC_JDR3_JDATA_11 1612,105016
#define ADC_JDR3_JDATA_12 1613,105093
#define ADC_JDR3_JDATA_13 1614,105170
#define ADC_JDR3_JDATA_14 1615,105247
#define ADC_JDR3_JDATA_15 1616,105324
#define ADC_JDR4_JDATA 1619,105487
#define ADC_JDR4_JDATA_0 1620,105565
#define ADC_JDR4_JDATA_1 1621,105641
#define ADC_JDR4_JDATA_2 1622,105717
#define ADC_JDR4_JDATA_3 1623,105793
#define ADC_JDR4_JDATA_4 1624,105869
#define ADC_JDR4_JDATA_5 1625,105945
#define ADC_JDR4_JDATA_6 1626,106021
#define ADC_JDR4_JDATA_7 1627,106097
#define ADC_JDR4_JDATA_8 1628,106173
#define ADC_JDR4_JDATA_9 1629,106249
#define ADC_JDR4_JDATA_10 1630,106325
#define ADC_JDR4_JDATA_11 1631,106402
#define ADC_JDR4_JDATA_12 1632,106479
#define ADC_JDR4_JDATA_13 1633,106556
#define ADC_JDR4_JDATA_14 1634,106633
#define ADC_JDR4_JDATA_15 1635,106710
#define ADC_AWD2CR_AWD2CH 1638,106875
#define ADC_AWD2CR_AWD2CH_0 1639,106976
#define ADC_AWD2CR_AWD2CH_1 1640,107054
#define ADC_AWD2CR_AWD2CH_2 1641,107132
#define ADC_AWD2CR_AWD2CH_3 1642,107210
#define ADC_AWD2CR_AWD2CH_4 1643,107288
#define ADC_AWD2CR_AWD2CH_5 1644,107366
#define ADC_AWD2CR_AWD2CH_6 1645,107444
#define ADC_AWD2CR_AWD2CH_7 1646,107522
#define ADC_AWD2CR_AWD2CH_8 1647,107600
#define ADC_AWD2CR_AWD2CH_9 1648,107678
#define ADC_AWD2CR_AWD2CH_10 1649,107756
#define ADC_AWD2CR_AWD2CH_11 1650,107835
#define ADC_AWD2CR_AWD2CH_12 1651,107914
#define ADC_AWD2CR_AWD2CH_13 1652,107993
#define ADC_AWD2CR_AWD2CH_14 1653,108072
#define ADC_AWD2CR_AWD2CH_15 1654,108151
#define ADC_AWD2CR_AWD2CH_16 1655,108230
#define ADC_AWD2CR_AWD2CH_17 1656,108309
#define ADC_AWD3CR_AWD3CH 1659,108476
#define ADC_AWD3CR_AWD3CH_0 1660,108577
#define ADC_AWD3CR_AWD3CH_1 1661,108655
#define ADC_AWD3CR_AWD3CH_2 1662,108733
#define ADC_AWD3CR_AWD3CH_3 1663,108811
#define ADC_AWD3CR_AWD3CH_4 1664,108889
#define ADC_AWD3CR_AWD3CH_5 1665,108967
#define ADC_AWD3CR_AWD3CH_6 1666,109045
#define ADC_AWD3CR_AWD3CH_7 1667,109123
#define ADC_AWD3CR_AWD3CH_8 1668,109201
#define ADC_AWD3CR_AWD3CH_9 1669,109279
#define ADC_AWD3CR_AWD3CH_10 1670,109357
#define ADC_AWD3CR_AWD3CH_11 1671,109436
#define ADC_AWD3CR_AWD3CH_12 1672,109515
#define ADC_AWD3CR_AWD3CH_13 1673,109594
#define ADC_AWD3CR_AWD3CH_14 1674,109673
#define ADC_AWD3CR_AWD3CH_15 1675,109752
#define ADC_AWD3CR_AWD3CH_16 1676,109831
#define ADC_AWD3CR_AWD3CH_17 1677,109910
#define ADC_DIFSEL_DIFSEL 1680,110077
#define ADC_DIFSEL_DIFSEL_0 1681,110182
#define ADC_DIFSEL_DIFSEL_1 1682,110260
#define ADC_DIFSEL_DIFSEL_2 1683,110338
#define ADC_DIFSEL_DIFSEL_3 1684,110416
#define ADC_DIFSEL_DIFSEL_4 1685,110494
#define ADC_DIFSEL_DIFSEL_5 1686,110572
#define ADC_DIFSEL_DIFSEL_6 1687,110650
#define ADC_DIFSEL_DIFSEL_7 1688,110728
#define ADC_DIFSEL_DIFSEL_8 1689,110806
#define ADC_DIFSEL_DIFSEL_9 1690,110884
#define ADC_DIFSEL_DIFSEL_10 1691,110962
#define ADC_DIFSEL_DIFSEL_11 1692,111041
#define ADC_DIFSEL_DIFSEL_12 1693,111120
#define ADC_DIFSEL_DIFSEL_13 1694,111199
#define ADC_DIFSEL_DIFSEL_14 1695,111278
#define ADC_DIFSEL_DIFSEL_15 1696,111357
#define ADC_DIFSEL_DIFSEL_16 1697,111436
#define ADC_DIFSEL_DIFSEL_17 1698,111515
#define ADC_CALFACT_CALFACT_S 1701,111683
#define ADC_CALFACT_CALFACT_S_0 1702,111792
#define ADC_CALFACT_CALFACT_S_1 1703,111876
#define ADC_CALFACT_CALFACT_S_2 1704,111960
#define ADC_CALFACT_CALFACT_S_3 1705,112044
#define ADC_CALFACT_CALFACT_S_4 1706,112128
#define ADC_CALFACT_CALFACT_S_5 1707,112212
#define ADC_CALFACT_CALFACT_S_6 1708,112296
#define ADC_CALFACT_CALFACT_D 1709,112380
#define ADC_CALFACT_CALFACT_D_0 1710,112489
#define ADC_CALFACT_CALFACT_D_1 1711,112573
#define ADC_CALFACT_CALFACT_D_2 1712,112657
#define ADC_CALFACT_CALFACT_D_3 1713,112741
#define ADC_CALFACT_CALFACT_D_4 1714,112825
#define ADC_CALFACT_CALFACT_D_5 1715,112909
#define ADC_CALFACT_CALFACT_D_6 1716,112993
#define ADC12_CSR_ADRDY_MST 1720,113246
#define ADC12_CSR_ADRDY_EOSMP_MST 1721,113331
#define ADC12_CSR_ADRDY_EOC_MST 1722,113444
#define ADC12_CSR_ADRDY_EOS_MST 1723,113556
#define ADC12_CSR_ADRDY_OVR_MST 1724,113671
#define ADC12_CSR_ADRDY_JEOC_MST 1725,113770
#define ADC12_CSR_ADRDY_JEOS_MST 1726,113883
#define ADC12_CSR_AWD1_MST 1727,113999
#define ADC12_CSR_AWD2_MST 1728,114108
#define ADC12_CSR_AWD3_MST 1729,114217
#define ADC12_CSR_JQOVF_MST 1730,114326
#define ADC12_CSR_ADRDY_SLV 1731,114449
#define ADC12_CSR_ADRDY_EOSMP_SLV 1732,114533
#define ADC12_CSR_ADRDY_EOC_SLV 1733,114645
#define ADC12_CSR_ADRDY_EOS_SLV 1734,114756
#define ADC12_CSR_ADRDY_OVR_SLV 1735,114870
#define ADC12_CSR_ADRDY_JEOC_SLV 1736,114968
#define ADC12_CSR_ADRDY_JEOS_SLV 1737,115080
#define ADC12_CSR_AWD1_SLV 1738,115195
#define ADC12_CSR_AWD2_SLV 1739,115303
#define ADC12_CSR_AWD3_SLV 1740,115411
#define ADC12_CSR_JQOVF_SLV 1741,115519
#define ADC34_CSR_ADRDY_MST 1744,115728
#define ADC34_CSR_ADRDY_EOSMP_MST 1745,115813
#define ADC34_CSR_ADRDY_EOC_MST 1746,115926
#define ADC34_CSR_ADRDY_EOS_MST 1747,116038
#define ADC34_CSR_ADRDY_OVR_MST 1748,116153
#define ADC34_CSR_ADRDY_JEOC_MST 1749,116252
#define ADC34_CSR_ADRDY_JEOS_MST 1750,116365
#define ADC34_CSR_AWD1_MST 1751,116481
#define ADC34_CSR_AWD2_MST 1752,116590
#define ADC34_CSR_AWD3_MST 1753,116699
#define ADC34_CSR_JQOVF_MST 1754,116808
#define ADC34_CSR_ADRDY_SLV 1755,116931
#define ADC34_CSR_ADRDY_EOSMP_SLV 1756,117015
#define ADC34_CSR_ADRDY_EOC_SLV 1757,117127
#define ADC34_CSR_ADRDY_EOS_SLV 1758,117238
#define ADC12_CSR_ADRDY_OVR_SLV 1759,117352
#define ADC34_CSR_ADRDY_JEOC_SLV 1760,117450
#define ADC34_CSR_ADRDY_JEOS_SLV 1761,117562
#define ADC34_CSR_AWD1_SLV 1762,117677
#define ADC34_CSR_AWD2_SLV 1763,117785
#define ADC34_CSR_AWD3_SLV 1764,117893
#define ADC34_CSR_JQOVF_SLV 1765,118001
#define ADC12_CCR_MULTI 1768,118208
#define ADC12_CCR_MULTI_0 1769,118301
#define ADC12_CCR_MULTI_1 1770,118381
#define ADC12_CCR_MULTI_2 1771,118461
#define ADC12_CCR_MULTI_3 1772,118541
#define ADC12_CCR_MULTI_4 1773,118621
#define ADC12_CCR_DELAY 1774,118701
#define ADC12_CCR_DELAY_0 1775,118801
#define ADC12_CCR_DELAY_1 1776,118881
#define ADC12_CCR_DELAY_2 1777,118961
#define ADC12_CCR_DELAY_3 1778,119041
#define ADC12_CCR_DMACFG 1779,119121
#define ADC12_CCR_MDMA 1780,119226
#define ADC12_CCR_MDMA_0 1781,119322
#define ADC12_CCR_MDMA_1 1782,119401
#define ADC12_CCR_CKMODE 1783,119480
#define ADC12_CCR_CKMODE_0 1784,119563
#define ADC12_CCR_CKMODE_1 1785,119644
#define ADC12_CCR_VREFEN 1786,119725
#define ADC12_CCR_TSEN 1787,119808
#define ADC12_CCR_VBATEN 1788,119902
#define ADC34_CCR_MULTI 1791,120067
#define ADC34_CCR_MULTI_0 1792,120160
#define ADC34_CCR_MULTI_1 1793,120240
#define ADC34_CCR_MULTI_2 1794,120320
#define ADC34_CCR_MULTI_3 1795,120400
#define ADC34_CCR_MULTI_4 1796,120480
#define ADC34_CCR_DELAY 1798,120562
#define ADC34_CCR_DELAY_0 1799,120662
#define ADC34_CCR_DELAY_1 1800,120742
#define ADC34_CCR_DELAY_2 1801,120822
#define ADC34_CCR_DELAY_3 1802,120902
#define ADC34_CCR_DMACFG 1804,120984
#define ADC34_CCR_MDMA 1805,121089
#define ADC34_CCR_MDMA_0 1806,121185
#define ADC34_CCR_MDMA_1 1807,121264
#define ADC34_CCR_CKMODE 1809,121345
#define ADC34_CCR_CKMODE_0 1810,121428
#define ADC34_CCR_CKMODE_1 1811,121509
#define ADC34_CCR_VREFEN 1813,121592
#define ADC34_CCR_TSEN 1814,121675
#define ADC34_CCR_VBATEN 1815,121769
#define ADC12_CDR_RDATA_MST 1818,121934
#define ADC12_CDR_RDATA_MST_0 1819,122033
#define ADC12_CDR_RDATA_MST_1 1820,122117
#define ADC12_CDR_RDATA_MST_2 1821,122201
#define ADC12_CDR_RDATA_MST_3 1822,122285
#define ADC12_CDR_RDATA_MST_4 1823,122369
#define ADC12_CDR_RDATA_MST_5 1824,122453
#define ADC12_CDR_RDATA_MST_6 1825,122537
#define ADC12_CDR_RDATA_MST_7 1826,122621
#define ADC12_CDR_RDATA_MST_8 1827,122705
#define ADC12_CDR_RDATA_MST_9 1828,122789
#define ADC12_CDR_RDATA_MST_10 1829,122873
#define ADC12_CDR_RDATA_MST_11 1830,122958
#define ADC12_CDR_RDATA_MST_12 1831,123043
#define ADC12_CDR_RDATA_MST_13 1832,123128
#define ADC12_CDR_RDATA_MST_14 1833,123213
#define ADC12_CDR_RDATA_MST_15 1834,123298
#define ADC12_CDR_RDATA_SLV 1836,123385
#define ADC12_CDR_RDATA_SLV_0 1837,123484
#define ADC12_CDR_RDATA_SLV_1 1838,123568
#define ADC12_CDR_RDATA_SLV_2 1839,123652
#define ADC12_CDR_RDATA_SLV_3 1840,123736
#define ADC12_CDR_RDATA_SLV_4 1841,123820
#define ADC12_CDR_RDATA_SLV_5 1842,123904
#define ADC12_CDR_RDATA_SLV_6 1843,123988
#define ADC12_CDR_RDATA_SLV_7 1844,124072
#define ADC12_CDR_RDATA_SLV_8 1845,124156
#define ADC12_CDR_RDATA_SLV_9 1846,124240
#define ADC12_CDR_RDATA_SLV_10 1847,124324
#define ADC12_CDR_RDATA_SLV_11 1848,124409
#define ADC12_CDR_RDATA_SLV_12 1849,124494
#define ADC12_CDR_RDATA_SLV_13 1850,124579
#define ADC12_CDR_RDATA_SLV_14 1851,124664
#define ADC12_CDR_RDATA_SLV_15 1852,124749
#define ADC34_CDR_RDATA_MST 1855,124919
#define ADC34_CDR_RDATA_MST_0 1856,125018
#define ADC34_CDR_RDATA_MST_1 1857,125102
#define ADC34_CDR_RDATA_MST_2 1858,125186
#define ADC34_CDR_RDATA_MST_3 1859,125270
#define ADC34_CDR_RDATA_MST_4 1860,125354
#define ADC34_CDR_RDATA_MST_5 1861,125438
#define ADC34_CDR_RDATA_MST_6 1862,125522
#define ADC34_CDR_RDATA_MST_7 1863,125606
#define ADC34_CDR_RDATA_MST_8 1864,125690
#define ADC34_CDR_RDATA_MST_9 1865,125774
#define ADC34_CDR_RDATA_MST_10 1866,125858
#define ADC34_CDR_RDATA_MST_11 1867,125943
#define ADC34_CDR_RDATA_MST_12 1868,126028
#define ADC34_CDR_RDATA_MST_13 1869,126113
#define ADC34_CDR_RDATA_MST_14 1870,126198
#define ADC34_CDR_RDATA_MST_15 1871,126283
#define ADC34_CDR_RDATA_SLV 1873,126370
#define ADC34_CDR_RDATA_SLV_0 1874,126469
#define ADC34_CDR_RDATA_SLV_1 1875,126553
#define ADC34_CDR_RDATA_SLV_2 1876,126637
#define ADC34_CDR_RDATA_SLV_3 1877,126721
#define ADC34_CDR_RDATA_SLV_4 1878,126805
#define ADC34_CDR_RDATA_SLV_5 1879,126889
#define ADC34_CDR_RDATA_SLV_6 1880,126973
#define ADC34_CDR_RDATA_SLV_7 1881,127057
#define ADC34_CDR_RDATA_SLV_8 1882,127141
#define ADC34_CDR_RDATA_SLV_9 1883,127225
#define ADC34_CDR_RDATA_SLV_10 1884,127309
#define ADC34_CDR_RDATA_SLV_11 1885,127394
#define ADC34_CDR_RDATA_SLV_12 1886,127479
#define ADC34_CDR_RDATA_SLV_13 1887,127564
#define ADC34_CDR_RDATA_SLV_14 1888,127649
#define ADC34_CDR_RDATA_SLV_15 1889,127734
#define COMP1_CSR_COMP1EN 1897,128313
#define COMP1_CSR_COMP1SW1 1898,128398
#define COMP1_CSR_COMP1MODE 1899,128495
#define COMP1_CSR_COMP1MODE_0 1900,128584
#define COMP1_CSR_COMP1MODE_1 1901,128679
#define COMP1_CSR_COMP1INSEL 1902,128774
#define COMP1_CSR_COMP1INSEL_0 1903,128875
#define COMP1_CSR_COMP1INSEL_1 1904,128982
#define COMP1_CSR_COMP1INSEL_2 1905,129089
#define COMP1_CSR_COMP1NONINSEL 1906,129196
#define COMP1_CSR_COMP1OUTSEL 1907,129301
#define COMP1_CSR_COMP1OUTSEL_0 1908,129393
#define COMP1_CSR_COMP1OUTSEL_1 1909,129491
#define COMP1_CSR_COMP1OUTSEL_2 1910,129589
#define COMP1_CSR_COMP1OUTSEL_3 1911,129687
#define COMP1_CSR_COMP1POL 1912,129785
#define COMP1_CSR_COMP1HYST 1913,129879
#define COMP1_CSR_COMP1HYST_0 1914,129968
#define COMP1_CSR_COMP1HYST_1 1915,130063
#define COMP1_CSR_COMP1BLANKING 1916,130158
#define COMP1_CSR_COMP1BLANKING_0 1917,130245
#define COMP1_CSR_COMP1BLANKING_1 1918,130338
#define COMP1_CSR_COMP1BLANKING_2 1919,130431
#define COMP1_CSR_COMP1OUT 1920,130524
#define COMP1_CSR_COMP1LOCK 1921,130615
#define COMP2_CSR_COMP2EN 1924,130782
#define COMP2_CSR_COMP2MODE 1925,130867
#define COMP2_CSR_COMP2MODE_0 1926,130956
#define COMP2_CSR_COMP2MODE_1 1927,131051
#define COMP2_CSR_COMP2INSEL 1928,131146
#define COMP2_CSR_COMP2INSEL_0 1929,131247
#define COMP2_CSR_COMP2INSEL_1 1930,131354
#define COMP2_CSR_COMP2INSEL_2 1931,131461
#define COMP2_CSR_COMP2NONINSEL 1932,131568
#define COMP2_CSR_COMP2WNDWEN 1933,131673
#define COMP2_CSR_COMP2OUTSEL 1934,131770
#define COMP2_CSR_COMP2OUTSEL_0 1935,131862
#define COMP2_CSR_COMP2OUTSEL_1 1936,131960
#define COMP2_CSR_COMP2OUTSEL_2 1937,132058
#define COMP2_CSR_COMP2OUTSEL_3 1938,132156
#define COMP2_CSR_COMP2POL 1939,132254
#define COMP2_CSR_COMP2HYST 1940,132348
#define COMP2_CSR_COMP2HYST_0 1941,132437
#define COMP2_CSR_COMP2HYST_1 1942,132532
#define COMP2_CSR_COMP2BLANKING 1943,132627
#define COMP2_CSR_COMP2BLANKING_0 1944,132714
#define COMP2_CSR_COMP2BLANKING_1 1945,132807
#define COMP2_CSR_COMP2BLANKING_2 1946,132900
#define COMP2_CSR_COMP2OUT 1947,132993
#define COMP2_CSR_COMP2LOCK 1948,133084
#define COMP3_CSR_COMP3EN 1951,133251
#define COMP3_CSR_COMP3MODE 1952,133336
#define COMP3_CSR_COMP3MODE_0 1953,133425
#define COMP3_CSR_COMP3MODE_1 1954,133520
#define COMP3_CSR_COMP3INSEL 1955,133615
#define COMP3_CSR_COMP3INSEL_0 1956,133716
#define COMP3_CSR_COMP3INSEL_1 1957,133823
#define COMP3_CSR_COMP3INSEL_2 1958,133930
#define COMP3_CSR_COMP3NONINSEL 1959,134037
#define COMP3_CSR_COMP3OUTSEL 1960,134142
#define COMP3_CSR_COMP3OUTSEL_0 1961,134234
#define COMP3_CSR_COMP3OUTSEL_1 1962,134332
#define COMP3_CSR_COMP3OUTSEL_2 1963,134430
#define COMP3_CSR_COMP3OUTSEL_3 1964,134528
#define COMP3_CSR_COMP3POL 1965,134626
#define COMP3_CSR_COMP3HYST 1966,134720
#define COMP3_CSR_COMP3HYST_0 1967,134809
#define COMP3_CSR_COMP3HYST_1 1968,134904
#define COMP3_CSR_COMP3BLANKING 1969,134999
#define COMP3_CSR_COMP3BLANKING_0 1970,135086
#define COMP3_CSR_COMP3BLANKING_1 1971,135179
#define COMP3_CSR_COMP3BLANKING_2 1972,135272
#define COMP3_CSR_COMP3OUT 1973,135365
#define COMP3_CSR_COMP3LOCK 1974,135456
#define COMP4_CSR_COMP4EN 1977,135623
#define COMP4_CSR_COMP4MODE 1978,135708
#define COMP4_CSR_COMP4MODE_0 1979,135797
#define COMP4_CSR_COMP4MODE_1 1980,135892
#define COMP4_CSR_COMP4INSEL 1981,135987
#define COMP4_CSR_COMP4INSEL_0 1982,136088
#define COMP4_CSR_COMP4INSEL_1 1983,136195
#define COMP4_CSR_COMP4INSEL_2 1984,136302
#define COMP4_CSR_COMP4NONINSEL 1985,136409
#define COMP4_CSR_COMP4WNDWEN 1986,136514
#define COMP4_CSR_COMP4OUTSEL 1987,136611
#define COMP4_CSR_COMP4OUTSEL_0 1988,136703
#define COMP4_CSR_COMP4OUTSEL_1 1989,136801
#define COMP4_CSR_COMP4OUTSEL_2 1990,136899
#define COMP4_CSR_COMP4OUTSEL_3 1991,136997
#define COMP4_CSR_COMP4POL 1992,137095
#define COMP4_CSR_COMP4HYST 1993,137189
#define COMP4_CSR_COMP4HYST_0 1994,137278
#define COMP4_CSR_COMP4HYST_1 1995,137373
#define COMP4_CSR_COMP4BLANKING 1996,137468
#define COMP4_CSR_COMP4BLANKING_0 1997,137555
#define COMP4_CSR_COMP4BLANKING_1 1998,137648
#define COMP4_CSR_COMP4BLANKING_2 1999,137741
#define COMP4_CSR_COMP4OUT 2000,137834
#define COMP4_CSR_COMP4LOCK 2001,137925
#define COMP5_CSR_COMP5EN 2004,138092
#define COMP5_CSR_COMP5MODE 2005,138177
#define COMP5_CSR_COMP5MODE_0 2006,138266
#define COMP5_CSR_COMP5MODE_1 2007,138361
#define COMP5_CSR_COMP5INSEL 2008,138456
#define COMP5_CSR_COMP5INSEL_0 2009,138557
#define COMP5_CSR_COMP5INSEL_1 2010,138664
#define COMP5_CSR_COMP5INSEL_2 2011,138771
#define COMP5_CSR_COMP5NONINSEL 2012,138878
#define COMP5_CSR_COMP5OUTSEL 2013,138983
#define COMP5_CSR_COMP5OUTSEL_0 2014,139075
#define COMP5_CSR_COMP5OUTSEL_1 2015,139173
#define COMP5_CSR_COMP5OUTSEL_2 2016,139271
#define COMP5_CSR_COMP5OUTSEL_3 2017,139369
#define COMP5_CSR_COMP5POL 2018,139467
#define COMP5_CSR_COMP5HYST 2019,139561
#define COMP5_CSR_COMP5HYST_0 2020,139650
#define COMP5_CSR_COMP5HYST_1 2021,139745
#define COMP5_CSR_COMP5BLANKING 2022,139840
#define COMP5_CSR_COMP5BLANKING_0 2023,139927
#define COMP5_CSR_COMP5BLANKING_1 2024,140020
#define COMP5_CSR_COMP5BLANKING_2 2025,140113
#define COMP5_CSR_COMP5OUT 2026,140206
#define COMP5_CSR_COMP5LOCK 2027,140297
#define COMP6_CSR_COMP6EN 2030,140464
#define COMP6_CSR_COMP6MODE 2031,140549
#define COMP6_CSR_COMP6MODE_0 2032,140638
#define COMP6_CSR_COMP6MODE_1 2033,140733
#define COMP6_CSR_COMP6INSEL 2034,140828
#define COMP6_CSR_COMP6INSEL_0 2035,140929
#define COMP6_CSR_COMP6INSEL_1 2036,141036
#define COMP6_CSR_COMP6INSEL_2 2037,141143
#define COMP6_CSR_COMP6NONINSEL 2038,141250
#define COMP6_CSR_COMP6WNDWEN 2039,141355
#define COMP6_CSR_COMP6OUTSEL 2040,141452
#define COMP6_CSR_COMP6OUTSEL_0 2041,141544
#define COMP6_CSR_COMP6OUTSEL_1 2042,141642
#define COMP6_CSR_COMP6OUTSEL_2 2043,141740
#define COMP6_CSR_COMP6OUTSEL_3 2044,141838
#define COMP6_CSR_COMP6POL 2045,141936
#define COMP6_CSR_COMP6HYST 2046,142030
#define COMP6_CSR_COMP6HYST_0 2047,142119
#define COMP6_CSR_COMP6HYST_1 2048,142214
#define COMP6_CSR_COMP6BLANKING 2049,142309
#define COMP6_CSR_COMP6BLANKING_0 2050,142396
#define COMP6_CSR_COMP6BLANKING_1 2051,142489
#define COMP6_CSR_COMP6BLANKING_2 2052,142582
#define COMP6_CSR_COMP6OUT 2053,142675
#define COMP6_CSR_COMP6LOCK 2054,142766
#define COMP7_CSR_COMP7EN 2057,142933
#define COMP7_CSR_COMP7MODE 2058,143018
#define COMP7_CSR_COMP7MODE_0 2059,143107
#define COMP7_CSR_COMP7MODE_1 2060,143202
#define COMP7_CSR_COMP7INSEL 2061,143297
#define COMP7_CSR_COMP7INSEL_0 2062,143398
#define COMP7_CSR_COMP7INSEL_1 2063,143505
#define COMP7_CSR_COMP7INSEL_2 2064,143612
#define COMP7_CSR_COMP7NONINSEL 2065,143719
#define COMP7_CSR_COMP7OUTSEL 2066,143824
#define COMP7_CSR_COMP7OUTSEL_0 2067,143916
#define COMP7_CSR_COMP7OUTSEL_1 2068,144014
#define COMP7_CSR_COMP7OUTSEL_2 2069,144112
#define COMP7_CSR_COMP7OUTSEL_3 2070,144210
#define COMP7_CSR_COMP7POL 2071,144308
#define COMP7_CSR_COMP7HYST 2072,144402
#define COMP7_CSR_COMP7HYST_0 2073,144491
#define COMP7_CSR_COMP7HYST_1 2074,144586
#define COMP7_CSR_COMP7BLANKING 2075,144681
#define COMP7_CSR_COMP7BLANKING_0 2076,144768
#define COMP7_CSR_COMP7BLANKING_1 2077,144861
#define COMP7_CSR_COMP7BLANKING_2 2078,144954
#define COMP7_CSR_COMP7OUT 2079,145047
#define COMP7_CSR_COMP7LOCK 2080,145138
#define COMP_CSR_COMPxEN 2083,145305
#define COMP_CSR_COMP1SW1 2084,145389
#define COMP_CSR_COMPxMODE 2085,145485
#define COMP_CSR_COMPxMODE_0 2086,145573
#define COMP_CSR_COMPxMODE_1 2087,145667
#define COMP_CSR_COMPxINSEL 2088,145761
#define COMP_CSR_COMPxINSEL_0 2089,145861
#define COMP_CSR_COMPxINSEL_1 2090,145967
#define COMP_CSR_COMPxINSEL_2 2091,146073
#define COMP_CSR_COMPxNONINSEL 2092,146179
#define COMP_CSR_COMPxWNDWEN 2093,146283
#define COMP_CSR_COMPxOUTSEL 2094,146379
#define COMP_CSR_COMPxOUTSEL_0 2095,146470
#define COMP_CSR_COMPxOUTSEL_1 2096,146567
#define COMP_CSR_COMPxOUTSEL_2 2097,146664
#define COMP_CSR_COMPxOUTSEL_3 2098,146761
#define COMP_CSR_COMPxPOL 2099,146858
#define COMP_CSR_COMPxHYST 2100,146951
#define COMP_CSR_COMPxHYST_0 2101,147039
#define COMP_CSR_COMPxHYST_1 2102,147133
#define COMP_CSR_COMPxBLANKING 2103,147227
#define COMP_CSR_COMPxBLANKING_0 2104,147313
#define COMP_CSR_COMPxBLANKING_1 2105,147405
#define COMP_CSR_COMPxBLANKING_2 2106,147497
#define COMP_CSR_COMPxOUT 2107,147589
#define COMP_CSR_COMPxLOCK 2108,147679
#define OPAMP1_CSR_OPAMP1EN 2116,148255
#define OPAMP1_CSR_FORCEVP 2117,148343
#define OPAMP1_CSR_VPSEL 2118,148481
#define OPAMP1_CSR_VPSEL_0 2119,148585
#define OPAMP1_CSR_VPSEL_1 2120,148665
#define OPAMP1_CSR_VMSEL 2121,148745
#define OPAMP1_CSR_VMSEL_0 2122,148845
#define OPAMP1_CSR_VMSEL_1 2123,148925
#define OPAMP1_CSR_TCMEN 2124,149005
#define OPAMP1_CSR_VMSSEL 2125,149112
#define OPAMP1_CSR_VPSSEL 2126,149222
#define OPAMP1_CSR_VPSSEL_0 2127,149336
#define OPAMP1_CSR_VPSSEL_1 2128,149416
#define OPAMP1_CSR_CALON 2129,149496
#define OPAMP1_CSR_CALSEL 2130,149594
#define OPAMP1_CSR_CALSEL_0 2131,149690
#define OPAMP1_CSR_CALSEL_1 2132,149770
#define OPAMP1_CSR_PGGAIN 2133,149850
#define OPAMP1_CSR_PGGAIN_0 2134,149941
#define OPAMP1_CSR_PGGAIN_1 2135,150021
#define OPAMP1_CSR_PGGAIN_2 2136,150101
#define OPAMP1_CSR_PGGAIN_3 2137,150181
#define OPAMP1_CSR_USERTRIM 2138,150261
#define OPAMP1_CSR_TRIMOFFSETP 2139,150356
#define OPAMP1_CSR_TRIMOFFSETN 2140,150459
#define OPAMP1_CSR_TSTREF 2141,150562
#define OPAMP1_CSR_OUTCAL 2142,150692
#define OPAMP1_CSR_LOCK 2143,150790
#define OPAMP2_CSR_OPAMP2EN 2146,150959
#define OPAMP2_CSR_FORCEVP 2147,151047
#define OPAMP2_CSR_VPSEL 2148,151185
#define OPAMP2_CSR_VPSEL_0 2149,151289
#define OPAMP2_CSR_VPSEL_1 2150,151369
#define OPAMP2_CSR_VMSEL 2151,151449
#define OPAMP2_CSR_VMSEL_0 2152,151549
#define OPAMP2_CSR_VMSEL_1 2153,151629
#define OPAMP2_CSR_TCMEN 2154,151709
#define OPAMP2_CSR_VMSSEL 2155,151816
#define OPAMP2_CSR_VPSSEL 2156,151926
#define OPAMP2_CSR_VPSSEL_0 2157,152040
#define OPAMP2_CSR_VPSSEL_1 2158,152120
#define OPAMP2_CSR_CALON 2159,152200
#define OPAMP2_CSR_CALSEL 2160,152298
#define OPAMP2_CSR_CALSEL_0 2161,152394
#define OPAMP2_CSR_CALSEL_1 2162,152474
#define OPAMP2_CSR_PGGAIN 2163,152554
#define OPAMP2_CSR_PGGAIN_0 2164,152645
#define OPAMP2_CSR_PGGAIN_1 2165,152725
#define OPAMP2_CSR_PGGAIN_2 2166,152805
#define OPAMP2_CSR_PGGAIN_3 2167,152885
#define OPAMP2_CSR_USERTRIM 2168,152965
#define OPAMP2_CSR_TRIMOFFSETP 2169,153060
#define OPAMP2_CSR_TRIMOFFSETN 2170,153163
#define OPAMP2_CSR_TSTREF 2171,153266
#define OPAMP2_CSR_OUTCAL 2172,153396
#define OPAMP2_CSR_LOCK 2173,153494
#define OPAMP3_CSR_OPAMP3EN 2176,153663
#define OPAMP3_CSR_FORCEVP 2177,153751
#define OPAMP3_CSR_VPSEL 2178,153889
#define OPAMP3_CSR_VPSEL_0 2179,153993
#define OPAMP3_CSR_VPSEL_1 2180,154073
#define OPAMP3_CSR_VMSEL 2181,154153
#define OPAMP3_CSR_VMSEL_0 2182,154253
#define OPAMP3_CSR_VMSEL_1 2183,154333
#define OPAMP3_CSR_TCMEN 2184,154413
#define OPAMP3_CSR_VMSSEL 2185,154520
#define OPAMP3_CSR_VPSSEL 2186,154630
#define OPAMP3_CSR_VPSSEL_0 2187,154744
#define OPAMP3_CSR_VPSSEL_1 2188,154824
#define OPAMP3_CSR_CALON 2189,154904
#define OPAMP3_CSR_CALSEL 2190,155002
#define OPAMP3_CSR_CALSEL_0 2191,155098
#define OPAMP3_CSR_CALSEL_1 2192,155178
#define OPAMP3_CSR_PGGAIN 2193,155258
#define OPAMP3_CSR_PGGAIN_0 2194,155349
#define OPAMP3_CSR_PGGAIN_1 2195,155429
#define OPAMP3_CSR_PGGAIN_2 2196,155509
#define OPAMP3_CSR_PGGAIN_3 2197,155589
#define OPAMP3_CSR_USERTRIM 2198,155669
#define OPAMP3_CSR_TRIMOFFSETP 2199,155764
#define OPAMP3_CSR_TRIMOFFSETN 2200,155867
#define OPAMP3_CSR_TSTREF 2201,155970
#define OPAMP3_CSR_OUTCAL 2202,156100
#define OPAMP3_CSR_LOCK 2203,156198
#define OPAMP4_CSR_OPAMP4EN 2206,156367
#define OPAMP4_CSR_FORCEVP 2207,156455
#define OPAMP4_CSR_VPSEL 2208,156593
#define OPAMP4_CSR_VPSEL_0 2209,156697
#define OPAMP4_CSR_VPSEL_1 2210,156777
#define OPAMP4_CSR_VMSEL 2211,156857
#define OPAMP4_CSR_VMSEL_0 2212,156957
#define OPAMP4_CSR_VMSEL_1 2213,157037
#define OPAMP4_CSR_TCMEN 2214,157117
#define OPAMP4_CSR_VMSSEL 2215,157224
#define OPAMP4_CSR_VPSSEL 2216,157334
#define OPAMP4_CSR_VPSSEL_0 2217,157448
#define OPAMP4_CSR_VPSSEL_1 2218,157528
#define OPAMP4_CSR_CALON 2219,157608
#define OPAMP4_CSR_CALSEL 2220,157706
#define OPAMP4_CSR_CALSEL_0 2221,157802
#define OPAMP4_CSR_CALSEL_1 2222,157882
#define OPAMP4_CSR_PGGAIN 2223,157962
#define OPAMP4_CSR_PGGAIN_0 2224,158053
#define OPAMP4_CSR_PGGAIN_1 2225,158133
#define OPAMP4_CSR_PGGAIN_2 2226,158213
#define OPAMP4_CSR_PGGAIN_3 2227,158293
#define OPAMP4_CSR_USERTRIM 2228,158373
#define OPAMP4_CSR_TRIMOFFSETP 2229,158468
#define OPAMP4_CSR_TRIMOFFSETN 2230,158571
#define OPAMP4_CSR_TSTREF 2231,158674
#define OPAMP4_CSR_OUTCAL 2232,158804
#define OPAMP4_CSR_LOCK 2233,158902
#define OPAMP_CSR_OPAMPxEN 2236,159071
#define OPAMP_CSR_FORCEVP 2237,159157
#define OPAMP_CSR_VPSEL 2238,159294
#define OPAMP_CSR_VPSEL_0 2239,159397
#define OPAMP_CSR_VPSEL_1 2240,159476
#define OPAMP_CSR_VMSEL 2241,159555
#define OPAMP_CSR_VMSEL_0 2242,159654
#define OPAMP_CSR_VMSEL_1 2243,159733
#define OPAMP_CSR_TCMEN 2244,159812
#define OPAMP_CSR_VMSSEL 2245,159918
#define OPAMP_CSR_VPSSEL 2246,160027
#define OPAMP_CSR_VPSSEL_0 2247,160140
#define OPAMP_CSR_VPSSEL_1 2248,160219
#define OPAMP_CSR_CALON 2249,160298
#define OPAMP_CSR_CALSEL 2250,160395
#define OPAMP_CSR_CALSEL_0 2251,160490
#define OPAMP_CSR_CALSEL_1 2252,160569
#define OPAMP_CSR_PGGAIN 2253,160648
#define OPAMP_CSR_PGGAIN_0 2254,160738
#define OPAMP_CSR_PGGAIN_1 2255,160817
#define OPAMP_CSR_PGGAIN_2 2256,160896
#define OPAMP_CSR_PGGAIN_3 2257,160975
#define OPAMP_CSR_USERTRIM 2258,161054
#define OPAMP_CSR_TRIMOFFSETP 2259,161148
#define OPAMP_CSR_TRIMOFFSETN 2260,161250
#define OPAMP_CSR_TSTREF 2261,161352
#define OPAMP_CSR_OUTCAL 2262,161481
#define OPAMP_CSR_LOCK 2263,161578
#define  CAN_MCR_INRQ 2273,162199
#define  CAN_MCR_SLEEP 2274,162305
#define  CAN_MCR_TXFP 2275,162407
#define  CAN_MCR_RFLM 2276,162513
#define  CAN_MCR_NART 2277,162621
#define  CAN_MCR_AWUM 2278,162732
#define  CAN_MCR_ABOM 2279,162837
#define  CAN_MCR_TTCM 2280,162949
#define  CAN_MCR_RESET 2281,163066
#define  CAN_MSR_INAK 2284,163261
#define  CAN_MSR_SLAK 2285,163371
#define  CAN_MSR_ERRI 2286,163472
#define  CAN_MSR_WKUI 2287,163571
#define  CAN_MSR_SLAKI 2288,163671
#define  CAN_MSR_TXM 2289,163782
#define  CAN_MSR_RXM 2290,163879
#define  CAN_MSR_SAMP 2291,163975
#define  CAN_MSR_RX 2292,164076
#define  CAN_TSR_RQCP0 2295,164257
#define  CAN_TSR_TXOK0 2296,164367
#define  CAN_TSR_ALST0 2297,164478
#define  CAN_TSR_TERR0 2298,164591
#define  CAN_TSR_ABRQ0 2299,164705
#define  CAN_TSR_RQCP1 2300,164815
#define  CAN_TSR_TXOK1 2301,164925
#define  CAN_TSR_ALST1 2302,165036
#define  CAN_TSR_TERR1 2303,165149
#define  CAN_TSR_ABRQ1 2304,165263
#define  CAN_TSR_RQCP2 2305,165374
#define  CAN_TSR_TXOK2 2306,165484
#define  CAN_TSR_ALST2 2307,165596
#define  CAN_TSR_TERR2 2308,165710
#define  CAN_TSR_ABRQ2 2309,165825
#define  CAN_TSR_CODE 2310,165936
#define  CAN_TSR_TME 2312,166034
#define  CAN_TSR_TME0 2313,166131
#define  CAN_TSR_TME1 2314,166239
#define  CAN_TSR_TME2 2315,166347
#define  CAN_TSR_LOW 2317,166457
#define  CAN_TSR_LOW0 2318,166554
#define  CAN_TSR_LOW1 2319,166672
#define  CAN_TSR_LOW2 2320,166790
#define  CAN_RF0R_FMP0 2323,166992
#define  CAN_RF0R_FULL0 2324,167098
#define  CAN_RF0R_FOVR0 2325,167193
#define  CAN_RF0R_RFOM0 2326,167291
#define  CAN_RF1R_FMP1 2329,167488
#define  CAN_RF1R_FULL1 2330,167594
#define  CAN_RF1R_FOVR1 2331,167689
#define  CAN_RF1R_RFOM1 2332,167787
#define  CAN_IER_TMEIE 2335,167984
#define  CAN_IER_FMPIE0 2336,168107
#define  CAN_IER_FFIE0 2337,168228
#define  CAN_IER_FOVIE0 2338,168338
#define  CAN_IER_FMPIE1 2339,168451
#define  CAN_IER_FFIE1 2340,168572
#define  CAN_IER_FOVIE1 2341,168682
#define  CAN_IER_EWGIE 2342,168795
#define  CAN_IER_EPVIE 2343,168909
#define  CAN_IER_BOFIE 2344,169023
#define  CAN_IER_LECIE 2345,169131
#define  CAN_IER_ERRIE 2346,169247
#define  CAN_IER_WKUIE 2347,169353
#define  CAN_IER_SLKIE 2348,169460
#define  CAN_ESR_EWGF 2351,169650
#define  CAN_ESR_EPVF 2352,169752
#define  CAN_ESR_BOFF 2353,169854
#define  CAN_ESR_LEC 2355,169952
#define  CAN_ESR_LEC_0 2356,170067
#define  CAN_ESR_LEC_1 2357,170156
#define  CAN_ESR_LEC_2 2358,170245
#define  CAN_ESR_TEC 2360,170336
#define  CAN_ESR_REC 2361,170478
#define  CAN_BTR_BRP 2364,170667
#define  CAN_BTR_TS1 2365,170770
#define  CAN_BTR_TS2 2366,170868
#define  CAN_BTR_SJW 2367,170966
#define  CAN_BTR_LBKM 2368,171078
#define  CAN_BTR_SILM 2369,171184
#define  CAN_TI0R_TXRQ 2373,171389
#define  CAN_TI0R_RTR 2374,171497
#define  CAN_TI0R_IDE 2375,171608
#define  CAN_TI0R_EXID 2376,171712
#define  CAN_TI0R_STID 2377,171815
#define  CAN_TDT0R_DLC 2380,172025
#define  CAN_TDT0R_TGT 2381,172125
#define  CAN_TDT0R_TIME 2382,172229
#define  CAN_TDL0R_DATA0 2385,172415
#define  CAN_TDL0R_DATA1 2386,172510
#define  CAN_TDL0R_DATA2 2387,172605
#define  CAN_TDL0R_DATA3 2388,172700
#define  CAN_TDH0R_DATA4 2391,172879
#define  CAN_TDH0R_DATA5 2392,172974
#define  CAN_TDH0R_DATA6 2393,173069
#define  CAN_TDH0R_DATA7 2394,173164
#define  CAN_TI1R_TXRQ 2397,173343
#define  CAN_TI1R_RTR 2398,173451
#define  CAN_TI1R_IDE 2399,173562
#define  CAN_TI1R_EXID 2400,173666
#define  CAN_TI1R_STID 2401,173769
#define  CAN_TDT1R_DLC 2404,173979
#define  CAN_TDT1R_TGT 2405,174079
#define  CAN_TDT1R_TIME 2406,174183
#define  CAN_TDL1R_DATA0 2409,174369
#define  CAN_TDL1R_DATA1 2410,174464
#define  CAN_TDL1R_DATA2 2411,174559
#define  CAN_TDL1R_DATA3 2412,174654
#define  CAN_TDH1R_DATA4 2415,174833
#define  CAN_TDH1R_DATA5 2416,174928
#define  CAN_TDH1R_DATA6 2417,175023
#define  CAN_TDH1R_DATA7 2418,175118
#define  CAN_TI2R_TXRQ 2421,175297
#define  CAN_TI2R_RTR 2422,175405
#define  CAN_TI2R_IDE 2423,175516
#define  CAN_TI2R_EXID 2424,175620
#define  CAN_TI2R_STID 2425,175723
#define  CAN_TDT2R_DLC 2428,175935
#define  CAN_TDT2R_TGT 2429,176035
#define  CAN_TDT2R_TIME 2430,176139
#define  CAN_TDL2R_DATA0 2433,176325
#define  CAN_TDL2R_DATA1 2434,176420
#define  CAN_TDL2R_DATA2 2435,176515
#define  CAN_TDL2R_DATA3 2436,176610
#define  CAN_TDH2R_DATA4 2439,176789
#define  CAN_TDH2R_DATA5 2440,176884
#define  CAN_TDH2R_DATA6 2441,176979
#define  CAN_TDH2R_DATA7 2442,177074
#define  CAN_RI0R_RTR 2445,177253
#define  CAN_RI0R_IDE 2446,177364
#define  CAN_RI0R_EXID 2447,177468
#define  CAN_RI0R_STID 2448,177571
#define  CAN_RDT0R_DLC 2451,177781
#define  CAN_RDT0R_FMI 2452,177881
#define  CAN_RDT0R_TIME 2453,177983
#define  CAN_RDL0R_DATA0 2456,178169
#define  CAN_RDL0R_DATA1 2457,178264
#define  CAN_RDL0R_DATA2 2458,178359
#define  CAN_RDL0R_DATA3 2459,178454
#define  CAN_RDH0R_DATA4 2462,178633
#define  CAN_RDH0R_DATA5 2463,178728
#define  CAN_RDH0R_DATA6 2464,178823
#define  CAN_RDH0R_DATA7 2465,178918
#define  CAN_RI1R_RTR 2468,179097
#define  CAN_RI1R_IDE 2469,179208
#define  CAN_RI1R_EXID 2470,179312
#define  CAN_RI1R_STID 2471,179415
#define  CAN_RDT1R_DLC 2474,179625
#define  CAN_RDT1R_FMI 2475,179725
#define  CAN_RDT1R_TIME 2476,179827
#define  CAN_RDL1R_DATA0 2479,180013
#define  CAN_RDL1R_DATA1 2480,180108
#define  CAN_RDL1R_DATA2 2481,180203
#define  CAN_RDL1R_DATA3 2482,180298
#define  CAN_RDH1R_DATA4 2485,180477
#define  CAN_RDH1R_DATA5 2486,180572
#define  CAN_RDH1R_DATA6 2487,180667
#define  CAN_RDH1R_DATA7 2488,180762
#define  CAN_FMR_FINIT 2492,180970
#define  CAN_FM1R_FBM 2495,181154
#define  CAN_FM1R_FBM0 2496,181249
#define  CAN_FM1R_FBM1 2497,181355
#define  CAN_FM1R_FBM2 2498,181461
#define  CAN_FM1R_FBM3 2499,181567
#define  CAN_FM1R_FBM4 2500,181673
#define  CAN_FM1R_FBM5 2501,181779
#define  CAN_FM1R_FBM6 2502,181885
#define  CAN_FM1R_FBM7 2503,181991
#define  CAN_FM1R_FBM8 2504,182097
#define  CAN_FM1R_FBM9 2505,182203
#define  CAN_FM1R_FBM10 2506,182309
#define  CAN_FM1R_FBM11 2507,182416
#define  CAN_FM1R_FBM12 2508,182523
#define  CAN_FM1R_FBM13 2509,182630
#define  CAN_FS1R_FSC 2512,182821
#define  CAN_FS1R_FSC0 2513,182931
#define  CAN_FS1R_FSC1 2514,183047
#define  CAN_FS1R_FSC2 2515,183163
#define  CAN_FS1R_FSC3 2516,183279
#define  CAN_FS1R_FSC4 2517,183395
#define  CAN_FS1R_FSC5 2518,183511
#define  CAN_FS1R_FSC6 2519,183627
#define  CAN_FS1R_FSC7 2520,183743
#define  CAN_FS1R_FSC8 2521,183859
#define  CAN_FS1R_FSC9 2522,183975
#define  CAN_FS1R_FSC10 2523,184091
#define  CAN_FS1R_FSC11 2524,184208
#define  CAN_FS1R_FSC12 2525,184325
#define  CAN_FS1R_FSC13 2526,184442
#define  CAN_FFA1R_FFA 2529,184643
#define  CAN_FFA1R_FFA0 2530,184749
#define  CAN_FFA1R_FFA1 2531,184868
#define  CAN_FFA1R_FFA2 2532,184987
#define  CAN_FFA1R_FFA3 2533,185106
#define  CAN_FFA1R_FFA4 2534,185225
#define  CAN_FFA1R_FFA5 2535,185344
#define  CAN_FFA1R_FFA6 2536,185463
#define  CAN_FFA1R_FFA7 2537,185582
#define  CAN_FFA1R_FFA8 2538,185701
#define  CAN_FFA1R_FFA9 2539,185820
#define  CAN_FFA1R_FFA10 2540,185939
#define  CAN_FFA1R_FFA11 2541,186059
#define  CAN_FFA1R_FFA12 2542,186179
#define  CAN_FFA1R_FFA13 2543,186299
#define  CAN_FA1R_FACT 2546,186503
#define  CAN_FA1R_FACT0 2547,186600
#define  CAN_FA1R_FACT1 2548,186699
#define  CAN_FA1R_FACT2 2549,186798
#define  CAN_FA1R_FACT3 2550,186897
#define  CAN_FA1R_FACT4 2551,186996
#define  CAN_FA1R_FACT5 2552,187095
#define  CAN_FA1R_FACT6 2553,187194
#define  CAN_FA1R_FACT7 2554,187293
#define  CAN_FA1R_FACT8 2555,187392
#define  CAN_FA1R_FACT9 2556,187491
#define  CAN_FA1R_FACT10 2557,187590
#define  CAN_FA1R_FACT11 2558,187690
#define  CAN_FA1R_FACT12 2559,187790
#define  CAN_FA1R_FACT13 2560,187890
#define  CAN_F0R1_FB0 2563,188074
#define  CAN_F0R1_FB1 2564,188170
#define  CAN_F0R1_FB2 2565,188266
#define  CAN_F0R1_FB3 2566,188362
#define  CAN_F0R1_FB4 2567,188458
#define  CAN_F0R1_FB5 2568,188554
#define  CAN_F0R1_FB6 2569,188650
#define  CAN_F0R1_FB7 2570,188746
#define  CAN_F0R1_FB8 2571,188842
#define  CAN_F0R1_FB9 2572,188938
#define  CAN_F0R1_FB10 2573,189034
#define  CAN_F0R1_FB11 2574,189131
#define  CAN_F0R1_FB12 2575,189228
#define  CAN_F0R1_FB13 2576,189325
#define  CAN_F0R1_FB14 2577,189422
#define  CAN_F0R1_FB15 2578,189519
#define  CAN_F0R1_FB16 2579,189616
#define  CAN_F0R1_FB17 2580,189713
#define  CAN_F0R1_FB18 2581,189810
#define  CAN_F0R1_FB19 2582,189907
#define  CAN_F0R1_FB20 2583,190004
#define  CAN_F0R1_FB21 2584,190101
#define  CAN_F0R1_FB22 2585,190198
#define  CAN_F0R1_FB23 2586,190295
#define  CAN_F0R1_FB24 2587,190392
#define  CAN_F0R1_FB25 2588,190489
#define  CAN_F0R1_FB26 2589,190586
#define  CAN_F0R1_FB27 2590,190683
#define  CAN_F0R1_FB28 2591,190780
#define  CAN_F0R1_FB29 2592,190877
#define  CAN_F0R1_FB30 2593,190974
#define  CAN_F0R1_FB31 2594,191071
#define  CAN_F1R1_FB0 2597,191252
#define  CAN_F1R1_FB1 2598,191348
#define  CAN_F1R1_FB2 2599,191444
#define  CAN_F1R1_FB3 2600,191540
#define  CAN_F1R1_FB4 2601,191636
#define  CAN_F1R1_FB5 2602,191732
#define  CAN_F1R1_FB6 2603,191828
#define  CAN_F1R1_FB7 2604,191924
#define  CAN_F1R1_FB8 2605,192020
#define  CAN_F1R1_FB9 2606,192116
#define  CAN_F1R1_FB10 2607,192212
#define  CAN_F1R1_FB11 2608,192309
#define  CAN_F1R1_FB12 2609,192406
#define  CAN_F1R1_FB13 2610,192503
#define  CAN_F1R1_FB14 2611,192600
#define  CAN_F1R1_FB15 2612,192697
#define  CAN_F1R1_FB16 2613,192794
#define  CAN_F1R1_FB17 2614,192891
#define  CAN_F1R1_FB18 2615,192988
#define  CAN_F1R1_FB19 2616,193085
#define  CAN_F1R1_FB20 2617,193182
#define  CAN_F1R1_FB21 2618,193279
#define  CAN_F1R1_FB22 2619,193376
#define  CAN_F1R1_FB23 2620,193473
#define  CAN_F1R1_FB24 2621,193570
#define  CAN_F1R1_FB25 2622,193667
#define  CAN_F1R1_FB26 2623,193764
#define  CAN_F1R1_FB27 2624,193861
#define  CAN_F1R1_FB28 2625,193958
#define  CAN_F1R1_FB29 2626,194055
#define  CAN_F1R1_FB30 2627,194152
#define  CAN_F1R1_FB31 2628,194249
#define  CAN_F2R1_FB0 2631,194430
#define  CAN_F2R1_FB1 2632,194526
#define  CAN_F2R1_FB2 2633,194622
#define  CAN_F2R1_FB3 2634,194718
#define  CAN_F2R1_FB4 2635,194814
#define  CAN_F2R1_FB5 2636,194910
#define  CAN_F2R1_FB6 2637,195006
#define  CAN_F2R1_FB7 2638,195102
#define  CAN_F2R1_FB8 2639,195198
#define  CAN_F2R1_FB9 2640,195294
#define  CAN_F2R1_FB10 2641,195390
#define  CAN_F2R1_FB11 2642,195487
#define  CAN_F2R1_FB12 2643,195584
#define  CAN_F2R1_FB13 2644,195681
#define  CAN_F2R1_FB14 2645,195778
#define  CAN_F2R1_FB15 2646,195875
#define  CAN_F2R1_FB16 2647,195972
#define  CAN_F2R1_FB17 2648,196069
#define  CAN_F2R1_FB18 2649,196166
#define  CAN_F2R1_FB19 2650,196263
#define  CAN_F2R1_FB20 2651,196360
#define  CAN_F2R1_FB21 2652,196457
#define  CAN_F2R1_FB22 2653,196554
#define  CAN_F2R1_FB23 2654,196651
#define  CAN_F2R1_FB24 2655,196748
#define  CAN_F2R1_FB25 2656,196845
#define  CAN_F2R1_FB26 2657,196942
#define  CAN_F2R1_FB27 2658,197039
#define  CAN_F2R1_FB28 2659,197136
#define  CAN_F2R1_FB29 2660,197233
#define  CAN_F2R1_FB30 2661,197330
#define  CAN_F2R1_FB31 2662,197427
#define  CAN_F3R1_FB0 2665,197608
#define  CAN_F3R1_FB1 2666,197704
#define  CAN_F3R1_FB2 2667,197800
#define  CAN_F3R1_FB3 2668,197896
#define  CAN_F3R1_FB4 2669,197992
#define  CAN_F3R1_FB5 2670,198088
#define  CAN_F3R1_FB6 2671,198184
#define  CAN_F3R1_FB7 2672,198280
#define  CAN_F3R1_FB8 2673,198376
#define  CAN_F3R1_FB9 2674,198472
#define  CAN_F3R1_FB10 2675,198568
#define  CAN_F3R1_FB11 2676,198665
#define  CAN_F3R1_FB12 2677,198762
#define  CAN_F3R1_FB13 2678,198859
#define  CAN_F3R1_FB14 2679,198956
#define  CAN_F3R1_FB15 2680,199053
#define  CAN_F3R1_FB16 2681,199150
#define  CAN_F3R1_FB17 2682,199247
#define  CAN_F3R1_FB18 2683,199344
#define  CAN_F3R1_FB19 2684,199441
#define  CAN_F3R1_FB20 2685,199538
#define  CAN_F3R1_FB21 2686,199635
#define  CAN_F3R1_FB22 2687,199732
#define  CAN_F3R1_FB23 2688,199829
#define  CAN_F3R1_FB24 2689,199926
#define  CAN_F3R1_FB25 2690,200023
#define  CAN_F3R1_FB26 2691,200120
#define  CAN_F3R1_FB27 2692,200217
#define  CAN_F3R1_FB28 2693,200314
#define  CAN_F3R1_FB29 2694,200411
#define  CAN_F3R1_FB30 2695,200508
#define  CAN_F3R1_FB31 2696,200605
#define  CAN_F4R1_FB0 2699,200786
#define  CAN_F4R1_FB1 2700,200882
#define  CAN_F4R1_FB2 2701,200978
#define  CAN_F4R1_FB3 2702,201074
#define  CAN_F4R1_FB4 2703,201170
#define  CAN_F4R1_FB5 2704,201266
#define  CAN_F4R1_FB6 2705,201362
#define  CAN_F4R1_FB7 2706,201458
#define  CAN_F4R1_FB8 2707,201554
#define  CAN_F4R1_FB9 2708,201650
#define  CAN_F4R1_FB10 2709,201746
#define  CAN_F4R1_FB11 2710,201843
#define  CAN_F4R1_FB12 2711,201940
#define  CAN_F4R1_FB13 2712,202037
#define  CAN_F4R1_FB14 2713,202134
#define  CAN_F4R1_FB15 2714,202231
#define  CAN_F4R1_FB16 2715,202328
#define  CAN_F4R1_FB17 2716,202425
#define  CAN_F4R1_FB18 2717,202522
#define  CAN_F4R1_FB19 2718,202619
#define  CAN_F4R1_FB20 2719,202716
#define  CAN_F4R1_FB21 2720,202813
#define  CAN_F4R1_FB22 2721,202910
#define  CAN_F4R1_FB23 2722,203007
#define  CAN_F4R1_FB24 2723,203104
#define  CAN_F4R1_FB25 2724,203201
#define  CAN_F4R1_FB26 2725,203298
#define  CAN_F4R1_FB27 2726,203395
#define  CAN_F4R1_FB28 2727,203492
#define  CAN_F4R1_FB29 2728,203589
#define  CAN_F4R1_FB30 2729,203686
#define  CAN_F4R1_FB31 2730,203783
#define  CAN_F5R1_FB0 2733,203964
#define  CAN_F5R1_FB1 2734,204060
#define  CAN_F5R1_FB2 2735,204156
#define  CAN_F5R1_FB3 2736,204252
#define  CAN_F5R1_FB4 2737,204348
#define  CAN_F5R1_FB5 2738,204444
#define  CAN_F5R1_FB6 2739,204540
#define  CAN_F5R1_FB7 2740,204636
#define  CAN_F5R1_FB8 2741,204732
#define  CAN_F5R1_FB9 2742,204828
#define  CAN_F5R1_FB10 2743,204924
#define  CAN_F5R1_FB11 2744,205021
#define  CAN_F5R1_FB12 2745,205118
#define  CAN_F5R1_FB13 2746,205215
#define  CAN_F5R1_FB14 2747,205312
#define  CAN_F5R1_FB15 2748,205409
#define  CAN_F5R1_FB16 2749,205506
#define  CAN_F5R1_FB17 2750,205603
#define  CAN_F5R1_FB18 2751,205700
#define  CAN_F5R1_FB19 2752,205797
#define  CAN_F5R1_FB20 2753,205894
#define  CAN_F5R1_FB21 2754,205991
#define  CAN_F5R1_FB22 2755,206088
#define  CAN_F5R1_FB23 2756,206185
#define  CAN_F5R1_FB24 2757,206282
#define  CAN_F5R1_FB25 2758,206379
#define  CAN_F5R1_FB26 2759,206476
#define  CAN_F5R1_FB27 2760,206573
#define  CAN_F5R1_FB28 2761,206670
#define  CAN_F5R1_FB29 2762,206767
#define  CAN_F5R1_FB30 2763,206864
#define  CAN_F5R1_FB31 2764,206961
#define  CAN_F6R1_FB0 2767,207142
#define  CAN_F6R1_FB1 2768,207238
#define  CAN_F6R1_FB2 2769,207334
#define  CAN_F6R1_FB3 2770,207430
#define  CAN_F6R1_FB4 2771,207526
#define  CAN_F6R1_FB5 2772,207622
#define  CAN_F6R1_FB6 2773,207718
#define  CAN_F6R1_FB7 2774,207814
#define  CAN_F6R1_FB8 2775,207910
#define  CAN_F6R1_FB9 2776,208006
#define  CAN_F6R1_FB10 2777,208102
#define  CAN_F6R1_FB11 2778,208199
#define  CAN_F6R1_FB12 2779,208296
#define  CAN_F6R1_FB13 2780,208393
#define  CAN_F6R1_FB14 2781,208490
#define  CAN_F6R1_FB15 2782,208587
#define  CAN_F6R1_FB16 2783,208684
#define  CAN_F6R1_FB17 2784,208781
#define  CAN_F6R1_FB18 2785,208878
#define  CAN_F6R1_FB19 2786,208975
#define  CAN_F6R1_FB20 2787,209072
#define  CAN_F6R1_FB21 2788,209169
#define  CAN_F6R1_FB22 2789,209266
#define  CAN_F6R1_FB23 2790,209363
#define  CAN_F6R1_FB24 2791,209460
#define  CAN_F6R1_FB25 2792,209557
#define  CAN_F6R1_FB26 2793,209654
#define  CAN_F6R1_FB27 2794,209751
#define  CAN_F6R1_FB28 2795,209848
#define  CAN_F6R1_FB29 2796,209945
#define  CAN_F6R1_FB30 2797,210042
#define  CAN_F6R1_FB31 2798,210139
#define  CAN_F7R1_FB0 2801,210320
#define  CAN_F7R1_FB1 2802,210416
#define  CAN_F7R1_FB2 2803,210512
#define  CAN_F7R1_FB3 2804,210608
#define  CAN_F7R1_FB4 2805,210704
#define  CAN_F7R1_FB5 2806,210800
#define  CAN_F7R1_FB6 2807,210896
#define  CAN_F7R1_FB7 2808,210992
#define  CAN_F7R1_FB8 2809,211088
#define  CAN_F7R1_FB9 2810,211184
#define  CAN_F7R1_FB10 2811,211280
#define  CAN_F7R1_FB11 2812,211377
#define  CAN_F7R1_FB12 2813,211474
#define  CAN_F7R1_FB13 2814,211571
#define  CAN_F7R1_FB14 2815,211668
#define  CAN_F7R1_FB15 2816,211765
#define  CAN_F7R1_FB16 2817,211862
#define  CAN_F7R1_FB17 2818,211959
#define  CAN_F7R1_FB18 2819,212056
#define  CAN_F7R1_FB19 2820,212153
#define  CAN_F7R1_FB20 2821,212250
#define  CAN_F7R1_FB21 2822,212347
#define  CAN_F7R1_FB22 2823,212444
#define  CAN_F7R1_FB23 2824,212541
#define  CAN_F7R1_FB24 2825,212638
#define  CAN_F7R1_FB25 2826,212735
#define  CAN_F7R1_FB26 2827,212832
#define  CAN_F7R1_FB27 2828,212929
#define  CAN_F7R1_FB28 2829,213026
#define  CAN_F7R1_FB29 2830,213123
#define  CAN_F7R1_FB30 2831,213220
#define  CAN_F7R1_FB31 2832,213317
#define  CAN_F8R1_FB0 2835,213498
#define  CAN_F8R1_FB1 2836,213594
#define  CAN_F8R1_FB2 2837,213690
#define  CAN_F8R1_FB3 2838,213786
#define  CAN_F8R1_FB4 2839,213882
#define  CAN_F8R1_FB5 2840,213978
#define  CAN_F8R1_FB6 2841,214074
#define  CAN_F8R1_FB7 2842,214170
#define  CAN_F8R1_FB8 2843,214266
#define  CAN_F8R1_FB9 2844,214362
#define  CAN_F8R1_FB10 2845,214458
#define  CAN_F8R1_FB11 2846,214555
#define  CAN_F8R1_FB12 2847,214652
#define  CAN_F8R1_FB13 2848,214749
#define  CAN_F8R1_FB14 2849,214846
#define  CAN_F8R1_FB15 2850,214943
#define  CAN_F8R1_FB16 2851,215040
#define  CAN_F8R1_FB17 2852,215137
#define  CAN_F8R1_FB18 2853,215234
#define  CAN_F8R1_FB19 2854,215331
#define  CAN_F8R1_FB20 2855,215428
#define  CAN_F8R1_FB21 2856,215525
#define  CAN_F8R1_FB22 2857,215622
#define  CAN_F8R1_FB23 2858,215719
#define  CAN_F8R1_FB24 2859,215816
#define  CAN_F8R1_FB25 2860,215913
#define  CAN_F8R1_FB26 2861,216010
#define  CAN_F8R1_FB27 2862,216107
#define  CAN_F8R1_FB28 2863,216204
#define  CAN_F8R1_FB29 2864,216301
#define  CAN_F8R1_FB30 2865,216398
#define  CAN_F8R1_FB31 2866,216495
#define  CAN_F9R1_FB0 2869,216676
#define  CAN_F9R1_FB1 2870,216772
#define  CAN_F9R1_FB2 2871,216868
#define  CAN_F9R1_FB3 2872,216964
#define  CAN_F9R1_FB4 2873,217060
#define  CAN_F9R1_FB5 2874,217156
#define  CAN_F9R1_FB6 2875,217252
#define  CAN_F9R1_FB7 2876,217348
#define  CAN_F9R1_FB8 2877,217444
#define  CAN_F9R1_FB9 2878,217540
#define  CAN_F9R1_FB10 2879,217636
#define  CAN_F9R1_FB11 2880,217733
#define  CAN_F9R1_FB12 2881,217830
#define  CAN_F9R1_FB13 2882,217927
#define  CAN_F9R1_FB14 2883,218024
#define  CAN_F9R1_FB15 2884,218121
#define  CAN_F9R1_FB16 2885,218218
#define  CAN_F9R1_FB17 2886,218315
#define  CAN_F9R1_FB18 2887,218412
#define  CAN_F9R1_FB19 2888,218509
#define  CAN_F9R1_FB20 2889,218606
#define  CAN_F9R1_FB21 2890,218703
#define  CAN_F9R1_FB22 2891,218800
#define  CAN_F9R1_FB23 2892,218897
#define  CAN_F9R1_FB24 2893,218994
#define  CAN_F9R1_FB25 2894,219091
#define  CAN_F9R1_FB26 2895,219188
#define  CAN_F9R1_FB27 2896,219285
#define  CAN_F9R1_FB28 2897,219382
#define  CAN_F9R1_FB29 2898,219479
#define  CAN_F9R1_FB30 2899,219576
#define  CAN_F9R1_FB31 2900,219673
#define  CAN_F10R1_FB0 2903,219854
#define  CAN_F10R1_FB1 2904,219950
#define  CAN_F10R1_FB2 2905,220046
#define  CAN_F10R1_FB3 2906,220142
#define  CAN_F10R1_FB4 2907,220238
#define  CAN_F10R1_FB5 2908,220334
#define  CAN_F10R1_FB6 2909,220430
#define  CAN_F10R1_FB7 2910,220526
#define  CAN_F10R1_FB8 2911,220622
#define  CAN_F10R1_FB9 2912,220718
#define  CAN_F10R1_FB10 2913,220814
#define  CAN_F10R1_FB11 2914,220911
#define  CAN_F10R1_FB12 2915,221008
#define  CAN_F10R1_FB13 2916,221105
#define  CAN_F10R1_FB14 2917,221202
#define  CAN_F10R1_FB15 2918,221299
#define  CAN_F10R1_FB16 2919,221396
#define  CAN_F10R1_FB17 2920,221493
#define  CAN_F10R1_FB18 2921,221590
#define  CAN_F10R1_FB19 2922,221687
#define  CAN_F10R1_FB20 2923,221784
#define  CAN_F10R1_FB21 2924,221881
#define  CAN_F10R1_FB22 2925,221978
#define  CAN_F10R1_FB23 2926,222075
#define  CAN_F10R1_FB24 2927,222172
#define  CAN_F10R1_FB25 2928,222269
#define  CAN_F10R1_FB26 2929,222366
#define  CAN_F10R1_FB27 2930,222463
#define  CAN_F10R1_FB28 2931,222560
#define  CAN_F10R1_FB29 2932,222657
#define  CAN_F10R1_FB30 2933,222754
#define  CAN_F10R1_FB31 2934,222851
#define  CAN_F11R1_FB0 2937,223032
#define  CAN_F11R1_FB1 2938,223128
#define  CAN_F11R1_FB2 2939,223224
#define  CAN_F11R1_FB3 2940,223320
#define  CAN_F11R1_FB4 2941,223416
#define  CAN_F11R1_FB5 2942,223512
#define  CAN_F11R1_FB6 2943,223608
#define  CAN_F11R1_FB7 2944,223704
#define  CAN_F11R1_FB8 2945,223800
#define  CAN_F11R1_FB9 2946,223896
#define  CAN_F11R1_FB10 2947,223992
#define  CAN_F11R1_FB11 2948,224089
#define  CAN_F11R1_FB12 2949,224186
#define  CAN_F11R1_FB13 2950,224283
#define  CAN_F11R1_FB14 2951,224380
#define  CAN_F11R1_FB15 2952,224477
#define  CAN_F11R1_FB16 2953,224574
#define  CAN_F11R1_FB17 2954,224671
#define  CAN_F11R1_FB18 2955,224768
#define  CAN_F11R1_FB19 2956,224865
#define  CAN_F11R1_FB20 2957,224962
#define  CAN_F11R1_FB21 2958,225059
#define  CAN_F11R1_FB22 2959,225156
#define  CAN_F11R1_FB23 2960,225253
#define  CAN_F11R1_FB24 2961,225350
#define  CAN_F11R1_FB25 2962,225447
#define  CAN_F11R1_FB26 2963,225544
#define  CAN_F11R1_FB27 2964,225641
#define  CAN_F11R1_FB28 2965,225738
#define  CAN_F11R1_FB29 2966,225835
#define  CAN_F11R1_FB30 2967,225932
#define  CAN_F11R1_FB31 2968,226029
#define  CAN_F12R1_FB0 2971,226210
#define  CAN_F12R1_FB1 2972,226306
#define  CAN_F12R1_FB2 2973,226402
#define  CAN_F12R1_FB3 2974,226498
#define  CAN_F12R1_FB4 2975,226594
#define  CAN_F12R1_FB5 2976,226690
#define  CAN_F12R1_FB6 2977,226786
#define  CAN_F12R1_FB7 2978,226882
#define  CAN_F12R1_FB8 2979,226978
#define  CAN_F12R1_FB9 2980,227074
#define  CAN_F12R1_FB10 2981,227170
#define  CAN_F12R1_FB11 2982,227267
#define  CAN_F12R1_FB12 2983,227364
#define  CAN_F12R1_FB13 2984,227461
#define  CAN_F12R1_FB14 2985,227558
#define  CAN_F12R1_FB15 2986,227655
#define  CAN_F12R1_FB16 2987,227752
#define  CAN_F12R1_FB17 2988,227849
#define  CAN_F12R1_FB18 2989,227946
#define  CAN_F12R1_FB19 2990,228043
#define  CAN_F12R1_FB20 2991,228140
#define  CAN_F12R1_FB21 2992,228237
#define  CAN_F12R1_FB22 2993,228334
#define  CAN_F12R1_FB23 2994,228431
#define  CAN_F12R1_FB24 2995,228528
#define  CAN_F12R1_FB25 2996,228625
#define  CAN_F12R1_FB26 2997,228722
#define  CAN_F12R1_FB27 2998,228819
#define  CAN_F12R1_FB28 2999,228916
#define  CAN_F12R1_FB29 3000,229013
#define  CAN_F12R1_FB30 3001,229110
#define  CAN_F12R1_FB31 3002,229207
#define  CAN_F13R1_FB0 3005,229388
#define  CAN_F13R1_FB1 3006,229484
#define  CAN_F13R1_FB2 3007,229580
#define  CAN_F13R1_FB3 3008,229676
#define  CAN_F13R1_FB4 3009,229772
#define  CAN_F13R1_FB5 3010,229868
#define  CAN_F13R1_FB6 3011,229964
#define  CAN_F13R1_FB7 3012,230060
#define  CAN_F13R1_FB8 3013,230156
#define  CAN_F13R1_FB9 3014,230252
#define  CAN_F13R1_FB10 3015,230348
#define  CAN_F13R1_FB11 3016,230445
#define  CAN_F13R1_FB12 3017,230542
#define  CAN_F13R1_FB13 3018,230639
#define  CAN_F13R1_FB14 3019,230736
#define  CAN_F13R1_FB15 3020,230833
#define  CAN_F13R1_FB16 3021,230930
#define  CAN_F13R1_FB17 3022,231027
#define  CAN_F13R1_FB18 3023,231124
#define  CAN_F13R1_FB19 3024,231221
#define  CAN_F13R1_FB20 3025,231318
#define  CAN_F13R1_FB21 3026,231415
#define  CAN_F13R1_FB22 3027,231512
#define  CAN_F13R1_FB23 3028,231609
#define  CAN_F13R1_FB24 3029,231706
#define  CAN_F13R1_FB25 3030,231803
#define  CAN_F13R1_FB26 3031,231900
#define  CAN_F13R1_FB27 3032,231997
#define  CAN_F13R1_FB28 3033,232094
#define  CAN_F13R1_FB29 3034,232191
#define  CAN_F13R1_FB30 3035,232288
#define  CAN_F13R1_FB31 3036,232385
#define  CAN_F0R2_FB0 3039,232566
#define  CAN_F0R2_FB1 3040,232662
#define  CAN_F0R2_FB2 3041,232758
#define  CAN_F0R2_FB3 3042,232854
#define  CAN_F0R2_FB4 3043,232950
#define  CAN_F0R2_FB5 3044,233046
#define  CAN_F0R2_FB6 3045,233142
#define  CAN_F0R2_FB7 3046,233238
#define  CAN_F0R2_FB8 3047,233334
#define  CAN_F0R2_FB9 3048,233430
#define  CAN_F0R2_FB10 3049,233526
#define  CAN_F0R2_FB11 3050,233623
#define  CAN_F0R2_FB12 3051,233720
#define  CAN_F0R2_FB13 3052,233817
#define  CAN_F0R2_FB14 3053,233914
#define  CAN_F0R2_FB15 3054,234011
#define  CAN_F0R2_FB16 3055,234108
#define  CAN_F0R2_FB17 3056,234205
#define  CAN_F0R2_FB18 3057,234302
#define  CAN_F0R2_FB19 3058,234399
#define  CAN_F0R2_FB20 3059,234496
#define  CAN_F0R2_FB21 3060,234593
#define  CAN_F0R2_FB22 3061,234690
#define  CAN_F0R2_FB23 3062,234787
#define  CAN_F0R2_FB24 3063,234884
#define  CAN_F0R2_FB25 3064,234981
#define  CAN_F0R2_FB26 3065,235078
#define  CAN_F0R2_FB27 3066,235175
#define  CAN_F0R2_FB28 3067,235272
#define  CAN_F0R2_FB29 3068,235369
#define  CAN_F0R2_FB30 3069,235466
#define  CAN_F0R2_FB31 3070,235563
#define  CAN_F1R2_FB0 3073,235744
#define  CAN_F1R2_FB1 3074,235840
#define  CAN_F1R2_FB2 3075,235936
#define  CAN_F1R2_FB3 3076,236032
#define  CAN_F1R2_FB4 3077,236128
#define  CAN_F1R2_FB5 3078,236224
#define  CAN_F1R2_FB6 3079,236320
#define  CAN_F1R2_FB7 3080,236416
#define  CAN_F1R2_FB8 3081,236512
#define  CAN_F1R2_FB9 3082,236608
#define  CAN_F1R2_FB10 3083,236704
#define  CAN_F1R2_FB11 3084,236801
#define  CAN_F1R2_FB12 3085,236898
#define  CAN_F1R2_FB13 3086,236995
#define  CAN_F1R2_FB14 3087,237092
#define  CAN_F1R2_FB15 3088,237189
#define  CAN_F1R2_FB16 3089,237286
#define  CAN_F1R2_FB17 3090,237383
#define  CAN_F1R2_FB18 3091,237480
#define  CAN_F1R2_FB19 3092,237577
#define  CAN_F1R2_FB20 3093,237674
#define  CAN_F1R2_FB21 3094,237771
#define  CAN_F1R2_FB22 3095,237868
#define  CAN_F1R2_FB23 3096,237965
#define  CAN_F1R2_FB24 3097,238062
#define  CAN_F1R2_FB25 3098,238159
#define  CAN_F1R2_FB26 3099,238256
#define  CAN_F1R2_FB27 3100,238353
#define  CAN_F1R2_FB28 3101,238450
#define  CAN_F1R2_FB29 3102,238547
#define  CAN_F1R2_FB30 3103,238644
#define  CAN_F1R2_FB31 3104,238741
#define  CAN_F2R2_FB0 3107,238922
#define  CAN_F2R2_FB1 3108,239018
#define  CAN_F2R2_FB2 3109,239114
#define  CAN_F2R2_FB3 3110,239210
#define  CAN_F2R2_FB4 3111,239306
#define  CAN_F2R2_FB5 3112,239402
#define  CAN_F2R2_FB6 3113,239498
#define  CAN_F2R2_FB7 3114,239594
#define  CAN_F2R2_FB8 3115,239690
#define  CAN_F2R2_FB9 3116,239786
#define  CAN_F2R2_FB10 3117,239882
#define  CAN_F2R2_FB11 3118,239979
#define  CAN_F2R2_FB12 3119,240076
#define  CAN_F2R2_FB13 3120,240173
#define  CAN_F2R2_FB14 3121,240270
#define  CAN_F2R2_FB15 3122,240367
#define  CAN_F2R2_FB16 3123,240464
#define  CAN_F2R2_FB17 3124,240561
#define  CAN_F2R2_FB18 3125,240658
#define  CAN_F2R2_FB19 3126,240755
#define  CAN_F2R2_FB20 3127,240852
#define  CAN_F2R2_FB21 3128,240949
#define  CAN_F2R2_FB22 3129,241046
#define  CAN_F2R2_FB23 3130,241143
#define  CAN_F2R2_FB24 3131,241240
#define  CAN_F2R2_FB25 3132,241337
#define  CAN_F2R2_FB26 3133,241434
#define  CAN_F2R2_FB27 3134,241531
#define  CAN_F2R2_FB28 3135,241628
#define  CAN_F2R2_FB29 3136,241725
#define  CAN_F2R2_FB30 3137,241822
#define  CAN_F2R2_FB31 3138,241919
#define  CAN_F3R2_FB0 3141,242100
#define  CAN_F3R2_FB1 3142,242196
#define  CAN_F3R2_FB2 3143,242292
#define  CAN_F3R2_FB3 3144,242388
#define  CAN_F3R2_FB4 3145,242484
#define  CAN_F3R2_FB5 3146,242580
#define  CAN_F3R2_FB6 3147,242676
#define  CAN_F3R2_FB7 3148,242772
#define  CAN_F3R2_FB8 3149,242868
#define  CAN_F3R2_FB9 3150,242964
#define  CAN_F3R2_FB10 3151,243060
#define  CAN_F3R2_FB11 3152,243157
#define  CAN_F3R2_FB12 3153,243254
#define  CAN_F3R2_FB13 3154,243351
#define  CAN_F3R2_FB14 3155,243448
#define  CAN_F3R2_FB15 3156,243545
#define  CAN_F3R2_FB16 3157,243642
#define  CAN_F3R2_FB17 3158,243739
#define  CAN_F3R2_FB18 3159,243836
#define  CAN_F3R2_FB19 3160,243933
#define  CAN_F3R2_FB20 3161,244030
#define  CAN_F3R2_FB21 3162,244127
#define  CAN_F3R2_FB22 3163,244224
#define  CAN_F3R2_FB23 3164,244321
#define  CAN_F3R2_FB24 3165,244418
#define  CAN_F3R2_FB25 3166,244515
#define  CAN_F3R2_FB26 3167,244612
#define  CAN_F3R2_FB27 3168,244709
#define  CAN_F3R2_FB28 3169,244806
#define  CAN_F3R2_FB29 3170,244903
#define  CAN_F3R2_FB30 3171,245000
#define  CAN_F3R2_FB31 3172,245097
#define  CAN_F4R2_FB0 3175,245278
#define  CAN_F4R2_FB1 3176,245374
#define  CAN_F4R2_FB2 3177,245470
#define  CAN_F4R2_FB3 3178,245566
#define  CAN_F4R2_FB4 3179,245662
#define  CAN_F4R2_FB5 3180,245758
#define  CAN_F4R2_FB6 3181,245854
#define  CAN_F4R2_FB7 3182,245950
#define  CAN_F4R2_FB8 3183,246046
#define  CAN_F4R2_FB9 3184,246142
#define  CAN_F4R2_FB10 3185,246238
#define  CAN_F4R2_FB11 3186,246335
#define  CAN_F4R2_FB12 3187,246432
#define  CAN_F4R2_FB13 3188,246529
#define  CAN_F4R2_FB14 3189,246626
#define  CAN_F4R2_FB15 3190,246723
#define  CAN_F4R2_FB16 3191,246820
#define  CAN_F4R2_FB17 3192,246917
#define  CAN_F4R2_FB18 3193,247014
#define  CAN_F4R2_FB19 3194,247111
#define  CAN_F4R2_FB20 3195,247208
#define  CAN_F4R2_FB21 3196,247305
#define  CAN_F4R2_FB22 3197,247402
#define  CAN_F4R2_FB23 3198,247499
#define  CAN_F4R2_FB24 3199,247596
#define  CAN_F4R2_FB25 3200,247693
#define  CAN_F4R2_FB26 3201,247790
#define  CAN_F4R2_FB27 3202,247887
#define  CAN_F4R2_FB28 3203,247984
#define  CAN_F4R2_FB29 3204,248081
#define  CAN_F4R2_FB30 3205,248178
#define  CAN_F4R2_FB31 3206,248275
#define  CAN_F5R2_FB0 3209,248456
#define  CAN_F5R2_FB1 3210,248552
#define  CAN_F5R2_FB2 3211,248648
#define  CAN_F5R2_FB3 3212,248744
#define  CAN_F5R2_FB4 3213,248840
#define  CAN_F5R2_FB5 3214,248936
#define  CAN_F5R2_FB6 3215,249032
#define  CAN_F5R2_FB7 3216,249128
#define  CAN_F5R2_FB8 3217,249224
#define  CAN_F5R2_FB9 3218,249320
#define  CAN_F5R2_FB10 3219,249416
#define  CAN_F5R2_FB11 3220,249513
#define  CAN_F5R2_FB12 3221,249610
#define  CAN_F5R2_FB13 3222,249707
#define  CAN_F5R2_FB14 3223,249804
#define  CAN_F5R2_FB15 3224,249901
#define  CAN_F5R2_FB16 3225,249998
#define  CAN_F5R2_FB17 3226,250095
#define  CAN_F5R2_FB18 3227,250192
#define  CAN_F5R2_FB19 3228,250289
#define  CAN_F5R2_FB20 3229,250386
#define  CAN_F5R2_FB21 3230,250483
#define  CAN_F5R2_FB22 3231,250580
#define  CAN_F5R2_FB23 3232,250677
#define  CAN_F5R2_FB24 3233,250774
#define  CAN_F5R2_FB25 3234,250871
#define  CAN_F5R2_FB26 3235,250968
#define  CAN_F5R2_FB27 3236,251065
#define  CAN_F5R2_FB28 3237,251162
#define  CAN_F5R2_FB29 3238,251259
#define  CAN_F5R2_FB30 3239,251356
#define  CAN_F5R2_FB31 3240,251453
#define  CAN_F6R2_FB0 3243,251634
#define  CAN_F6R2_FB1 3244,251730
#define  CAN_F6R2_FB2 3245,251826
#define  CAN_F6R2_FB3 3246,251922
#define  CAN_F6R2_FB4 3247,252018
#define  CAN_F6R2_FB5 3248,252114
#define  CAN_F6R2_FB6 3249,252210
#define  CAN_F6R2_FB7 3250,252306
#define  CAN_F6R2_FB8 3251,252402
#define  CAN_F6R2_FB9 3252,252498
#define  CAN_F6R2_FB10 3253,252594
#define  CAN_F6R2_FB11 3254,252691
#define  CAN_F6R2_FB12 3255,252788
#define  CAN_F6R2_FB13 3256,252885
#define  CAN_F6R2_FB14 3257,252982
#define  CAN_F6R2_FB15 3258,253079
#define  CAN_F6R2_FB16 3259,253176
#define  CAN_F6R2_FB17 3260,253273
#define  CAN_F6R2_FB18 3261,253370
#define  CAN_F6R2_FB19 3262,253467
#define  CAN_F6R2_FB20 3263,253564
#define  CAN_F6R2_FB21 3264,253661
#define  CAN_F6R2_FB22 3265,253758
#define  CAN_F6R2_FB23 3266,253855
#define  CAN_F6R2_FB24 3267,253952
#define  CAN_F6R2_FB25 3268,254049
#define  CAN_F6R2_FB26 3269,254146
#define  CAN_F6R2_FB27 3270,254243
#define  CAN_F6R2_FB28 3271,254340
#define  CAN_F6R2_FB29 3272,254437
#define  CAN_F6R2_FB30 3273,254534
#define  CAN_F6R2_FB31 3274,254631
#define  CAN_F7R2_FB0 3277,254812
#define  CAN_F7R2_FB1 3278,254908
#define  CAN_F7R2_FB2 3279,255004
#define  CAN_F7R2_FB3 3280,255100
#define  CAN_F7R2_FB4 3281,255196
#define  CAN_F7R2_FB5 3282,255292
#define  CAN_F7R2_FB6 3283,255388
#define  CAN_F7R2_FB7 3284,255484
#define  CAN_F7R2_FB8 3285,255580
#define  CAN_F7R2_FB9 3286,255676
#define  CAN_F7R2_FB10 3287,255772
#define  CAN_F7R2_FB11 3288,255869
#define  CAN_F7R2_FB12 3289,255966
#define  CAN_F7R2_FB13 3290,256063
#define  CAN_F7R2_FB14 3291,256160
#define  CAN_F7R2_FB15 3292,256257
#define  CAN_F7R2_FB16 3293,256354
#define  CAN_F7R2_FB17 3294,256451
#define  CAN_F7R2_FB18 3295,256548
#define  CAN_F7R2_FB19 3296,256645
#define  CAN_F7R2_FB20 3297,256742
#define  CAN_F7R2_FB21 3298,256839
#define  CAN_F7R2_FB22 3299,256936
#define  CAN_F7R2_FB23 3300,257033
#define  CAN_F7R2_FB24 3301,257130
#define  CAN_F7R2_FB25 3302,257227
#define  CAN_F7R2_FB26 3303,257324
#define  CAN_F7R2_FB27 3304,257421
#define  CAN_F7R2_FB28 3305,257518
#define  CAN_F7R2_FB29 3306,257615
#define  CAN_F7R2_FB30 3307,257712
#define  CAN_F7R2_FB31 3308,257809
#define  CAN_F8R2_FB0 3311,257990
#define  CAN_F8R2_FB1 3312,258086
#define  CAN_F8R2_FB2 3313,258182
#define  CAN_F8R2_FB3 3314,258278
#define  CAN_F8R2_FB4 3315,258374
#define  CAN_F8R2_FB5 3316,258470
#define  CAN_F8R2_FB6 3317,258566
#define  CAN_F8R2_FB7 3318,258662
#define  CAN_F8R2_FB8 3319,258758
#define  CAN_F8R2_FB9 3320,258854
#define  CAN_F8R2_FB10 3321,258950
#define  CAN_F8R2_FB11 3322,259047
#define  CAN_F8R2_FB12 3323,259144
#define  CAN_F8R2_FB13 3324,259241
#define  CAN_F8R2_FB14 3325,259338
#define  CAN_F8R2_FB15 3326,259435
#define  CAN_F8R2_FB16 3327,259532
#define  CAN_F8R2_FB17 3328,259629
#define  CAN_F8R2_FB18 3329,259726
#define  CAN_F8R2_FB19 3330,259823
#define  CAN_F8R2_FB20 3331,259920
#define  CAN_F8R2_FB21 3332,260017
#define  CAN_F8R2_FB22 3333,260114
#define  CAN_F8R2_FB23 3334,260211
#define  CAN_F8R2_FB24 3335,260308
#define  CAN_F8R2_FB25 3336,260405
#define  CAN_F8R2_FB26 3337,260502
#define  CAN_F8R2_FB27 3338,260599
#define  CAN_F8R2_FB28 3339,260696
#define  CAN_F8R2_FB29 3340,260793
#define  CAN_F8R2_FB30 3341,260890
#define  CAN_F8R2_FB31 3342,260987
#define  CAN_F9R2_FB0 3345,261168
#define  CAN_F9R2_FB1 3346,261264
#define  CAN_F9R2_FB2 3347,261360
#define  CAN_F9R2_FB3 3348,261456
#define  CAN_F9R2_FB4 3349,261552
#define  CAN_F9R2_FB5 3350,261648
#define  CAN_F9R2_FB6 3351,261744
#define  CAN_F9R2_FB7 3352,261840
#define  CAN_F9R2_FB8 3353,261936
#define  CAN_F9R2_FB9 3354,262032
#define  CAN_F9R2_FB10 3355,262128
#define  CAN_F9R2_FB11 3356,262225
#define  CAN_F9R2_FB12 3357,262322
#define  CAN_F9R2_FB13 3358,262419
#define  CAN_F9R2_FB14 3359,262516
#define  CAN_F9R2_FB15 3360,262613
#define  CAN_F9R2_FB16 3361,262710
#define  CAN_F9R2_FB17 3362,262807
#define  CAN_F9R2_FB18 3363,262904
#define  CAN_F9R2_FB19 3364,263001
#define  CAN_F9R2_FB20 3365,263098
#define  CAN_F9R2_FB21 3366,263195
#define  CAN_F9R2_FB22 3367,263292
#define  CAN_F9R2_FB23 3368,263389
#define  CAN_F9R2_FB24 3369,263486
#define  CAN_F9R2_FB25 3370,263583
#define  CAN_F9R2_FB26 3371,263680
#define  CAN_F9R2_FB27 3372,263777
#define  CAN_F9R2_FB28 3373,263874
#define  CAN_F9R2_FB29 3374,263971
#define  CAN_F9R2_FB30 3375,264068
#define  CAN_F9R2_FB31 3376,264165
#define  CAN_F10R2_FB0 3379,264346
#define  CAN_F10R2_FB1 3380,264442
#define  CAN_F10R2_FB2 3381,264538
#define  CAN_F10R2_FB3 3382,264634
#define  CAN_F10R2_FB4 3383,264730
#define  CAN_F10R2_FB5 3384,264826
#define  CAN_F10R2_FB6 3385,264922
#define  CAN_F10R2_FB7 3386,265018
#define  CAN_F10R2_FB8 3387,265114
#define  CAN_F10R2_FB9 3388,265210
#define  CAN_F10R2_FB10 3389,265306
#define  CAN_F10R2_FB11 3390,265403
#define  CAN_F10R2_FB12 3391,265500
#define  CAN_F10R2_FB13 3392,265597
#define  CAN_F10R2_FB14 3393,265694
#define  CAN_F10R2_FB15 3394,265791
#define  CAN_F10R2_FB16 3395,265888
#define  CAN_F10R2_FB17 3396,265985
#define  CAN_F10R2_FB18 3397,266082
#define  CAN_F10R2_FB19 3398,266179
#define  CAN_F10R2_FB20 3399,266276
#define  CAN_F10R2_FB21 3400,266373
#define  CAN_F10R2_FB22 3401,266470
#define  CAN_F10R2_FB23 3402,266567
#define  CAN_F10R2_FB24 3403,266664
#define  CAN_F10R2_FB25 3404,266761
#define  CAN_F10R2_FB26 3405,266858
#define  CAN_F10R2_FB27 3406,266955
#define  CAN_F10R2_FB28 3407,267052
#define  CAN_F10R2_FB29 3408,267149
#define  CAN_F10R2_FB30 3409,267246
#define  CAN_F10R2_FB31 3410,267343
#define  CAN_F11R2_FB0 3413,267524
#define  CAN_F11R2_FB1 3414,267620
#define  CAN_F11R2_FB2 3415,267716
#define  CAN_F11R2_FB3 3416,267812
#define  CAN_F11R2_FB4 3417,267908
#define  CAN_F11R2_FB5 3418,268004
#define  CAN_F11R2_FB6 3419,268100
#define  CAN_F11R2_FB7 3420,268196
#define  CAN_F11R2_FB8 3421,268292
#define  CAN_F11R2_FB9 3422,268388
#define  CAN_F11R2_FB10 3423,268484
#define  CAN_F11R2_FB11 3424,268581
#define  CAN_F11R2_FB12 3425,268678
#define  CAN_F11R2_FB13 3426,268775
#define  CAN_F11R2_FB14 3427,268872
#define  CAN_F11R2_FB15 3428,268969
#define  CAN_F11R2_FB16 3429,269066
#define  CAN_F11R2_FB17 3430,269163
#define  CAN_F11R2_FB18 3431,269260
#define  CAN_F11R2_FB19 3432,269357
#define  CAN_F11R2_FB20 3433,269454
#define  CAN_F11R2_FB21 3434,269551
#define  CAN_F11R2_FB22 3435,269648
#define  CAN_F11R2_FB23 3436,269745
#define  CAN_F11R2_FB24 3437,269842
#define  CAN_F11R2_FB25 3438,269939
#define  CAN_F11R2_FB26 3439,270036
#define  CAN_F11R2_FB27 3440,270133
#define  CAN_F11R2_FB28 3441,270230
#define  CAN_F11R2_FB29 3442,270327
#define  CAN_F11R2_FB30 3443,270424
#define  CAN_F11R2_FB31 3444,270521
#define  CAN_F12R2_FB0 3447,270702
#define  CAN_F12R2_FB1 3448,270798
#define  CAN_F12R2_FB2 3449,270894
#define  CAN_F12R2_FB3 3450,270990
#define  CAN_F12R2_FB4 3451,271086
#define  CAN_F12R2_FB5 3452,271182
#define  CAN_F12R2_FB6 3453,271278
#define  CAN_F12R2_FB7 3454,271374
#define  CAN_F12R2_FB8 3455,271470
#define  CAN_F12R2_FB9 3456,271566
#define  CAN_F12R2_FB10 3457,271662
#define  CAN_F12R2_FB11 3458,271759
#define  CAN_F12R2_FB12 3459,271856
#define  CAN_F12R2_FB13 3460,271953
#define  CAN_F12R2_FB14 3461,272050
#define  CAN_F12R2_FB15 3462,272147
#define  CAN_F12R2_FB16 3463,272244
#define  CAN_F12R2_FB17 3464,272341
#define  CAN_F12R2_FB18 3465,272438
#define  CAN_F12R2_FB19 3466,272535
#define  CAN_F12R2_FB20 3467,272632
#define  CAN_F12R2_FB21 3468,272729
#define  CAN_F12R2_FB22 3469,272826
#define  CAN_F12R2_FB23 3470,272923
#define  CAN_F12R2_FB24 3471,273020
#define  CAN_F12R2_FB25 3472,273117
#define  CAN_F12R2_FB26 3473,273214
#define  CAN_F12R2_FB27 3474,273311
#define  CAN_F12R2_FB28 3475,273408
#define  CAN_F12R2_FB29 3476,273505
#define  CAN_F12R2_FB30 3477,273602
#define  CAN_F12R2_FB31 3478,273699
#define  CAN_F13R2_FB0 3481,273880
#define  CAN_F13R2_FB1 3482,273976
#define  CAN_F13R2_FB2 3483,274072
#define  CAN_F13R2_FB3 3484,274168
#define  CAN_F13R2_FB4 3485,274264
#define  CAN_F13R2_FB5 3486,274360
#define  CAN_F13R2_FB6 3487,274456
#define  CAN_F13R2_FB7 3488,274552
#define  CAN_F13R2_FB8 3489,274648
#define  CAN_F13R2_FB9 3490,274744
#define  CAN_F13R2_FB10 3491,274840
#define  CAN_F13R2_FB11 3492,274937
#define  CAN_F13R2_FB12 3493,275034
#define  CAN_F13R2_FB13 3494,275131
#define  CAN_F13R2_FB14 3495,275228
#define  CAN_F13R2_FB15 3496,275325
#define  CAN_F13R2_FB16 3497,275422
#define  CAN_F13R2_FB17 3498,275519
#define  CAN_F13R2_FB18 3499,275616
#define  CAN_F13R2_FB19 3500,275713
#define  CAN_F13R2_FB20 3501,275810
#define  CAN_F13R2_FB21 3502,275907
#define  CAN_F13R2_FB22 3503,276004
#define  CAN_F13R2_FB23 3504,276101
#define  CAN_F13R2_FB24 3505,276198
#define  CAN_F13R2_FB25 3506,276295
#define  CAN_F13R2_FB26 3507,276392
#define  CAN_F13R2_FB27 3508,276489
#define  CAN_F13R2_FB28 3509,276586
#define  CAN_F13R2_FB29 3510,276683
#define  CAN_F13R2_FB30 3511,276780
#define  CAN_F13R2_FB31 3512,276877
#define  CRC_DR_DR 3520,277468
#define  CRC_IDR_IDR 3523,277648
#define  CRC_CR_RESET 3526,277850
#define  CRC_CR_POLSIZE 3527,277962
#define  CRC_CR_POLSIZE_0 3528,278060
#define  CRC_CR_POLSIZE_1 3529,278159
#define  CRC_CR_REV_IN 3530,278258
#define  CRC_CR_REV_IN_0 3531,278366
#define  CRC_CR_REV_IN_1 3532,278449
#define  CRC_CR_REV_OUT 3533,278532
#define  CRC_INIT_INIT 3536,278726
#define  CRC_POL_POL 3539,278910
#define  DAC_CR_EN1 3546,279510
#define  DAC_CR_BOFF1 3547,279614
#define  DAC_CR_TEN1 3548,279733
#define  DAC_CR_TSEL1 3550,279847
#define  DAC_CR_TSEL1_0 3551,279975
#define  DAC_CR_TSEL1_1 3552,280065
#define  DAC_CR_TSEL1_2 3553,280155
#define  DAC_CR_WAVE1 3555,280247
#define  DAC_CR_WAVE1_0 3556,280395
#define  DAC_CR_WAVE1_1 3557,280485
#define  DAC_CR_MAMP1 3559,280577
#define  DAC_CR_MAMP1_0 3560,280711
#define  DAC_CR_MAMP1_1 3561,280801
#define  DAC_CR_MAMP1_2 3562,280891
#define  DAC_CR_MAMP1_3 3563,280981
#define  DAC_CR_DMAEN1 3565,281073
#define  DAC_CR_EN2 3566,281181
#define  DAC_CR_BOFF2 3567,281285
#define  DAC_CR_TEN2 3568,281404
#define  DAC_CR_TSEL2 3570,281518
#define  DAC_CR_TSEL2_0 3571,281646
#define  DAC_CR_TSEL2_1 3572,281736
#define  DAC_CR_TSEL2_2 3573,281826
#define  DAC_CR_WAVE2 3575,281918
#define  DAC_CR_WAVE2_0 3576,282066
#define  DAC_CR_WAVE2_1 3577,282156
#define  DAC_CR_MAMP2 3579,282248
#define  DAC_CR_MAMP2_0 3580,282382
#define  DAC_CR_MAMP2_1 3581,282472
#define  DAC_CR_MAMP2_2 3582,282562
#define  DAC_CR_MAMP2_3 3583,282652
#define  DAC_CR_DMAEN2 3585,282744
#define  DAC_SWTRIGR_SWTRIG1 3588,282937
#define  DAC_SWTRIGR_SWTRIG2 3589,283051
#define  DAC_DHR12R1_DACC1DHR 3592,283249
#define  DAC_DHR12L1_DACC1DHR 3595,283456
#define  DAC_DHR8R1_DACC1DHR 3598,283662
#define  DAC_DHR12R2_DACC2DHR 3601,283868
#define  DAC_DHR12L2_DACC2DHR 3604,284075
#define  DAC_DHR8R2_DACC2DHR 3607,284281
#define  DAC_DHR12RD_DACC1DHR 3610,284487
#define  DAC_DHR12RD_DACC2DHR 3611,284610
#define  DAC_DHR12LD_DACC1DHR 3614,284817
#define  DAC_DHR12LD_DACC2DHR 3615,284939
#define  DAC_DHR8RD_DACC1DHR 3618,285145
#define  DAC_DHR8RD_DACC2DHR 3619,285267
#define  DAC_DOR1_DACC1DOR 3622,285473
#define  DAC_DOR2_DACC2DOR 3625,285666
#define  DAC_SR_DMAUDR1 3628,285859
#define  DAC_SR_DMAUDR2 3629,285974
#define  DBGMCU_IDCODE_DEV_ID 3637,286583
#define  DBGMCU_IDCODE_REV_ID 3638,286652
#define  DBGMCU_CR_DBG_SLEEP 3641,286805
#define  DBGMCU_CR_DBG_STOP 3642,286874
#define  DBGMCU_CR_DBG_STANDBY 3643,286943
#define  DBGMCU_CR_TRACE_IOEN 3644,287012
#define  DBGMCU_CR_TRACE_MODE 3646,287083
#define  DBGMCU_CR_TRACE_MODE_0 3647,287152
#define  DBGMCU_CR_TRACE_MODE_1 3648,287233
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3651,287398
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3652,287467
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3653,287536
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3654,287605
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3655,287674
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3656,287743
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3657,287812
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3658,287881
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3659,287950
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3660,288023
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 3661,288096
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3664,288253
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3665,288322
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3666,288391
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3667,288460
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3668,288529
#define  DMA_ISR_GIF1 3676,289092
#define  DMA_ISR_TCIF1 3677,289208
#define  DMA_ISR_HTIF1 3678,289325
#define  DMA_ISR_TEIF1 3679,289438
#define  DMA_ISR_GIF2 3680,289552
#define  DMA_ISR_TCIF2 3681,289668
#define  DMA_ISR_HTIF2 3682,289785
#define  DMA_ISR_TEIF2 3683,289898
#define  DMA_ISR_GIF3 3684,290012
#define  DMA_ISR_TCIF3 3685,290128
#define  DMA_ISR_HTIF3 3686,290245
#define  DMA_ISR_TEIF3 3687,290358
#define  DMA_ISR_GIF4 3688,290472
#define  DMA_ISR_TCIF4 3689,290588
#define  DMA_ISR_HTIF4 3690,290705
#define  DMA_ISR_TEIF4 3691,290818
#define  DMA_ISR_GIF5 3692,290932
#define  DMA_ISR_TCIF5 3693,291048
#define  DMA_ISR_HTIF5 3694,291165
#define  DMA_ISR_TEIF5 3695,291278
#define  DMA_ISR_GIF6 3696,291392
#define  DMA_ISR_TCIF6 3697,291508
#define  DMA_ISR_HTIF6 3698,291625
#define  DMA_ISR_TEIF6 3699,291738
#define  DMA_ISR_GIF7 3700,291852
#define  DMA_ISR_TCIF7 3701,291968
#define  DMA_ISR_HTIF7 3702,292085
#define  DMA_ISR_TEIF7 3703,292198
#define  DMA_IFCR_CGIF1 3706,292396
#define  DMA_IFCR_CTCIF1 3707,292513
#define  DMA_IFCR_CHTIF1 3708,292631
#define  DMA_IFCR_CTEIF1 3709,292745
#define  DMA_IFCR_CGIF2 3710,292860
#define  DMA_IFCR_CTCIF2 3711,292977
#define  DMA_IFCR_CHTIF2 3712,293095
#define  DMA_IFCR_CTEIF2 3713,293209
#define  DMA_IFCR_CGIF3 3714,293324
#define  DMA_IFCR_CTCIF3 3715,293441
#define  DMA_IFCR_CHTIF3 3716,293559
#define  DMA_IFCR_CTEIF3 3717,293673
#define  DMA_IFCR_CGIF4 3718,293788
#define  DMA_IFCR_CTCIF4 3719,293905
#define  DMA_IFCR_CHTIF4 3720,294023
#define  DMA_IFCR_CTEIF4 3721,294137
#define  DMA_IFCR_CGIF5 3722,294252
#define  DMA_IFCR_CTCIF5 3723,294369
#define  DMA_IFCR_CHTIF5 3724,294487
#define  DMA_IFCR_CTEIF5 3725,294601
#define  DMA_IFCR_CGIF6 3726,294716
#define  DMA_IFCR_CTCIF6 3727,294833
#define  DMA_IFCR_CHTIF6 3728,294951
#define  DMA_IFCR_CTEIF6 3729,295065
#define  DMA_IFCR_CGIF7 3730,295180
#define  DMA_IFCR_CTCIF7 3731,295297
#define  DMA_IFCR_CHTIF7 3732,295415
#define  DMA_IFCR_CTEIF7 3733,295529
#define  DMA_CCR_EN 3736,295728
#define  DMA_CCR_TCIE 3737,295848
#define  DMA_CCR_HTIE 3738,295968
#define  DMA_CCR_TEIE 3739,296088
#define  DMA_CCR_DIR 3740,296208
#define  DMA_CCR_CIRC 3741,296328
#define  DMA_CCR_PINC 3742,296448
#define  DMA_CCR_MINC 3743,296568
#define  DMA_CCR_PSIZE 3745,296690
#define  DMA_CCR_PSIZE_0 3746,296810
#define  DMA_CCR_PSIZE_1 3747,296930
#define  DMA_CCR_MSIZE 3749,297052
#define  DMA_CCR_MSIZE_0 3750,297172
#define  DMA_CCR_MSIZE_1 3751,297292
#define  DMA_CCR_PL 3753,297414
#define  DMA_CCR_PL_0 3754,297534
#define  DMA_CCR_PL_1 3755,297654
#define  DMA_CCR_MEM2MEM 3757,297776
#define  DMA_CNDTR_NDT 3760,297980
#define  DMA_CPAR_PA 3763,298184
#define  DMA_CMAR_MA 3766,298388
#define  EXTI_IMR_MR0 3774,299002
#define  EXTI_IMR_MR1 3775,299111
#define  EXTI_IMR_MR2 3776,299220
#define  EXTI_IMR_MR3 3777,299329
#define  EXTI_IMR_MR4 3778,299438
#define  EXTI_IMR_MR5 3779,299547
#define  EXTI_IMR_MR6 3780,299656
#define  EXTI_IMR_MR7 3781,299765
#define  EXTI_IMR_MR8 3782,299874
#define  EXTI_IMR_MR9 3783,299983
#define  EXTI_IMR_MR10 3784,300092
#define  EXTI_IMR_MR11 3785,300202
#define  EXTI_IMR_MR12 3786,300312
#define  EXTI_IMR_MR13 3787,300422
#define  EXTI_IMR_MR14 3788,300532
#define  EXTI_IMR_MR15 3789,300642
#define  EXTI_IMR_MR16 3790,300752
#define  EXTI_IMR_MR17 3791,300862
#define  EXTI_IMR_MR18 3792,300972
#define  EXTI_IMR_MR19 3793,301082
#define  EXTI_IMR_MR20 3794,301192
#define  EXTI_IMR_MR21 3795,301302
#define  EXTI_IMR_MR22 3796,301412
#define  EXTI_IMR_MR23 3797,301522
#define  EXTI_IMR_MR24 3798,301632
#define  EXTI_IMR_MR25 3799,301742
#define  EXTI_IMR_MR26 3800,301852
#define  EXTI_IMR_MR27 3801,301962
#define  EXTI_IMR_MR28 3802,302072
#define  EXTI_EMR_MR0 3805,302266
#define  EXTI_EMR_MR1 3806,302371
#define  EXTI_EMR_MR2 3807,302476
#define  EXTI_EMR_MR3 3808,302581
#define  EXTI_EMR_MR4 3809,302686
#define  EXTI_EMR_MR5 3810,302791
#define  EXTI_EMR_MR6 3811,302896
#define  EXTI_EMR_MR7 3812,303001
#define  EXTI_EMR_MR8 3813,303106
#define  EXTI_EMR_MR9 3814,303211
#define  EXTI_EMR_MR10 3815,303316
#define  EXTI_EMR_MR11 3816,303422
#define  EXTI_EMR_MR12 3817,303528
#define  EXTI_EMR_MR13 3818,303634
#define  EXTI_EMR_MR14 3819,303740
#define  EXTI_EMR_MR15 3820,303846
#define  EXTI_EMR_MR16 3821,303952
#define  EXTI_EMR_MR17 3822,304058
#define  EXTI_EMR_MR18 3823,304164
#define  EXTI_EMR_MR19 3824,304270
#define  EXTI_EMR_MR20 3825,304376
#define  EXTI_EMR_MR21 3826,304482
#define  EXTI_EMR_MR22 3827,304588
#define  EXTI_EMR_MR23 3828,304694
#define  EXTI_EMR_MR24 3829,304800
#define  EXTI_EMR_MR25 3830,304906
#define  EXTI_EMR_MR26 3831,305012
#define  EXTI_EMR_MR27 3832,305118
#define  EXTI_EMR_MR28 3833,305224
#define  EXTI_RTSR_TR0 3836,305414
#define  EXTI_RTSR_TR1 3837,305547
#define  EXTI_RTSR_TR2 3838,305680
#define  EXTI_RTSR_TR3 3839,305813
#define  EXTI_RTSR_TR4 3840,305946
#define  EXTI_RTSR_TR5 3841,306079
#define  EXTI_RTSR_TR6 3842,306212
#define  EXTI_RTSR_TR7 3843,306345
#define  EXTI_RTSR_TR8 3844,306478
#define  EXTI_RTSR_TR9 3845,306611
#define  EXTI_RTSR_TR10 3846,306744
#define  EXTI_RTSR_TR11 3847,306878
#define  EXTI_RTSR_TR12 3848,307012
#define  EXTI_RTSR_TR13 3849,307146
#define  EXTI_RTSR_TR14 3850,307280
#define  EXTI_RTSR_TR15 3851,307414
#define  EXTI_RTSR_TR16 3852,307548
#define  EXTI_RTSR_TR17 3853,307682
#define  EXTI_RTSR_TR18 3854,307816
#define  EXTI_RTSR_TR19 3855,307950
#define  EXTI_RTSR_TR20 3856,308084
#define  EXTI_RTSR_TR21 3857,308218
#define  EXTI_RTSR_TR22 3858,308352
#define  EXTI_RTSR_TR23 3859,308486
#define  EXTI_RTSR_TR24 3860,308620
#define  EXTI_RTSR_TR25 3861,308754
#define  EXTI_RTSR_TR26 3862,308888
#define  EXTI_RTSR_TR27 3863,309022
#define  EXTI_RTSR_TR28 3864,309156
#define  EXTI_FTSR_TR0 3867,309374
#define  EXTI_FTSR_TR1 3868,309508
#define  EXTI_FTSR_TR2 3869,309642
#define  EXTI_FTSR_TR3 3870,309776
#define  EXTI_FTSR_TR4 3871,309910
#define  EXTI_FTSR_TR5 3872,310044
#define  EXTI_FTSR_TR6 3873,310178
#define  EXTI_FTSR_TR7 3874,310312
#define  EXTI_FTSR_TR8 3875,310446
#define  EXTI_FTSR_TR9 3876,310580
#define  EXTI_FTSR_TR10 3877,310714
#define  EXTI_FTSR_TR11 3878,310849
#define  EXTI_FTSR_TR12 3879,310984
#define  EXTI_FTSR_TR13 3880,311119
#define  EXTI_FTSR_TR14 3881,311254
#define  EXTI_FTSR_TR15 3882,311389
#define  EXTI_FTSR_TR16 3883,311524
#define  EXTI_FTSR_TR17 3884,311659
#define  EXTI_FTSR_TR18 3885,311794
#define  EXTI_FTSR_TR19 3886,311929
#define  EXTI_FTSR_TR20 3887,312064
#define  EXTI_FTSR_TR21 3888,312199
#define  EXTI_FTSR_TR22 3889,312334
#define  EXTI_FTSR_TR23 3890,312469
#define  EXTI_FTSR_TR24 3891,312604
#define  EXTI_FTSR_TR25 3892,312739
#define  EXTI_FTSR_TR26 3893,312874
#define  EXTI_FTSR_TR27 3894,313009
#define  EXTI_FTSR_TR28 3895,313144
#define  EXTI_SWIER_SWIER0 3898,313363
#define  EXTI_SWIER_SWIER1 3899,313476
#define  EXTI_SWIER_SWIER2 3900,313589
#define  EXTI_SWIER_SWIER3 3901,313702
#define  EXTI_SWIER_SWIER4 3902,313815
#define  EXTI_SWIER_SWIER5 3903,313928
#define  EXTI_SWIER_SWIER6 3904,314041
#define  EXTI_SWIER_SWIER7 3905,314154
#define  EXTI_SWIER_SWIER8 3906,314267
#define  EXTI_SWIER_SWIER9 3907,314380
#define  EXTI_SWIER_SWIER10 3908,314493
#define  EXTI_SWIER_SWIER11 3909,314607
#define  EXTI_SWIER_SWIER12 3910,314721
#define  EXTI_SWIER_SWIER13 3911,314835
#define  EXTI_SWIER_SWIER14 3912,314949
#define  EXTI_SWIER_SWIER15 3913,315063
#define  EXTI_SWIER_SWIER16 3914,315177
#define  EXTI_SWIER_SWIER17 3915,315291
#define  EXTI_SWIER_SWIER18 3916,315405
#define  EXTI_SWIER_SWIER19 3917,315519
#define  EXTI_SWIER_SWIER20 3918,315633
#define  EXTI_SWIER_SWIER21 3919,315747
#define  EXTI_SWIER_SWIER22 3920,315861
#define  EXTI_SWIER_SWIER23 3921,315975
#define  EXTI_SWIER_SWIER24 3922,316089
#define  EXTI_SWIER_SWIER25 3923,316203
#define  EXTI_SWIER_SWIER26 3924,316317
#define  EXTI_SWIER_SWIER27 3925,316431
#define  EXTI_SWIER_SWIER28 3926,316545
#define  EXTI_PR_PR0 3929,316743
#define  EXTI_PR_PR1 3930,316850
#define  EXTI_PR_PR2 3931,316957
#define  EXTI_PR_PR3 3932,317064
#define  EXTI_PR_PR4 3933,317171
#define  EXTI_PR_PR5 3934,317278
#define  EXTI_PR_PR6 3935,317385
#define  EXTI_PR_PR7 3936,317492
#define  EXTI_PR_PR8 3937,317599
#define  EXTI_PR_PR9 3938,317706
#define  EXTI_PR_PR10 3939,317813
#define  EXTI_PR_PR11 3940,317921
#define  EXTI_PR_PR12 3941,318029
#define  EXTI_PR_PR13 3942,318137
#define  EXTI_PR_PR14 3943,318245
#define  EXTI_PR_PR15 3944,318353
#define  EXTI_PR_PR16 3945,318461
#define  EXTI_PR_PR17 3946,318569
#define  EXTI_PR_PR18 3947,318677
#define  EXTI_PR_PR19 3948,318785
#define  EXTI_PR_PR20 3949,318893
#define  EXTI_PR_PR21 3950,319001
#define  EXTI_PR_PR22 3951,319109
#define  EXTI_PR_PR23 3952,319217
#define  EXTI_PR_PR24 3953,319325
#define  EXTI_PR_PR25 3954,319433
#define  EXTI_PR_PR26 3955,319541
#define  EXTI_PR_PR27 3956,319649
#define  EXTI_PR_PR28 3957,319757
#define  FLASH_ACR_LATENCY 3965,320359
#define  FLASH_ACR_LATENCY_0 3966,320471
#define  FLASH_ACR_LATENCY_1 3967,320561
#define  FLASH_ACR_HLFCYA 3969,320653
#define  FLASH_ACR_PRFTBE 3970,320768
#define  FLASH_ACR_PRFTBS 3971,320875
#define  FLASH_KEYR_FKEYR 3974,321023
#define  RDP_KEY 3976,321118
#define  FLASH_KEY1 3977,321210
#define  FLASH_KEY2 3978,321304
#define  FLASH_OPTKEYR_OPTKEYR 3981,321482
#define  FLASH_OPTKEY1 3983,321584
#define  FLASH_OPTKEY2 3984,321685
#define  FLASH_SR_BSY 3987,321869
#define  FLASH_SR_PGERR 3988,321958
#define  FLASH_SR_WRPERR 3989,322060
#define  FLASH_SR_EOP 3990,322167
#define  FLASH_CR_PG 3993,322352
#define  FLASH_CR_PER 3994,322448
#define  FLASH_CR_MER 3995,322543
#define  FLASH_CR_OPTPG 3996,322638
#define  FLASH_CR_OPTER 3997,322746
#define  FLASH_CR_STRT 3998,322848
#define  FLASH_CR_LOCK 3999,322938
#define  FLASH_CR_OPTWRE 4000,323027
#define  FLASH_CR_ERRIE 4001,323137
#define  FLASH_CR_EOPIE 4002,323244
#define  FLASH_CR_OBL_LAUNCH 4003,323362
#define  FLASH_AR_FAR 4006,323556
#define  FLASH_OBR_OPTERR 4009,323738
#define  FLASH_OBR_RDPRT1 4010,323840
#define  FLASH_OBR_RDPRT2 4011,323948
#define  FLASH_OBR_USER 4013,324058
#define  FLASH_OBR_IWDG_SW 4014,324160
#define  FLASH_OBR_nRST_STOP 4015,324252
#define  FLASH_OBR_nRST_STDBY 4016,324346
#define  FLASH_WRPR_WRP 4019,324525
#define  OB_RDP_RDP 4024,324791
#define  OB_RDP_nRDP 4025,324903
#define  OB_USER_USER 4028,325112
#define  OB_USER_nUSER 4029,325213
#define  OB_WRP0_WRP0 4032,325411
#define  OB_WRP0_nWRP0 4033,325538
#define  OB_WRP1_WRP1 4036,325762
#define  OB_WRP1_nWRP1 4037,325889
#define  OB_WRP2_WRP2 4040,326113
#define  OB_WRP2_nWRP2 4041,326240
#define  OB_WRP3_WRP3 4044,326464
#define  OB_WRP3_nWRP3 4045,326591
#define GPIO_MODER_MODER0 4052,327223
#define GPIO_MODER_MODER0_0 4053,327282
#define GPIO_MODER_MODER0_1 4054,327341
#define GPIO_MODER_MODER1 4055,327400
#define GPIO_MODER_MODER1_0 4056,327459
#define GPIO_MODER_MODER1_1 4057,327518
#define GPIO_MODER_MODER2 4058,327577
#define GPIO_MODER_MODER2_0 4059,327636
#define GPIO_MODER_MODER2_1 4060,327695
#define GPIO_MODER_MODER3 4061,327754
#define GPIO_MODER_MODER3_0 4062,327813
#define GPIO_MODER_MODER3_1 4063,327872
#define GPIO_MODER_MODER4 4064,327931
#define GPIO_MODER_MODER4_0 4065,327990
#define GPIO_MODER_MODER4_1 4066,328049
#define GPIO_MODER_MODER5 4067,328108
#define GPIO_MODER_MODER5_0 4068,328167
#define GPIO_MODER_MODER5_1 4069,328226
#define GPIO_MODER_MODER6 4070,328285
#define GPIO_MODER_MODER6_0 4071,328344
#define GPIO_MODER_MODER6_1 4072,328403
#define GPIO_MODER_MODER7 4073,328462
#define GPIO_MODER_MODER7_0 4074,328521
#define GPIO_MODER_MODER7_1 4075,328580
#define GPIO_MODER_MODER8 4076,328639
#define GPIO_MODER_MODER8_0 4077,328698
#define GPIO_MODER_MODER8_1 4078,328757
#define GPIO_MODER_MODER9 4079,328816
#define GPIO_MODER_MODER9_0 4080,328875
#define GPIO_MODER_MODER9_1 4081,328934
#define GPIO_MODER_MODER10 4082,328993
#define GPIO_MODER_MODER10_0 4083,329052
#define GPIO_MODER_MODER10_1 4084,329111
#define GPIO_MODER_MODER11 4085,329170
#define GPIO_MODER_MODER11_0 4086,329229
#define GPIO_MODER_MODER11_1 4087,329288
#define GPIO_MODER_MODER12 4088,329347
#define GPIO_MODER_MODER12_0 4089,329406
#define GPIO_MODER_MODER12_1 4090,329465
#define GPIO_MODER_MODER13 4091,329524
#define GPIO_MODER_MODER13_0 4092,329583
#define GPIO_MODER_MODER13_1 4093,329642
#define GPIO_MODER_MODER14 4094,329701
#define GPIO_MODER_MODER14_0 4095,329760
#define GPIO_MODER_MODER14_1 4096,329819
#define GPIO_MODER_MODER15 4097,329878
#define GPIO_MODER_MODER15_0 4098,329937
#define GPIO_MODER_MODER15_1 4099,329996
#define GPIO_OTYPER_OT_0 4103,330141
#define GPIO_OTYPER_OT_1 4104,330200
#define GPIO_OTYPER_OT_2 4105,330259
#define GPIO_OTYPER_OT_3 4106,330318
#define GPIO_OTYPER_OT_4 4107,330377
#define GPIO_OTYPER_OT_5 4108,330436
#define GPIO_OTYPER_OT_6 4109,330495
#define GPIO_OTYPER_OT_7 4110,330554
#define GPIO_OTYPER_OT_8 4111,330613
#define GPIO_OTYPER_OT_9 4112,330672
#define GPIO_OTYPER_OT_10 4113,330731
#define GPIO_OTYPER_OT_11 4114,330790
#define GPIO_OTYPER_OT_12 4115,330849
#define GPIO_OTYPER_OT_13 4116,330908
#define GPIO_OTYPER_OT_14 4117,330967
#define GPIO_OTYPER_OT_15 4118,331026
#define GPIO_OSPEEDER_OSPEEDR0 4122,331171
#define GPIO_OSPEEDER_OSPEEDR0_0 4123,331230
#define GPIO_OSPEEDER_OSPEEDR0_1 4124,331289
#define GPIO_OSPEEDER_OSPEEDR1 4125,331348
#define GPIO_OSPEEDER_OSPEEDR1_0 4126,331407
#define GPIO_OSPEEDER_OSPEEDR1_1 4127,331466
#define GPIO_OSPEEDER_OSPEEDR2 4128,331525
#define GPIO_OSPEEDER_OSPEEDR2_0 4129,331584
#define GPIO_OSPEEDER_OSPEEDR2_1 4130,331643
#define GPIO_OSPEEDER_OSPEEDR3 4131,331702
#define GPIO_OSPEEDER_OSPEEDR3_0 4132,331761
#define GPIO_OSPEEDER_OSPEEDR3_1 4133,331820
#define GPIO_OSPEEDER_OSPEEDR4 4134,331879
#define GPIO_OSPEEDER_OSPEEDR4_0 4135,331938
#define GPIO_OSPEEDER_OSPEEDR4_1 4136,331997
#define GPIO_OSPEEDER_OSPEEDR5 4137,332056
#define GPIO_OSPEEDER_OSPEEDR5_0 4138,332115
#define GPIO_OSPEEDER_OSPEEDR5_1 4139,332174
#define GPIO_OSPEEDER_OSPEEDR6 4140,332233
#define GPIO_OSPEEDER_OSPEEDR6_0 4141,332292
#define GPIO_OSPEEDER_OSPEEDR6_1 4142,332351
#define GPIO_OSPEEDER_OSPEEDR7 4143,332410
#define GPIO_OSPEEDER_OSPEEDR7_0 4144,332469
#define GPIO_OSPEEDER_OSPEEDR7_1 4145,332528
#define GPIO_OSPEEDER_OSPEEDR8 4146,332587
#define GPIO_OSPEEDER_OSPEEDR8_0 4147,332646
#define GPIO_OSPEEDER_OSPEEDR8_1 4148,332705
#define GPIO_OSPEEDER_OSPEEDR9 4149,332764
#define GPIO_OSPEEDER_OSPEEDR9_0 4150,332823
#define GPIO_OSPEEDER_OSPEEDR9_1 4151,332882
#define GPIO_OSPEEDER_OSPEEDR10 4152,332941
#define GPIO_OSPEEDER_OSPEEDR10_0 4153,333000
#define GPIO_OSPEEDER_OSPEEDR10_1 4154,333059
#define GPIO_OSPEEDER_OSPEEDR11 4155,333118
#define GPIO_OSPEEDER_OSPEEDR11_0 4156,333177
#define GPIO_OSPEEDER_OSPEEDR11_1 4157,333236
#define GPIO_OSPEEDER_OSPEEDR12 4158,333295
#define GPIO_OSPEEDER_OSPEEDR12_0 4159,333354
#define GPIO_OSPEEDER_OSPEEDR12_1 4160,333413
#define GPIO_OSPEEDER_OSPEEDR13 4161,333472
#define GPIO_OSPEEDER_OSPEEDR13_0 4162,333531
#define GPIO_OSPEEDER_OSPEEDR13_1 4163,333590
#define GPIO_OSPEEDER_OSPEEDR14 4164,333649
#define GPIO_OSPEEDER_OSPEEDR14_0 4165,333708
#define GPIO_OSPEEDER_OSPEEDR14_1 4166,333767
#define GPIO_OSPEEDER_OSPEEDR15 4167,333826
#define GPIO_OSPEEDER_OSPEEDR15_0 4168,333885
#define GPIO_OSPEEDER_OSPEEDR15_1 4169,333944
#define GPIO_PUPDR_PUPDR0 4172,334110
#define GPIO_PUPDR_PUPDR0_0 4173,334169
#define GPIO_PUPDR_PUPDR0_1 4174,334228
#define GPIO_PUPDR_PUPDR1 4175,334287
#define GPIO_PUPDR_PUPDR1_0 4176,334346
#define GPIO_PUPDR_PUPDR1_1 4177,334405
#define GPIO_PUPDR_PUPDR2 4178,334464
#define GPIO_PUPDR_PUPDR2_0 4179,334523
#define GPIO_PUPDR_PUPDR2_1 4180,334582
#define GPIO_PUPDR_PUPDR3 4181,334641
#define GPIO_PUPDR_PUPDR3_0 4182,334700
#define GPIO_PUPDR_PUPDR3_1 4183,334759
#define GPIO_PUPDR_PUPDR4 4184,334818
#define GPIO_PUPDR_PUPDR4_0 4185,334877
#define GPIO_PUPDR_PUPDR4_1 4186,334936
#define GPIO_PUPDR_PUPDR5 4187,334995
#define GPIO_PUPDR_PUPDR5_0 4188,335054
#define GPIO_PUPDR_PUPDR5_1 4189,335113
#define GPIO_PUPDR_PUPDR6 4190,335172
#define GPIO_PUPDR_PUPDR6_0 4191,335231
#define GPIO_PUPDR_PUPDR6_1 4192,335290
#define GPIO_PUPDR_PUPDR7 4193,335349
#define GPIO_PUPDR_PUPDR7_0 4194,335408
#define GPIO_PUPDR_PUPDR7_1 4195,335467
#define GPIO_PUPDR_PUPDR8 4196,335526
#define GPIO_PUPDR_PUPDR8_0 4197,335585
#define GPIO_PUPDR_PUPDR8_1 4198,335644
#define GPIO_PUPDR_PUPDR9 4199,335703
#define GPIO_PUPDR_PUPDR9_0 4200,335762
#define GPIO_PUPDR_PUPDR9_1 4201,335821
#define GPIO_PUPDR_PUPDR10 4202,335880
#define GPIO_PUPDR_PUPDR10_0 4203,335939
#define GPIO_PUPDR_PUPDR10_1 4204,335998
#define GPIO_PUPDR_PUPDR11 4205,336057
#define GPIO_PUPDR_PUPDR11_0 4206,336116
#define GPIO_PUPDR_PUPDR11_1 4207,336175
#define GPIO_PUPDR_PUPDR12 4208,336234
#define GPIO_PUPDR_PUPDR12_0 4209,336293
#define GPIO_PUPDR_PUPDR12_1 4210,336352
#define GPIO_PUPDR_PUPDR13 4211,336411
#define GPIO_PUPDR_PUPDR13_0 4212,336470
#define GPIO_PUPDR_PUPDR13_1 4213,336529
#define GPIO_PUPDR_PUPDR14 4214,336588
#define GPIO_PUPDR_PUPDR14_0 4215,336647
#define GPIO_PUPDR_PUPDR14_1 4216,336706
#define GPIO_PUPDR_PUPDR15 4217,336765
#define GPIO_PUPDR_PUPDR15_0 4218,336824
#define GPIO_PUPDR_PUPDR15_1 4219,336883
#define GPIO_IDR_0 4222,337026
#define GPIO_IDR_1 4223,337085
#define GPIO_IDR_2 4224,337144
#define GPIO_IDR_3 4225,337203
#define GPIO_IDR_4 4226,337262
#define GPIO_IDR_5 4227,337321
#define GPIO_IDR_6 4228,337380
#define GPIO_IDR_7 4229,337439
#define GPIO_IDR_8 4230,337498
#define GPIO_IDR_9 4231,337557
#define GPIO_IDR_10 4232,337616
#define GPIO_IDR_11 4233,337675
#define GPIO_IDR_12 4234,337734
#define GPIO_IDR_13 4235,337793
#define GPIO_IDR_14 4236,337852
#define GPIO_IDR_15 4237,337911
#define GPIO_ODR_0 4240,338054
#define GPIO_ODR_1 4241,338113
#define GPIO_ODR_2 4242,338172
#define GPIO_ODR_3 4243,338231
#define GPIO_ODR_4 4244,338290
#define GPIO_ODR_5 4245,338349
#define GPIO_ODR_6 4246,338408
#define GPIO_ODR_7 4247,338467
#define GPIO_ODR_8 4248,338526
#define GPIO_ODR_9 4249,338585
#define GPIO_ODR_10 4250,338644
#define GPIO_ODR_11 4251,338703
#define GPIO_ODR_12 4252,338762
#define GPIO_ODR_13 4253,338821
#define GPIO_ODR_14 4254,338880
#define GPIO_ODR_15 4255,338939
#define GPIO_BSRR_BS_0 4258,339082
#define GPIO_BSRR_BS_1 4259,339141
#define GPIO_BSRR_BS_2 4260,339200
#define GPIO_BSRR_BS_3 4261,339259
#define GPIO_BSRR_BS_4 4262,339318
#define GPIO_BSRR_BS_5 4263,339377
#define GPIO_BSRR_BS_6 4264,339436
#define GPIO_BSRR_BS_7 4265,339495
#define GPIO_BSRR_BS_8 4266,339554
#define GPIO_BSRR_BS_9 4267,339613
#define GPIO_BSRR_BS_10 4268,339672
#define GPIO_BSRR_BS_11 4269,339731
#define GPIO_BSRR_BS_12 4270,339790
#define GPIO_BSRR_BS_13 4271,339849
#define GPIO_BSRR_BS_14 4272,339908
#define GPIO_BSRR_BS_15 4273,339967
#define GPIO_BSRR_BR_0 4274,340026
#define GPIO_BSRR_BR_1 4275,340085
#define GPIO_BSRR_BR_2 4276,340144
#define GPIO_BSRR_BR_3 4277,340203
#define GPIO_BSRR_BR_4 4278,340262
#define GPIO_BSRR_BR_5 4279,340321
#define GPIO_BSRR_BR_6 4280,340380
#define GPIO_BSRR_BR_7 4281,340439
#define GPIO_BSRR_BR_8 4282,340498
#define GPIO_BSRR_BR_9 4283,340557
#define GPIO_BSRR_BR_10 4284,340616
#define GPIO_BSRR_BR_11 4285,340675
#define GPIO_BSRR_BR_12 4286,340734
#define GPIO_BSRR_BR_13 4287,340793
#define GPIO_BSRR_BR_14 4288,340852
#define GPIO_BSRR_BR_15 4289,340911
#define GPIO_LCKR_LCK0 4292,341054
#define GPIO_LCKR_LCK1 4293,341113
#define GPIO_LCKR_LCK2 4294,341172
#define GPIO_LCKR_LCK3 4295,341231
#define GPIO_LCKR_LCK4 4296,341290
#define GPIO_LCKR_LCK5 4297,341349
#define GPIO_LCKR_LCK6 4298,341408
#define GPIO_LCKR_LCK7 4299,341467
#define GPIO_LCKR_LCK8 4300,341526
#define GPIO_LCKR_LCK9 4301,341585
#define GPIO_LCKR_LCK10 4302,341644
#define GPIO_LCKR_LCK11 4303,341703
#define GPIO_LCKR_LCK12 4304,341762
#define GPIO_LCKR_LCK13 4305,341821
#define GPIO_LCKR_LCK14 4306,341880
#define GPIO_LCKR_LCK15 4307,341939
#define GPIO_LCKR_LCKK 4308,341998
#define GPIO_AFRL_AFRL0 4311,342141
#define GPIO_AFRL_AFRL1 4312,342200
#define GPIO_AFRL_AFRL2 4313,342259
#define GPIO_AFRL_AFRL3 4314,342318
#define GPIO_AFRL_AFRL4 4315,342377
#define GPIO_AFRL_AFRL5 4316,342436
#define GPIO_AFRL_AFRL6 4317,342495
#define GPIO_AFRL_AFRL7 4318,342554
#define GPIO_AFRH_AFRH0 4321,342697
#define GPIO_AFRH_AFRH1 4322,342756
#define GPIO_AFRH_AFRH2 4323,342815
#define GPIO_AFRH_AFRH3 4324,342874
#define GPIO_AFRH_AFRH4 4325,342933
#define GPIO_AFRH_AFRH5 4326,342992
#define GPIO_AFRH_AFRH6 4327,343051
#define GPIO_AFRH_AFRH7 4328,343110
#define GPIO_BRR_BR_0 4331,343253
#define GPIO_BRR_BR_1 4332,343312
#define GPIO_BRR_BR_2 4333,343371
#define GPIO_BRR_BR_3 4334,343430
#define GPIO_BRR_BR_4 4335,343489
#define GPIO_BRR_BR_5 4336,343548
#define GPIO_BRR_BR_6 4337,343607
#define GPIO_BRR_BR_7 4338,343666
#define GPIO_BRR_BR_8 4339,343725
#define GPIO_BRR_BR_9 4340,343784
#define GPIO_BRR_BR_10 4341,343843
#define GPIO_BRR_BR_11 4342,343902
#define GPIO_BRR_BR_12 4343,343961
#define GPIO_BRR_BR_13 4344,344020
#define GPIO_BRR_BR_14 4345,344079
#define GPIO_BRR_BR_15 4346,344138
#define  I2C_CR1_PE 4354,344690
#define  I2C_CR1_TXIE 4355,344792
#define  I2C_CR1_RXIE 4356,344896
#define  I2C_CR1_ADDRIE 4357,345000
#define  I2C_CR1_NACKIE 4358,345115
#define  I2C_CR1_STOPIE 4359,345230
#define  I2C_CR1_TCIE 4360,345346
#define  I2C_CR1_ERRIE 4361,345465
#define  I2C_CR1_DFN 4362,345573
#define  I2C_CR1_ANFOFF 4363,345678
#define  I2C_CR1_SWRST 4364,345786
#define  I2C_CR1_TXDMAEN 4365,345885
#define  I2C_CR1_RXDMAEN 4366,346002
#define  I2C_CR1_SBC 4367,346116
#define  I2C_CR1_NOSTRETCH 4368,346219
#define  I2C_CR1_WUPEN 4369,346328
#define  I2C_CR1_GCEN 4370,346436
#define  I2C_CR1_SMBHEN 4371,346540
#define  I2C_CR1_SMBDEN 4372,346650
#define  I2C_CR1_ALERTEN 4373,346770
#define  I2C_CR1_PECEN 4374,346873
#define  I2C_CR2_SADD 4377,347051
#define  I2C_CR2_RD_WRN 4378,347163
#define  I2C_CR2_ADD10 4379,347280
#define  I2C_CR2_HEAD10R 4380,347401
#define  I2C_CR2_START 4381,347541
#define  I2C_CR2_STOP 4382,347642
#define  I2C_CR2_NACK 4383,347756
#define  I2C_CR2_NBYTES 4384,347869
#define  I2C_CR2_RELOAD 4385,347969
#define  I2C_CR2_AUTOEND 4386,348072
#define  I2C_CR2_PECBYTE 4387,348189
#define  I2C_OAR1_OA1 4390,348383
#define  I2C_OAR1_OA1MODE 4391,348491
#define  I2C_OAR1_OA1EN 4392,348601
#define  I2C_OAR2_OA2 4395,348790
#define  I2C_OAR2_OA2MSK 4396,348898
#define  I2C_OAR2_OA2EN 4397,349002
#define  I2C_TIMINGR_SCLL 4400,349191
#define  I2C_TIMINGR_SCLH 4401,349304
#define  I2C_TIMINGR_SDADEL 4402,349418
#define  I2C_TIMINGR_SCLDEL 4403,349517
#define  I2C_TIMINGR_PRESC 4404,349617
#define  I2C_TIMEOUTR_TIMEOUTA 4407,349803
#define  I2C_TIMEOUTR_TIDLE 4408,349901
#define  I2C_TIMEOUTR_TIMOUTEN 4409,350014
#define  I2C_TIMEOUTR_TIMEOUTB 4410,350119
#define  I2C_TIMEOUTR_TEXTEN 4411,350216
#define  I2C_ISR_TXE 4414,350414
#define  I2C_ISR_TXIS 4415,350527
#define  I2C_ISR_RXNE 4416,350637
#define  I2C_ISR_ADDR 4417,350753
#define  I2C_ISR_NACKF 4418,350865
#define  I2C_ISR_STOPF 4419,350968
#define  I2C_ISR_TC 4420,351072
#define  I2C_ISR_TCR 4421,351188
#define  I2C_ISR_BERR 4422,351297
#define  I2C_ISR_ARLO 4423,351391
#define  I2C_ISR_OVR 4424,351492
#define  I2C_ISR_PECERR 4425,351593
#define  I2C_ISR_TIMEOUT 4426,351700
#define  I2C_ISR_ALERT 4427,351815
#define  I2C_ISR_BUSY 4428,351911
#define  I2C_ISR_DIR 4429,352004
#define  I2C_ISR_ADDCODE 4430,352120
#define  I2C_ICR_ADDRCF 4433,352320
#define  I2C_ICR_NACKCF 4434,352431
#define  I2C_ICR_STOPCF 4435,352531
#define  I2C_ICR_BERRCF 4436,352641
#define  I2C_ICR_ARLOCF 4437,352746
#define  I2C_ICR_OVRCF 4438,352858
#define  I2C_ICR_PECCF 4439,352970
#define  I2C_ICR_TIMOUTCF 4440,353075
#define  I2C_ICR_ALERTCF 4441,353178
#define  I2C_PECR_PEC 4444,353363
#define  I2C_RXDR_RXDATA 4447,353545
#define  I2C_TXDR_TXDATA 4450,353733
#define  IWDG_KR_KEY 4459,354333
#define  IWDG_PR_PR 4462,354536
#define  IWDG_PR_PR_0 4463,354648
#define  IWDG_PR_PR_1 4464,354738
#define  IWDG_PR_PR_2 4465,354828
#define  IWDG_RLR_RL 4468,355002
#define  IWDG_SR_PVU 4471,355200
#define  IWDG_SR_RVU 4472,355316
#define  IWDG_SR_WVU 4473,355437
#define  IWDG_WINR_WIN 4476,355642
#define  PWR_CR_LPSDSR 4484,356250
#define  PWR_CR_PDDS 4485,356367
#define  PWR_CR_CWUF 4486,356465
#define  PWR_CR_CSBF 4487,356560
#define  PWR_CR_PVDE 4488,356656
#define  PWR_CR_PLS 4490,356765
#define  PWR_CR_PLS_0 4491,356878
#define  PWR_CR_PLS_1 4492,356961
#define  PWR_CR_PLS_2 4493,357044
#define  PWR_CR_PLS_LEV0 4496,357162
#define  PWR_CR_PLS_LEV1 4497,357251
#define  PWR_CR_PLS_LEV2 4498,357340
#define  PWR_CR_PLS_LEV3 4499,357429
#define  PWR_CR_PLS_LEV4 4500,357518
#define  PWR_CR_PLS_LEV5 4501,357607
#define  PWR_CR_PLS_LEV6 4502,357696
#define  PWR_CR_PLS_LEV7 4503,357785
#define  PWR_CR_DBP 4505,357876
#define  PWR_CSR_WUF 4508,358076
#define  PWR_CSR_SBF 4509,358165
#define  PWR_CSR_PVDO 4510,358255
#define  PWR_CSR_VREFINTRDYF 4511,358343
#define  PWR_CSR_EWUP1 4513,358470
#define  PWR_CSR_EWUP2 4514,358565
#define  PWR_CSR_EWUP3 4515,358660
#define  RCC_CR_HSION 4523,359249
#define  RCC_CR_HSIRDY 4524,359318
#define  RCC_CR_HSITRIM 4526,359389
#define  RCC_CR_HSITRIM_0 4527,359458
#define  RCC_CR_HSITRIM_1 4528,359539
#define  RCC_CR_HSITRIM_2 4529,359620
#define  RCC_CR_HSITRIM_3 4530,359701
#define  RCC_CR_HSITRIM_4 4531,359782
#define  RCC_CR_HSICAL 4533,359865
#define  RCC_CR_HSICAL_0 4534,359934
#define  RCC_CR_HSICAL_1 4535,360015
#define  RCC_CR_HSICAL_2 4536,360096
#define  RCC_CR_HSICAL_3 4537,360177
#define  RCC_CR_HSICAL_4 4538,360258
#define  RCC_CR_HSICAL_5 4539,360339
#define  RCC_CR_HSICAL_6 4540,360420
#define  RCC_CR_HSICAL_7 4541,360501
#define  RCC_CR_HSEON 4543,360584
#define  RCC_CR_HSERDY 4544,360653
#define  RCC_CR_HSEBYP 4545,360722
#define  RCC_CR_CSSON 4546,360791
#define  RCC_CR_PLLON 4548,360862
#define  RCC_CR_PLLRDY 4549,360931
#define  RCC_CFGR_SW 4553,361110
#define  RCC_CFGR_SW_0 4554,361229
#define  RCC_CFGR_SW_1 4555,361319
#define  RCC_CFGR_SW_HSI 4557,361411
#define  RCC_CFGR_SW_HSE 4558,361524
#define  RCC_CFGR_SW_PLL 4559,361637
#define  RCC_CFGR_SWS 4562,361779
#define  RCC_CFGR_SWS_0 4563,361906
#define  RCC_CFGR_SWS_1 4564,361996
#define  RCC_CFGR_SWS_HSI 4566,362088
#define  RCC_CFGR_SWS_HSE 4567,362208
#define  RCC_CFGR_SWS_PLL 4568,362328
#define  RCC_CFGR_HPRE 4571,362467
#define  RCC_CFGR_HPRE_0 4572,362582
#define  RCC_CFGR_HPRE_1 4573,362672
#define  RCC_CFGR_HPRE_2 4574,362762
#define  RCC_CFGR_HPRE_3 4575,362852
#define  RCC_CFGR_HPRE_DIV1 4577,362944
#define  RCC_CFGR_HPRE_DIV2 4578,363047
#define  RCC_CFGR_HPRE_DIV4 4579,363151
#define  RCC_CFGR_HPRE_DIV8 4580,363255
#define  RCC_CFGR_HPRE_DIV16 4581,363359
#define  RCC_CFGR_HPRE_DIV64 4582,363464
#define  RCC_CFGR_HPRE_DIV128 4583,363569
#define  RCC_CFGR_HPRE_DIV256 4584,363675
#define  RCC_CFGR_HPRE_DIV512 4585,363781
#define  RCC_CFGR_PPRE1 4588,363918
#define  RCC_CFGR_PPRE1_0 4589,364034
#define  RCC_CFGR_PPRE1_1 4590,364124
#define  RCC_CFGR_PPRE1_2 4591,364214
#define  RCC_CFGR_PPRE1_DIV1 4593,364306
#define  RCC_CFGR_PPRE1_DIV2 4594,364407
#define  RCC_CFGR_PPRE1_DIV4 4595,364509
#define  RCC_CFGR_PPRE1_DIV8 4596,364611
#define  RCC_CFGR_PPRE1_DIV16 4597,364713
#define  RCC_CFGR_PPRE2 4600,364847
#define  RCC_CFGR_PPRE2_0 4601,364963
#define  RCC_CFGR_PPRE2_1 4602,365053
#define  RCC_CFGR_PPRE2_2 4603,365143
#define  RCC_CFGR_PPRE2_DIV1 4605,365235
#define  RCC_CFGR_PPRE2_DIV2 4606,365336
#define  RCC_CFGR_PPRE2_DIV4 4607,365438
#define  RCC_CFGR_PPRE2_DIV8 4608,365540
#define  RCC_CFGR_PPRE2_DIV16 4609,365642
#define  RCC_CFGR_PLLSRC 4611,365747
#define  RCC_CFGR_PLLXTPRE 4613,365856
#define  RCC_CFGR_PLLMULL 4616,365998
#define  RCC_CFGR_PLLMULL_0 4617,366127
#define  RCC_CFGR_PLLMULL_1 4618,366217
#define  RCC_CFGR_PLLMULL_2 4619,366307
#define  RCC_CFGR_PLLMULL_3 4620,366397
#define  RCC_CFGR_PLLSRC_HSI_Div2 4622,366489
#define  RCC_CFGR_PLLSRC_PREDIV1 4623,366631
#define  RCC_CFGR_PLLXTPRE_PREDIV1 4625,366766
#define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 4626,366890
#define  RCC_CFGR_PLLMULL2 4628,367017
#define  RCC_CFGR_PLLMULL3 4629,367119
#define  RCC_CFGR_PLLMULL4 4630,367221
#define  RCC_CFGR_PLLMULL5 4631,367323
#define  RCC_CFGR_PLLMULL6 4632,367425
#define  RCC_CFGR_PLLMULL7 4633,367527
#define  RCC_CFGR_PLLMULL8 4634,367629
#define  RCC_CFGR_PLLMULL9 4635,367731
#define  RCC_CFGR_PLLMULL10 4636,367833
#define  RCC_CFGR_PLLMULL11 4637,367935
#define  RCC_CFGR_PLLMULL12 4638,368038
#define  RCC_CFGR_PLLMULL13 4639,368141
#define  RCC_CFGR_PLLMULL14 4640,368244
#define  RCC_CFGR_PLLMULL15 4641,368347
#define  RCC_CFGR_PLLMULL16 4642,368450
#define  RCC_CFGR_USBPRE 4645,368582
#define  RCC_CFGR_I2SSRC 4648,368709
#define  RCC_CFGR_MCO 4651,368858
#define  RCC_CFGR_MCO_0 4652,368987
#define  RCC_CFGR_MCO_1 4653,369077
#define  RCC_CFGR_MCO_2 4654,369167
#define  RCC_CFGR_MCO_NOCLOCK 4656,369259
#define  RCC_CFGR_MCO_LSI 4657,369352
#define  RCC_CFGR_MCO_LSE 4658,369469
#define  RCC_CFGR_MCO_SYSCLK 4659,369586
#define  RCC_CFGR_MCO_HSI 4660,369706
#define  RCC_CFGR_MCO_HSE 4661,369823
#define  RCC_CFGR_MCO_PLL 4662,369941
#define  RCC_CFGR_MCOF 4664,370073
#define  RCC_CIR_LSIRDYF 4667,370277
#define  RCC_CIR_LSERDYF 4668,370386
#define  RCC_CIR_HSIRDYF 4669,370495
#define  RCC_CIR_HSERDYF 4670,370604
#define  RCC_CIR_PLLRDYF 4671,370713
#define  RCC_CIR_CSSF 4672,370822
#define  RCC_CIR_LSIRDYIE 4673,370943
#define  RCC_CIR_LSERDYIE 4674,371054
#define  RCC_CIR_HSIRDYIE 4675,371165
#define  RCC_CIR_HSERDYIE 4676,371276
#define  RCC_CIR_PLLRDYIE 4677,371387
#define  RCC_CIR_LSIRDYC 4678,371498
#define  RCC_CIR_LSERDYC 4679,371608
#define  RCC_CIR_HSIRDYC 4680,371718
#define  RCC_CIR_HSERDYC 4681,371828
#define  RCC_CIR_PLLRDYC 4682,371938
#define  RCC_CIR_CSSC 4683,372048
#define  RCC_APB2RSTR_SYSCFGRST 4686,372255
#define  RCC_APB2RSTR_TIM1RST 4687,372352
#define  RCC_APB2RSTR_SPI1RST 4688,372447
#define  RCC_APB2RSTR_TIM8RST 4689,372542
#define  RCC_APB2RSTR_USART1RST 4690,372637
#define  RCC_APB2RSTR_TIM15RST 4691,372734
#define  RCC_APB2RSTR_TIM16RST 4692,372830
#define  RCC_APB2RSTR_TIM17RST 4693,372926
#define  RCC_APB1RSTR_TIM2RST 4696,373108
#define  RCC_APB1RSTR_TIM3RST 4697,373206
#define  RCC_APB1RSTR_TIM4RST 4698,373304
#define  RCC_APB1RSTR_TIM6RST 4699,373402
#define  RCC_APB1RSTR_TIM7RST 4700,373500
#define  RCC_APB1RSTR_WWDGRST 4701,373598
#define  RCC_APB1RSTR_SPI2RST 4702,373704
#define  RCC_APB1RSTR_SPI3RST 4703,373799
#define  RCC_APB1RSTR_USART2RST 4704,373894
#define  RCC_APB1RSTR_USART3RST 4705,373992
#define  RCC_APB1RSTR_UART4RST 4706,374090
#define  RCC_APB1RSTR_UART5RST 4707,374187
#define  RCC_APB1RSTR_I2C1RST 4708,374284
#define  RCC_APB1RSTR_I2C2RST 4709,374380
#define  RCC_APB1RSTR_USBRST 4710,374476
#define  RCC_APB1RSTR_CAN1RST 4711,374570
#define  RCC_APB1RSTR_PWRRST 4712,374664
#define  RCC_APB1RSTR_DACRST 4713,374758
#define  RCC_AHBENR_DMA1EN 4716,374936
#define  RCC_AHBENR_DMA2EN 4717,375038
#define  RCC_AHBENR_SRAMEN 4718,375140
#define  RCC_AHBENR_FLITFEN 4719,375252
#define  RCC_AHBENR_CRCEN 4720,375355
#define  RCC_AHBENR_GPIOAEN 4721,375456
#define  RCC_AHBENR_GPIOBEN 4722,375559
#define  RCC_AHBENR_GPIOCEN 4723,375662
#define  RCC_AHBENR_GPIODEN 4724,375765
#define  RCC_AHBENR_GPIOEEN 4725,375868
#define  RCC_AHBENR_GPIOFEN 4726,375971
#define  RCC_AHBENR_TSEN 4727,376074
#define  RCC_AHBENR_ADC12EN 4728,376174
#define  RCC_AHBENR_ADC34EN 4729,376282
#define  RCC_APB2ENR_SYSCFGEN 4732,376474
#define  RCC_APB2ENR_TIM1EN 4733,376578
#define  RCC_APB2ENR_SPI1EN 4734,376680
#define  RCC_APB2ENR_TIM8EN 4735,376782
#define  RCC_APB2ENR_USART1EN 4736,376884
#define  RCC_APB2ENR_TIM15EN 4737,376988
#define  RCC_APB2ENR_TIM16EN 4738,377091
#define  RCC_APB2ENR_TIM17EN 4739,377194
#define  RCC_APB1ENR_TIM2EN 4742,377382
#define  RCC_APB1ENR_TIM3EN 4743,377487
#define  RCC_APB1ENR_TIM4EN 4744,377592
#define  RCC_APB1ENR_TIM6EN 4745,377697
#define  RCC_APB1ENR_TIM7EN 4746,377802
#define  RCC_APB1ENR_WWDGEN 4747,377907
#define  RCC_APB1ENR_SPI2EN 4748,378020
#define  RCC_APB1ENR_SPI3EN 4749,378122
#define  RCC_APB1ENR_USART2EN 4750,378224
#define  RCC_APB1ENR_USART3EN 4751,378329
#define  RCC_APB1ENR_UART3EN 4752,378434
#define  RCC_APB1ENR_UART4EN 4753,378538
#define  RCC_APB1ENR_I2C1EN 4754,378642
#define  RCC_APB1ENR_I2C2EN 4755,378745
#define  RCC_APB1ENR_USBEN 4756,378848
#define  RCC_APB1ENR_CAN1EN 4757,378949
#define  RCC_APB1ENR_PWREN 4758,379050
#define  RCC_APB1ENR_DACEN 4759,379151
#define  RCC_BDCR_LSEON 4762,379336
#define  RCC_BDCR_LSERDY 4763,379457
#define  RCC_BDCR_LSEBYP 4764,379577
#define  RCC_BDCR_LSEDRV 4766,379700
#define  RCC_BDCR_LSEDRV_0 4767,379829
#define  RCC_BDCR_LSEDRV_1 4768,379919
#define  RCC_BDCR_RTCSEL 4771,380013
#define  RCC_BDCR_RTCSEL_0 4772,380143
#define  RCC_BDCR_RTCSEL_1 4773,380233
#define  RCC_BDCR_RTCSEL_NOCLOCK 4776,380352
#define  RCC_BDCR_RTCSEL_LSE 4777,380445
#define  RCC_BDCR_RTCSEL_LSI 4778,380568
#define  RCC_BDCR_RTCSEL_HSE 4779,380691
#define  RCC_BDCR_RTCEN 4781,380830
#define  RCC_BDCR_BDRST 4782,380931
#define  RCC_CSR_LSION 4785,381129
#define  RCC_CSR_LSIRDY 4786,381250
#define  RCC_CSR_RMVF 4787,381370
#define  RCC_CSR_OBLRSTF 4788,381472
#define  RCC_CSR_PINRSTF 4789,381571
#define  RCC_CSR_PORRSTF 4790,381670
#define  RCC_CSR_SFTRSTF 4791,381773
#define  RCC_CSR_IWDGRSTF 4792,381877
#define  RCC_CSR_WWDGRSTF 4793,381993
#define  RCC_CSR_LPWRRSTF 4794,382104
#define  RCC_AHBRSTR_GPIOARST 4797,382293
#define  RCC_AHBRSTR_GPIOBRST 4798,382390
#define  RCC_AHBRSTR_GPIOCRST 4799,382487
#define  RCC_AHBRSTR_GPIODRST 4800,382584
#define  RCC_AHBRSTR_GPIOFRST 4801,382681
#define  RCC_AHBRSTR_TSRST 4802,382778
#define  RCC_AHBRSTR_ADC12RST 4803,382872
#define  RCC_AHBRSTR_ADC34RST 4804,382975
#define  RCC_CFGR2_PREDIV1 4808,383193
#define  RCC_CFGR2_PREDIV1_0 4809,383295
#define  RCC_CFGR2_PREDIV1_1 4810,383385
#define  RCC_CFGR2_PREDIV1_2 4811,383475
#define  RCC_CFGR2_PREDIV1_3 4812,383565
#define  RCC_CFGR2_PREDIV1_DIV1 4814,383657
#define  RCC_CFGR2_PREDIV1_DIV2 4815,383773
#define  RCC_CFGR2_PREDIV1_DIV3 4816,383890
#define  RCC_CFGR2_PREDIV1_DIV4 4817,384007
#define  RCC_CFGR2_PREDIV1_DIV5 4818,384124
#define  RCC_CFGR2_PREDIV1_DIV6 4819,384241
#define  RCC_CFGR2_PREDIV1_DIV7 4820,384358
#define  RCC_CFGR2_PREDIV1_DIV8 4821,384475
#define  RCC_CFGR2_PREDIV1_DIV9 4822,384592
#define  RCC_CFGR2_PREDIV1_DIV10 4823,384709
#define  RCC_CFGR2_PREDIV1_DIV11 4824,384827
#define  RCC_CFGR2_PREDIV1_DIV12 4825,384945
#define  RCC_CFGR2_PREDIV1_DIV13 4826,385063
#define  RCC_CFGR2_PREDIV1_DIV14 4827,385181
#define  RCC_CFGR2_PREDIV1_DIV15 4828,385299
#define  RCC_CFGR2_PREDIV1_DIV16 4829,385417
#define  RCC_CFGR2_ADCPRE12 4832,385569
#define  RCC_CFGR2_ADCPRE12_0 4833,385672
#define  RCC_CFGR2_ADCPRE12_1 4834,385762
#define  RCC_CFGR2_ADCPRE12_2 4835,385852
#define  RCC_CFGR2_ADCPRE12_3 4836,385942
#define  RCC_CFGR2_ADCPRE12_4 4837,386032
#define  RCC_CFGR2_ADCPRE12_NO 4839,386124
#define  RCC_CFGR2_ADCPRE12_DIV1 4840,386254
#define  RCC_CFGR2_ADCPRE12_DIV2 4841,386367
#define  RCC_CFGR2_ADCPRE12_DIV4 4842,386480
#define  RCC_CFGR2_ADCPRE12_DIV6 4843,386593
#define  RCC_CFGR2_ADCPRE12_DIV8 4844,386706
#define  RCC_CFGR2_ADCPRE12_DIV10 4845,386819
#define  RCC_CFGR2_ADCPRE12_DIV12 4846,386933
#define  RCC_CFGR2_ADCPRE12_DIV16 4847,387047
#define  RCC_CFGR2_ADCPRE12_DIV32 4848,387161
#define  RCC_CFGR2_ADCPRE12_DIV64 4849,387275
#define  RCC_CFGR2_ADCPRE12_DIV128 4850,387389
#define  RCC_CFGR2_ADCPRE12_DIV256 4851,387504
#define  RCC_CFGR2_ADCPRE34 4854,387653
#define  RCC_CFGR2_ADCPRE34_0 4855,387757
#define  RCC_CFGR2_ADCPRE34_1 4856,387847
#define  RCC_CFGR2_ADCPRE34_2 4857,387937
#define  RCC_CFGR2_ADCPRE34_3 4858,388027
#define  RCC_CFGR2_ADCPRE34_4 4859,388117
#define  RCC_CFGR2_ADCPRE34_NO 4861,388209
#define  RCC_CFGR2_ADCPRE34_DIV1 4862,388339
#define  RCC_CFGR2_ADCPRE34_DIV2 4863,388452
#define  RCC_CFGR2_ADCPRE34_DIV4 4864,388565
#define  RCC_CFGR2_ADCPRE34_DIV6 4865,388678
#define  RCC_CFGR2_ADCPRE34_DIV8 4866,388791
#define  RCC_CFGR2_ADCPRE34_DIV10 4867,388904
#define  RCC_CFGR2_ADCPRE34_DIV12 4868,389018
#define  RCC_CFGR2_ADCPRE34_DIV16 4869,389132
#define  RCC_CFGR2_ADCPRE34_DIV32 4870,389246
#define  RCC_CFGR2_ADCPRE34_DIV64 4871,389360
#define  RCC_CFGR2_ADCPRE34_DIV128 4872,389474
#define  RCC_CFGR2_ADCPRE34_DIV256 4873,389589
#define  RCC_CFGR3_USART1SW 4876,389788
#define  RCC_CFGR3_USART1SW_0 4877,389891
#define  RCC_CFGR3_USART1SW_1 4878,389981
#define  RCC_CFGR3_I2CSW 4880,390073
#define  RCC_CFGR3_I2C1SW 4881,390168
#define  RCC_CFGR3_I2C2SW 4882,390265
#define  RCC_CFGR3_TIMSW 4884,390363
#define  RCC_CFGR3_TIM1SW 4885,390458
#define  RCC_CFGR3_TIM8SW 4886,390555
#define  RCC_CFGR3_USART2SW 4888,390653
#define  RCC_CFGR3_USART2SW_0 4889,390756
#define  RCC_CFGR3_USART2SW_1 4890,390846
#define  RCC_CFGR3_USART3SW 4892,390938
#define  RCC_CFGR3_USART3SW_0 4893,391041
#define  RCC_CFGR3_USART3SW_1 4894,391131
#define  RCC_CFGR3_UART4SW 4896,391223
#define  RCC_CFGR3_UART4SW_0 4897,391325
#define  RCC_CFGR3_UART4SW_1 4898,391415
#define  RCC_CFGR3_UART5SW 4900,391507
#define  RCC_CFGR3_UART5SW_0 4901,391609
#define  RCC_CFGR3_UART5SW_1 4902,391699
#define RTC_TR_PM 4910,392283
#define RTC_TR_HT 4911,392352
#define RTC_TR_HT_0 4912,392421
#define RTC_TR_HT_1 4913,392490
#define RTC_TR_HU 4914,392559
#define RTC_TR_HU_0 4915,392628
#define RTC_TR_HU_1 4916,392697
#define RTC_TR_HU_2 4917,392766
#define RTC_TR_HU_3 4918,392835
#define RTC_TR_MNT 4919,392904
#define RTC_TR_MNT_0 4920,392973
#define RTC_TR_MNT_1 4921,393042
#define RTC_TR_MNT_2 4922,393111
#define RTC_TR_MNU 4923,393180
#define RTC_TR_MNU_0 4924,393249
#define RTC_TR_MNU_1 4925,393318
#define RTC_TR_MNU_2 4926,393387
#define RTC_TR_MNU_3 4927,393456
#define RTC_TR_ST 4928,393525
#define RTC_TR_ST_0 4929,393594
#define RTC_TR_ST_1 4930,393663
#define RTC_TR_ST_2 4931,393732
#define RTC_TR_SU 4932,393801
#define RTC_TR_SU_0 4933,393870
#define RTC_TR_SU_1 4934,393939
#define RTC_TR_SU_2 4935,394008
#define RTC_TR_SU_3 4936,394077
#define RTC_DR_YT 4939,394230
#define RTC_DR_YT_0 4940,394299
#define RTC_DR_YT_1 4941,394368
#define RTC_DR_YT_2 4942,394437
#define RTC_DR_YT_3 4943,394506
#define RTC_DR_YU 4944,394575
#define RTC_DR_YU_0 4945,394644
#define RTC_DR_YU_1 4946,394713
#define RTC_DR_YU_2 4947,394782
#define RTC_DR_YU_3 4948,394851
#define RTC_DR_WDU 4949,394920
#define RTC_DR_WDU_0 4950,394989
#define RTC_DR_WDU_1 4951,395058
#define RTC_DR_WDU_2 4952,395127
#define RTC_DR_MT 4953,395196
#define RTC_DR_MU 4954,395265
#define RTC_DR_MU_0 4955,395334
#define RTC_DR_MU_1 4956,395403
#define RTC_DR_MU_2 4957,395472
#define RTC_DR_MU_3 4958,395541
#define RTC_DR_DT 4959,395610
#define RTC_DR_DT_0 4960,395679
#define RTC_DR_DT_1 4961,395748
#define RTC_DR_DU 4962,395817
#define RTC_DR_DU_0 4963,395886
#define RTC_DR_DU_1 4964,395955
#define RTC_DR_DU_2 4965,396024
#define RTC_DR_DU_3 4966,396093
#define RTC_CR_COE 4969,396246
#define RTC_CR_OSEL 4970,396315
#define RTC_CR_OSEL_0 4971,396384
#define RTC_CR_OSEL_1 4972,396453
#define RTC_CR_POL 4973,396522
#define RTC_CR_COSEL 4974,396591
#define RTC_CR_BCK 4975,396660
#define RTC_CR_SUB1H 4976,396729
#define RTC_CR_ADD1H 4977,396798
#define RTC_CR_TSIE 4978,396867
#define RTC_CR_WUTIE 4979,396936
#define RTC_CR_ALRBIE 4980,397005
#define RTC_CR_ALRAIE 4981,397074
#define RTC_CR_TSE 4982,397143
#define RTC_CR_WUTE 4983,397212
#define RTC_CR_ALRBE 4984,397281
#define RTC_CR_ALRAE 4985,397350
#define RTC_CR_FMT 4986,397419
#define RTC_CR_BYPSHAD 4987,397488
#define RTC_CR_REFCKON 4988,397557
#define RTC_CR_TSEDGE 4989,397626
#define RTC_CR_WUCKSEL 4990,397695
#define RTC_CR_WUCKSEL_0 4991,397764
#define RTC_CR_WUCKSEL_1 4992,397833
#define RTC_CR_WUCKSEL_2 4993,397902
#define RTC_ISR_RECALPF 4996,398055
#define RTC_ISR_TAMP3F 4997,398124
#define RTC_ISR_TAMP2F 4998,398193
#define RTC_ISR_TAMP1F 4999,398262
#define RTC_ISR_TSOVF 5000,398331
#define RTC_ISR_TSF 5001,398400
#define RTC_ISR_WUTF 5002,398469
#define RTC_ISR_ALRBF 5003,398538
#define RTC_ISR_ALRAF 5004,398607
#define RTC_ISR_INIT 5005,398676
#define RTC_ISR_INITF 5006,398745
#define RTC_ISR_RSF 5007,398814
#define RTC_ISR_INITS 5008,398883
#define RTC_ISR_SHPF 5009,398952
#define RTC_ISR_WUTWF 5010,399021
#define RTC_ISR_ALRBWF 5011,399090
#define RTC_ISR_ALRAWF 5012,399159
#define RTC_PRER_PREDIV_A 5015,399312
#define RTC_PRER_PREDIV_S 5016,399381
#define RTC_WUTR_WUT 5019,399534
#define RTC_ALRMAR_MSK4 5022,399687
#define RTC_ALRMAR_WDSEL 5023,399756
#define RTC_ALRMAR_DT 5024,399825
#define RTC_ALRMAR_DT_0 5025,399894
#define RTC_ALRMAR_DT_1 5026,399963
#define RTC_ALRMAR_DU 5027,400032
#define RTC_ALRMAR_DU_0 5028,400101
#define RTC_ALRMAR_DU_1 5029,400170
#define RTC_ALRMAR_DU_2 5030,400239
#define RTC_ALRMAR_DU_3 5031,400308
#define RTC_ALRMAR_MSK3 5032,400377
#define RTC_ALRMAR_PM 5033,400446
#define RTC_ALRMAR_HT 5034,400515
#define RTC_ALRMAR_HT_0 5035,400584
#define RTC_ALRMAR_HT_1 5036,400653
#define RTC_ALRMAR_HU 5037,400722
#define RTC_ALRMAR_HU_0 5038,400791
#define RTC_ALRMAR_HU_1 5039,400860
#define RTC_ALRMAR_HU_2 5040,400929
#define RTC_ALRMAR_HU_3 5041,400998
#define RTC_ALRMAR_MSK2 5042,401067
#define RTC_ALRMAR_MNT 5043,401136
#define RTC_ALRMAR_MNT_0 5044,401205
#define RTC_ALRMAR_MNT_1 5045,401274
#define RTC_ALRMAR_MNT_2 5046,401343
#define RTC_ALRMAR_MNU 5047,401412
#define RTC_ALRMAR_MNU_0 5048,401481
#define RTC_ALRMAR_MNU_1 5049,401550
#define RTC_ALRMAR_MNU_2 5050,401619
#define RTC_ALRMAR_MNU_3 5051,401688
#define RTC_ALRMAR_MSK1 5052,401757
#define RTC_ALRMAR_ST 5053,401826
#define RTC_ALRMAR_ST_0 5054,401895
#define RTC_ALRMAR_ST_1 5055,401964
#define RTC_ALRMAR_ST_2 5056,402033
#define RTC_ALRMAR_SU 5057,402102
#define RTC_ALRMAR_SU_0 5058,402171
#define RTC_ALRMAR_SU_1 5059,402240
#define RTC_ALRMAR_SU_2 5060,402309
#define RTC_ALRMAR_SU_3 5061,402378
#define RTC_ALRMBR_MSK4 5064,402531
#define RTC_ALRMBR_WDSEL 5065,402600
#define RTC_ALRMBR_DT 5066,402669
#define RTC_ALRMBR_DT_0 5067,402738
#define RTC_ALRMBR_DT_1 5068,402807
#define RTC_ALRMBR_DU 5069,402876
#define RTC_ALRMBR_DU_0 5070,402945
#define RTC_ALRMBR_DU_1 5071,403014
#define RTC_ALRMBR_DU_2 5072,403083
#define RTC_ALRMBR_DU_3 5073,403152
#define RTC_ALRMBR_MSK3 5074,403221
#define RTC_ALRMBR_PM 5075,403290
#define RTC_ALRMBR_HT 5076,403359
#define RTC_ALRMBR_HT_0 5077,403428
#define RTC_ALRMBR_HT_1 5078,403497
#define RTC_ALRMBR_HU 5079,403566
#define RTC_ALRMBR_HU_0 5080,403635
#define RTC_ALRMBR_HU_1 5081,403704
#define RTC_ALRMBR_HU_2 5082,403773
#define RTC_ALRMBR_HU_3 5083,403842
#define RTC_ALRMBR_MSK2 5084,403911
#define RTC_ALRMBR_MNT 5085,403980
#define RTC_ALRMBR_MNT_0 5086,404049
#define RTC_ALRMBR_MNT_1 5087,404118
#define RTC_ALRMBR_MNT_2 5088,404187
#define RTC_ALRMBR_MNU 5089,404256
#define RTC_ALRMBR_MNU_0 5090,404325
#define RTC_ALRMBR_MNU_1 5091,404394
#define RTC_ALRMBR_MNU_2 5092,404463
#define RTC_ALRMBR_MNU_3 5093,404532
#define RTC_ALRMBR_MSK1 5094,404601
#define RTC_ALRMBR_ST 5095,404670
#define RTC_ALRMBR_ST_0 5096,404739
#define RTC_ALRMBR_ST_1 5097,404808
#define RTC_ALRMBR_ST_2 5098,404877
#define RTC_ALRMBR_SU 5099,404946
#define RTC_ALRMBR_SU_0 5100,405015
#define RTC_ALRMBR_SU_1 5101,405084
#define RTC_ALRMBR_SU_2 5102,405153
#define RTC_ALRMBR_SU_3 5103,405222
#define RTC_WPR_KEY 5106,405375
#define RTC_SSR_SS 5109,405528
#define RTC_SHIFTR_SUBFS 5112,405681
#define RTC_SHIFTR_ADD1S 5113,405750
#define RTC_TSTR_PM 5116,405903
#define RTC_TSTR_HT 5117,405972
#define RTC_TSTR_HT_0 5118,406041
#define RTC_TSTR_HT_1 5119,406110
#define RTC_TSTR_HU 5120,406179
#define RTC_TSTR_HU_0 5121,406248
#define RTC_TSTR_HU_1 5122,406317
#define RTC_TSTR_HU_2 5123,406386
#define RTC_TSTR_HU_3 5124,406455
#define RTC_TSTR_MNT 5125,406524
#define RTC_TSTR_MNT_0 5126,406593
#define RTC_TSTR_MNT_1 5127,406662
#define RTC_TSTR_MNT_2 5128,406731
#define RTC_TSTR_MNU 5129,406800
#define RTC_TSTR_MNU_0 5130,406869
#define RTC_TSTR_MNU_1 5131,406938
#define RTC_TSTR_MNU_2 5132,407007
#define RTC_TSTR_MNU_3 5133,407076
#define RTC_TSTR_ST 5134,407145
#define RTC_TSTR_ST_0 5135,407214
#define RTC_TSTR_ST_1 5136,407283
#define RTC_TSTR_ST_2 5137,407352
#define RTC_TSTR_SU 5138,407421
#define RTC_TSTR_SU_0 5139,407490
#define RTC_TSTR_SU_1 5140,407559
#define RTC_TSTR_SU_2 5141,407628
#define RTC_TSTR_SU_3 5142,407697
#define RTC_TSDR_WDU 5145,407850
#define RTC_TSDR_WDU_0 5146,407919
#define RTC_TSDR_WDU_1 5147,407988
#define RTC_TSDR_WDU_2 5148,408057
#define RTC_TSDR_MT 5149,408126
#define RTC_TSDR_MU 5150,408195
#define RTC_TSDR_MU_0 5151,408264
#define RTC_TSDR_MU_1 5152,408333
#define RTC_TSDR_MU_2 5153,408402
#define RTC_TSDR_MU_3 5154,408471
#define RTC_TSDR_DT 5155,408540
#define RTC_TSDR_DT_0 5156,408609
#define RTC_TSDR_DT_1 5157,408678
#define RTC_TSDR_DU 5158,408747
#define RTC_TSDR_DU_0 5159,408816
#define RTC_TSDR_DU_1 5160,408885
#define RTC_TSDR_DU_2 5161,408954
#define RTC_TSDR_DU_3 5162,409023
#define RTC_TSSSR_SS 5165,409176
#define RTC_CALR_CALP 5168,409328
#define RTC_CALR_CALW8 5169,409397
#define RTC_CALR_CALW16 5170,409466
#define RTC_CALR_CALM 5171,409535
#define RTC_CALR_CALM_0 5172,409604
#define RTC_CALR_CALM_1 5173,409673
#define RTC_CALR_CALM_2 5174,409742
#define RTC_CALR_CALM_3 5175,409811
#define RTC_CALR_CALM_4 5176,409880
#define RTC_CALR_CALM_5 5177,409949
#define RTC_CALR_CALM_6 5178,410018
#define RTC_CALR_CALM_7 5179,410087
#define RTC_CALR_CALM_8 5180,410156
#define RTC_TAFCR_ALARMOUTTYPE 5183,410309
#define RTC_TAFCR_TAMPPUDIS 5184,410378
#define RTC_TAFCR_TAMPPRCH 5185,410447
#define RTC_TAFCR_TAMPPRCH_0 5186,410516
#define RTC_TAFCR_TAMPPRCH_1 5187,410585
#define RTC_TAFCR_TAMPFLT 5188,410654
#define RTC_TAFCR_TAMPFLT_0 5189,410723
#define RTC_TAFCR_TAMPFLT_1 5190,410792
#define RTC_TAFCR_TAMPFREQ 5191,410861
#define RTC_TAFCR_TAMPFREQ_0 5192,410930
#define RTC_TAFCR_TAMPFREQ_1 5193,410999
#define RTC_TAFCR_TAMPFREQ_2 5194,411068
#define RTC_TAFCR_TAMPTS 5195,411137
#define RTC_TAFCR_TAMP3TRG 5196,411206
#define RTC_TAFCR_TAMP3E 5197,411275
#define RTC_TAFCR_TAMP2TRG 5198,411344
#define RTC_TAFCR_TAMP2E 5199,411413
#define RTC_TAFCR_TAMPIE 5200,411482
#define RTC_TAFCR_TAMP1TRG 5201,411551
#define RTC_TAFCR_TAMP1E 5202,411620
#define RTC_ALRMASSR_MASKSS 5205,411773
#define RTC_ALRMASSR_MASKSS_0 5206,411842
#define RTC_ALRMASSR_MASKSS_1 5207,411911
#define RTC_ALRMASSR_MASKSS_2 5208,411980
#define RTC_ALRMASSR_MASKSS_3 5209,412049
#define RTC_ALRMASSR_SS 5210,412118
#define RTC_ALRMBSSR_MASKSS 5213,412271
#define RTC_ALRMBSSR_MASKSS_0 5214,412340
#define RTC_ALRMBSSR_MASKSS_1 5215,412409
#define RTC_ALRMBSSR_MASKSS_2 5216,412478
#define RTC_ALRMBSSR_MASKSS_3 5217,412547
#define RTC_ALRMBSSR_SS 5218,412616
#define RTC_BKP0R 5221,412769
#define RTC_BKP1R 5224,412922
#define RTC_BKP2R 5227,413075
#define RTC_BKP3R 5230,413228
#define RTC_BKP4R 5233,413381
#define RTC_BKP5R 5236,413534
#define RTC_BKP6R 5239,413687
#define RTC_BKP7R 5242,413840
#define RTC_BKP8R 5245,413993
#define RTC_BKP9R 5248,414146
#define RTC_BKP10R 5251,414299
#define RTC_BKP11R 5254,414452
#define RTC_BKP12R 5257,414605
#define RTC_BKP13R 5260,414758
#define RTC_BKP14R 5263,414911
#define RTC_BKP15R 5266,415064
#define  SPI_CR1_CPHA 5274,415627
#define  SPI_CR1_CPOL 5275,415723
#define  SPI_CR1_MSTR 5276,415822
#define  SPI_CR1_BR 5278,415925
#define  SPI_CR1_BR_0 5279,416042
#define  SPI_CR1_BR_1 5280,416132
#define  SPI_CR1_BR_2 5281,416222
#define  SPI_CR1_SPE 5283,416314
#define  SPI_CR1_LSBFIRST 5284,416409
#define  SPI_CR1_SSI 5285,416506
#define  SPI_CR1_SSM 5286,416612
#define  SPI_CR1_RXONLY 5287,416722
#define  SPI_CR1_CRCL 5288,416819
#define  SPI_CR1_CRCNEXT 5289,416914
#define  SPI_CR1_CRCEN 5290,417016
#define  SPI_CR1_BIDIOE 5291,417132
#define  SPI_CR1_BIDIMODE 5292,417252
#define  SPI_CR2_RXDMAEN 5295,417451
#define  SPI_CR2_TXDMAEN 5296,417556
#define  SPI_CR2_SSOE 5297,417661
#define  SPI_CR2_NSSP 5298,417762
#define  SPI_CR2_FRF 5299,417874
#define  SPI_CR2_ERRIE 5300,417978
#define  SPI_CR2_RXNEIE 5301,418085
#define  SPI_CR2_TXEIE 5302,418206
#define  SPI_CR2_DS 5304,418325
#define  SPI_CR2_DS_0 5305,418427
#define  SPI_CR2_DS_1 5306,418517
#define  SPI_CR2_DS_2 5307,418607
#define  SPI_CR2_DS_3 5308,418697
#define  SPI_CR2_FRXTH 5310,418789
#define  SPI_CR2_LDMARX 5311,418898
#define  SPI_CR2_LDMATX 5312,419014
#define  SPI_SR_RXNE 5315,419217
#define  SPI_SR_TXE 5316,419326
#define  SPI_SR_CRCERR 5317,419432
#define  SPI_SR_MODF 5318,419531
#define  SPI_SR_OVR 5319,419626
#define  SPI_SR_BSY 5320,419723
#define  SPI_SR_FRE 5321,419817
#define  SPI_SR_FRLVL 5322,419923
#define  SPI_SR_FRLVL_0 5323,420028
#define  SPI_SR_FRLVL_1 5324,420118
#define  SPI_SR_FTLVL 5325,420208
#define  SPI_SR_FTLVL_0 5326,420316
#define  SPI_SR_FTLVL_1 5327,420406
#define  SPI_DR_DR 5330,420582
#define  SPI_CRCPR_CRCPOLY 5333,420764
#define  SPI_RXCRCR_RXCRC 5336,420956
#define  SPI_TXCRCR_TXCRC 5339,421140
#define  SPI_I2SCFGR_CHLEN 5342,421324
#define  SPI_I2SCFGR_DATLEN 5344,421459
#define  SPI_I2SCFGR_DATLEN_0 5345,421591
#define  SPI_I2SCFGR_DATLEN_1 5346,421680
#define  SPI_I2SCFGR_CKPOL 5348,421771
#define  SPI_I2SCFGR_I2SSTD 5350,421884
#define  SPI_I2SCFGR_I2SSTD_0 5351,422009
#define  SPI_I2SCFGR_I2SSTD_1 5352,422098
#define  SPI_I2SCFGR_PCMSYNC 5354,422189
#define  SPI_I2SCFGR_I2SCFG 5356,422300
#define  SPI_I2SCFGR_I2SCFG_0 5357,422425
#define  SPI_I2SCFGR_I2SCFG_1 5358,422514
#define  SPI_I2SCFGR_I2SE 5360,422605
#define  SPI_I2SCFGR_I2SMOD 5361,422699
#define  SPI_I2SPR_I2SDIV 5364,422885
#define  SPI_I2SPR_ODD 5365,422989
#define  SPI_I2SPR_MCKOE 5366,423101
#define SYSCFG_CFGR1_MEM_MODE 5374,423705
#define SYSCFG_CFGR1_MEM_MODE_0 5375,423808
#define SYSCFG_CFGR1_MEM_MODE_1 5376,423890
#define SYSCFG_CFGR1_USB_IT_RMP 5377,423972
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5378,424068
#define SYSCFG_CFGR1_DAC_TRIG_RMP 5379,424167
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5380,424261
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5381,424361
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5382,424456
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP 5383,424551
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP 5384,424652
#define SYSCFG_CFGR1_I2C_PB6_FMP 5385,424753
#define SYSCFG_CFGR1_I2C_PB7_FMP 5386,424852
#define SYSCFG_CFGR1_I2C_PB8_FMP 5387,424951
#define SYSCFG_CFGR1_I2C_PB9_FMP 5388,425050
#define SYSCFG_CFGR1_I2C1_FMP 5389,425149
#define SYSCFG_CFGR1_I2C2_FMP 5390,425245
#define SYSCFG_CFGR1_ENCODER_MODE 5391,425341
#define SYSCFG_CFGR1_ENCODER_MODE_0 5392,425430
#define SYSCFG_CFGR1_ENCODER_MODE_1 5393,425521
#define SYSCFG_CFGR1_FPU_IE 5394,425612
#define SYSCFG_CFGR1_FPU_IE_0 5395,425725
#define SYSCFG_CFGR1_FPU_IE_1 5396,425840
#define SYSCFG_CFGR1_FPU_IE_2 5397,425955
#define SYSCFG_CFGR1_FPU_IE_3 5398,426070
#define SYSCFG_CFGR1_FPU_IE_4 5399,426185
#define SYSCFG_CFGR1_FPU_IE_5 5400,426300
#define SYSCFG_RCR_PAGE0 5403,426499
#define SYSCFG_RCR_PAGE1 5404,426600
#define SYSCFG_RCR_PAGE2 5405,426701
#define SYSCFG_RCR_PAGE3 5406,426802
#define SYSCFG_RCR_PAGE4 5407,426903
#define SYSCFG_RCR_PAGE5 5408,427004
#define SYSCFG_RCR_PAGE6 5409,427105
#define SYSCFG_RCR_PAGE7 5410,427206
#define SYSCFG_EXTICR1_EXTI0 5413,427391
#define SYSCFG_EXTICR1_EXTI1 5414,427480
#define SYSCFG_EXTICR1_EXTI2 5415,427569
#define SYSCFG_EXTICR1_EXTI3 5416,427658
#define SYSCFG_EXTICR1_EXTI0_PA 5421,427797
#define SYSCFG_EXTICR1_EXTI0_PB 5422,427875
#define SYSCFG_EXTICR1_EXTI0_PC 5423,427953
#define SYSCFG_EXTICR1_EXTI0_PD 5424,428031
#define SYSCFG_EXTICR1_EXTI0_PE 5425,428109
#define SYSCFG_EXTICR1_EXTI0_PF 5426,428187
#define SYSCFG_EXTICR1_EXTI1_PA 5431,428315
#define SYSCFG_EXTICR1_EXTI1_PB 5432,428393
#define SYSCFG_EXTICR1_EXTI1_PC 5433,428471
#define SYSCFG_EXTICR1_EXTI1_PD 5434,428549
#define SYSCFG_EXTICR1_EXTI1_PE 5435,428627
#define SYSCFG_EXTICR1_EXTI1_PF 5436,428705
#define SYSCFG_EXTICR1_EXTI2_PA 5441,428833
#define SYSCFG_EXTICR1_EXTI2_PB 5442,428911
#define SYSCFG_EXTICR1_EXTI2_PC 5443,428989
#define SYSCFG_EXTICR1_EXTI2_PD 5444,429067
#define SYSCFG_EXTICR1_EXTI2_PE 5445,429145
#define SYSCFG_EXTICR1_EXTI2_PF 5446,429223
#define SYSCFG_EXTICR1_EXTI3_PA 5451,429351
#define SYSCFG_EXTICR1_EXTI3_PB 5452,429429
#define SYSCFG_EXTICR1_EXTI3_PC 5453,429507
#define SYSCFG_EXTICR1_EXTI3_PD 5454,429585
#define SYSCFG_EXTICR1_EXTI3_PE 5455,429663
#define SYSCFG_EXTIRCR_EXTI4 5458,429825
#define SYSCFG_EXTIRCR_EXTI5 5459,429914
#define SYSCFG_EXTIRCR_EXTI6 5460,430003
#define SYSCFG_EXTIRCR_EXTI7 5461,430092
#define SYSCFG_EXTIRCR_EXTI4_PA 5466,430231
#define SYSCFG_EXTIRCR_EXTI4_PB 5467,430309
#define SYSCFG_EXTIRCR_EXTI4_PC 5468,430387
#define SYSCFG_EXTIRCR_EXTI4_PD 5469,430465
#define SYSCFG_EXTIRCR_EXTI4_PE 5470,430543
#define SYSCFG_EXTIRCR_EXTI4_PF 5471,430621
#define SYSCFG_EXTIRCR_EXTI5_PA 5476,430749
#define SYSCFG_EXTIRCR_EXTI5_PB 5477,430827
#define SYSCFG_EXTIRCR_EXTI5_PC 5478,430905
#define SYSCFG_EXTIRCR_EXTI5_PD 5479,430983
#define SYSCFG_EXTIRCR_EXTI5_PE 5480,431061
#define SYSCFG_EXTIRCR_EXTI5_PF 5481,431139
#define SYSCFG_EXTIRCR_EXTI6_PA 5486,431267
#define SYSCFG_EXTIRCR_EXTI6_PB 5487,431345
#define SYSCFG_EXTIRCR_EXTI6_PC 5488,431423
#define SYSCFG_EXTIRCR_EXTI6_PD 5489,431501
#define SYSCFG_EXTIRCR_EXTI6_PE 5490,431579
#define SYSCFG_EXTIRCR_EXTI6_PF 5491,431657
#define SYSCFG_EXTIRCR_EXTI7_PA 5496,431785
#define SYSCFG_EXTIRCR_EXTI7_PB 5497,431863
#define SYSCFG_EXTIRCR_EXTI7_PC 5498,431941
#define SYSCFG_EXTIRCR_EXTI7_PD 5499,432019
#define SYSCFG_EXTIRCR_EXTI7_PE 5500,432097
#define SYSCFG_EXTICR3_EXTI8 5503,432259
#define SYSCFG_EXTICR3_EXTI9 5504,432348
#define SYSCFG_EXTICR3_EXTI10 5505,432437
#define SYSCFG_EXTICR3_EXTI11 5506,432527
#define SYSCFG_EXTICR3_EXTI8_PA 5511,432667
#define SYSCFG_EXTICR3_EXTI8_PB 5512,432745
#define SYSCFG_EXTICR3_EXTI8_PC 5513,432823
#define SYSCFG_EXTICR3_EXTI8_PD 5514,432901
#define SYSCFG_EXTICR3_EXTI8_PE 5515,432979
#define SYSCFG_EXTICR3_EXTI9_PA 5520,433107
#define SYSCFG_EXTICR3_EXTI9_PB 5521,433185
#define SYSCFG_EXTICR3_EXTI9_PC 5522,433263
#define SYSCFG_EXTICR3_EXTI9_PD 5523,433341
#define SYSCFG_EXTICR3_EXTI9_PE 5524,433419
#define SYSCFG_EXTICR3_EXTI9_PF 5525,433497
#define SYSCFG_EXTICR3_EXTI10_PA 5530,433626
#define SYSCFG_EXTICR3_EXTI10_PB 5531,433705
#define SYSCFG_EXTICR3_EXTI10_PC 5532,433784
#define SYSCFG_EXTICR3_EXTI10_PD 5533,433863
#define SYSCFG_EXTICR3_EXTI10_PE 5534,433942
#define SYSCFG_EXTICR3_EXTI10_PF 5535,434021
#define SYSCFG_EXTICR3_EXTI11_PA 5540,434151
#define SYSCFG_EXTICR3_EXTI11_PB 5541,434230
#define SYSCFG_EXTICR3_EXTI11_PC 5542,434309
#define SYSCFG_EXTICR3_EXTI11_PD 5543,434388
#define SYSCFG_EXTICR3_EXTI11_PE 5544,434467
#define SYSCFG_EXTICR4_EXTI12 5547,434632
#define SYSCFG_EXTICR4_EXTI13 5548,434722
#define SYSCFG_EXTICR4_EXTI14 5549,434812
#define SYSCFG_EXTICR4_EXTI15 5550,434902
#define SYSCFG_EXTICR4_EXTI12_PA 5555,435043
#define SYSCFG_EXTICR4_EXTI12_PB 5556,435122
#define SYSCFG_EXTICR4_EXTI12_PC 5557,435201
#define SYSCFG_EXTICR4_EXTI12_PD 5558,435280
#define SYSCFG_EXTICR4_EXTI12_PE 5559,435359
#define SYSCFG_EXTICR4_EXTI13_PA 5564,435489
#define SYSCFG_EXTICR4_EXTI13_PB 5565,435568
#define SYSCFG_EXTICR4_EXTI13_PC 5566,435647
#define SYSCFG_EXTICR4_EXTI13_PD 5567,435726
#define SYSCFG_EXTICR4_EXTI13_PE 5568,435805
#define SYSCFG_EXTICR4_EXTI14_PA 5573,435935
#define SYSCFG_EXTICR4_EXTI14_PB 5574,436014
#define SYSCFG_EXTICR4_EXTI14_PC 5575,436093
#define SYSCFG_EXTICR4_EXTI14_PD 5576,436172
#define SYSCFG_EXTICR4_EXTI14_PE 5577,436251
#define SYSCFG_EXTICR4_EXTI15_PA 5582,436381
#define SYSCFG_EXTICR4_EXTI15_PB 5583,436460
#define SYSCFG_EXTICR4_EXTI15_PC 5584,436539
#define SYSCFG_EXTICR4_EXTI15_PD 5585,436618
#define SYSCFG_EXTICR4_EXTI15_PE 5586,436697
#define SYSCFG_CFGR2_LOCKUP_LOCK 5589,436860
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5590,437083
#define SYSCFG_CFGR2_PVD_LOCK 5591,437247
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5592,437424
#define SYSCFG_CFGR2_SRAM_PE 5593,437545
#define  TIM_CR1_CEN 5602,438143
#define  TIM_CR1_UDIS 5603,438241
#define  TIM_CR1_URS 5604,438339
#define  TIM_CR1_OPM 5605,438444
#define  TIM_CR1_DIR 5606,438542
#define  TIM_CR1_CMS 5608,438637
#define  TIM_CR1_CMS_0 5609,438766
#define  TIM_CR1_CMS_1 5610,438855
#define  TIM_CR1_ARPE 5612,438946
#define  TIM_CR1_CKD 5614,439058
#define  TIM_CR1_CKD_0 5615,439172
#define  TIM_CR1_CKD_1 5616,439261
#define  TIM_CR1_UIFREMAP 5618,439352
#define  TIM_CR2_CCPC 5621,439547
#define  TIM_CR2_CCUS 5622,439668
#define  TIM_CR2_CCDS 5623,439796
#define  TIM_CR2_MMS 5625,439915
#define  TIM_CR2_MMS_0 5626,440040
#define  TIM_CR2_MMS_1 5627,440133
#define  TIM_CR2_MMS_2 5628,440226
#define  TIM_CR2_TI1S 5630,440321
#define  TIM_CR2_OIS1 5631,440422
#define  TIM_CR2_OIS1N 5632,440542
#define  TIM_CR2_OIS2 5633,440663
#define  TIM_CR2_OIS2N 5634,440783
#define  TIM_CR2_OIS3 5635,440904
#define  TIM_CR2_OIS3N 5636,441024
#define  TIM_CR2_OIS4 5637,441145
#define  TIM_CR2_OIS5 5638,441265
#define  TIM_CR2_OIS6 5639,441385
#define  TIM_CR2_MMS2 5641,441507
#define  TIM_CR2_MMS2_0 5642,441632
#define  TIM_CR2_MMS2_1 5643,441725
#define  TIM_CR2_MMS2_2 5644,441818
#define  TIM_CR2_MMS2_3 5645,441911
#define  TIM_SMCR_SMS 5648,442088
#define  TIM_SMCR_SMS_0 5649,442212
#define  TIM_SMCR_SMS_1 5650,442305
#define  TIM_SMCR_SMS_2 5651,442398
#define  TIM_SMCR_SMS_3 5652,442491
#define  TIM_SMCR_OCCS 5654,442586
#define  TIM_SMCR_TS 5656,442698
#define  TIM_SMCR_TS_0 5657,442818
#define  TIM_SMCR_TS_1 5658,442911
#define  TIM_SMCR_TS_2 5659,443004
#define  TIM_SMCR_MSM 5661,443099
#define  TIM_SMCR_ETF 5663,443206
#define  TIM_SMCR_ETF_0 5664,443333
#define  TIM_SMCR_ETF_1 5665,443426
#define  TIM_SMCR_ETF_2 5666,443519
#define  TIM_SMCR_ETF_3 5667,443612
#define  TIM_SMCR_ETPS 5669,443707
#define  TIM_SMCR_ETPS_0 5670,443838
#define  TIM_SMCR_ETPS_1 5671,443931
#define  TIM_SMCR_ECE 5673,444026
#define  TIM_SMCR_ETP 5674,444135
#define  TIM_DIER_UIE 5677,444332
#define  TIM_DIER_CC1IE 5678,444439
#define  TIM_DIER_CC2IE 5679,444557
#define  TIM_DIER_CC3IE 5680,444675
#define  TIM_DIER_CC4IE 5681,444793
#define  TIM_DIER_COMIE 5682,444911
#define  TIM_DIER_TIE 5683,445015
#define  TIM_DIER_BIE 5684,445123
#define  TIM_DIER_UDE 5685,445229
#define  TIM_DIER_CC1DE 5686,445338
#define  TIM_DIER_CC2DE 5687,445458
#define  TIM_DIER_CC3DE 5688,445578
#define  TIM_DIER_CC4DE 5689,445698
#define  TIM_DIER_COMDE 5690,445818
#define  TIM_DIER_TDE 5691,445924
#define  TIM_SR_UIF 5694,446118
#define  TIM_SR_CC1IF 5695,446227
#define  TIM_SR_CC2IF 5696,446347
#define  TIM_SR_CC3IF 5697,446467
#define  TIM_SR_CC4IF 5698,446587
#define  TIM_SR_COMIF 5699,446707
#define  TIM_SR_TIF 5700,446813
#define  TIM_SR_BIF 5701,446923
#define  TIM_SR_B2IF 5702,447031
#define  TIM_SR_CC1OF 5703,447140
#define  TIM_SR_CC2OF 5704,447262
#define  TIM_SR_CC3OF 5705,447384
#define  TIM_SR_CC4OF 5706,447506
#define  TIM_SR_CC5IF 5707,447628
#define  TIM_SR_CC6IF 5708,447748
#define  TIM_EGR_UG 5712,447954
#define  TIM_EGR_CC1G 5713,448058
#define  TIM_EGR_CC2G 5714,448173
#define  TIM_EGR_CC3G 5715,448288
#define  TIM_EGR_CC4G 5716,448403
#define  TIM_EGR_COMG 5717,448518
#define  TIM_EGR_TG 5718,448646
#define  TIM_EGR_BG 5719,448751
#define  TIM_EGR_B2G 5720,448854
#define  TIM_CCMR1_CC1S 5724,449043
#define  TIM_CCMR1_CC1S_0 5725,449175
#define  TIM_CCMR1_CC1S_1 5726,449268
#define  TIM_CCMR1_OC1FE 5728,449363
#define  TIM_CCMR1_OC1PE 5729,449479
#define  TIM_CCMR1_OC1M 5731,449600
#define  TIM_CCMR1_OC1M_0 5732,449726
#define  TIM_CCMR1_OC1M_1 5733,449819
#define  TIM_CCMR1_OC1M_2 5734,449912
#define  TIM_CCMR1_OC1M_3 5735,450005
#define  TIM_CCMR1_OC1CE 5737,450100
#define  TIM_CCMR1_CC2S 5739,450218
#define  TIM_CCMR1_CC2S_0 5740,450350
#define  TIM_CCMR1_CC2S_1 5741,450443
#define  TIM_CCMR1_OC2FE 5743,450538
#define  TIM_CCMR1_OC2PE 5744,450654
#define  TIM_CCMR1_OC2M 5746,450775
#define  TIM_CCMR1_OC2M_0 5747,450901
#define  TIM_CCMR1_OC2M_1 5748,450994
#define  TIM_CCMR1_OC2M_2 5749,451087
#define  TIM_CCMR1_OC2M_3 5750,451180
#define  TIM_CCMR1_OC2CE 5752,451275
#define  TIM_CCMR1_IC1PSC 5756,451478
#define  TIM_CCMR1_IC1PSC_0 5757,451610
#define  TIM_CCMR1_IC1PSC_1 5758,451703
#define  TIM_CCMR1_IC1F 5760,451798
#define  TIM_CCMR1_IC1F_0 5761,451925
#define  TIM_CCMR1_IC1F_1 5762,452018
#define  TIM_CCMR1_IC1F_2 5763,452111
#define  TIM_CCMR1_IC1F_3 5764,452204
#define  TIM_CCMR1_IC2PSC 5766,452299
#define  TIM_CCMR1_IC2PSC_0 5767,452431
#define  TIM_CCMR1_IC2PSC_1 5768,452524
#define  TIM_CCMR1_IC2F 5770,452619
#define  TIM_CCMR1_IC2F_0 5771,452746
#define  TIM_CCMR1_IC2F_1 5772,452839
#define  TIM_CCMR1_IC2F_2 5773,452932
#define  TIM_CCMR1_IC2F_3 5774,453025
#define  TIM_CCMR2_CC3S 5777,453202
#define  TIM_CCMR2_CC3S_0 5778,453334
#define  TIM_CCMR2_CC3S_1 5779,453427
#define  TIM_CCMR2_OC3FE 5781,453522
#define  TIM_CCMR2_OC3PE 5782,453638
#define  TIM_CCMR2_OC3M 5784,453759
#define  TIM_CCMR2_OC3M_0 5785,453885
#define  TIM_CCMR2_OC3M_1 5786,453978
#define  TIM_CCMR2_OC3M_2 5787,454071
#define  TIM_CCMR2_OC3M_3 5788,454164
#define  TIM_CCMR2_OC3CE 5790,454259
#define  TIM_CCMR2_CC4S 5792,454378
#define  TIM_CCMR2_CC4S_0 5793,454510
#define  TIM_CCMR2_CC4S_1 5794,454603
#define  TIM_CCMR2_OC4FE 5796,454698
#define  TIM_CCMR2_OC4PE 5797,454814
#define  TIM_CCMR2_OC4M 5799,454935
#define  TIM_CCMR2_OC4M_0 5800,455061
#define  TIM_CCMR2_OC4M_1 5801,455154
#define  TIM_CCMR2_OC4M_2 5802,455247
#define  TIM_CCMR2_OC4M_3 5803,455340
#define  TIM_CCMR2_OC4CE 5805,455435
#define  TIM_CCMR2_IC3PSC 5809,455638
#define  TIM_CCMR2_IC3PSC_0 5810,455770
#define  TIM_CCMR2_IC3PSC_1 5811,455863
#define  TIM_CCMR2_IC3F 5813,455958
#define  TIM_CCMR2_IC3F_0 5814,456085
#define  TIM_CCMR2_IC3F_1 5815,456178
#define  TIM_CCMR2_IC3F_2 5816,456271
#define  TIM_CCMR2_IC3F_3 5817,456364
#define  TIM_CCMR2_IC4PSC 5819,456459
#define  TIM_CCMR2_IC4PSC_0 5820,456591
#define  TIM_CCMR2_IC4PSC_1 5821,456684
#define  TIM_CCMR2_IC4F 5823,456779
#define  TIM_CCMR2_IC4F_0 5824,456906
#define  TIM_CCMR2_IC4F_1 5825,456999
#define  TIM_CCMR2_IC4F_2 5826,457092
#define  TIM_CCMR2_IC4F_3 5827,457185
#define  TIM_CCER_CC1E 5830,457362
#define  TIM_CCER_CC1P 5831,457481
#define  TIM_CCER_CC1NE 5832,457602
#define  TIM_CCER_CC1NP 5833,457735
#define  TIM_CCER_CC2E 5834,457870
#define  TIM_CCER_CC2P 5835,457989
#define  TIM_CCER_CC2NE 5836,458110
#define  TIM_CCER_CC2NP 5837,458243
#define  TIM_CCER_CC3E 5838,458378
#define  TIM_CCER_CC3P 5839,458497
#define  TIM_CCER_CC3NE 5840,458618
#define  TIM_CCER_CC3NP 5841,458751
#define  TIM_CCER_CC4E 5842,458886
#define  TIM_CCER_CC4P 5843,459005
#define  TIM_CCER_CC4NP 5844,459126
#define  TIM_CCER_CC5E 5845,459261
#define  TIM_CCER_CC5P 5846,459380
#define  TIM_CCER_CC6E 5847,459501
#define  TIM_CCER_CC6P 5848,459620
#define  TIM_CNT_CNT 5850,459823
#define  TIM_CNT_UIFCPY 5851,459924
#define  TIM_PSC_PSC 5853,460148
#define  TIM_ARR_ARR 5856,460331
#define  TIM_RCR_REP 5859,460527
#define  TIM_CCR1_CCR1 5862,460719
#define  TIM_CCR2_CCR2 5865,460910
#define  TIM_CCR3_CCR3 5868,461101
#define  TIM_CCR4_CCR4 5871,461292
#define  TIM_CCR5_CCR5 5874,461483
#define  TIM_CCR5_GC5C1 5875,461590
#define  TIM_CCR5_GC5C2 5876,461703
#define  TIM_CCR5_GC5C3 5877,461816
#define  TIM_CCR6_CCR6 5880,462013
#define  TIM_BDTR_DTG 5883,462204
#define  TIM_BDTR_DTG_0 5884,462334
#define  TIM_BDTR_DTG_1 5885,462427
#define  TIM_BDTR_DTG_2 5886,462520
#define  TIM_BDTR_DTG_3 5887,462613
#define  TIM_BDTR_DTG_4 5888,462706
#define  TIM_BDTR_DTG_5 5889,462799
#define  TIM_BDTR_DTG_6 5890,462892
#define  TIM_BDTR_DTG_7 5891,462985
#define  TIM_BDTR_LOCK 5893,463080
#define  TIM_BDTR_LOCK_0 5894,463203
#define  TIM_BDTR_LOCK_1 5895,463296
#define  TIM_BDTR_OSSI 5897,463391
#define  TIM_BDTR_OSSR 5898,463512
#define  TIM_BDTR_BKE 5899,463632
#define  TIM_BDTR_BKP 5900,463743
#define  TIM_BDTR_AOE 5901,463856
#define  TIM_BDTR_MOE 5902,463967
#define  TIM_BDTR_BKF 5904,464075
#define  TIM_BDTR_BK2F 5905,464186
#define  TIM_BDTR_BK2E 5907,464299
#define  TIM_BDTR_BK2P 5908,464410
#define  TIM_DCR_DBA 5911,464607
#define  TIM_DCR_DBA_0 5912,464723
#define  TIM_DCR_DBA_1 5913,464812
#define  TIM_DCR_DBA_2 5914,464901
#define  TIM_DCR_DBA_3 5915,464990
#define  TIM_DCR_DBA_4 5916,465079
#define  TIM_DCR_DBL 5918,465170
#define  TIM_DCR_DBL_0 5919,465286
#define  TIM_DCR_DBL_1 5920,465375
#define  TIM_DCR_DBL_2 5921,465464
#define  TIM_DCR_DBL_3 5922,465553
#define  TIM_DCR_DBL_4 5923,465642
#define  TIM_DMAR_DMAB 5926,465815
#define TIM16_OR_TI1_RMP 5929,466016
#define TIM16_OR_TI1_RMP_0 5930,466139
#define TIM16_OR_TI1_RMP_1 5931,466228
#define TIM1_OR_ETR_RMP 5934,466402
#define TIM1_OR_ETR_RMP_0 5935,466520
#define TIM1_OR_ETR_RMP_1 5936,466609
#define TIM1_OR_ETR_RMP_2 5937,466698
#define TIM1_OR_ETR_RMP_3 5938,466787
#define TIM8_OR_ETR_RMP 5941,466961
#define TIM8_OR_ETR_RMP_0 5942,467079
#define TIM8_OR_ETR_RMP_1 5943,467168
#define TIM8_OR_ETR_RMP_2 5944,467257
#define TIM8_OR_ETR_RMP_3 5945,467346
#define  TIM_CCMR3_OC5FE 5948,467519
#define  TIM_CCMR3_OC5PE 5949,467635
#define  TIM_CCMR3_OC5M 5951,467756
#define  TIM_CCMR3_OC5M_0 5952,467882
#define  TIM_CCMR3_OC5M_1 5953,467975
#define  TIM_CCMR3_OC5M_2 5954,468068
#define  TIM_CCMR3_OC5M_3 5955,468161
#define  TIM_CCMR3_OC5CE 5957,468256
#define  TIM_CCMR3_OC6FE 5959,468375
#define  TIM_CCMR3_OC6PE 5960,468491
#define  TIM_CCMR3_OC6M 5962,468612
#define  TIM_CCMR3_OC6M_0 5963,468738
#define  TIM_CCMR3_OC6M_1 5964,468831
#define  TIM_CCMR3_OC6M_2 5965,468924
#define  TIM_CCMR3_OC6M_3 5966,469017
#define  TIM_CCMR3_OC6CE 5968,469112
#define  USART_CR1_UE 5976,469723
#define  USART_CR1_UESM 5977,469824
#define  USART_CR1_RE 5978,469938
#define  USART_CR1_TE 5979,470042
#define  USART_CR1_IDLEIE 5980,470149
#define  USART_CR1_RXNEIE 5981,470259
#define  USART_CR1_TCIE 5982,470369
#define  USART_CR1_TXEIE 5983,470496
#define  USART_CR1_PEIE 5984,470605
#define  USART_CR1_PS 5985,470713
#define  USART_CR1_PCE 5986,470818
#define  USART_CR1_WAKE 5987,470928
#define  USART_CR1_M 5988,471039
#define  USART_CR1_MME 5989,471139
#define  USART_CR1_CMIE 5990,471244
#define  USART_CR1_OVER8 5991,471365
#define  USART_CR1_DEDT 5992,471490
#define  USART_CR1_DEDT_0 5993,471626
#define  USART_CR1_DEDT_1 5994,471720
#define  USART_CR1_DEDT_2 5995,471814
#define  USART_CR1_DEDT_3 5996,471908
#define  USART_CR1_DEDT_4 5997,472002
#define  USART_CR1_DEAT 5998,472096
#define  USART_CR1_DEAT_0 5999,472230
#define  USART_CR1_DEAT_1 6000,472324
#define  USART_CR1_DEAT_2 6001,472418
#define  USART_CR1_DEAT_3 6002,472512
#define  USART_CR1_DEAT_4 6003,472606
#define  USART_CR1_RTOIE 6004,472700
#define  USART_CR1_EOBIE 6005,472822
#define  USART_CR2_ADDM7 6008,473024
#define  USART_CR2_LBDL 6009,473145
#define  USART_CR2_LBDIE 6010,473260
#define  USART_CR2_LBCL 6011,473385
#define  USART_CR2_CPHA 6012,473494
#define  USART_CR2_CPOL 6013,473594
#define  USART_CR2_CLKEN 6014,473697
#define  USART_CR2_STOP 6015,473798
#define  USART_CR2_STOP_0 6016,473913
#define  USART_CR2_STOP_1 6017,474007
#define  USART_CR2_LINEN 6018,474101
#define  USART_CR2_SWAP 6019,474205
#define  USART_CR2_RXINV 6020,474309
#define  USART_CR2_TXINV 6021,474427
#define  USART_CR2_DATAINV 6022,474545
#define  USART_CR2_MSBFIRST 6023,474655
#define  USART_CR2_ABREN 6024,474770
#define  USART_CR2_ABRMODE 6025,474879
#define  USART_CR2_ABRMODE_0 6026,475006
#define  USART_CR2_ABRMODE_1 6027,475100
#define  USART_CR2_RTOEN 6028,475194
#define  USART_CR2_ADD 6029,475307
#define  USART_CR3_EIE 6032,475505
#define  USART_CR3_IREN 6033,475616
#define  USART_CR3_IRLP 6034,475721
#define  USART_CR3_HDSEL 6035,475824
#define  USART_CR3_NACK 6036,475934
#define  USART_CR3_SCEN 6037,476044
#define  USART_CR3_DMAR 6038,476154
#define  USART_CR3_DMAT 6039,476262
#define  USART_CR3_RTSE 6040,476373
#define  USART_CR3_CTSE 6041,476472
#define  USART_CR3_CTSIE 6042,476571
#define  USART_CR3_ONEBIT 6043,476680
#define  USART_CR3_OVRDIS 6044,476797
#define  USART_CR3_DDRE 6045,476901
#define  USART_CR3_DEM 6046,477020
#define  USART_CR3_DEP 6047,477127
#define  USART_CR3_SCARCNT 6048,477248
#define  USART_CR3_SCARCNT_0 6049,477383
#define  USART_CR3_SCARCNT_1 6050,477477
#define  USART_CR3_SCARCNT_2 6051,477571
#define  USART_CR3_WUS 6052,477665
#define  USART_CR3_WUS_0 6053,477802
#define  USART_CR3_WUS_1 6054,477896
#define  USART_CR3_WUFIE 6055,477990
#define  USART_BRR_DIV_FRACTION 6058,478187
#define  USART_BRR_DIV_MANTISSA 6059,478296
#define  USART_GTPR_PSC 6062,478489
#define  USART_GTPR_GT 6063,478609
#define  USART_RTOR_RTO 6067,478815
#define  USART_RTOR_BLEN 6068,478927
#define  USART_RQR_ABRRQ 6071,479112
#define  USART_RQR_SBKRQ 6072,479223
#define  USART_RQR_MMRQ 6073,479330
#define  USART_RQR_RXFRQ 6074,479436
#define  USART_RQR_TXFRQ 6075,479551
#define  USART_ISR_PE 6078,479751
#define  USART_ISR_FE 6079,479852
#define  USART_ISR_NE 6080,479954
#define  USART_ISR_ORE 6081,480062
#define  USART_ISR_IDLE 6082,480164
#define  USART_ISR_RXNE 6083,480271
#define  USART_ISR_TC 6084,480388
#define  USART_ISR_TXE 6085,480498
#define  USART_ISR_LBD 6086,480615
#define  USART_ISR_CTSIF 6087,480728
#define  USART_ISR_CTS 6088,480835
#define  USART_ISR_RTOF 6089,480932
#define  USART_ISR_EOBF 6090,481038
#define  USART_ISR_ABRE 6091,481144
#define  USART_ISR_ABRF 6092,481253
#define  USART_ISR_BUSY 6093,481361
#define  USART_ISR_CMF 6094,481459
#define  USART_ISR_SBKF 6095,481568
#define  USART_ISR_RWU 6096,481672
#define  USART_ISR_WUF 6097,481796
#define  USART_ISR_TEACK 6098,481912
#define  USART_ISR_REACK 6099,482033
#define  USART_ICR_PECF 6102,482237
#define  USART_ICR_FECF 6103,482349
#define  USART_ICR_NCF 6104,482462
#define  USART_ICR_ORECF 6105,482576
#define  USART_ICR_IDLECF 6106,482689
#define  USART_ICR_TCCF 6107,482807
#define  USART_ICR_LBDCF 6108,482928
#define  USART_ICR_CTSCF 6109,483047
#define  USART_ICR_RTOCF 6110,483160
#define  USART_ICR_EOBCF 6111,483277
#define  USART_ICR_CMCF 6112,483389
#define  USART_ICR_WUCF 6113,483504
#define  USART_RDR_RDR 6116,483710
#define  USART_TDR_TDR 6119,483917
#define  WWDG_CR_T 6127,484535
#define  WWDG_CR_T0 6128,484659
#define  WWDG_CR_T1 6129,484748
#define  WWDG_CR_T2 6130,484837
#define  WWDG_CR_T3 6131,484926
#define  WWDG_CR_T4 6132,485015
#define  WWDG_CR_T5 6133,485104
#define  WWDG_CR_T6 6134,485193
#define  WWDG_CR_WDGA 6136,485284
#define  WWDG_CFR_W 6139,485466
#define  WWDG_CFR_W0 6140,485582
#define  WWDG_CFR_W1 6141,485671
#define  WWDG_CFR_W2 6142,485760
#define  WWDG_CFR_W3 6143,485849
#define  WWDG_CFR_W4 6144,485938
#define  WWDG_CFR_W5 6145,486027
#define  WWDG_CFR_W6 6146,486116
#define  WWDG_CFR_WDGTB 6148,486207
#define  WWDG_CFR_WDGTB0 6149,486319
#define  WWDG_CFR_WDGTB1 6150,486408
#define  WWDG_CFR_EWI 6152,486499
#define  WWDG_SR_EWIF 6155,486689
#define SET_BIT(6173,486991
#define CLEAR_BIT(6175,487041
#define READ_BIT(6177,487092
#define CLEAR_REG(6179,487141
#define WRITE_REG(6181,487190
#define READ_REG(6183,487239
#define MODIFY_REG(6185,487280

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/system_stm32f30x.h,37
#define __SYSTEM_STM32F30X_H40,1352

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c,221
#define VECT_TAB_OFFSET 121,5783
  uint32_t SystemCoreClock 139,6107
  __I uint8_t AHBPrescTable[AHBPrescTable141,6149
void SystemInit(168,6667
void SystemCoreClockUpdate 247,9910
static void SetSysClock(299,11732

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmInstr.h,2282
#define __CORE_CMINSTR_H25,1030
#define __NOP 46,1630
#define __WFI 54,1837
#define __WFE 62,2066
#define __SEV 69,2235
#define __ISB(78,2553
#define __DSB(86,2812
#define __DMB(94,3064
#define __REV 104,3319
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(114,3581
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(128,3960
#define __ROR 143,4418
#define __RBIT 155,4702
#define __LDREXB(165,4967
#define __LDREXH(175,5250
#define __LDREXW(185,5533
#define __STREXB(197,5891
#define __STREXH(209,6244
#define __STREXW(221,6597
#define __CLREX 229,6785
#define __SSAT 240,7072
#define __USAT 251,7363
#define __CLZ 261,7646
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(286,8285
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(297,8545
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(308,8827
__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(318,9049
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(330,9420
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(341,9727
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(352,10027
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(365,10330
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(381,10738
__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(397,11189
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(414,11719
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(431,12137
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(447,12551
__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(463,12977
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(479,13406
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(497,13908
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(515,14444
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(533,14982
__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(547,15354
#define __SSAT(561,15696
#define __USAT(577,16128
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(592,16552

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4.h,27423
#define __CORE_CM4_H_GENERIC32,1199
#define __CM4_CMSIS_VERSION_MAIN 56,2080
#define __CM4_CMSIS_VERSION_SUB 57,2197
#define __CM4_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
      #define __FPU_USED 95,4348
      #define __FPU_USED 98,4497
    #define __FPU_USED 101,4552
      #define __FPU_USED 107,4684
      #define __FPU_USED 110,4833
    #define __FPU_USED 113,4888
      #define __FPU_USED 119,5028
      #define __FPU_USED 122,5177
    #define __FPU_USED 125,5232
      #define __FPU_USED 131,5388
      #define __FPU_USED 134,5537
    #define __FPU_USED 137,5592
    #define __FPU_USED 142,5725
#define __CORE_CM4_H_DEPENDANT155,6251
    #define __CM4_REV 160,6387
    #define __FPU_PRESENT 165,6544
    #define __MPU_PRESENT 170,6702
    #define __NVIC_PRIO_BITS 175,6863
    #define __Vendor_SysTickConfig 180,7033
  #define   __I 194,7517
  #define   __I 196,7622
#define     __O 198,7728
#define     __IO 199,7826
    uint32_t _reserved0:_reserved0233,8807
    uint32_t _reserved0:_reserved0235,8912
    uint32_t GE:GE236,9010
    uint32_t _reserved1:_reserved1237,9108
    uint32_t Q:Q239,9214
    uint32_t V:V240,9312
    uint32_t C:C241,9410
    uint32_t Z:Z242,9508
    uint32_t N:N243,9606
  } b;244,9704
  uint32_t w;245,9802
} APSR_Type;246,9900
    uint32_t ISR:ISR255,10036
    uint32_t _reserved0:_reserved0256,10134
  } b;257,10232
  uint32_t w;258,10330
} IPSR_Type;259,10428
    uint32_t ISR:ISR268,10571
    uint32_t _reserved0:_reserved0270,10695
    uint32_t _reserved0:_reserved0272,10800
    uint32_t GE:GE273,10898
    uint32_t _reserved1:_reserved1274,10996
    uint32_t T:T276,11102
    uint32_t IT:IT277,11200
    uint32_t Q:Q278,11298
    uint32_t V:V279,11396
    uint32_t C:C280,11494
    uint32_t Z:Z281,11592
    uint32_t N:N282,11690
  } b;283,11788
  uint32_t w;284,11886
} xPSR_Type;285,11984
    uint32_t nPRIV:nPRIV294,12107
    uint32_t SPSEL:SPSEL295,12205
    uint32_t FPCA:FPCA296,12303
    uint32_t _reserved0:_reserved0297,12401
  } b;298,12499
  uint32_t w;299,12597
} CONTROL_Type;300,12695
  __IO uint32_t ISER[ISER315,13042
       uint32_t RESERVED0[RESERVED0316,13153
  __IO uint32_t ICER[ICER317,13185
       uint32_t RSERVED1[RSERVED1318,13296
  __IO uint32_t ISPR[ISPR319,13327
       uint32_t RESERVED2[RESERVED2320,13438
  __IO uint32_t ICPR[ICPR321,13470
       uint32_t RESERVED3[RESERVED3322,13581
  __IO uint32_t IABR[IABR323,13613
       uint32_t RESERVED4[RESERVED4324,13724
  __IO uint8_t  IP[IP325,13756
       uint32_t RESERVED5[RESERVED5326,13867
  __O  uint32_t STIR;327,13900
}  NVIC_Type;328,14011
#define NVIC_STIR_INTID_Pos 331,14085
#define NVIC_STIR_INTID_Msk 332,14208
  __I  uint32_t CPUID;347,14637
  __IO uint32_t ICSR;348,14762
  __IO uint32_t VTOR;349,14887
  __IO uint32_t AIRCR;350,15012
  __IO uint32_t SCR;351,15137
  __IO uint32_t CCR;352,15262
  __IO uint8_t  SHP[SHP353,15387
  __IO uint32_t SHCSR;354,15512
  __IO uint32_t CFSR;355,15637
  __IO uint32_t HFSR;356,15762
  __IO uint32_t DFSR;357,15887
  __IO uint32_t MMFAR;358,16012
  __IO uint32_t BFAR;359,16137
  __IO uint32_t AFSR;360,16262
  __I  uint32_t PFR[PFR361,16387
  __I  uint32_t DFR;362,16512
  __I  uint32_t ADR;363,16637
  __I  uint32_t MMFR[MMFR364,16762
  __I  uint32_t ISAR[ISAR365,16887
       uint32_t RESERVED0[RESERVED0366,17012
  __IO uint32_t CPACR;367,17043
} SCB_Type;368,17168
#define SCB_CPUID_IMPLEMENTER_Pos 371,17221
#define SCB_CPUID_IMPLEMENTER_Msk 372,17352
#define SCB_CPUID_VARIANT_Pos 374,17481
#define SCB_CPUID_VARIANT_Msk 375,17608
#define SCB_CPUID_ARCHITECTURE_Pos 377,17733
#define SCB_CPUID_ARCHITECTURE_Msk 378,17865
#define SCB_CPUID_PARTNO_Pos 380,17995
#define SCB_CPUID_PARTNO_Msk 381,18121
#define SCB_CPUID_REVISION_Pos 383,18245
#define SCB_CPUID_REVISION_Msk 384,18373
#define SCB_ICSR_NMIPENDSET_Pos 387,18555
#define SCB_ICSR_NMIPENDSET_Msk 388,18684
#define SCB_ICSR_PENDSVSET_Pos 390,18811
#define SCB_ICSR_PENDSVSET_Msk 391,18939
#define SCB_ICSR_PENDSVCLR_Pos 393,19065
#define SCB_ICSR_PENDSVCLR_Msk 394,19193
#define SCB_ICSR_PENDSTSET_Pos 396,19319
#define SCB_ICSR_PENDSTSET_Msk 397,19447
#define SCB_ICSR_PENDSTCLR_Pos 399,19573
#define SCB_ICSR_PENDSTCLR_Msk 400,19701
#define SCB_ICSR_ISRPREEMPT_Pos 402,19827
#define SCB_ICSR_ISRPREEMPT_Msk 403,19956
#define SCB_ICSR_ISRPENDING_Pos 405,20083
#define SCB_ICSR_ISRPENDING_Msk 406,20212
#define SCB_ICSR_VECTPENDING_Pos 408,20339
#define SCB_ICSR_VECTPENDING_Msk 409,20469
#define SCB_ICSR_RETTOBASE_Pos 411,20597
#define SCB_ICSR_RETTOBASE_Msk 412,20725
#define SCB_ICSR_VECTACTIVE_Pos 414,20851
#define SCB_ICSR_VECTACTIVE_Msk 415,20980
#define SCB_VTOR_TBLOFF_Pos 418,21159
#define SCB_VTOR_TBLOFF_Msk 419,21284
#define SCB_AIRCR_VECTKEY_Pos 422,21479
#define SCB_AIRCR_VECTKEY_Msk 423,21606
#define SCB_AIRCR_VECTKEYSTAT_Pos 425,21731
#define SCB_AIRCR_VECTKEYSTAT_Msk 426,21862
#define SCB_AIRCR_ENDIANESS_Pos 428,21991
#define SCB_AIRCR_ENDIANESS_Msk 429,22120
#define SCB_AIRCR_PRIGROUP_Pos 431,22247
#define SCB_AIRCR_PRIGROUP_Msk 432,22375
#define SCB_AIRCR_SYSRESETREQ_Pos 434,22501
#define SCB_AIRCR_SYSRESETREQ_Msk 435,22632
#define SCB_AIRCR_VECTCLRACTIVE_Pos 437,22761
#define SCB_AIRCR_VECTCLRACTIVE_Msk 438,22894
#define SCB_AIRCR_VECTRESET_Pos 440,23025
#define SCB_AIRCR_VECTRESET_Msk 441,23154
#define SCB_SCR_SEVONPEND_Pos 444,23328
#define SCB_SCR_SEVONPEND_Msk 445,23455
#define SCB_SCR_SLEEPDEEP_Pos 447,23580
#define SCB_SCR_SLEEPDEEP_Msk 448,23707
#define SCB_SCR_SLEEPONEXIT_Pos 450,23832
#define SCB_SCR_SLEEPONEXIT_Msk 451,23961
#define SCB_CCR_STKALIGN_Pos 454,24142
#define SCB_CCR_STKALIGN_Msk 455,24268
#define SCB_CCR_BFHFNMIGN_Pos 457,24392
#define SCB_CCR_BFHFNMIGN_Msk 458,24519
#define SCB_CCR_DIV_0_TRP_Pos 460,24644
#define SCB_CCR_DIV_0_TRP_Msk 461,24771
#define SCB_CCR_UNALIGN_TRP_Pos 463,24896
#define SCB_CCR_UNALIGN_TRP_Msk 464,25025
#define SCB_CCR_USERSETMPEND_Pos 466,25152
#define SCB_CCR_USERSETMPEND_Msk 467,25282
#define SCB_CCR_NONBASETHRDENA_Pos 469,25410
#define SCB_CCR_NONBASETHRDENA_Msk 470,25542
#define SCB_SHCSR_USGFAULTENA_Pos 473,25737
#define SCB_SHCSR_USGFAULTENA_Msk 474,25868
#define SCB_SHCSR_BUSFAULTENA_Pos 476,25997
#define SCB_SHCSR_BUSFAULTENA_Msk 477,26128
#define SCB_SHCSR_MEMFAULTENA_Pos 479,26257
#define SCB_SHCSR_MEMFAULTENA_Msk 480,26388
#define SCB_SHCSR_SVCALLPENDED_Pos 482,26517
#define SCB_SHCSR_SVCALLPENDED_Msk 483,26649
#define SCB_SHCSR_BUSFAULTPENDED_Pos 485,26779
#define SCB_SHCSR_BUSFAULTPENDED_Msk 486,26913
#define SCB_SHCSR_MEMFAULTPENDED_Pos 488,27045
#define SCB_SHCSR_MEMFAULTPENDED_Msk 489,27179
#define SCB_SHCSR_USGFAULTPENDED_Pos 491,27311
#define SCB_SHCSR_USGFAULTPENDED_Msk 492,27445
#define SCB_SHCSR_SYSTICKACT_Pos 494,27577
#define SCB_SHCSR_SYSTICKACT_Msk 495,27707
#define SCB_SHCSR_PENDSVACT_Pos 497,27835
#define SCB_SHCSR_PENDSVACT_Msk 498,27964
#define SCB_SHCSR_MONITORACT_Pos 500,28091
#define SCB_SHCSR_MONITORACT_Msk 501,28221
#define SCB_SHCSR_SVCALLACT_Pos 503,28349
#define SCB_SHCSR_SVCALLACT_Msk 504,28478
#define SCB_SHCSR_USGFAULTACT_Pos 506,28605
#define SCB_SHCSR_USGFAULTACT_Msk 507,28736
#define SCB_SHCSR_BUSFAULTACT_Pos 509,28865
#define SCB_SHCSR_BUSFAULTACT_Msk 510,28996
#define SCB_SHCSR_MEMFAULTACT_Pos 512,29125
#define SCB_SHCSR_MEMFAULTACT_Msk 513,29256
#define SCB_CFSR_USGFAULTSR_Pos 516,29444
#define SCB_CFSR_USGFAULTSR_Msk 517,29590
#define SCB_CFSR_BUSFAULTSR_Pos 519,29734
#define SCB_CFSR_BUSFAULTSR_Msk 520,29878
#define SCB_CFSR_MEMFAULTSR_Pos 522,30020
#define SCB_CFSR_MEMFAULTSR_Msk 523,30174
#define SCB_HFSR_DEBUGEVT_Pos 526,30377
#define SCB_HFSR_DEBUGEVT_Msk 527,30504
#define SCB_HFSR_FORCED_Pos 529,30629
#define SCB_HFSR_FORCED_Msk 530,30754
#define SCB_HFSR_VECTTBL_Pos 532,30877
#define SCB_HFSR_VECTTBL_Msk 533,31003
#define SCB_DFSR_EXTERNAL_Pos 536,31178
#define SCB_DFSR_EXTERNAL_Msk 537,31305
#define SCB_DFSR_VCATCH_Pos 539,31430
#define SCB_DFSR_VCATCH_Msk 540,31555
#define SCB_DFSR_DWTTRAP_Pos 542,31678
#define SCB_DFSR_DWTTRAP_Msk 543,31804
#define SCB_DFSR_BKPT_Pos 545,31928
#define SCB_DFSR_BKPT_Msk 546,32051
#define SCB_DFSR_HALTED_Pos 548,32172
#define SCB_DFSR_HALTED_Msk 549,32297
       uint32_t RESERVED0[RESERVED0564,32769
  __I  uint32_t ICTR;565,32800
  __IO uint32_t ACTLR;566,32911
} SCnSCB_Type;567,33022
#define SCnSCB_ICTR_INTLINESNUM_Pos 570,33094
#define SCnSCB_ICTR_INTLINESNUM_Msk 571,33217
#define SCnSCB_ACTLR_DISOOFP_Pos 574,33384
#define SCnSCB_ACTLR_DISOOFP_Msk 575,33504
#define SCnSCB_ACTLR_DISFPCA_Pos 577,33622
#define SCnSCB_ACTLR_DISFPCA_Msk 578,33742
#define SCnSCB_ACTLR_DISFOLD_Pos 580,33860
#define SCnSCB_ACTLR_DISFOLD_Msk 581,33980
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 583,34098
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 584,34221
#define SCnSCB_ACTLR_DISMCYCINT_Pos 586,34342
#define SCnSCB_ACTLR_DISMCYCINT_Msk 587,34465
  __IO uint32_t CTRL;602,34892
  __IO uint32_t LOAD;603,34999
  __IO uint32_t VAL;604,35106
  __I  uint32_t CALIB;605,35213
} SysTick_Type;606,35320
#define SysTick_CTRL_COUNTFLAG_Pos 609,35392
#define SysTick_CTRL_COUNTFLAG_Msk 610,35524
#define SysTick_CTRL_CLKSOURCE_Pos 612,35654
#define SysTick_CTRL_CLKSOURCE_Msk 613,35786
#define SysTick_CTRL_TICKINT_Pos 615,35916
#define SysTick_CTRL_TICKINT_Msk 616,36046
#define SysTick_CTRL_ENABLE_Pos 618,36174
#define SysTick_CTRL_ENABLE_Msk 619,36303
#define SysTick_LOAD_RELOAD_Pos 622,36473
#define SysTick_LOAD_RELOAD_Msk 623,36602
#define SysTick_VAL_CURRENT_Pos 626,36773
#define SysTick_VAL_CURRENT_Msk 627,36902
#define SysTick_CALIB_NOREF_Pos 630,37077
#define SysTick_CALIB_NOREF_Msk 631,37206
#define SysTick_CALIB_SKEW_Pos 633,37333
#define SysTick_CALIB_SKEW_Msk 634,37461
#define SysTick_CALIB_TENMS_Pos 636,37587
#define SysTick_CALIB_TENMS_Msk 637,37716
    __O  uint8_t    u8;654,38211
    __O  uint16_t   u16;655,38324
    __O  uint32_t   u32;656,38437
  }  PORT 657,38550
       uint32_t RESERVED0[RESERVED0658,38663
  __IO uint32_t TER;659,38696
       uint32_t RESERVED1[RESERVED1660,38809
  __IO uint32_t TPR;661,38841
       uint32_t RESERVED2[RESERVED2662,38954
  __IO uint32_t TCR;663,38986
} ITM_Type;664,39099
#define ITM_TPR_PRIVMASK_Pos 667,39162
#define ITM_TPR_PRIVMASK_Msk 668,39285
#define ITM_TCR_BUSY_Pos 671,39452
#define ITM_TCR_BUSY_Msk 672,39571
#define ITM_TCR_TraceBusID_Pos 674,39688
#define ITM_TCR_TraceBusID_Msk 675,39808
#define ITM_TCR_GTSFREQ_Pos 677,39926
#define ITM_TCR_GTSFREQ_Msk 678,40067
#define ITM_TCR_TSPrescale_Pos 680,40206
#define ITM_TCR_TSPrescale_Msk 681,40331
#define ITM_TCR_SWOENA_Pos 683,40454
#define ITM_TCR_SWOENA_Msk 684,40575
#define ITM_TCR_TXENA_Pos 686,40694
#define ITM_TCR_TXENA_Msk 687,40814
#define ITM_TCR_SYNCENA_Pos 689,40932
#define ITM_TCR_SYNCENA_Msk 690,41054
#define ITM_TCR_TSENA_Pos 692,41174
#define ITM_TCR_TSENA_Msk 693,41294
#define ITM_TCR_ITMENA_Pos 695,41412
#define ITM_TCR_ITMENA_Msk 696,41541
  __IO uint32_t CTRL;711,42000
  __IO uint32_t CYCCNT;712,42113
  __IO uint32_t CPICNT;713,42226
  __IO uint32_t EXCCNT;714,42339
  __IO uint32_t SLEEPCNT;715,42452
  __IO uint32_t LSUCNT;716,42565
  __IO uint32_t FOLDCNT;717,42678
  __I  uint32_t PCSR;718,42791
  __IO uint32_t COMP0;719,42904
  __IO uint32_t MASK0;720,43017
  __IO uint32_t FUNCTION0;721,43130
       uint32_t RESERVED0[RESERVED0722,43243
  __IO uint32_t COMP1;723,43274
  __IO uint32_t MASK1;724,43387
  __IO uint32_t FUNCTION1;725,43500
       uint32_t RESERVED1[RESERVED1726,43613
  __IO uint32_t COMP2;727,43644
  __IO uint32_t MASK2;728,43757
  __IO uint32_t FUNCTION2;729,43870
       uint32_t RESERVED2[RESERVED2730,43983
  __IO uint32_t COMP3;731,44014
  __IO uint32_t MASK3;732,44127
  __IO uint32_t FUNCTION3;733,44240
} DWT_Type;734,44353
#define DWT_CTRL_NUMCOMP_Pos 737,44408
#define DWT_CTRL_NUMCOMP_Msk 738,44531
#define DWT_CTRL_NOTRCPKT_Pos 740,44652
#define DWT_CTRL_NOTRCPKT_Msk 741,44776
#define DWT_CTRL_NOEXTTRIG_Pos 743,44898
#define DWT_CTRL_NOEXTTRIG_Msk 744,45023
#define DWT_CTRL_NOCYCCNT_Pos 746,45146
#define DWT_CTRL_NOCYCCNT_Msk 747,45270
#define DWT_CTRL_NOPRFCNT_Pos 749,45392
#define DWT_CTRL_NOPRFCNT_Msk 750,45516
#define DWT_CTRL_CYCEVTENA_Pos 752,45638
#define DWT_CTRL_CYCEVTENA_Msk 753,45763
#define DWT_CTRL_FOLDEVTENA_Pos 755,45886
#define DWT_CTRL_FOLDEVTENA_Msk 756,46012
#define DWT_CTRL_LSUEVTENA_Pos 758,46136
#define DWT_CTRL_LSUEVTENA_Msk 759,46261
#define DWT_CTRL_SLEEPEVTENA_Pos 761,46384
#define DWT_CTRL_SLEEPEVTENA_Msk 762,46511
#define DWT_CTRL_EXCEVTENA_Pos 764,46636
#define DWT_CTRL_EXCEVTENA_Msk 765,46761
#define DWT_CTRL_CPIEVTENA_Pos 767,46884
#define DWT_CTRL_CPIEVTENA_Msk 768,47009
#define DWT_CTRL_EXCTRCENA_Pos 770,47132
#define DWT_CTRL_EXCTRCENA_Msk 771,47257
#define DWT_CTRL_PCSAMPLENA_Pos 773,47380
#define DWT_CTRL_PCSAMPLENA_Msk 774,47506
#define DWT_CTRL_SYNCTAP_Pos 776,47630
#define DWT_CTRL_SYNCTAP_Msk 777,47753
#define DWT_CTRL_CYCTAP_Pos 779,47874
#define DWT_CTRL_CYCTAP_Msk 780,47996
#define DWT_CTRL_POSTINIT_Pos 782,48116
#define DWT_CTRL_POSTINIT_Msk 783,48240
#define DWT_CTRL_POSTPRESET_Pos 785,48362
#define DWT_CTRL_POSTPRESET_Msk 786,48488
#define DWT_CTRL_CYCCNTENA_Pos 788,48612
#define DWT_CTRL_CYCCNTENA_Msk 789,48737
#define DWT_CPICNT_CPICNT_Pos 792,48902
#define DWT_CPICNT_CPICNT_Msk 793,49026
#define DWT_EXCCNT_EXCCNT_Pos 796,49205
#define DWT_EXCCNT_EXCCNT_Msk 797,49329
#define DWT_SLEEPCNT_SLEEPCNT_Pos 800,49495
#define DWT_SLEEPCNT_SLEEPCNT_Msk 801,49623
#define DWT_LSUCNT_LSUCNT_Pos 804,49791
#define DWT_LSUCNT_LSUCNT_Msk 805,49915
#define DWT_FOLDCNT_FOLDCNT_Pos 808,50094
#define DWT_FOLDCNT_FOLDCNT_Msk 809,50220
#define DWT_MASK_MASK_Pos 812,50392
#define DWT_MASK_MASK_Msk 813,50512
#define DWT_FUNCTION_MATCHED_Pos 816,50682
#define DWT_FUNCTION_MATCHED_Msk 817,50809
#define DWT_FUNCTION_DATAVADDR1_Pos 819,50934
#define DWT_FUNCTION_DATAVADDR1_Msk 820,51064
#define DWT_FUNCTION_DATAVADDR0_Pos 822,51192
#define DWT_FUNCTION_DATAVADDR0_Msk 823,51322
#define DWT_FUNCTION_DATAVSIZE_Pos 825,51450
#define DWT_FUNCTION_DATAVSIZE_Msk 826,51579
#define DWT_FUNCTION_LNK1ENA_Pos 828,51706
#define DWT_FUNCTION_LNK1ENA_Msk 829,51833
#define DWT_FUNCTION_DATAVMATCH_Pos 831,51958
#define DWT_FUNCTION_DATAVMATCH_Msk 832,52088
#define DWT_FUNCTION_CYCMATCH_Pos 834,52216
#define DWT_FUNCTION_CYCMATCH_Msk 835,52344
#define DWT_FUNCTION_EMITRANGE_Pos 837,52470
#define DWT_FUNCTION_EMITRANGE_Msk 838,52599
#define DWT_FUNCTION_FUNCTION_Pos 840,52726
#define DWT_FUNCTION_FUNCTION_Msk 841,52854
  __IO uint32_t SSPSR;856,53297
  __IO uint32_t CSPSR;857,53410
       uint32_t RESERVED0[RESERVED0858,53517
  __IO uint32_t ACPR;859,53548
       uint32_t RESERVED1[RESERVED1860,53657
  __IO uint32_t SPPR;861,53689
       uint32_t RESERVED2[RESERVED2862,53791
  __I  uint32_t FFSR;863,53824
  __IO uint32_t FFCR;864,53931
  __I  uint32_t FSCR;865,54039
       uint32_t RESERVED3[RESERVED3866,54153
  __I  uint32_t TRIGGER;867,54186
  __I  uint32_t FIFO0;868,54265
  __I  uint32_t ITATBCTR2;869,54357
       uint32_t RESERVED4[RESERVED4870,54438
  __I  uint32_t ITATBCTR0;871,54469
  __I  uint32_t FIFO1;872,54550
  __IO uint32_t ITCTRL;873,54642
       uint32_t RESERVED5[RESERVED5874,54738
  __IO uint32_t CLAIMSET;875,54770
  __IO uint32_t CLAIMCLR;876,54855
       uint32_t RESERVED7[RESERVED7877,54942
  __I  uint32_t DEVID;878,54973
  __I  uint32_t DEVTYPE;879,55055
} TPI_Type;880,55139
#define TPI_ACPR_PRESCALER_Pos 883,55215
#define TPI_ACPR_PRESCALER_Msk 884,55340
#define TPI_SPPR_TXMODE_Pos 887,55517
#define TPI_SPPR_TXMODE_Msk 888,55639
#define TPI_FFSR_FtNonStop_Pos 891,55818
#define TPI_FFSR_FtNonStop_Msk 892,55943
#define TPI_FFSR_TCPresent_Pos 894,56066
#define TPI_FFSR_TCPresent_Msk 895,56191
#define TPI_FFSR_FtStopped_Pos 897,56314
#define TPI_FFSR_FtStopped_Msk 898,56439
#define TPI_FFSR_FlInProg_Pos 900,56562
#define TPI_FFSR_FlInProg_Msk 901,56686
#define TPI_FFCR_TrigIn_Pos 904,56868
#define TPI_FFCR_TrigIn_Msk 905,56990
#define TPI_FFCR_EnFCont_Pos 907,57110
#define TPI_FFCR_EnFCont_Msk 908,57233
#define TPI_TRIGGER_TRIGGER_Pos 911,57394
#define TPI_TRIGGER_TRIGGER_Msk 912,57520
#define TPI_FIFO0_ITM_ATVALID_Pos 915,57705
#define TPI_FIFO0_ITM_ATVALID_Msk 916,57833
#define TPI_FIFO0_ITM_bytecount_Pos 918,57959
#define TPI_FIFO0_ITM_bytecount_Msk 919,58089
#define TPI_FIFO0_ETM_ATVALID_Pos 921,58217
#define TPI_FIFO0_ETM_ATVALID_Msk 922,58345
#define TPI_FIFO0_ETM_bytecount_Pos 924,58471
#define TPI_FIFO0_ETM_bytecount_Msk 925,58601
#define TPI_FIFO0_ETM2_Pos 927,58729
#define TPI_FIFO0_ETM2_Msk 928,58850
#define TPI_FIFO0_ETM1_Pos 930,58969
#define TPI_FIFO0_ETM1_Msk 931,59090
#define TPI_FIFO0_ETM0_Pos 933,59209
#define TPI_FIFO0_ETM0_Msk 934,59330
#define TPI_ITATBCTR2_ATREADY_Pos 937,59491
#define TPI_ITATBCTR2_ATREADY_Msk 938,59619
#define TPI_FIFO1_ITM_ATVALID_Pos 941,59806
#define TPI_FIFO1_ITM_ATVALID_Msk 942,59934
#define TPI_FIFO1_ITM_bytecount_Pos 944,60060
#define TPI_FIFO1_ITM_bytecount_Msk 945,60190
#define TPI_FIFO1_ETM_ATVALID_Pos 947,60318
#define TPI_FIFO1_ETM_ATVALID_Msk 948,60446
#define TPI_FIFO1_ETM_bytecount_Pos 950,60572
#define TPI_FIFO1_ETM_bytecount_Msk 951,60702
#define TPI_FIFO1_ITM2_Pos 953,60830
#define TPI_FIFO1_ITM2_Msk 954,60951
#define TPI_FIFO1_ITM1_Pos 956,61070
#define TPI_FIFO1_ITM1_Msk 957,61191
#define TPI_FIFO1_ITM0_Pos 959,61310
#define TPI_FIFO1_ITM0_Msk 960,61431
#define TPI_ITATBCTR0_ATREADY_Pos 963,61592
#define TPI_ITATBCTR0_ATREADY_Msk 964,61720
#define TPI_ITCTRL_Mode_Pos 967,61903
#define TPI_ITCTRL_Mode_Msk 968,62025
#define TPI_DEVID_NRZVALID_Pos 971,62183
#define TPI_DEVID_NRZVALID_Msk 972,62308
#define TPI_DEVID_MANCVALID_Pos 974,62431
#define TPI_DEVID_MANCVALID_Msk 975,62557
#define TPI_DEVID_PTINVALID_Pos 977,62681
#define TPI_DEVID_PTINVALID_Msk 978,62807
#define TPI_DEVID_MinBufSz_Pos 980,62931
#define TPI_DEVID_MinBufSz_Msk 981,63056
#define TPI_DEVID_AsynClkIn_Pos 983,63179
#define TPI_DEVID_AsynClkIn_Msk 984,63305
#define TPI_DEVID_NrTraceInput_Pos 986,63429
#define TPI_DEVID_NrTraceInput_Msk 987,63558
#define TPI_DEVTYPE_SubType_Pos 990,63725
#define TPI_DEVTYPE_SubType_Msk 991,63851
#define TPI_DEVTYPE_MajorType_Pos 993,63975
#define TPI_DEVTYPE_MajorType_Msk 994,64103
  __I  uint32_t TYPE;1010,64569
  __IO uint32_t CTRL;1011,64687
  __IO uint32_t RNR;1012,64805
  __IO uint32_t RBAR;1013,64923
  __IO uint32_t RASR;1014,65041
  __IO uint32_t RBAR_A1;1015,65159
  __IO uint32_t RASR_A1;1016,65277
  __IO uint32_t RBAR_A2;1017,65395
  __IO uint32_t RASR_A2;1018,65513
  __IO uint32_t RBAR_A3;1019,65631
  __IO uint32_t RASR_A3;1020,65749
} MPU_Type;1021,65867
#define MPU_TYPE_IREGION_Pos 1024,65907
#define MPU_TYPE_IREGION_Msk 1025,66033
#define MPU_TYPE_DREGION_Pos 1027,66157
#define MPU_TYPE_DREGION_Msk 1028,66283
#define MPU_TYPE_SEPARATE_Pos 1030,66407
#define MPU_TYPE_SEPARATE_Msk 1031,66534
#define MPU_CTRL_PRIVDEFENA_Pos 1034,66687
#define MPU_CTRL_PRIVDEFENA_Msk 1035,66816
#define MPU_CTRL_HFNMIENA_Pos 1037,66943
#define MPU_CTRL_HFNMIENA_Msk 1038,67070
#define MPU_CTRL_ENABLE_Pos 1040,67195
#define MPU_CTRL_ENABLE_Msk 1041,67320
#define MPU_RNR_REGION_Pos 1044,67477
#define MPU_RNR_REGION_Msk 1045,67601
#define MPU_RBAR_ADDR_Pos 1048,67763
#define MPU_RBAR_ADDR_Msk 1049,67886
#define MPU_RBAR_VALID_Pos 1051,68007
#define MPU_RBAR_VALID_Msk 1052,68131
#define MPU_RBAR_REGION_Pos 1054,68253
#define MPU_RBAR_REGION_Msk 1055,68378
#define MPU_RASR_ATTRS_Pos 1058,68547
#define MPU_RASR_ATTRS_Msk 1059,68692
#define MPU_RASR_SRD_Pos 1061,68835
#define MPU_RASR_SRD_Msk 1062,68972
#define MPU_RASR_SIZE_Pos 1064,69107
#define MPU_RASR_SIZE_Msk 1065,69243
#define MPU_RASR_ENABLE_Pos 1067,69377
#define MPU_RASR_ENABLE_Msk 1068,69513
       uint32_t RESERVED0[RESERVED01085,69989
  __IO uint32_t FPCCR;1086,70020
  __IO uint32_t FPCAR;1087,70145
  __IO uint32_t FPDSCR;1088,70270
  __I  uint32_t MVFR0;1089,70395
  __I  uint32_t MVFR1;1090,70520
} FPU_Type;1091,70645
#define FPU_FPCCR_ASPEN_Pos 1094,70707
#define FPU_FPCCR_ASPEN_Msk 1095,70832
#define FPU_FPCCR_LSPEN_Pos 1097,70955
#define FPU_FPCCR_LSPEN_Msk 1098,71076
#define FPU_FPCCR_MONRDY_Pos 1100,71199
#define FPU_FPCCR_MONRDY_Msk 1101,71321
#define FPU_FPCCR_BFRDY_Pos 1103,71445
#define FPU_FPCCR_BFRDY_Msk 1104,71566
#define FPU_FPCCR_MMRDY_Pos 1106,71689
#define FPU_FPCCR_MMRDY_Msk 1107,71810
#define FPU_FPCCR_HFRDY_Pos 1109,71933
#define FPU_FPCCR_HFRDY_Msk 1110,72054
#define FPU_FPCCR_THREAD_Pos 1112,72177
#define FPU_FPCCR_THREAD_Msk 1113,72311
#define FPU_FPCCR_USER_Pos 1115,72450
#define FPU_FPCCR_USER_Msk 1116,72585
#define FPU_FPCCR_LSPACT_Pos 1118,72718
#define FPU_FPCCR_LSPACT_Msk 1119,72868
#define FPU_FPCAR_ADDRESS_Pos 1122,73063
#define FPU_FPCAR_ADDRESS_Msk 1123,73190
#define FPU_FPDSCR_AHP_Pos 1126,73369
#define FPU_FPDSCR_AHP_Msk 1127,73493
#define FPU_FPDSCR_DN_Pos 1129,73615
#define FPU_FPDSCR_DN_Msk 1130,73738
#define FPU_FPDSCR_FZ_Pos 1132,73859
#define FPU_FPDSCR_FZ_Msk 1133,73982
#define FPU_FPDSCR_RMode_Pos 1135,74103
#define FPU_FPDSCR_RMode_Msk 1136,74229
#define FPU_MVFR0_FP_rounding_modes_Pos 1139,74392
#define FPU_MVFR0_FP_rounding_modes_Msk 1140,74530
#define FPU_MVFR0_Short_vectors_Pos 1142,74666
#define FPU_MVFR0_Short_vectors_Msk 1143,74800
#define FPU_MVFR0_Square_root_Pos 1145,74932
#define FPU_MVFR0_Square_root_Msk 1146,75064
#define FPU_MVFR0_Divide_Pos 1148,75194
#define FPU_MVFR0_Divide_Msk 1149,75321
#define FPU_MVFR0_FP_excep_trapping_Pos 1151,75446
#define FPU_MVFR0_FP_excep_trapping_Msk 1152,75588
#define FPU_MVFR0_Double_precision_Pos 1154,75728
#define FPU_MVFR0_Double_precision_Msk 1155,75865
#define FPU_MVFR0_Single_precision_Pos 1157,76000
#define FPU_MVFR0_Single_precision_Msk 1158,76137
#define FPU_MVFR0_A_SIMD_registers_Pos 1160,76272
#define FPU_MVFR0_A_SIMD_registers_Msk 1161,76409
#define FPU_MVFR1_FP_fused_MAC_Pos 1164,76583
#define FPU_MVFR1_FP_fused_MAC_Msk 1165,76716
#define FPU_MVFR1_FP_HPFP_Pos 1167,76847
#define FPU_MVFR1_FP_HPFP_Msk 1168,76975
#define FPU_MVFR1_D_NaN_mode_Pos 1170,77101
#define FPU_MVFR1_D_NaN_mode_Msk 1171,77232
#define FPU_MVFR1_FtZ_mode_Pos 1173,77361
#define FPU_MVFR1_FtZ_mode_Msk 1174,77490
  __IO uint32_t DHCSR;1190,77941
  __O  uint32_t DCRSR;1191,78057
  __IO uint32_t DCRDR;1192,78173
  __IO uint32_t DEMCR;1193,78289
} CoreDebug_Type;1194,78405
#define CoreDebug_DHCSR_DBGKEY_Pos 1197,78475
#define CoreDebug_DHCSR_DBGKEY_Msk 1198,78607
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1200,78737
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1201,78873
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1203,79007
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1204,79144
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1206,79279
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1207,79413
#define CoreDebug_DHCSR_S_SLEEP_Pos 1209,79545
#define CoreDebug_DHCSR_S_SLEEP_Msk 1210,79678
#define CoreDebug_DHCSR_S_HALT_Pos 1212,79809
#define CoreDebug_DHCSR_S_HALT_Msk 1213,79941
#define CoreDebug_DHCSR_S_REGRDY_Pos 1215,80071
#define CoreDebug_DHCSR_S_REGRDY_Msk 1216,80205
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1218,80337
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1219,80474
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1221,80609
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1222,80745
#define CoreDebug_DHCSR_C_STEP_Pos 1224,80879
#define CoreDebug_DHCSR_C_STEP_Msk 1225,81011
#define CoreDebug_DHCSR_C_HALT_Pos 1227,81141
#define CoreDebug_DHCSR_C_HALT_Msk 1228,81273
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1230,81403
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1231,81538
#define CoreDebug_DCRSR_REGWnR_Pos 1234,81716
#define CoreDebug_DCRSR_REGWnR_Msk 1235,81848
#define CoreDebug_DCRSR_REGSEL_Pos 1237,81978
#define CoreDebug_DCRSR_REGSEL_Msk 1238,82110
#define CoreDebug_DEMCR_TRCENA_Pos 1241,82292
#define CoreDebug_DEMCR_TRCENA_Msk 1242,82424
#define CoreDebug_DEMCR_MON_REQ_Pos 1244,82554
#define CoreDebug_DEMCR_MON_REQ_Msk 1245,82687
#define CoreDebug_DEMCR_MON_STEP_Pos 1247,82818
#define CoreDebug_DEMCR_MON_STEP_Msk 1248,82952
#define CoreDebug_DEMCR_MON_PEND_Pos 1250,83084
#define CoreDebug_DEMCR_MON_PEND_Msk 1251,83218
#define CoreDebug_DEMCR_MON_EN_Pos 1253,83350
#define CoreDebug_DEMCR_MON_EN_Msk 1254,83482
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1256,83612
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1257,83748
#define CoreDebug_DEMCR_VC_INTERR_Pos 1259,83882
#define CoreDebug_DEMCR_VC_INTERR_Msk 1260,84017
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1262,84150
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1263,84285
#define CoreDebug_DEMCR_VC_STATERR_Pos 1265,84418
#define CoreDebug_DEMCR_VC_STATERR_Msk 1266,84554
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1268,84688
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1269,84823
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1271,84956
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1272,85092
#define CoreDebug_DEMCR_VC_MMERR_Pos 1274,85226
#define CoreDebug_DEMCR_VC_MMERR_Msk 1275,85360
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1277,85492
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1278,85630
#define SCS_BASE 1290,86029
#define ITM_BASE 1291,86143
#define DWT_BASE 1292,86257
#define TPI_BASE 1293,86371
#define CoreDebug_BASE 1294,86485
#define SysTick_BASE 1295,86599
#define NVIC_BASE 1296,86713
#define SCB_BASE 1297,86827
#define SCnSCB 1299,86943
#define SCB 1300,87057
#define SysTick 1301,87171
#define NVIC 1302,87285
#define ITM 1303,87399
#define DWT 1304,87513
#define TPI 1305,87627
#define CoreDebug 1306,87741
  #define MPU_BASE 1309,87883
  #define MPU 1310,87997
  #define FPU_BASE 1314,88147
  #define FPU 1315,88261
__STATIC_INLINE void NVIC_SetPriorityGrouping(1352,89598
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1372,90554
__STATIC_INLINE void NVIC_EnableIRQ(1384,90952
__STATIC_INLINE void NVIC_DisableIRQ(1397,91466
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1413,91962
__STATIC_INLINE void NVIC_SetPendingIRQ(1425,92347
__STATIC_INLINE void NVIC_ClearPendingIRQ(1437,92711
__STATIC_INLINE uint32_t NVIC_GetActive(1452,93180
__STATIC_INLINE void NVIC_SetPriority(1467,93635
__STATIC_INLINE uint32_t NVIC_GetPriority(1487,94489
__STATIC_INLINE uint32_t NVIC_EncodePriority 1509,95529
__STATIC_INLINE void NVIC_DecodePriority 1537,96897
__STATIC_INLINE void NVIC_SystemReset(1555,97728
__STATIC_INLINE uint32_t SysTick_Config(1594,99422
#define                 ITM_RXBUFFER_EMPTY 1621,100652
__STATIC_INLINE uint32_t ITM_SendChar 1634,101186
__STATIC_INLINE int32_t ITM_ReceiveChar 1653,101738
__STATIC_INLINE int32_t ITM_CheckChar 1672,102281

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_math.h,15312
#define _ARM_MATH_H252,9755
#define __CMSIS_GENERIC 254,9778
#undef  __CMSIS_GENERIC 267,10158
#define DELTA_Q31 280,10417
#define DELTA_Q15 281,10447
#define INDEX_MASK 282,10473
#define PI	283,10507
#define TABLE_SIZE	289,10633
#define TABLE_SPACING_Q31	290,10659
#define TABLE_SPACING_Q15	291,10695
#define INPUT_SPACING	298,10926
      ARM_MATH_SUCCESS 307,11072
      ARM_MATH_ARGUMENT_ERROR 308,11131
      ARM_MATH_LENGTH_ERROR 309,11217
      ARM_MATH_SIZE_MISMATCH 310,11302
      ARM_MATH_NANINF 311,11407
      ARM_MATH_SINGULAR 312,11501
      ARM_MATH_TEST_FAILURE 313,11637
    } arm_status;314,11700
  typedef int8_t q7_t;319,11790
  typedef int16_t q15_t;324,11887
  typedef int32_t q31_t;329,11986
  typedef int64_t q63_t;334,12085
  typedef float float32_t;339,12179
  typedef double float64_t;344,12275
#define __SIMD32(349,12377
#define __PKHBT(355,12548
#define __PACKq7(366,12848
#define __PACKq7(372,13146
  __STATIC_INLINE q31_t clip_q63_to_q31(383,13501
  __STATIC_INLINE q15_t clip_q63_to_q15(393,13734
  __STATIC_INLINE q7_t clip_q31_to_q7(403,13970
  __STATIC_INLINE q15_t clip_q31_to_q15(413,14198
  __STATIC_INLINE q63_t mult32x64(424,14465
#define __CLZ 434,14704
  __STATIC_INLINE uint32_t __CLZ(446,14967
  __STATIC_INLINE uint32_t arm_recip_q31(467,15294
  __STATIC_INLINE uint32_t arm_recip_q15(518,16479
  __STATIC_INLINE q31_t __SSAT(571,17627
  __STATIC_INLINE q31_t __QADD8(619,18340
  __STATIC_INLINE q31_t __QSUB8(645,18965
  __STATIC_INLINE q31_t __QADD16(674,19629
  __STATIC_INLINE q31_t __SHADD16(697,20022
  __STATIC_INLINE q31_t __QSUB16(720,20409
  __STATIC_INLINE q31_t __SHSUB16(742,20800
  __STATIC_INLINE q31_t __QASX(764,21178
  __STATIC_INLINE q31_t __SHASX(780,21531
  __STATIC_INLINE q31_t __QSAX(803,21902
  __STATIC_INLINE q31_t __SHSAX(819,22255
  __STATIC_INLINE q31_t __SMUSDX(841,22626
  __STATIC_INLINE q31_t __SMUADX(853,22877
  __STATIC_INLINE q31_t __QADD(865,23126
  __STATIC_INLINE q31_t __QSUB(875,23328
  __STATIC_INLINE q31_t __SMLAD(885,23531
  __STATIC_INLINE q31_t __SMLADX(898,23798
  __STATIC_INLINE q31_t __SMLSDX(911,24071
  __STATIC_INLINE q63_t __SMLALD(924,24344
  __STATIC_INLINE q63_t __SMLALDX(937,24616
  __STATIC_INLINE q31_t __SMUAD(950,24884
  __STATIC_INLINE q31_t __SMUSD(962,25128
    uint16_t numTaps;982,25456
    q7_t *pState;pState983,25539
    q7_t *pCoeffs;pCoeffs984,25657
  } arm_fir_instance_q7;985,25759
    uint16_t numTaps;992,25880
    q15_t *pState;pState993,25964
    q15_t *pCoeffs;pCoeffs994,26083
  } arm_fir_instance_q15;995,26186
    uint16_t numTaps;1002,26308
    q31_t *pState;pState1003,26392
    q31_t *pCoeffs;pCoeffs1004,26511
  } arm_fir_instance_q31;1005,26615
    uint16_t numTaps;1012,26748
    float32_t *pState;pState1013,26828
    float32_t *pCoeffs;pCoeffs1014,26943
  } arm_fir_instance_f32;1015,27043
    int8_t numStages;1176,32666
    q15_t *pState;pState1177,32778
    q15_t *pCoeffs;pCoeffs1178,32897
    int8_t postShift;1179,33010
  } arm_biquad_casd_df1_inst_q15;1181,33109
    uint32_t numStages;1189,33252
    q31_t *pState;pState1190,33363
    q31_t *pCoeffs;pCoeffs1191,33481
    uint8_t postShift;1192,33593
  } arm_biquad_casd_df1_inst_q31;1194,33691
    uint32_t numStages;1201,33843
    float32_t *pState;pState1202,33957
    float32_t *pCoeffs;pCoeffs1203,34078
  } arm_biquad_casd_df1_inst_f32;1206,34197
    uint16_t numRows;1343,39294
    uint16_t numCols;1344,39363
    float32_t *pData;pData1345,39432
  } arm_matrix_instance_f32;1346,39501
    uint16_t numRows;1354,39634
    uint16_t numCols;1355,39703
    q15_t *pData;pData1356,39772
  } arm_matrix_instance_q15;1358,39843
    uint16_t numRows;1366,39976
    uint16_t numCols;1367,40045
    q31_t *pData;pData1368,40114
  } arm_matrix_instance_q31;1370,40185
    q15_t A0;1670,51807
	q15_t A1;1672,51892
	q15_t A2;1673,51904
    q31_t A1;1675,51924
    q15_t state[state1677,52003
    q15_t Kp;1678,52067
    q15_t Ki;1679,52123
    q15_t Kd;1680,52175
  } arm_pid_instance_q15;1681,52229
    q31_t A0;1688,52352
    q31_t A1;1689,52424
    q31_t A2;1690,52492
    q31_t state[state1691,52554
    q31_t Kp;1692,52617
    q31_t Ki;1693,52674
    q31_t Kd;1694,52727
  } arm_pid_instance_q31;1696,52784
    float32_t A0;1703,52918
    float32_t A1;1704,52992
    float32_t A2;1705,53062
    float32_t state[state1706,53126
    float32_t Kp;1707,53191
    float32_t Ki;1708,53255
    float32_t Kd;1709,53315
  } arm_pid_instance_f32;1710,53377
    uint32_t nValues;1777,55329
    float32_t x1;1778,55378
    float32_t xSpacing;1779,55422
    float32_t *pYData;pYData1780,55472
  } arm_linear_interp_instance_f32;1781,55546
    uint16_t numRows;1789,55712
    uint16_t numCols;1790,55777
    float32_t *pData;pData1791,55845
  } arm_bilinear_interp_instance_f32;1792,55902
    uint16_t numRows;1800,56060
    uint16_t numCols;1801,56125
    q31_t *pData;pData1802,56193
  } arm_bilinear_interp_instance_q31;1803,56246
    uint16_t numRows;1811,56404
    uint16_t numCols;1812,56469
    q15_t *pData;pData1813,56537
  } arm_bilinear_interp_instance_q15;1814,56590
    uint16_t numRows;1822,56748
    uint16_t numCols;1823,56814
    q7_t *pData;pData1824,56882
  } arm_bilinear_interp_instance_q7;1825,56935
    uint16_t  fftLen;1895,58879
    uint8_t   ifftFlag;1896,58944
    uint8_t   bitReverseFlag;1897,59064
    q15_t     *pTwiddle;pTwiddle1898,59202
    uint16_t  *pBitRevTable;pBitRevTable1899,59284
    uint16_t  twidCoefModifier;1900,59364
    uint16_t  bitRevFactor;1901,59509
  } arm_cfft_radix4_instance_q15;1902,59645
    uint16_t    fftLen;1910,59786
    uint8_t     ifftFlag;1911,59851
    uint8_t     bitReverseFlag;1912,59971
    q31_t       *pTwiddle;pTwiddle1913,60109
    uint16_t    *pBitRevTable;pBitRevTable1914,60191
    uint16_t    twidCoefModifier;1915,60271
    uint16_t    bitRevFactor;1916,60416
  } arm_cfft_radix4_instance_q31;1917,60552
    uint16_t     fftLen;1925,60704
    uint8_t      ifftFlag;1926,60771
    uint8_t      bitReverseFlag;1927,60893
    float32_t    *pTwiddle;pTwiddle1928,61033
    uint16_t     *pBitRevTable;pBitRevTable1929,61117
    uint16_t     twidCoefModifier;1930,61199
    uint16_t     bitRevFactor;1931,61346
	float32_t    onebyfftLen;1932,61484
  } arm_cfft_radix4_instance_f32;1933,61548
    uint32_t fftLenReal;2162,70879
    uint32_t fftLenBy2;2163,70958
    uint8_t  ifftFlagR;2164,71040
	uint8_t  bitReverseFlagR;2165,71171
    uint32_t twidCoefRModifier;2166,71317
    q15_t    *pTwiddleAReal;pTwiddleAReal2167,71471
    q15_t    *pTwiddleBReal;pTwiddleBReal2168,71567
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2169,71663
  } arm_rfft_instance_q15;2170,71751
    uint32_t fftLenReal;2178,71885
    uint32_t fftLenBy2;2179,71966
    uint8_t  ifftFlagR;2180,72050
	uint8_t  bitReverseFlagR;2181,72183
    uint32_t twidCoefRModifier;2182,72331
    q31_t    *pTwiddleAReal;pTwiddleAReal2183,72487
    q31_t    *pTwiddleBReal;pTwiddleBReal2184,72585
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2185,72683
  } arm_rfft_instance_q31;2186,72776
    uint32_t  fftLenReal;2194,72921
    uint16_t  fftLenBy2;2195,73002
    uint8_t   ifftFlagR;2196,73086
    uint8_t   bitReverseFlagR;2197,73219
	uint32_t  twidCoefRModifier;2198,73370
    float32_t *pTwiddleAReal;pTwiddleAReal2199,73523
    float32_t *pTwiddleBReal;pTwiddleBReal2200,73621
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2201,73719
  } arm_rfft_instance_f32;2202,73812
    uint16_t N;2300,78011
    uint16_t Nby2;2301,78080
    float32_t normalize;2302,78161
    float32_t *pTwiddle;pTwiddle2303,78230
    float32_t *pCosFactor;pCosFactor2304,78315
    arm_rfft_instance_f32 *pRfft;pRfft2305,78395
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2306,78478
  } arm_dct4_instance_f32;2307,78564
    uint16_t N;2347,80150
    uint16_t Nby2;2348,80219
    q31_t normalize;2349,80300
    q31_t *pTwiddle;pTwiddle2350,80369
    q31_t *pCosFactor;pCosFactor2351,80454
    arm_rfft_instance_q31 *pRfft;pRfft2352,80534
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2353,80617
  } arm_dct4_instance_q31;2354,80703
    uint16_t N;2394,82194
    uint16_t Nby2;2395,82263
    q15_t normalize;2396,82344
    q15_t *pTwiddle;pTwiddle2397,82413
    q15_t *pCosFactor;pCosFactor2398,82498
    arm_rfft_instance_q15 *pRfft;pRfft2399,82578
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2400,82661
  } arm_dct4_instance_q15;2401,82747
    uint8_t M;3220,109610
    uint16_t numTaps;3221,109674
    q15_t *pCoeffs;pCoeffs3222,109757
    q15_t *pState;pState3223,109867
  } arm_fir_decimate_instance_q15;3224,109993
    uint8_t M;3232,110129
    uint16_t numTaps;3233,110189
    q31_t *pCoeffs;pCoeffs3234,110268
    q31_t *pState;pState3235,110374
  } arm_fir_decimate_instance_q31;3237,110498
    uint8_t M;3245,110645
    uint16_t numTaps;3246,110713
    float32_t *pCoeffs;pCoeffs3247,110800
    float32_t *pState;pState3248,110914
  } arm_fir_decimate_instance_f32;3250,111046
    uint8_t L;3401,116518
    uint16_t phaseLength;3402,116580
    q15_t *pCoeffs;pCoeffs3403,116668
    q15_t *pState;pState3404,116784
  } arm_fir_interpolate_instance_q15;3405,116913
    uint8_t L;3413,117055
    uint16_t phaseLength;3414,117117
    q31_t *pCoeffs;pCoeffs3415,117205
    q31_t *pState;pState3416,117322
  } arm_fir_interpolate_instance_q31;3417,117452
    uint8_t L;3425,117605
    uint16_t phaseLength;3426,117666
    float32_t *pCoeffs;pCoeffs3427,117753
    float32_t *pState;pState3428,117869
  } arm_fir_interpolate_instance_f32;3429,117996
    uint8_t numStages;3545,122739
    q63_t *pState;pState3546,122850
    q31_t *pCoeffs;pCoeffs3547,122968
    uint8_t postShift;3548,123080
  } arm_biquad_cas_df1_32x64_ins_q31;3550,123178
    uint8_t   numStages;3592,124536
    float32_t *pState;pState3593,124649
    float32_t *pCoeffs;pCoeffs3594,124769
  } arm_biquad_cascade_df2T_instance_f32;3595,124883
    uint16_t numStages;3637,126237
    q15_t *pState;pState3638,126320
    q15_t *pCoeffs;pCoeffs3639,126448
  } arm_fir_lattice_instance_q15;3640,126573
    uint16_t numStages;3648,126713
    q31_t *pState;pState3649,126796
    q31_t *pCoeffs;pCoeffs3650,126924
  } arm_fir_lattice_instance_q31;3651,127049
    uint16_t numStages;3659,127200
    float32_t *pState;pState3660,127275
    float32_t *pCoeffs;pCoeffs3661,127395
  } arm_fir_lattice_instance_f32;3662,127512
    uint16_t numStages;3760,130917
    q15_t *pState;pState3761,131006
    q15_t *pkCoeffs;pkCoeffs3762,131143
    q15_t *pvCoeffs;pvCoeffs3763,131278
  } arm_iir_lattice_instance_q15;3764,131411
    uint16_t numStages;3771,131549
    q31_t *pState;pState3772,131638
    q31_t *pkCoeffs;pkCoeffs3773,131775
    q31_t *pvCoeffs;pvCoeffs3774,131910
  } arm_iir_lattice_instance_q31;3775,132043
    uint16_t numStages;3782,132192
    float32_t *pState;pState3783,132281
    float32_t *pkCoeffs;pkCoeffs3784,132418
    float32_t *pvCoeffs;pvCoeffs3785,132553
  } arm_iir_lattice_instance_f32;3786,132686
    uint16_t numTaps;3900,136787
    float32_t *pState;pState3901,136859
    float32_t *pCoeffs;pCoeffs3902,136973
    float32_t mu;3903,137072
  } arm_lms_instance_f32;3904,137158
    uint16_t numTaps;3950,138615
    q15_t *pState;pState3951,138687
    q15_t *pCoeffs;pCoeffs3952,138801
    q15_t mu;3953,138900
    uint32_t postShift;3954,138986
  } arm_lms_instance_q15;3955,139055
    uint16_t numTaps;4005,140533
    q31_t *pState;pState4006,140605
    q31_t *pCoeffs;pCoeffs4007,140719
    q31_t mu;4008,140818
    uint32_t postShift;4009,140904
  } arm_lms_instance_q31;4011,140975
    uint16_t  numTaps;4059,142462
    float32_t *pState;pState4060,142535
    float32_t *pCoeffs;pCoeffs4061,142650
    float32_t mu;4062,142750
    float32_t energy;4063,142835
    float32_t x0;4064,142898
  } arm_lms_norm_instance_f32;4065,142961
    uint16_t numTaps;4111,144487
    q31_t *pState;pState4112,144560
    q31_t *pCoeffs;pCoeffs4113,144675
    q31_t mu;4114,144775
    uint8_t postShift;4115,144862
    q31_t *recipTable;recipTable4116,144932
    q31_t energy;4117,145013
    q31_t x0;4118,145077
  } arm_lms_norm_instance_q31;4119,145141
    uint16_t numTaps;4167,146696
    q15_t *pState;pState4168,146768
    q15_t *pCoeffs;pCoeffs4169,146883
    q15_t mu;4170,146983
    uint8_t postShift;4171,147069
    q15_t *recipTable;recipTable4172,147138
    q15_t energy;4173,147218
    q15_t x0;4174,147281
  } arm_lms_norm_instance_q15;4175,147344
    uint16_t numTaps;4325,152412
    uint16_t stateIndex;4326,152493
    float32_t *pState;pState4327,152606
    float32_t *pCoeffs;pCoeffs4328,152728
    uint16_t maxDelay;4329,152835
    int32_t *pTapDelay;pTapDelay4330,152927
  } arm_fir_sparse_instance_f32;4331,153040
    uint16_t numTaps;4339,153178
    uint16_t stateIndex;4340,153259
    q31_t *pState;pState4341,153372
    q31_t *pCoeffs;pCoeffs4342,153494
    uint16_t maxDelay;4343,153601
    int32_t *pTapDelay;pTapDelay4344,153693
  } arm_fir_sparse_instance_q31;4345,153806
    uint16_t numTaps;4353,153944
    uint16_t stateIndex;4354,154025
    q15_t *pState;pState4355,154138
    q15_t *pCoeffs;pCoeffs4356,154260
    uint16_t maxDelay;4357,154367
    int32_t *pTapDelay;pTapDelay4358,154459
  } arm_fir_sparse_instance_q15;4359,154572
    uint16_t numTaps;4367,154709
    uint16_t stateIndex;4368,154790
    q7_t *pState;pState4369,154903
    q7_t *pCoeffs;pCoeffs4370,155025
    uint16_t maxDelay;4371,155132
    int32_t *pTapDelay;pTapDelay4372,155224
  } arm_fir_sparse_instance_q7;4373,155337
  __STATIC_INLINE float32_t arm_pid_f32(4715,167807
  __STATIC_INLINE q31_t arm_pid_q31(4750,169118
  __STATIC_INLINE q15_t arm_pid_q15(4798,170662
  __STATIC_INLINE void arm_clarke_f32(4909,174239
  __STATIC_INLINE void arm_clarke_q31(4938,175410
  __STATIC_INLINE void arm_inv_clarke_f32(5013,177969
  __STATIC_INLINE void arm_inv_clarke_q31(5042,179132
  __STATIC_INLINE void arm_park_f32(5129,182462
  __STATIC_INLINE void arm_park_q31(5163,183785
  __STATIC_INLINE void arm_inv_park_f32(5248,187029
  __STATIC_INLINE void arm_inv_park_q31(5283,188378
  __STATIC_INLINE float32_t arm_linear_interp_f32(5381,191805
  __STATIC_INLINE q31_t arm_linear_interp_q31(5440,193485
  __STATIC_INLINE q15_t arm_linear_interp_q15(5500,195302
  __STATIC_INLINE q7_t arm_linear_interp_q7(5557,197015
  __STATIC_INLINE arm_status  arm_sqrt_f32(5699,200849
  __STATIC_INLINE void arm_circularWrite_f32(5758,202441
  __STATIC_INLINE void arm_circularRead_f32(5803,203462
  __STATIC_INLINE void arm_circularWrite_q15(5858,204683
  __STATIC_INLINE void arm_circularRead_q15(5903,205689
  __STATIC_INLINE void arm_circularWrite_q7(5960,206903
  __STATIC_INLINE void arm_circularRead_q7(6005,207898
  __STATIC_INLINE float32_t arm_bilinear_interp_f32(6746,230016
  __STATIC_INLINE q31_t arm_bilinear_interp_q31(6813,231871
  __STATIC_INLINE q15_t arm_bilinear_interp_q15(6889,234759
  __STATIC_INLINE q7_t arm_bilinear_interp_q7(6969,237724

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm0.h,6573
#define __CORE_CM0_H_GENERIC32,1198
#define __CM0_CMSIS_VERSION_MAIN 56,2079
#define __CM0_CMSIS_VERSION_SUB 57,2196
#define __CM0_CMSIS_VERSION 58,2313
#define __CORTEX_M 61,2505
  #define __ASM 65,2654
  #define __INLINE 66,2771
  #define __STATIC_INLINE 67,2888
  #define __ASM 70,2964
  #define __INLINE 71,3081
  #define __STATIC_INLINE 72,3235
  #define __ASM 75,3307
  #define __INLINE 76,3424
  #define __STATIC_INLINE 77,3541
  #define __ASM 80,3616
  #define __INLINE 81,3733
  #define __STATIC_INLINE 82,3850
#define __FPU_USED 88,4006
#define __CORE_CM0_H_DEPENDANT118,5034
    #define __CM0_REV 123,5170
    #define __NVIC_PRIO_BITS 128,5330
    #define __Vendor_SysTickConfig 133,5500
  #define   __I 147,5984
  #define   __I 149,6089
#define     __O 151,6195
#define     __IO 152,6293
    uint32_t _reserved0:_reserved0183,7203
    uint32_t _reserved0:_reserved0185,7308
    uint32_t GE:GE186,7406
    uint32_t _reserved1:_reserved1187,7504
    uint32_t Q:Q189,7610
    uint32_t V:V190,7708
    uint32_t C:C191,7806
    uint32_t Z:Z192,7904
    uint32_t N:N193,8002
  } b;194,8100
  uint32_t w;195,8198
} APSR_Type;196,8296
    uint32_t ISR:ISR205,8432
    uint32_t _reserved0:_reserved0206,8530
  } b;207,8628
  uint32_t w;208,8726
} IPSR_Type;209,8824
    uint32_t ISR:ISR218,8967
    uint32_t _reserved0:_reserved0220,9091
    uint32_t _reserved0:_reserved0222,9196
    uint32_t GE:GE223,9294
    uint32_t _reserved1:_reserved1224,9392
    uint32_t T:T226,9498
    uint32_t IT:IT227,9596
    uint32_t Q:Q228,9694
    uint32_t V:V229,9792
    uint32_t C:C230,9890
    uint32_t Z:Z231,9988
    uint32_t N:N232,10086
  } b;233,10184
  uint32_t w;234,10282
} xPSR_Type;235,10380
    uint32_t nPRIV:nPRIV244,10503
    uint32_t SPSEL:SPSEL245,10601
    uint32_t FPCA:FPCA246,10699
    uint32_t _reserved0:_reserved0247,10797
  } b;248,10895
  uint32_t w;249,10993
} CONTROL_Type;250,11091
  __IO uint32_t ISER[ISER265,11438
       uint32_t RESERVED0[RESERVED0266,11549
  __IO uint32_t ICER[ICER267,11581
       uint32_t RSERVED1[RSERVED1268,11693
  __IO uint32_t ISPR[ISPR269,11724
       uint32_t RESERVED2[RESERVED2270,11836
  __IO uint32_t ICPR[ICPR271,11868
       uint32_t RESERVED3[RESERVED3272,11980
       uint32_t RESERVED4[RESERVED4273,12012
  __IO uint32_t IP[IP274,12044
}  NVIC_Type;275,12156
  __I  uint32_t CPUID;290,12481
  __IO uint32_t ICSR;291,12606
       uint32_t RESERVED0;292,12731
  __IO uint32_t AIRCR;293,12759
  __IO uint32_t SCR;294,12884
  __IO uint32_t CCR;295,13009
       uint32_t RESERVED1;296,13134
  __IO uint32_t SHP[SHP297,13162
  __IO uint32_t SHCSR;298,13287
} SCB_Type;299,13412
#define SCB_CPUID_IMPLEMENTER_Pos 302,13465
#define SCB_CPUID_IMPLEMENTER_Msk 303,13596
#define SCB_CPUID_VARIANT_Pos 305,13725
#define SCB_CPUID_VARIANT_Msk 306,13852
#define SCB_CPUID_ARCHITECTURE_Pos 308,13977
#define SCB_CPUID_ARCHITECTURE_Msk 309,14109
#define SCB_CPUID_PARTNO_Pos 311,14239
#define SCB_CPUID_PARTNO_Msk 312,14365
#define SCB_CPUID_REVISION_Pos 314,14489
#define SCB_CPUID_REVISION_Msk 315,14617
#define SCB_ICSR_NMIPENDSET_Pos 318,14799
#define SCB_ICSR_NMIPENDSET_Msk 319,14928
#define SCB_ICSR_PENDSVSET_Pos 321,15055
#define SCB_ICSR_PENDSVSET_Msk 322,15183
#define SCB_ICSR_PENDSVCLR_Pos 324,15309
#define SCB_ICSR_PENDSVCLR_Msk 325,15437
#define SCB_ICSR_PENDSTSET_Pos 327,15563
#define SCB_ICSR_PENDSTSET_Msk 328,15691
#define SCB_ICSR_PENDSTCLR_Pos 330,15817
#define SCB_ICSR_PENDSTCLR_Msk 331,15945
#define SCB_ICSR_ISRPREEMPT_Pos 333,16071
#define SCB_ICSR_ISRPREEMPT_Msk 334,16200
#define SCB_ICSR_ISRPENDING_Pos 336,16327
#define SCB_ICSR_ISRPENDING_Msk 337,16456
#define SCB_ICSR_VECTPENDING_Pos 339,16583
#define SCB_ICSR_VECTPENDING_Msk 340,16713
#define SCB_ICSR_VECTACTIVE_Pos 342,16841
#define SCB_ICSR_VECTACTIVE_Msk 343,16970
#define SCB_AIRCR_VECTKEY_Pos 346,17169
#define SCB_AIRCR_VECTKEY_Msk 347,17296
#define SCB_AIRCR_VECTKEYSTAT_Pos 349,17421
#define SCB_AIRCR_VECTKEYSTAT_Msk 350,17552
#define SCB_AIRCR_ENDIANESS_Pos 352,17681
#define SCB_AIRCR_ENDIANESS_Msk 353,17810
#define SCB_AIRCR_SYSRESETREQ_Pos 355,17937
#define SCB_AIRCR_SYSRESETREQ_Msk 356,18068
#define SCB_AIRCR_VECTCLRACTIVE_Pos 358,18197
#define SCB_AIRCR_VECTCLRACTIVE_Msk 359,18330
#define SCB_SCR_SEVONPEND_Pos 362,18508
#define SCB_SCR_SEVONPEND_Msk 363,18635
#define SCB_SCR_SLEEPDEEP_Pos 365,18760
#define SCB_SCR_SLEEPDEEP_Msk 366,18887
#define SCB_SCR_SLEEPONEXIT_Pos 368,19012
#define SCB_SCR_SLEEPONEXIT_Msk 369,19141
#define SCB_CCR_STKALIGN_Pos 372,19322
#define SCB_CCR_STKALIGN_Msk 373,19448
#define SCB_CCR_UNALIGN_TRP_Pos 375,19572
#define SCB_CCR_UNALIGN_TRP_Msk 376,19701
#define SCB_SHCSR_SVCALLPENDED_Pos 379,19893
#define SCB_SHCSR_SVCALLPENDED_Msk 380,20025
  __IO uint32_t CTRL;395,20456
  __IO uint32_t LOAD;396,20563
  __IO uint32_t VAL;397,20670
  __I  uint32_t CALIB;398,20777
} SysTick_Type;399,20884
#define SysTick_CTRL_COUNTFLAG_Pos 402,20956
#define SysTick_CTRL_COUNTFLAG_Msk 403,21088
#define SysTick_CTRL_CLKSOURCE_Pos 405,21218
#define SysTick_CTRL_CLKSOURCE_Msk 406,21350
#define SysTick_CTRL_TICKINT_Pos 408,21480
#define SysTick_CTRL_TICKINT_Msk 409,21610
#define SysTick_CTRL_ENABLE_Pos 411,21738
#define SysTick_CTRL_ENABLE_Msk 412,21867
#define SysTick_LOAD_RELOAD_Pos 415,22037
#define SysTick_LOAD_RELOAD_Msk 416,22166
#define SysTick_VAL_CURRENT_Pos 419,22337
#define SysTick_VAL_CURRENT_Msk 420,22466
#define SysTick_CALIB_NOREF_Pos 423,22641
#define SysTick_CALIB_NOREF_Msk 424,22770
#define SysTick_CALIB_SKEW_Pos 426,22897
#define SysTick_CALIB_SKEW_Msk 427,23025
#define SysTick_CALIB_TENMS_Pos 429,23151
#define SysTick_CALIB_TENMS_Msk 430,23280
#define SCS_BASE 452,24054
#define SysTick_BASE 453,24167
#define NVIC_BASE 454,24280
#define SCB_BASE 455,24393
#define SCB 457,24508
#define SysTick 458,24622
#define NVIC 459,24736
#define _BIT_SHIFT(487,25746
#define _SHP_IDX(488,25828
#define _IP_IDX(489,25910
__STATIC_INLINE void NVIC_EnableIRQ(498,26213
__STATIC_INLINE void NVIC_DisableIRQ(510,26548
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(526,26998
__STATIC_INLINE void NVIC_SetPendingIRQ(538,27330
__STATIC_INLINE void NVIC_ClearPendingIRQ(550,27644
__STATIC_INLINE void NVIC_SetPriority(565,28053
__STATIC_INLINE uint32_t NVIC_GetPriority(587,28959
__STATIC_INLINE void NVIC_SystemReset(601,29468
__STATIC_INLINE uint32_t SysTick_Config(639,31050

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc000.h,8505
#define __CORE_SC000_H_GENERIC32,1198
#define __SC000_CMSIS_VERSION_MAIN 56,2079
#define __SC000_CMSIS_VERSION_SUB 57,2196
#define __SC000_CMSIS_VERSION 58,2313
#define __CORTEX_SC 61,2509
  #define __ASM 65,2658
  #define __INLINE 66,2775
  #define __STATIC_INLINE 67,2892
  #define __ASM 70,2968
  #define __INLINE 71,3085
  #define __STATIC_INLINE 72,3239
  #define __ASM 75,3311
  #define __INLINE 76,3428
  #define __STATIC_INLINE 77,3545
  #define __ASM 80,3620
  #define __INLINE 81,3737
  #define __STATIC_INLINE 82,3854
#define __FPU_USED 88,4010
#define __CORE_SC000_H_DEPENDANT118,5042
    #define __SC000_REV 123,5182
    #define __MPU_PRESENT 128,5341
    #define __NVIC_PRIO_BITS 133,5502
    #define __Vendor_SysTickConfig 138,5672
  #define   __I 152,6156
  #define   __I 154,6261
#define     __O 156,6367
#define     __IO 157,6465
    uint32_t _reserved0:_reserved0189,7394
    uint32_t _reserved0:_reserved0191,7499
    uint32_t GE:GE192,7597
    uint32_t _reserved1:_reserved1193,7695
    uint32_t Q:Q195,7801
    uint32_t V:V196,7899
    uint32_t C:C197,7997
    uint32_t Z:Z198,8095
    uint32_t N:N199,8193
  } b;200,8291
  uint32_t w;201,8389
} APSR_Type;202,8487
    uint32_t ISR:ISR211,8623
    uint32_t _reserved0:_reserved0212,8721
  } b;213,8819
  uint32_t w;214,8917
} IPSR_Type;215,9015
    uint32_t ISR:ISR224,9158
    uint32_t _reserved0:_reserved0226,9282
    uint32_t _reserved0:_reserved0228,9387
    uint32_t GE:GE229,9485
    uint32_t _reserved1:_reserved1230,9583
    uint32_t T:T232,9689
    uint32_t IT:IT233,9787
    uint32_t Q:Q234,9885
    uint32_t V:V235,9983
    uint32_t C:C236,10081
    uint32_t Z:Z237,10179
    uint32_t N:N238,10277
  } b;239,10375
  uint32_t w;240,10473
} xPSR_Type;241,10571
    uint32_t nPRIV:nPRIV250,10694
    uint32_t SPSEL:SPSEL251,10792
    uint32_t FPCA:FPCA252,10890
    uint32_t _reserved0:_reserved0253,10988
  } b;254,11086
  uint32_t w;255,11184
} CONTROL_Type;256,11282
  __IO uint32_t ISER[ISER271,11629
       uint32_t RESERVED0[RESERVED0272,11740
  __IO uint32_t ICER[ICER273,11772
       uint32_t RSERVED1[RSERVED1274,11884
  __IO uint32_t ISPR[ISPR275,11915
       uint32_t RESERVED2[RESERVED2276,12027
  __IO uint32_t ICPR[ICPR277,12059
       uint32_t RESERVED3[RESERVED3278,12171
       uint32_t RESERVED4[RESERVED4279,12203
  __IO uint32_t IP[IP280,12235
}  NVIC_Type;281,12347
  __I  uint32_t CPUID;296,12672
  __IO uint32_t ICSR;297,12797
  __IO uint32_t VTOR;298,12922
  __IO uint32_t AIRCR;299,13047
  __IO uint32_t SCR;300,13172
  __IO uint32_t CCR;301,13297
       uint32_t RESERVED0[RESERVED0302,13422
  __IO uint32_t SHP[SHP303,13453
  __IO uint32_t SHCSR;304,13578
       uint32_t RESERVED1[RESERVED1305,13703
  __IO uint32_t SFCR;306,13736
} SCB_Type;307,13861
#define SCB_CPUID_IMPLEMENTER_Pos 310,13914
#define SCB_CPUID_IMPLEMENTER_Msk 311,14045
#define SCB_CPUID_VARIANT_Pos 313,14174
#define SCB_CPUID_VARIANT_Msk 314,14301
#define SCB_CPUID_ARCHITECTURE_Pos 316,14426
#define SCB_CPUID_ARCHITECTURE_Msk 317,14558
#define SCB_CPUID_PARTNO_Pos 319,14688
#define SCB_CPUID_PARTNO_Msk 320,14814
#define SCB_CPUID_REVISION_Pos 322,14938
#define SCB_CPUID_REVISION_Msk 323,15066
#define SCB_ICSR_NMIPENDSET_Pos 326,15248
#define SCB_ICSR_NMIPENDSET_Msk 327,15377
#define SCB_ICSR_PENDSVSET_Pos 329,15504
#define SCB_ICSR_PENDSVSET_Msk 330,15632
#define SCB_ICSR_PENDSVCLR_Pos 332,15758
#define SCB_ICSR_PENDSVCLR_Msk 333,15886
#define SCB_ICSR_PENDSTSET_Pos 335,16012
#define SCB_ICSR_PENDSTSET_Msk 336,16140
#define SCB_ICSR_PENDSTCLR_Pos 338,16266
#define SCB_ICSR_PENDSTCLR_Msk 339,16394
#define SCB_ICSR_ISRPREEMPT_Pos 341,16520
#define SCB_ICSR_ISRPREEMPT_Msk 342,16649
#define SCB_ICSR_ISRPENDING_Pos 344,16776
#define SCB_ICSR_ISRPENDING_Msk 345,16905
#define SCB_ICSR_VECTPENDING_Pos 347,17032
#define SCB_ICSR_VECTPENDING_Msk 348,17162
#define SCB_ICSR_VECTACTIVE_Pos 350,17290
#define SCB_ICSR_VECTACTIVE_Msk 351,17419
#define SCB_VTOR_TBLOFF_Pos 354,17602
#define SCB_VTOR_TBLOFF_Msk 355,17727
#define SCB_AIRCR_VECTKEY_Pos 358,17922
#define SCB_AIRCR_VECTKEY_Msk 359,18049
#define SCB_AIRCR_VECTKEYSTAT_Pos 361,18174
#define SCB_AIRCR_VECTKEYSTAT_Msk 362,18305
#define SCB_AIRCR_ENDIANESS_Pos 364,18434
#define SCB_AIRCR_ENDIANESS_Msk 365,18563
#define SCB_AIRCR_SYSRESETREQ_Pos 367,18690
#define SCB_AIRCR_SYSRESETREQ_Msk 368,18821
#define SCB_AIRCR_VECTCLRACTIVE_Pos 370,18950
#define SCB_AIRCR_VECTCLRACTIVE_Msk 371,19083
#define SCB_SCR_SEVONPEND_Pos 374,19261
#define SCB_SCR_SEVONPEND_Msk 375,19388
#define SCB_SCR_SLEEPDEEP_Pos 377,19513
#define SCB_SCR_SLEEPDEEP_Msk 378,19640
#define SCB_SCR_SLEEPONEXIT_Pos 380,19765
#define SCB_SCR_SLEEPONEXIT_Msk 381,19894
#define SCB_CCR_STKALIGN_Pos 384,20075
#define SCB_CCR_STKALIGN_Msk 385,20201
#define SCB_CCR_UNALIGN_TRP_Pos 387,20325
#define SCB_CCR_UNALIGN_TRP_Msk 388,20454
#define SCB_SHCSR_SVCALLPENDED_Pos 391,20646
#define SCB_SHCSR_SVCALLPENDED_Msk 392,20778
#define SCB_SFCR_UNIBRTIMING_Pos 395,20958
#define SCB_SFCR_UNIBRTIMING_Msk 396,21088
#define SCB_SFCR_SECKEY_Pos 398,21216
#define SCB_SFCR_SECKEY_Msk 399,21341
       uint32_t RESERVED0[RESERVED0414,21813
  __IO uint32_t ACTLR;415,21844
} SCnSCB_Type;416,21947
#define SCnSCB_ACTLR_DISMCYCINT_Pos 419,22011
#define SCnSCB_ACTLR_DISMCYCINT_Msk 420,22134
  __IO uint32_t CTRL;435,22561
  __IO uint32_t LOAD;436,22668
  __IO uint32_t VAL;437,22775
  __I  uint32_t CALIB;438,22882
} SysTick_Type;439,22989
#define SysTick_CTRL_COUNTFLAG_Pos 442,23061
#define SysTick_CTRL_COUNTFLAG_Msk 443,23193
#define SysTick_CTRL_CLKSOURCE_Pos 445,23323
#define SysTick_CTRL_CLKSOURCE_Msk 446,23455
#define SysTick_CTRL_TICKINT_Pos 448,23585
#define SysTick_CTRL_TICKINT_Msk 449,23715
#define SysTick_CTRL_ENABLE_Pos 451,23843
#define SysTick_CTRL_ENABLE_Msk 452,23972
#define SysTick_LOAD_RELOAD_Pos 455,24142
#define SysTick_LOAD_RELOAD_Msk 456,24271
#define SysTick_VAL_CURRENT_Pos 459,24442
#define SysTick_VAL_CURRENT_Msk 460,24571
#define SysTick_CALIB_NOREF_Pos 463,24746
#define SysTick_CALIB_NOREF_Msk 464,24875
#define SysTick_CALIB_SKEW_Pos 466,25002
#define SysTick_CALIB_SKEW_Msk 467,25130
#define SysTick_CALIB_TENMS_Pos 469,25256
#define SysTick_CALIB_TENMS_Msk 470,25385
  __I  uint32_t TYPE;485,25849
  __IO uint32_t CTRL;486,25967
  __IO uint32_t RNR;487,26085
  __IO uint32_t RBAR;488,26203
  __IO uint32_t RASR;489,26321
} MPU_Type;490,26439
#define MPU_TYPE_IREGION_Pos 493,26479
#define MPU_TYPE_IREGION_Msk 494,26605
#define MPU_TYPE_DREGION_Pos 496,26729
#define MPU_TYPE_DREGION_Msk 497,26855
#define MPU_TYPE_SEPARATE_Pos 499,26979
#define MPU_TYPE_SEPARATE_Msk 500,27106
#define MPU_CTRL_PRIVDEFENA_Pos 503,27259
#define MPU_CTRL_PRIVDEFENA_Msk 504,27388
#define MPU_CTRL_HFNMIENA_Pos 506,27515
#define MPU_CTRL_HFNMIENA_Msk 507,27642
#define MPU_CTRL_ENABLE_Pos 509,27767
#define MPU_CTRL_ENABLE_Msk 510,27892
#define MPU_RNR_REGION_Pos 513,28049
#define MPU_RNR_REGION_Msk 514,28173
#define MPU_RBAR_ADDR_Pos 517,28335
#define MPU_RBAR_ADDR_Msk 518,28458
#define MPU_RBAR_VALID_Pos 520,28579
#define MPU_RBAR_VALID_Msk 521,28703
#define MPU_RBAR_REGION_Pos 523,28825
#define MPU_RBAR_REGION_Msk 524,28950
#define MPU_RASR_ATTRS_Pos 527,29119
#define MPU_RASR_ATTRS_Msk 528,29264
#define MPU_RASR_SRD_Pos 530,29407
#define MPU_RASR_SRD_Msk 531,29544
#define MPU_RASR_SIZE_Pos 533,29679
#define MPU_RASR_SIZE_Msk 534,29815
#define MPU_RASR_ENABLE_Pos 536,29949
#define MPU_RASR_ENABLE_Msk 537,30085
#define SCS_BASE 560,30870
#define SysTick_BASE 561,30983
#define NVIC_BASE 562,31096
#define SCB_BASE 563,31209
#define SCnSCB 565,31324
#define SCB 566,31438
#define SysTick 567,31552
#define NVIC 568,31666
  #define MPU_BASE 571,31808
  #define MPU 572,31922
#define _BIT_SHIFT(600,32938
#define _SHP_IDX(601,33020
#define _IP_IDX(602,33102
__STATIC_INLINE void NVIC_EnableIRQ(611,33405
__STATIC_INLINE void NVIC_DisableIRQ(623,33740
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(639,34190
__STATIC_INLINE void NVIC_SetPendingIRQ(651,34522
__STATIC_INLINE void NVIC_ClearPendingIRQ(663,34836
__STATIC_INLINE void NVIC_SetPriority(678,35245
__STATIC_INLINE uint32_t NVIC_GetPriority(700,36151
__STATIC_INLINE void NVIC_SystemReset(714,36656
__STATIC_INLINE uint32_t SysTick_Config(752,38238

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc300.h,23961
#define __CORE_SC300_H_GENERIC32,1199
#define __SC300_CMSIS_VERSION_MAIN 56,2081
#define __SC300_CMSIS_VERSION_SUB 57,2198
#define __SC300_CMSIS_VERSION 58,2315
#define __CORTEX_SC 61,2511
  #define __ASM 65,2660
  #define __INLINE 66,2777
  #define __STATIC_INLINE 67,2894
  #define __ASM 70,2970
  #define __INLINE 71,3087
  #define __STATIC_INLINE 72,3241
  #define __ASM 75,3313
  #define __INLINE 76,3430
  #define __STATIC_INLINE 77,3547
  #define __ASM 80,3622
  #define __INLINE 81,3739
  #define __STATIC_INLINE 82,3856
#define __FPU_USED 88,4012
#define __CORE_SC300_H_DEPENDANT118,5044
    #define __SC300_REV 123,5184
    #define __MPU_PRESENT 128,5345
    #define __NVIC_PRIO_BITS 133,5506
    #define __Vendor_SysTickConfig 138,5676
  #define   __I 152,6160
  #define   __I 154,6265
#define     __O 156,6371
#define     __IO 157,6469
    uint32_t _reserved0:_reserved0190,7423
    uint32_t _reserved0:_reserved0192,7528
    uint32_t GE:GE193,7626
    uint32_t _reserved1:_reserved1194,7724
    uint32_t Q:Q196,7830
    uint32_t V:V197,7928
    uint32_t C:C198,8026
    uint32_t Z:Z199,8124
    uint32_t N:N200,8222
  } b;201,8320
  uint32_t w;202,8418
} APSR_Type;203,8516
    uint32_t ISR:ISR212,8652
    uint32_t _reserved0:_reserved0213,8750
  } b;214,8848
  uint32_t w;215,8946
} IPSR_Type;216,9044
    uint32_t ISR:ISR225,9187
    uint32_t _reserved0:_reserved0227,9311
    uint32_t _reserved0:_reserved0229,9416
    uint32_t GE:GE230,9514
    uint32_t _reserved1:_reserved1231,9612
    uint32_t T:T233,9718
    uint32_t IT:IT234,9816
    uint32_t Q:Q235,9914
    uint32_t V:V236,10012
    uint32_t C:C237,10110
    uint32_t Z:Z238,10208
    uint32_t N:N239,10306
  } b;240,10404
  uint32_t w;241,10502
} xPSR_Type;242,10600
    uint32_t nPRIV:nPRIV251,10723
    uint32_t SPSEL:SPSEL252,10821
    uint32_t FPCA:FPCA253,10919
    uint32_t _reserved0:_reserved0254,11017
  } b;255,11115
  uint32_t w;256,11213
} CONTROL_Type;257,11311
  __IO uint32_t ISER[ISER272,11658
       uint32_t RESERVED0[RESERVED0273,11769
  __IO uint32_t ICER[ICER274,11801
       uint32_t RSERVED1[RSERVED1275,11912
  __IO uint32_t ISPR[ISPR276,11943
       uint32_t RESERVED2[RESERVED2277,12054
  __IO uint32_t ICPR[ICPR278,12086
       uint32_t RESERVED3[RESERVED3279,12197
  __IO uint32_t IABR[IABR280,12229
       uint32_t RESERVED4[RESERVED4281,12340
  __IO uint8_t  IP[IP282,12372
       uint32_t RESERVED5[RESERVED5283,12483
  __O  uint32_t STIR;284,12516
}  NVIC_Type;285,12627
#define NVIC_STIR_INTID_Pos 288,12701
#define NVIC_STIR_INTID_Msk 289,12824
  __I  uint32_t CPUID;304,13253
  __IO uint32_t ICSR;305,13378
  __IO uint32_t VTOR;306,13503
  __IO uint32_t AIRCR;307,13628
  __IO uint32_t SCR;308,13753
  __IO uint32_t CCR;309,13878
  __IO uint8_t  SHP[SHP310,14003
  __IO uint32_t SHCSR;311,14128
  __IO uint32_t CFSR;312,14253
  __IO uint32_t HFSR;313,14378
  __IO uint32_t DFSR;314,14503
  __IO uint32_t MMFAR;315,14628
  __IO uint32_t BFAR;316,14753
  __IO uint32_t AFSR;317,14878
  __I  uint32_t PFR[PFR318,15003
  __I  uint32_t DFR;319,15128
  __I  uint32_t ADR;320,15253
  __I  uint32_t MMFR[MMFR321,15378
  __I  uint32_t ISAR[ISAR322,15503
       uint32_t RESERVED0[RESERVED0323,15628
  __IO uint32_t CPACR;324,15659
} SCB_Type;325,15784
#define SCB_CPUID_IMPLEMENTER_Pos 328,15837
#define SCB_CPUID_IMPLEMENTER_Msk 329,15968
#define SCB_CPUID_VARIANT_Pos 331,16097
#define SCB_CPUID_VARIANT_Msk 332,16224
#define SCB_CPUID_ARCHITECTURE_Pos 334,16349
#define SCB_CPUID_ARCHITECTURE_Msk 335,16481
#define SCB_CPUID_PARTNO_Pos 337,16611
#define SCB_CPUID_PARTNO_Msk 338,16737
#define SCB_CPUID_REVISION_Pos 340,16861
#define SCB_CPUID_REVISION_Msk 341,16989
#define SCB_ICSR_NMIPENDSET_Pos 344,17171
#define SCB_ICSR_NMIPENDSET_Msk 345,17300
#define SCB_ICSR_PENDSVSET_Pos 347,17427
#define SCB_ICSR_PENDSVSET_Msk 348,17555
#define SCB_ICSR_PENDSVCLR_Pos 350,17681
#define SCB_ICSR_PENDSVCLR_Msk 351,17809
#define SCB_ICSR_PENDSTSET_Pos 353,17935
#define SCB_ICSR_PENDSTSET_Msk 354,18063
#define SCB_ICSR_PENDSTCLR_Pos 356,18189
#define SCB_ICSR_PENDSTCLR_Msk 357,18317
#define SCB_ICSR_ISRPREEMPT_Pos 359,18443
#define SCB_ICSR_ISRPREEMPT_Msk 360,18572
#define SCB_ICSR_ISRPENDING_Pos 362,18699
#define SCB_ICSR_ISRPENDING_Msk 363,18828
#define SCB_ICSR_VECTPENDING_Pos 365,18955
#define SCB_ICSR_VECTPENDING_Msk 366,19085
#define SCB_ICSR_RETTOBASE_Pos 368,19213
#define SCB_ICSR_RETTOBASE_Msk 369,19341
#define SCB_ICSR_VECTACTIVE_Pos 371,19467
#define SCB_ICSR_VECTACTIVE_Msk 372,19596
#define SCB_VTOR_TBLBASE_Pos 375,19775
#define SCB_VTOR_TBLBASE_Msk 376,19901
#define SCB_VTOR_TBLOFF_Pos 378,20025
#define SCB_VTOR_TBLOFF_Msk 379,20150
#define SCB_AIRCR_VECTKEY_Pos 382,20345
#define SCB_AIRCR_VECTKEY_Msk 383,20472
#define SCB_AIRCR_VECTKEYSTAT_Pos 385,20597
#define SCB_AIRCR_VECTKEYSTAT_Msk 386,20728
#define SCB_AIRCR_ENDIANESS_Pos 388,20857
#define SCB_AIRCR_ENDIANESS_Msk 389,20986
#define SCB_AIRCR_PRIGROUP_Pos 391,21113
#define SCB_AIRCR_PRIGROUP_Msk 392,21241
#define SCB_AIRCR_SYSRESETREQ_Pos 394,21367
#define SCB_AIRCR_SYSRESETREQ_Msk 395,21498
#define SCB_AIRCR_VECTCLRACTIVE_Pos 397,21627
#define SCB_AIRCR_VECTCLRACTIVE_Msk 398,21760
#define SCB_AIRCR_VECTRESET_Pos 400,21891
#define SCB_AIRCR_VECTRESET_Msk 401,22020
#define SCB_SCR_SEVONPEND_Pos 404,22194
#define SCB_SCR_SEVONPEND_Msk 405,22321
#define SCB_SCR_SLEEPDEEP_Pos 407,22446
#define SCB_SCR_SLEEPDEEP_Msk 408,22573
#define SCB_SCR_SLEEPONEXIT_Pos 410,22698
#define SCB_SCR_SLEEPONEXIT_Msk 411,22827
#define SCB_CCR_STKALIGN_Pos 414,23008
#define SCB_CCR_STKALIGN_Msk 415,23134
#define SCB_CCR_BFHFNMIGN_Pos 417,23258
#define SCB_CCR_BFHFNMIGN_Msk 418,23385
#define SCB_CCR_DIV_0_TRP_Pos 420,23510
#define SCB_CCR_DIV_0_TRP_Msk 421,23637
#define SCB_CCR_UNALIGN_TRP_Pos 423,23762
#define SCB_CCR_UNALIGN_TRP_Msk 424,23891
#define SCB_CCR_USERSETMPEND_Pos 426,24018
#define SCB_CCR_USERSETMPEND_Msk 427,24148
#define SCB_CCR_NONBASETHRDENA_Pos 429,24276
#define SCB_CCR_NONBASETHRDENA_Msk 430,24408
#define SCB_SHCSR_USGFAULTENA_Pos 433,24603
#define SCB_SHCSR_USGFAULTENA_Msk 434,24734
#define SCB_SHCSR_BUSFAULTENA_Pos 436,24863
#define SCB_SHCSR_BUSFAULTENA_Msk 437,24994
#define SCB_SHCSR_MEMFAULTENA_Pos 439,25123
#define SCB_SHCSR_MEMFAULTENA_Msk 440,25254
#define SCB_SHCSR_SVCALLPENDED_Pos 442,25383
#define SCB_SHCSR_SVCALLPENDED_Msk 443,25515
#define SCB_SHCSR_BUSFAULTPENDED_Pos 445,25645
#define SCB_SHCSR_BUSFAULTPENDED_Msk 446,25779
#define SCB_SHCSR_MEMFAULTPENDED_Pos 448,25911
#define SCB_SHCSR_MEMFAULTPENDED_Msk 449,26045
#define SCB_SHCSR_USGFAULTPENDED_Pos 451,26177
#define SCB_SHCSR_USGFAULTPENDED_Msk 452,26311
#define SCB_SHCSR_SYSTICKACT_Pos 454,26443
#define SCB_SHCSR_SYSTICKACT_Msk 455,26573
#define SCB_SHCSR_PENDSVACT_Pos 457,26701
#define SCB_SHCSR_PENDSVACT_Msk 458,26830
#define SCB_SHCSR_MONITORACT_Pos 460,26957
#define SCB_SHCSR_MONITORACT_Msk 461,27087
#define SCB_SHCSR_SVCALLACT_Pos 463,27215
#define SCB_SHCSR_SVCALLACT_Msk 464,27344
#define SCB_SHCSR_USGFAULTACT_Pos 466,27471
#define SCB_SHCSR_USGFAULTACT_Msk 467,27602
#define SCB_SHCSR_BUSFAULTACT_Pos 469,27731
#define SCB_SHCSR_BUSFAULTACT_Msk 470,27862
#define SCB_SHCSR_MEMFAULTACT_Pos 472,27991
#define SCB_SHCSR_MEMFAULTACT_Msk 473,28122
#define SCB_CFSR_USGFAULTSR_Pos 476,28310
#define SCB_CFSR_USGFAULTSR_Msk 477,28456
#define SCB_CFSR_BUSFAULTSR_Pos 479,28600
#define SCB_CFSR_BUSFAULTSR_Msk 480,28744
#define SCB_CFSR_MEMFAULTSR_Pos 482,28886
#define SCB_CFSR_MEMFAULTSR_Msk 483,29040
#define SCB_HFSR_DEBUGEVT_Pos 486,29243
#define SCB_HFSR_DEBUGEVT_Msk 487,29370
#define SCB_HFSR_FORCED_Pos 489,29495
#define SCB_HFSR_FORCED_Msk 490,29620
#define SCB_HFSR_VECTTBL_Pos 492,29743
#define SCB_HFSR_VECTTBL_Msk 493,29869
#define SCB_DFSR_EXTERNAL_Pos 496,30044
#define SCB_DFSR_EXTERNAL_Msk 497,30171
#define SCB_DFSR_VCATCH_Pos 499,30296
#define SCB_DFSR_VCATCH_Msk 500,30421
#define SCB_DFSR_DWTTRAP_Pos 502,30544
#define SCB_DFSR_DWTTRAP_Msk 503,30670
#define SCB_DFSR_BKPT_Pos 505,30794
#define SCB_DFSR_BKPT_Msk 506,30917
#define SCB_DFSR_HALTED_Pos 508,31038
#define SCB_DFSR_HALTED_Msk 509,31163
       uint32_t RESERVED0[RESERVED0524,31635
  __I  uint32_t ICTR;525,31666
       uint32_t RESERVED1[RESERVED1526,31777
} SCnSCB_Type;527,31808
#define SCnSCB_ICTR_INTLINESNUM_Pos 530,31880
#define SCnSCB_ICTR_INTLINESNUM_Msk 531,32003
  __IO uint32_t CTRL;546,32430
  __IO uint32_t LOAD;547,32537
  __IO uint32_t VAL;548,32644
  __I  uint32_t CALIB;549,32751
} SysTick_Type;550,32858
#define SysTick_CTRL_COUNTFLAG_Pos 553,32930
#define SysTick_CTRL_COUNTFLAG_Msk 554,33062
#define SysTick_CTRL_CLKSOURCE_Pos 556,33192
#define SysTick_CTRL_CLKSOURCE_Msk 557,33324
#define SysTick_CTRL_TICKINT_Pos 559,33454
#define SysTick_CTRL_TICKINT_Msk 560,33584
#define SysTick_CTRL_ENABLE_Pos 562,33712
#define SysTick_CTRL_ENABLE_Msk 563,33841
#define SysTick_LOAD_RELOAD_Pos 566,34011
#define SysTick_LOAD_RELOAD_Msk 567,34140
#define SysTick_VAL_CURRENT_Pos 570,34311
#define SysTick_VAL_CURRENT_Msk 571,34440
#define SysTick_CALIB_NOREF_Pos 574,34615
#define SysTick_CALIB_NOREF_Msk 575,34744
#define SysTick_CALIB_SKEW_Pos 577,34871
#define SysTick_CALIB_SKEW_Msk 578,34999
#define SysTick_CALIB_TENMS_Pos 580,35125
#define SysTick_CALIB_TENMS_Msk 581,35254
    __O  uint8_t    u8;598,35749
    __O  uint16_t   u16;599,35862
    __O  uint32_t   u32;600,35975
  }  PORT 601,36088
       uint32_t RESERVED0[RESERVED0602,36201
  __IO uint32_t TER;603,36234
       uint32_t RESERVED1[RESERVED1604,36347
  __IO uint32_t TPR;605,36379
       uint32_t RESERVED2[RESERVED2606,36492
  __IO uint32_t TCR;607,36524
} ITM_Type;608,36637
#define ITM_TPR_PRIVMASK_Pos 611,36700
#define ITM_TPR_PRIVMASK_Msk 612,36823
#define ITM_TCR_BUSY_Pos 615,36990
#define ITM_TCR_BUSY_Msk 616,37109
#define ITM_TCR_TraceBusID_Pos 618,37226
#define ITM_TCR_TraceBusID_Msk 619,37346
#define ITM_TCR_GTSFREQ_Pos 621,37464
#define ITM_TCR_GTSFREQ_Msk 622,37605
#define ITM_TCR_TSPrescale_Pos 624,37744
#define ITM_TCR_TSPrescale_Msk 625,37869
#define ITM_TCR_SWOENA_Pos 627,37992
#define ITM_TCR_SWOENA_Msk 628,38113
#define ITM_TCR_TXENA_Pos 630,38232
#define ITM_TCR_TXENA_Msk 631,38352
#define ITM_TCR_SYNCENA_Pos 633,38470
#define ITM_TCR_SYNCENA_Msk 634,38592
#define ITM_TCR_TSENA_Pos 636,38712
#define ITM_TCR_TSENA_Msk 637,38832
#define ITM_TCR_ITMENA_Pos 639,38950
#define ITM_TCR_ITMENA_Msk 640,39079
  __IO uint32_t CTRL;655,39538
  __IO uint32_t CYCCNT;656,39651
  __IO uint32_t CPICNT;657,39764
  __IO uint32_t EXCCNT;658,39877
  __IO uint32_t SLEEPCNT;659,39990
  __IO uint32_t LSUCNT;660,40103
  __IO uint32_t FOLDCNT;661,40216
  __I  uint32_t PCSR;662,40329
  __IO uint32_t COMP0;663,40442
  __IO uint32_t MASK0;664,40555
  __IO uint32_t FUNCTION0;665,40668
       uint32_t RESERVED0[RESERVED0666,40781
  __IO uint32_t COMP1;667,40812
  __IO uint32_t MASK1;668,40925
  __IO uint32_t FUNCTION1;669,41038
       uint32_t RESERVED1[RESERVED1670,41151
  __IO uint32_t COMP2;671,41182
  __IO uint32_t MASK2;672,41295
  __IO uint32_t FUNCTION2;673,41408
       uint32_t RESERVED2[RESERVED2674,41521
  __IO uint32_t COMP3;675,41552
  __IO uint32_t MASK3;676,41665
  __IO uint32_t FUNCTION3;677,41778
} DWT_Type;678,41891
#define DWT_CTRL_NUMCOMP_Pos 681,41946
#define DWT_CTRL_NUMCOMP_Msk 682,42069
#define DWT_CTRL_NOTRCPKT_Pos 684,42190
#define DWT_CTRL_NOTRCPKT_Msk 685,42314
#define DWT_CTRL_NOEXTTRIG_Pos 687,42436
#define DWT_CTRL_NOEXTTRIG_Msk 688,42561
#define DWT_CTRL_NOCYCCNT_Pos 690,42684
#define DWT_CTRL_NOCYCCNT_Msk 691,42808
#define DWT_CTRL_NOPRFCNT_Pos 693,42930
#define DWT_CTRL_NOPRFCNT_Msk 694,43054
#define DWT_CTRL_CYCEVTENA_Pos 696,43176
#define DWT_CTRL_CYCEVTENA_Msk 697,43301
#define DWT_CTRL_FOLDEVTENA_Pos 699,43424
#define DWT_CTRL_FOLDEVTENA_Msk 700,43550
#define DWT_CTRL_LSUEVTENA_Pos 702,43674
#define DWT_CTRL_LSUEVTENA_Msk 703,43799
#define DWT_CTRL_SLEEPEVTENA_Pos 705,43922
#define DWT_CTRL_SLEEPEVTENA_Msk 706,44049
#define DWT_CTRL_EXCEVTENA_Pos 708,44174
#define DWT_CTRL_EXCEVTENA_Msk 709,44299
#define DWT_CTRL_CPIEVTENA_Pos 711,44422
#define DWT_CTRL_CPIEVTENA_Msk 712,44547
#define DWT_CTRL_EXCTRCENA_Pos 714,44670
#define DWT_CTRL_EXCTRCENA_Msk 715,44795
#define DWT_CTRL_PCSAMPLENA_Pos 717,44918
#define DWT_CTRL_PCSAMPLENA_Msk 718,45044
#define DWT_CTRL_SYNCTAP_Pos 720,45168
#define DWT_CTRL_SYNCTAP_Msk 721,45291
#define DWT_CTRL_CYCTAP_Pos 723,45412
#define DWT_CTRL_CYCTAP_Msk 724,45534
#define DWT_CTRL_POSTINIT_Pos 726,45654
#define DWT_CTRL_POSTINIT_Msk 727,45778
#define DWT_CTRL_POSTPRESET_Pos 729,45900
#define DWT_CTRL_POSTPRESET_Msk 730,46026
#define DWT_CTRL_CYCCNTENA_Pos 732,46150
#define DWT_CTRL_CYCCNTENA_Msk 733,46275
#define DWT_CPICNT_CPICNT_Pos 736,46440
#define DWT_CPICNT_CPICNT_Msk 737,46564
#define DWT_EXCCNT_EXCCNT_Pos 740,46743
#define DWT_EXCCNT_EXCCNT_Msk 741,46867
#define DWT_SLEEPCNT_SLEEPCNT_Pos 744,47033
#define DWT_SLEEPCNT_SLEEPCNT_Msk 745,47161
#define DWT_LSUCNT_LSUCNT_Pos 748,47329
#define DWT_LSUCNT_LSUCNT_Msk 749,47453
#define DWT_FOLDCNT_FOLDCNT_Pos 752,47632
#define DWT_FOLDCNT_FOLDCNT_Msk 753,47758
#define DWT_MASK_MASK_Pos 756,47930
#define DWT_MASK_MASK_Msk 757,48050
#define DWT_FUNCTION_MATCHED_Pos 760,48220
#define DWT_FUNCTION_MATCHED_Msk 761,48347
#define DWT_FUNCTION_DATAVADDR1_Pos 763,48472
#define DWT_FUNCTION_DATAVADDR1_Msk 764,48602
#define DWT_FUNCTION_DATAVADDR0_Pos 766,48730
#define DWT_FUNCTION_DATAVADDR0_Msk 767,48860
#define DWT_FUNCTION_DATAVSIZE_Pos 769,48988
#define DWT_FUNCTION_DATAVSIZE_Msk 770,49117
#define DWT_FUNCTION_LNK1ENA_Pos 772,49244
#define DWT_FUNCTION_LNK1ENA_Msk 773,49371
#define DWT_FUNCTION_DATAVMATCH_Pos 775,49496
#define DWT_FUNCTION_DATAVMATCH_Msk 776,49626
#define DWT_FUNCTION_CYCMATCH_Pos 778,49754
#define DWT_FUNCTION_CYCMATCH_Msk 779,49882
#define DWT_FUNCTION_EMITRANGE_Pos 781,50008
#define DWT_FUNCTION_EMITRANGE_Msk 782,50137
#define DWT_FUNCTION_FUNCTION_Pos 784,50264
#define DWT_FUNCTION_FUNCTION_Msk 785,50392
  __IO uint32_t SSPSR;800,50835
  __IO uint32_t CSPSR;801,50948
       uint32_t RESERVED0[RESERVED0802,51055
  __IO uint32_t ACPR;803,51086
       uint32_t RESERVED1[RESERVED1804,51195
  __IO uint32_t SPPR;805,51227
       uint32_t RESERVED2[RESERVED2806,51329
  __I  uint32_t FFSR;807,51362
  __IO uint32_t FFCR;808,51469
  __I  uint32_t FSCR;809,51577
       uint32_t RESERVED3[RESERVED3810,51691
  __I  uint32_t TRIGGER;811,51724
  __I  uint32_t FIFO0;812,51803
  __I  uint32_t ITATBCTR2;813,51895
       uint32_t RESERVED4[RESERVED4814,51976
  __I  uint32_t ITATBCTR0;815,52007
  __I  uint32_t FIFO1;816,52088
  __IO uint32_t ITCTRL;817,52180
       uint32_t RESERVED5[RESERVED5818,52276
  __IO uint32_t CLAIMSET;819,52308
  __IO uint32_t CLAIMCLR;820,52393
       uint32_t RESERVED7[RESERVED7821,52480
  __I  uint32_t DEVID;822,52511
  __I  uint32_t DEVTYPE;823,52593
} TPI_Type;824,52677
#define TPI_ACPR_PRESCALER_Pos 827,52753
#define TPI_ACPR_PRESCALER_Msk 828,52878
#define TPI_SPPR_TXMODE_Pos 831,53055
#define TPI_SPPR_TXMODE_Msk 832,53177
#define TPI_FFSR_FtNonStop_Pos 835,53356
#define TPI_FFSR_FtNonStop_Msk 836,53481
#define TPI_FFSR_TCPresent_Pos 838,53604
#define TPI_FFSR_TCPresent_Msk 839,53729
#define TPI_FFSR_FtStopped_Pos 841,53852
#define TPI_FFSR_FtStopped_Msk 842,53977
#define TPI_FFSR_FlInProg_Pos 844,54100
#define TPI_FFSR_FlInProg_Msk 845,54224
#define TPI_FFCR_TrigIn_Pos 848,54406
#define TPI_FFCR_TrigIn_Msk 849,54528
#define TPI_FFCR_EnFCont_Pos 851,54648
#define TPI_FFCR_EnFCont_Msk 852,54771
#define TPI_TRIGGER_TRIGGER_Pos 855,54932
#define TPI_TRIGGER_TRIGGER_Msk 856,55058
#define TPI_FIFO0_ITM_ATVALID_Pos 859,55243
#define TPI_FIFO0_ITM_ATVALID_Msk 860,55371
#define TPI_FIFO0_ITM_bytecount_Pos 862,55497
#define TPI_FIFO0_ITM_bytecount_Msk 863,55627
#define TPI_FIFO0_ETM_ATVALID_Pos 865,55755
#define TPI_FIFO0_ETM_ATVALID_Msk 866,55883
#define TPI_FIFO0_ETM_bytecount_Pos 868,56009
#define TPI_FIFO0_ETM_bytecount_Msk 869,56139
#define TPI_FIFO0_ETM2_Pos 871,56267
#define TPI_FIFO0_ETM2_Msk 872,56388
#define TPI_FIFO0_ETM1_Pos 874,56507
#define TPI_FIFO0_ETM1_Msk 875,56628
#define TPI_FIFO0_ETM0_Pos 877,56747
#define TPI_FIFO0_ETM0_Msk 878,56868
#define TPI_ITATBCTR2_ATREADY_Pos 881,57029
#define TPI_ITATBCTR2_ATREADY_Msk 882,57157
#define TPI_FIFO1_ITM_ATVALID_Pos 885,57344
#define TPI_FIFO1_ITM_ATVALID_Msk 886,57472
#define TPI_FIFO1_ITM_bytecount_Pos 888,57598
#define TPI_FIFO1_ITM_bytecount_Msk 889,57728
#define TPI_FIFO1_ETM_ATVALID_Pos 891,57856
#define TPI_FIFO1_ETM_ATVALID_Msk 892,57984
#define TPI_FIFO1_ETM_bytecount_Pos 894,58110
#define TPI_FIFO1_ETM_bytecount_Msk 895,58240
#define TPI_FIFO1_ITM2_Pos 897,58368
#define TPI_FIFO1_ITM2_Msk 898,58489
#define TPI_FIFO1_ITM1_Pos 900,58608
#define TPI_FIFO1_ITM1_Msk 901,58729
#define TPI_FIFO1_ITM0_Pos 903,58848
#define TPI_FIFO1_ITM0_Msk 904,58969
#define TPI_ITATBCTR0_ATREADY_Pos 907,59130
#define TPI_ITATBCTR0_ATREADY_Msk 908,59258
#define TPI_ITCTRL_Mode_Pos 911,59441
#define TPI_ITCTRL_Mode_Msk 912,59563
#define TPI_DEVID_NRZVALID_Pos 915,59721
#define TPI_DEVID_NRZVALID_Msk 916,59846
#define TPI_DEVID_MANCVALID_Pos 918,59969
#define TPI_DEVID_MANCVALID_Msk 919,60095
#define TPI_DEVID_PTINVALID_Pos 921,60219
#define TPI_DEVID_PTINVALID_Msk 922,60345
#define TPI_DEVID_MinBufSz_Pos 924,60469
#define TPI_DEVID_MinBufSz_Msk 925,60594
#define TPI_DEVID_AsynClkIn_Pos 927,60717
#define TPI_DEVID_AsynClkIn_Msk 928,60843
#define TPI_DEVID_NrTraceInput_Pos 930,60967
#define TPI_DEVID_NrTraceInput_Msk 931,61096
#define TPI_DEVTYPE_SubType_Pos 934,61263
#define TPI_DEVTYPE_SubType_Msk 935,61389
#define TPI_DEVTYPE_MajorType_Pos 937,61513
#define TPI_DEVTYPE_MajorType_Msk 938,61641
  __I  uint32_t TYPE;954,62107
  __IO uint32_t CTRL;955,62225
  __IO uint32_t RNR;956,62343
  __IO uint32_t RBAR;957,62461
  __IO uint32_t RASR;958,62579
  __IO uint32_t RBAR_A1;959,62697
  __IO uint32_t RASR_A1;960,62815
  __IO uint32_t RBAR_A2;961,62933
  __IO uint32_t RASR_A2;962,63051
  __IO uint32_t RBAR_A3;963,63169
  __IO uint32_t RASR_A3;964,63287
} MPU_Type;965,63405
#define MPU_TYPE_IREGION_Pos 968,63445
#define MPU_TYPE_IREGION_Msk 969,63571
#define MPU_TYPE_DREGION_Pos 971,63695
#define MPU_TYPE_DREGION_Msk 972,63821
#define MPU_TYPE_SEPARATE_Pos 974,63945
#define MPU_TYPE_SEPARATE_Msk 975,64072
#define MPU_CTRL_PRIVDEFENA_Pos 978,64225
#define MPU_CTRL_PRIVDEFENA_Msk 979,64354
#define MPU_CTRL_HFNMIENA_Pos 981,64481
#define MPU_CTRL_HFNMIENA_Msk 982,64608
#define MPU_CTRL_ENABLE_Pos 984,64733
#define MPU_CTRL_ENABLE_Msk 985,64858
#define MPU_RNR_REGION_Pos 988,65015
#define MPU_RNR_REGION_Msk 989,65139
#define MPU_RBAR_ADDR_Pos 992,65301
#define MPU_RBAR_ADDR_Msk 993,65424
#define MPU_RBAR_VALID_Pos 995,65545
#define MPU_RBAR_VALID_Msk 996,65669
#define MPU_RBAR_REGION_Pos 998,65791
#define MPU_RBAR_REGION_Msk 999,65916
#define MPU_RASR_ATTRS_Pos 1002,66085
#define MPU_RASR_ATTRS_Msk 1003,66230
#define MPU_RASR_SRD_Pos 1005,66373
#define MPU_RASR_SRD_Msk 1006,66510
#define MPU_RASR_SIZE_Pos 1008,66645
#define MPU_RASR_SIZE_Msk 1009,66781
#define MPU_RASR_ENABLE_Pos 1011,66915
#define MPU_RASR_ENABLE_Msk 1012,67051
  __IO uint32_t DHCSR;1028,67517
  __O  uint32_t DCRSR;1029,67633
  __IO uint32_t DCRDR;1030,67749
  __IO uint32_t DEMCR;1031,67865
} CoreDebug_Type;1032,67981
#define CoreDebug_DHCSR_DBGKEY_Pos 1035,68051
#define CoreDebug_DHCSR_DBGKEY_Msk 1036,68183
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1038,68313
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1039,68449
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1041,68583
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1042,68720
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1044,68855
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1045,68989
#define CoreDebug_DHCSR_S_SLEEP_Pos 1047,69121
#define CoreDebug_DHCSR_S_SLEEP_Msk 1048,69254
#define CoreDebug_DHCSR_S_HALT_Pos 1050,69385
#define CoreDebug_DHCSR_S_HALT_Msk 1051,69517
#define CoreDebug_DHCSR_S_REGRDY_Pos 1053,69647
#define CoreDebug_DHCSR_S_REGRDY_Msk 1054,69781
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1056,69913
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1057,70050
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1059,70185
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1060,70321
#define CoreDebug_DHCSR_C_STEP_Pos 1062,70455
#define CoreDebug_DHCSR_C_STEP_Msk 1063,70587
#define CoreDebug_DHCSR_C_HALT_Pos 1065,70717
#define CoreDebug_DHCSR_C_HALT_Msk 1066,70849
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1068,70979
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1069,71114
#define CoreDebug_DCRSR_REGWnR_Pos 1072,71292
#define CoreDebug_DCRSR_REGWnR_Msk 1073,71424
#define CoreDebug_DCRSR_REGSEL_Pos 1075,71554
#define CoreDebug_DCRSR_REGSEL_Msk 1076,71686
#define CoreDebug_DEMCR_TRCENA_Pos 1079,71868
#define CoreDebug_DEMCR_TRCENA_Msk 1080,72000
#define CoreDebug_DEMCR_MON_REQ_Pos 1082,72130
#define CoreDebug_DEMCR_MON_REQ_Msk 1083,72263
#define CoreDebug_DEMCR_MON_STEP_Pos 1085,72394
#define CoreDebug_DEMCR_MON_STEP_Msk 1086,72528
#define CoreDebug_DEMCR_MON_PEND_Pos 1088,72660
#define CoreDebug_DEMCR_MON_PEND_Msk 1089,72794
#define CoreDebug_DEMCR_MON_EN_Pos 1091,72926
#define CoreDebug_DEMCR_MON_EN_Msk 1092,73058
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1094,73188
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1095,73324
#define CoreDebug_DEMCR_VC_INTERR_Pos 1097,73458
#define CoreDebug_DEMCR_VC_INTERR_Msk 1098,73593
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1100,73726
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1101,73861
#define CoreDebug_DEMCR_VC_STATERR_Pos 1103,73994
#define CoreDebug_DEMCR_VC_STATERR_Msk 1104,74130
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1106,74264
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1107,74399
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1109,74532
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1110,74668
#define CoreDebug_DEMCR_VC_MMERR_Pos 1112,74802
#define CoreDebug_DEMCR_VC_MMERR_Msk 1113,74936
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1115,75068
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1116,75206
#define SCS_BASE 1128,75605
#define ITM_BASE 1129,75719
#define DWT_BASE 1130,75833
#define TPI_BASE 1131,75947
#define CoreDebug_BASE 1132,76061
#define SysTick_BASE 1133,76175
#define NVIC_BASE 1134,76289
#define SCB_BASE 1135,76403
#define SCnSCB 1137,76519
#define SCB 1138,76633
#define SysTick 1139,76747
#define NVIC 1140,76861
#define ITM 1141,76975
#define DWT 1142,77089
#define TPI 1143,77203
#define CoreDebug 1144,77317
  #define MPU_BASE 1147,77459
  #define MPU 1148,77573
__STATIC_INLINE void NVIC_SetPriorityGrouping(1185,78910
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1205,79866
__STATIC_INLINE void NVIC_EnableIRQ(1217,80264
__STATIC_INLINE void NVIC_DisableIRQ(1229,80644
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1245,81140
__STATIC_INLINE void NVIC_SetPendingIRQ(1257,81525
__STATIC_INLINE void NVIC_ClearPendingIRQ(1269,81889
__STATIC_INLINE uint32_t NVIC_GetActive(1284,82358
__STATIC_INLINE void NVIC_SetPriority(1299,82813
__STATIC_INLINE uint32_t NVIC_GetPriority(1319,83667
__STATIC_INLINE uint32_t NVIC_EncodePriority 1341,84707
__STATIC_INLINE void NVIC_DecodePriority 1369,86075
__STATIC_INLINE void NVIC_SystemReset(1387,86906
__STATIC_INLINE uint32_t SysTick_Config(1426,88600
#define                 ITM_RXBUFFER_EMPTY 1453,89830
__STATIC_INLINE uint32_t ITM_SendChar 1466,90364
__STATIC_INLINE int32_t ITM_ReceiveChar 1485,90916
__STATIC_INLINE int32_t ITM_CheckChar 1504,91459

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_common_tables.h,37
#define _ARM_COMMON_TABLES_H 25,827

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm3.h,24416
#define __CORE_CM3_H_GENERIC32,1199
#define __CM3_CMSIS_VERSION_MAIN 56,2080
#define __CM3_CMSIS_VERSION_SUB 57,2197
#define __CM3_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
#define __FPU_USED 92,4198
#define __CORE_CM3_H_DEPENDANT127,5407
    #define __CM3_REV 132,5543
    #define __MPU_PRESENT 137,5700
    #define __NVIC_PRIO_BITS 142,5861
    #define __Vendor_SysTickConfig 147,6031
  #define   __I 161,6515
  #define   __I 163,6620
#define     __O 165,6726
#define     __IO 166,6824
    uint32_t _reserved0:_reserved0199,7782
    uint32_t _reserved0:_reserved0201,7887
    uint32_t GE:GE202,7985
    uint32_t _reserved1:_reserved1203,8083
    uint32_t Q:Q205,8189
    uint32_t V:V206,8287
    uint32_t C:C207,8385
    uint32_t Z:Z208,8483
    uint32_t N:N209,8581
  } b;210,8679
  uint32_t w;211,8777
} APSR_Type;212,8875
    uint32_t ISR:ISR221,9011
    uint32_t _reserved0:_reserved0222,9109
  } b;223,9207
  uint32_t w;224,9305
} IPSR_Type;225,9403
    uint32_t ISR:ISR234,9546
    uint32_t _reserved0:_reserved0236,9670
    uint32_t _reserved0:_reserved0238,9775
    uint32_t GE:GE239,9873
    uint32_t _reserved1:_reserved1240,9971
    uint32_t T:T242,10077
    uint32_t IT:IT243,10175
    uint32_t Q:Q244,10273
    uint32_t V:V245,10371
    uint32_t C:C246,10469
    uint32_t Z:Z247,10567
    uint32_t N:N248,10665
  } b;249,10763
  uint32_t w;250,10861
} xPSR_Type;251,10959
    uint32_t nPRIV:nPRIV260,11082
    uint32_t SPSEL:SPSEL261,11180
    uint32_t FPCA:FPCA262,11278
    uint32_t _reserved0:_reserved0263,11376
  } b;264,11474
  uint32_t w;265,11572
} CONTROL_Type;266,11670
  __IO uint32_t ISER[ISER281,12017
       uint32_t RESERVED0[RESERVED0282,12128
  __IO uint32_t ICER[ICER283,12160
       uint32_t RSERVED1[RSERVED1284,12271
  __IO uint32_t ISPR[ISPR285,12302
       uint32_t RESERVED2[RESERVED2286,12413
  __IO uint32_t ICPR[ICPR287,12445
       uint32_t RESERVED3[RESERVED3288,12556
  __IO uint32_t IABR[IABR289,12588
       uint32_t RESERVED4[RESERVED4290,12699
  __IO uint8_t  IP[IP291,12731
       uint32_t RESERVED5[RESERVED5292,12842
  __O  uint32_t STIR;293,12875
}  NVIC_Type;294,12986
#define NVIC_STIR_INTID_Pos 297,13060
#define NVIC_STIR_INTID_Msk 298,13183
  __I  uint32_t CPUID;313,13612
  __IO uint32_t ICSR;314,13737
  __IO uint32_t VTOR;315,13862
  __IO uint32_t AIRCR;316,13987
  __IO uint32_t SCR;317,14112
  __IO uint32_t CCR;318,14237
  __IO uint8_t  SHP[SHP319,14362
  __IO uint32_t SHCSR;320,14487
  __IO uint32_t CFSR;321,14612
  __IO uint32_t HFSR;322,14737
  __IO uint32_t DFSR;323,14862
  __IO uint32_t MMFAR;324,14987
  __IO uint32_t BFAR;325,15112
  __IO uint32_t AFSR;326,15237
  __I  uint32_t PFR[PFR327,15362
  __I  uint32_t DFR;328,15487
  __I  uint32_t ADR;329,15612
  __I  uint32_t MMFR[MMFR330,15737
  __I  uint32_t ISAR[ISAR331,15862
       uint32_t RESERVED0[RESERVED0332,15987
  __IO uint32_t CPACR;333,16018
} SCB_Type;334,16143
#define SCB_CPUID_IMPLEMENTER_Pos 337,16196
#define SCB_CPUID_IMPLEMENTER_Msk 338,16327
#define SCB_CPUID_VARIANT_Pos 340,16456
#define SCB_CPUID_VARIANT_Msk 341,16583
#define SCB_CPUID_ARCHITECTURE_Pos 343,16708
#define SCB_CPUID_ARCHITECTURE_Msk 344,16840
#define SCB_CPUID_PARTNO_Pos 346,16970
#define SCB_CPUID_PARTNO_Msk 347,17096
#define SCB_CPUID_REVISION_Pos 349,17220
#define SCB_CPUID_REVISION_Msk 350,17348
#define SCB_ICSR_NMIPENDSET_Pos 353,17530
#define SCB_ICSR_NMIPENDSET_Msk 354,17659
#define SCB_ICSR_PENDSVSET_Pos 356,17786
#define SCB_ICSR_PENDSVSET_Msk 357,17914
#define SCB_ICSR_PENDSVCLR_Pos 359,18040
#define SCB_ICSR_PENDSVCLR_Msk 360,18168
#define SCB_ICSR_PENDSTSET_Pos 362,18294
#define SCB_ICSR_PENDSTSET_Msk 363,18422
#define SCB_ICSR_PENDSTCLR_Pos 365,18548
#define SCB_ICSR_PENDSTCLR_Msk 366,18676
#define SCB_ICSR_ISRPREEMPT_Pos 368,18802
#define SCB_ICSR_ISRPREEMPT_Msk 369,18931
#define SCB_ICSR_ISRPENDING_Pos 371,19058
#define SCB_ICSR_ISRPENDING_Msk 372,19187
#define SCB_ICSR_VECTPENDING_Pos 374,19314
#define SCB_ICSR_VECTPENDING_Msk 375,19444
#define SCB_ICSR_RETTOBASE_Pos 377,19572
#define SCB_ICSR_RETTOBASE_Msk 378,19700
#define SCB_ICSR_VECTACTIVE_Pos 380,19826
#define SCB_ICSR_VECTACTIVE_Msk 381,19955
#define SCB_VTOR_TBLBASE_Pos 385,20194
#define SCB_VTOR_TBLBASE_Msk 386,20320
#define SCB_VTOR_TBLOFF_Pos 388,20444
#define SCB_VTOR_TBLOFF_Msk 389,20569
#define SCB_VTOR_TBLOFF_Pos 391,20697
#define SCB_VTOR_TBLOFF_Msk 392,20822
#define SCB_AIRCR_VECTKEY_Pos 396,21025
#define SCB_AIRCR_VECTKEY_Msk 397,21152
#define SCB_AIRCR_VECTKEYSTAT_Pos 399,21277
#define SCB_AIRCR_VECTKEYSTAT_Msk 400,21408
#define SCB_AIRCR_ENDIANESS_Pos 402,21537
#define SCB_AIRCR_ENDIANESS_Msk 403,21666
#define SCB_AIRCR_PRIGROUP_Pos 405,21793
#define SCB_AIRCR_PRIGROUP_Msk 406,21921
#define SCB_AIRCR_SYSRESETREQ_Pos 408,22047
#define SCB_AIRCR_SYSRESETREQ_Msk 409,22178
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,22307
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,22440
#define SCB_AIRCR_VECTRESET_Pos 414,22571
#define SCB_AIRCR_VECTRESET_Msk 415,22700
#define SCB_SCR_SEVONPEND_Pos 418,22874
#define SCB_SCR_SEVONPEND_Msk 419,23001
#define SCB_SCR_SLEEPDEEP_Pos 421,23126
#define SCB_SCR_SLEEPDEEP_Msk 422,23253
#define SCB_SCR_SLEEPONEXIT_Pos 424,23378
#define SCB_SCR_SLEEPONEXIT_Msk 425,23507
#define SCB_CCR_STKALIGN_Pos 428,23688
#define SCB_CCR_STKALIGN_Msk 429,23814
#define SCB_CCR_BFHFNMIGN_Pos 431,23938
#define SCB_CCR_BFHFNMIGN_Msk 432,24065
#define SCB_CCR_DIV_0_TRP_Pos 434,24190
#define SCB_CCR_DIV_0_TRP_Msk 435,24317
#define SCB_CCR_UNALIGN_TRP_Pos 437,24442
#define SCB_CCR_UNALIGN_TRP_Msk 438,24571
#define SCB_CCR_USERSETMPEND_Pos 440,24698
#define SCB_CCR_USERSETMPEND_Msk 441,24828
#define SCB_CCR_NONBASETHRDENA_Pos 443,24956
#define SCB_CCR_NONBASETHRDENA_Msk 444,25088
#define SCB_SHCSR_USGFAULTENA_Pos 447,25283
#define SCB_SHCSR_USGFAULTENA_Msk 448,25414
#define SCB_SHCSR_BUSFAULTENA_Pos 450,25543
#define SCB_SHCSR_BUSFAULTENA_Msk 451,25674
#define SCB_SHCSR_MEMFAULTENA_Pos 453,25803
#define SCB_SHCSR_MEMFAULTENA_Msk 454,25934
#define SCB_SHCSR_SVCALLPENDED_Pos 456,26063
#define SCB_SHCSR_SVCALLPENDED_Msk 457,26195
#define SCB_SHCSR_BUSFAULTPENDED_Pos 459,26325
#define SCB_SHCSR_BUSFAULTPENDED_Msk 460,26459
#define SCB_SHCSR_MEMFAULTPENDED_Pos 462,26591
#define SCB_SHCSR_MEMFAULTPENDED_Msk 463,26725
#define SCB_SHCSR_USGFAULTPENDED_Pos 465,26857
#define SCB_SHCSR_USGFAULTPENDED_Msk 466,26991
#define SCB_SHCSR_SYSTICKACT_Pos 468,27123
#define SCB_SHCSR_SYSTICKACT_Msk 469,27253
#define SCB_SHCSR_PENDSVACT_Pos 471,27381
#define SCB_SHCSR_PENDSVACT_Msk 472,27510
#define SCB_SHCSR_MONITORACT_Pos 474,27637
#define SCB_SHCSR_MONITORACT_Msk 475,27767
#define SCB_SHCSR_SVCALLACT_Pos 477,27895
#define SCB_SHCSR_SVCALLACT_Msk 478,28024
#define SCB_SHCSR_USGFAULTACT_Pos 480,28151
#define SCB_SHCSR_USGFAULTACT_Msk 481,28282
#define SCB_SHCSR_BUSFAULTACT_Pos 483,28411
#define SCB_SHCSR_BUSFAULTACT_Msk 484,28542
#define SCB_SHCSR_MEMFAULTACT_Pos 486,28671
#define SCB_SHCSR_MEMFAULTACT_Msk 487,28802
#define SCB_CFSR_USGFAULTSR_Pos 490,28990
#define SCB_CFSR_USGFAULTSR_Msk 491,29136
#define SCB_CFSR_BUSFAULTSR_Pos 493,29280
#define SCB_CFSR_BUSFAULTSR_Msk 494,29424
#define SCB_CFSR_MEMFAULTSR_Pos 496,29566
#define SCB_CFSR_MEMFAULTSR_Msk 497,29720
#define SCB_HFSR_DEBUGEVT_Pos 500,29923
#define SCB_HFSR_DEBUGEVT_Msk 501,30050
#define SCB_HFSR_FORCED_Pos 503,30175
#define SCB_HFSR_FORCED_Msk 504,30300
#define SCB_HFSR_VECTTBL_Pos 506,30423
#define SCB_HFSR_VECTTBL_Msk 507,30549
#define SCB_DFSR_EXTERNAL_Pos 510,30724
#define SCB_DFSR_EXTERNAL_Msk 511,30851
#define SCB_DFSR_VCATCH_Pos 513,30976
#define SCB_DFSR_VCATCH_Msk 514,31101
#define SCB_DFSR_DWTTRAP_Pos 516,31224
#define SCB_DFSR_DWTTRAP_Msk 517,31350
#define SCB_DFSR_BKPT_Pos 519,31474
#define SCB_DFSR_BKPT_Msk 520,31597
#define SCB_DFSR_HALTED_Pos 522,31718
#define SCB_DFSR_HALTED_Msk 523,31843
       uint32_t RESERVED0[RESERVED0538,32315
  __I  uint32_t ICTR;539,32346
  __IO uint32_t ACTLR;541,32508
       uint32_t RESERVED1[RESERVED1543,32618
} SCnSCB_Type;545,32657
#define SCnSCB_ICTR_INTLINESNUM_Pos 548,32729
#define SCnSCB_ICTR_INTLINESNUM_Msk 549,32852
#define SCnSCB_ACTLR_DISFOLD_Pos 553,33021
#define SCnSCB_ACTLR_DISFOLD_Msk 554,33141
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 556,33259
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 557,33382
#define SCnSCB_ACTLR_DISMCYCINT_Pos 559,33503
#define SCnSCB_ACTLR_DISMCYCINT_Msk 560,33626
  __IO uint32_t CTRL;575,34053
  __IO uint32_t LOAD;576,34160
  __IO uint32_t VAL;577,34267
  __I  uint32_t CALIB;578,34374
} SysTick_Type;579,34481
#define SysTick_CTRL_COUNTFLAG_Pos 582,34553
#define SysTick_CTRL_COUNTFLAG_Msk 583,34685
#define SysTick_CTRL_CLKSOURCE_Pos 585,34815
#define SysTick_CTRL_CLKSOURCE_Msk 586,34947
#define SysTick_CTRL_TICKINT_Pos 588,35077
#define SysTick_CTRL_TICKINT_Msk 589,35207
#define SysTick_CTRL_ENABLE_Pos 591,35335
#define SysTick_CTRL_ENABLE_Msk 592,35464
#define SysTick_LOAD_RELOAD_Pos 595,35634
#define SysTick_LOAD_RELOAD_Msk 596,35763
#define SysTick_VAL_CURRENT_Pos 599,35934
#define SysTick_VAL_CURRENT_Msk 600,36063
#define SysTick_CALIB_NOREF_Pos 603,36238
#define SysTick_CALIB_NOREF_Msk 604,36367
#define SysTick_CALIB_SKEW_Pos 606,36494
#define SysTick_CALIB_SKEW_Msk 607,36622
#define SysTick_CALIB_TENMS_Pos 609,36748
#define SysTick_CALIB_TENMS_Msk 610,36877
    __O  uint8_t    u8;627,37372
    __O  uint16_t   u16;628,37485
    __O  uint32_t   u32;629,37598
  }  PORT 630,37711
       uint32_t RESERVED0[RESERVED0631,37824
  __IO uint32_t TER;632,37857
       uint32_t RESERVED1[RESERVED1633,37970
  __IO uint32_t TPR;634,38002
       uint32_t RESERVED2[RESERVED2635,38115
  __IO uint32_t TCR;636,38147
} ITM_Type;637,38260
#define ITM_TPR_PRIVMASK_Pos 640,38323
#define ITM_TPR_PRIVMASK_Msk 641,38446
#define ITM_TCR_BUSY_Pos 644,38613
#define ITM_TCR_BUSY_Msk 645,38732
#define ITM_TCR_TraceBusID_Pos 647,38849
#define ITM_TCR_TraceBusID_Msk 648,38969
#define ITM_TCR_GTSFREQ_Pos 650,39087
#define ITM_TCR_GTSFREQ_Msk 651,39228
#define ITM_TCR_TSPrescale_Pos 653,39367
#define ITM_TCR_TSPrescale_Msk 654,39492
#define ITM_TCR_SWOENA_Pos 656,39615
#define ITM_TCR_SWOENA_Msk 657,39736
#define ITM_TCR_TXENA_Pos 659,39855
#define ITM_TCR_TXENA_Msk 660,39975
#define ITM_TCR_SYNCENA_Pos 662,40093
#define ITM_TCR_SYNCENA_Msk 663,40215
#define ITM_TCR_TSENA_Pos 665,40335
#define ITM_TCR_TSENA_Msk 666,40455
#define ITM_TCR_ITMENA_Pos 668,40573
#define ITM_TCR_ITMENA_Msk 669,40702
  __IO uint32_t CTRL;684,41161
  __IO uint32_t CYCCNT;685,41274
  __IO uint32_t CPICNT;686,41387
  __IO uint32_t EXCCNT;687,41500
  __IO uint32_t SLEEPCNT;688,41613
  __IO uint32_t LSUCNT;689,41726
  __IO uint32_t FOLDCNT;690,41839
  __I  uint32_t PCSR;691,41952
  __IO uint32_t COMP0;692,42065
  __IO uint32_t MASK0;693,42178
  __IO uint32_t FUNCTION0;694,42291
       uint32_t RESERVED0[RESERVED0695,42404
  __IO uint32_t COMP1;696,42435
  __IO uint32_t MASK1;697,42548
  __IO uint32_t FUNCTION1;698,42661
       uint32_t RESERVED1[RESERVED1699,42774
  __IO uint32_t COMP2;700,42805
  __IO uint32_t MASK2;701,42918
  __IO uint32_t FUNCTION2;702,43031
       uint32_t RESERVED2[RESERVED2703,43144
  __IO uint32_t COMP3;704,43175
  __IO uint32_t MASK3;705,43288
  __IO uint32_t FUNCTION3;706,43401
} DWT_Type;707,43514
#define DWT_CTRL_NUMCOMP_Pos 710,43569
#define DWT_CTRL_NUMCOMP_Msk 711,43692
#define DWT_CTRL_NOTRCPKT_Pos 713,43813
#define DWT_CTRL_NOTRCPKT_Msk 714,43937
#define DWT_CTRL_NOEXTTRIG_Pos 716,44059
#define DWT_CTRL_NOEXTTRIG_Msk 717,44184
#define DWT_CTRL_NOCYCCNT_Pos 719,44307
#define DWT_CTRL_NOCYCCNT_Msk 720,44431
#define DWT_CTRL_NOPRFCNT_Pos 722,44553
#define DWT_CTRL_NOPRFCNT_Msk 723,44677
#define DWT_CTRL_CYCEVTENA_Pos 725,44799
#define DWT_CTRL_CYCEVTENA_Msk 726,44924
#define DWT_CTRL_FOLDEVTENA_Pos 728,45047
#define DWT_CTRL_FOLDEVTENA_Msk 729,45173
#define DWT_CTRL_LSUEVTENA_Pos 731,45297
#define DWT_CTRL_LSUEVTENA_Msk 732,45422
#define DWT_CTRL_SLEEPEVTENA_Pos 734,45545
#define DWT_CTRL_SLEEPEVTENA_Msk 735,45672
#define DWT_CTRL_EXCEVTENA_Pos 737,45797
#define DWT_CTRL_EXCEVTENA_Msk 738,45922
#define DWT_CTRL_CPIEVTENA_Pos 740,46045
#define DWT_CTRL_CPIEVTENA_Msk 741,46170
#define DWT_CTRL_EXCTRCENA_Pos 743,46293
#define DWT_CTRL_EXCTRCENA_Msk 744,46418
#define DWT_CTRL_PCSAMPLENA_Pos 746,46541
#define DWT_CTRL_PCSAMPLENA_Msk 747,46667
#define DWT_CTRL_SYNCTAP_Pos 749,46791
#define DWT_CTRL_SYNCTAP_Msk 750,46914
#define DWT_CTRL_CYCTAP_Pos 752,47035
#define DWT_CTRL_CYCTAP_Msk 753,47157
#define DWT_CTRL_POSTINIT_Pos 755,47277
#define DWT_CTRL_POSTINIT_Msk 756,47401
#define DWT_CTRL_POSTPRESET_Pos 758,47523
#define DWT_CTRL_POSTPRESET_Msk 759,47649
#define DWT_CTRL_CYCCNTENA_Pos 761,47773
#define DWT_CTRL_CYCCNTENA_Msk 762,47898
#define DWT_CPICNT_CPICNT_Pos 765,48063
#define DWT_CPICNT_CPICNT_Msk 766,48187
#define DWT_EXCCNT_EXCCNT_Pos 769,48366
#define DWT_EXCCNT_EXCCNT_Msk 770,48490
#define DWT_SLEEPCNT_SLEEPCNT_Pos 773,48656
#define DWT_SLEEPCNT_SLEEPCNT_Msk 774,48784
#define DWT_LSUCNT_LSUCNT_Pos 777,48952
#define DWT_LSUCNT_LSUCNT_Msk 778,49076
#define DWT_FOLDCNT_FOLDCNT_Pos 781,49255
#define DWT_FOLDCNT_FOLDCNT_Msk 782,49381
#define DWT_MASK_MASK_Pos 785,49553
#define DWT_MASK_MASK_Msk 786,49673
#define DWT_FUNCTION_MATCHED_Pos 789,49843
#define DWT_FUNCTION_MATCHED_Msk 790,49970
#define DWT_FUNCTION_DATAVADDR1_Pos 792,50095
#define DWT_FUNCTION_DATAVADDR1_Msk 793,50225
#define DWT_FUNCTION_DATAVADDR0_Pos 795,50353
#define DWT_FUNCTION_DATAVADDR0_Msk 796,50483
#define DWT_FUNCTION_DATAVSIZE_Pos 798,50611
#define DWT_FUNCTION_DATAVSIZE_Msk 799,50740
#define DWT_FUNCTION_LNK1ENA_Pos 801,50867
#define DWT_FUNCTION_LNK1ENA_Msk 802,50994
#define DWT_FUNCTION_DATAVMATCH_Pos 804,51119
#define DWT_FUNCTION_DATAVMATCH_Msk 805,51249
#define DWT_FUNCTION_CYCMATCH_Pos 807,51377
#define DWT_FUNCTION_CYCMATCH_Msk 808,51505
#define DWT_FUNCTION_EMITRANGE_Pos 810,51631
#define DWT_FUNCTION_EMITRANGE_Msk 811,51760
#define DWT_FUNCTION_FUNCTION_Pos 813,51887
#define DWT_FUNCTION_FUNCTION_Msk 814,52015
  __IO uint32_t SSPSR;829,52458
  __IO uint32_t CSPSR;830,52571
       uint32_t RESERVED0[RESERVED0831,52678
  __IO uint32_t ACPR;832,52709
       uint32_t RESERVED1[RESERVED1833,52818
  __IO uint32_t SPPR;834,52850
       uint32_t RESERVED2[RESERVED2835,52952
  __I  uint32_t FFSR;836,52985
  __IO uint32_t FFCR;837,53092
  __I  uint32_t FSCR;838,53200
       uint32_t RESERVED3[RESERVED3839,53314
  __I  uint32_t TRIGGER;840,53347
  __I  uint32_t FIFO0;841,53426
  __I  uint32_t ITATBCTR2;842,53518
       uint32_t RESERVED4[RESERVED4843,53599
  __I  uint32_t ITATBCTR0;844,53630
  __I  uint32_t FIFO1;845,53711
  __IO uint32_t ITCTRL;846,53803
       uint32_t RESERVED5[RESERVED5847,53899
  __IO uint32_t CLAIMSET;848,53931
  __IO uint32_t CLAIMCLR;849,54016
       uint32_t RESERVED7[RESERVED7850,54103
  __I  uint32_t DEVID;851,54134
  __I  uint32_t DEVTYPE;852,54216
} TPI_Type;853,54300
#define TPI_ACPR_PRESCALER_Pos 856,54376
#define TPI_ACPR_PRESCALER_Msk 857,54501
#define TPI_SPPR_TXMODE_Pos 860,54678
#define TPI_SPPR_TXMODE_Msk 861,54800
#define TPI_FFSR_FtNonStop_Pos 864,54979
#define TPI_FFSR_FtNonStop_Msk 865,55104
#define TPI_FFSR_TCPresent_Pos 867,55227
#define TPI_FFSR_TCPresent_Msk 868,55352
#define TPI_FFSR_FtStopped_Pos 870,55475
#define TPI_FFSR_FtStopped_Msk 871,55600
#define TPI_FFSR_FlInProg_Pos 873,55723
#define TPI_FFSR_FlInProg_Msk 874,55847
#define TPI_FFCR_TrigIn_Pos 877,56029
#define TPI_FFCR_TrigIn_Msk 878,56151
#define TPI_FFCR_EnFCont_Pos 880,56271
#define TPI_FFCR_EnFCont_Msk 881,56394
#define TPI_TRIGGER_TRIGGER_Pos 884,56555
#define TPI_TRIGGER_TRIGGER_Msk 885,56681
#define TPI_FIFO0_ITM_ATVALID_Pos 888,56866
#define TPI_FIFO0_ITM_ATVALID_Msk 889,56994
#define TPI_FIFO0_ITM_bytecount_Pos 891,57120
#define TPI_FIFO0_ITM_bytecount_Msk 892,57250
#define TPI_FIFO0_ETM_ATVALID_Pos 894,57378
#define TPI_FIFO0_ETM_ATVALID_Msk 895,57506
#define TPI_FIFO0_ETM_bytecount_Pos 897,57632
#define TPI_FIFO0_ETM_bytecount_Msk 898,57762
#define TPI_FIFO0_ETM2_Pos 900,57890
#define TPI_FIFO0_ETM2_Msk 901,58011
#define TPI_FIFO0_ETM1_Pos 903,58130
#define TPI_FIFO0_ETM1_Msk 904,58251
#define TPI_FIFO0_ETM0_Pos 906,58370
#define TPI_FIFO0_ETM0_Msk 907,58491
#define TPI_ITATBCTR2_ATREADY_Pos 910,58652
#define TPI_ITATBCTR2_ATREADY_Msk 911,58780
#define TPI_FIFO1_ITM_ATVALID_Pos 914,58967
#define TPI_FIFO1_ITM_ATVALID_Msk 915,59095
#define TPI_FIFO1_ITM_bytecount_Pos 917,59221
#define TPI_FIFO1_ITM_bytecount_Msk 918,59351
#define TPI_FIFO1_ETM_ATVALID_Pos 920,59479
#define TPI_FIFO1_ETM_ATVALID_Msk 921,59607
#define TPI_FIFO1_ETM_bytecount_Pos 923,59733
#define TPI_FIFO1_ETM_bytecount_Msk 924,59863
#define TPI_FIFO1_ITM2_Pos 926,59991
#define TPI_FIFO1_ITM2_Msk 927,60112
#define TPI_FIFO1_ITM1_Pos 929,60231
#define TPI_FIFO1_ITM1_Msk 930,60352
#define TPI_FIFO1_ITM0_Pos 932,60471
#define TPI_FIFO1_ITM0_Msk 933,60592
#define TPI_ITATBCTR0_ATREADY_Pos 936,60753
#define TPI_ITATBCTR0_ATREADY_Msk 937,60881
#define TPI_ITCTRL_Mode_Pos 940,61064
#define TPI_ITCTRL_Mode_Msk 941,61186
#define TPI_DEVID_NRZVALID_Pos 944,61344
#define TPI_DEVID_NRZVALID_Msk 945,61469
#define TPI_DEVID_MANCVALID_Pos 947,61592
#define TPI_DEVID_MANCVALID_Msk 948,61718
#define TPI_DEVID_PTINVALID_Pos 950,61842
#define TPI_DEVID_PTINVALID_Msk 951,61968
#define TPI_DEVID_MinBufSz_Pos 953,62092
#define TPI_DEVID_MinBufSz_Msk 954,62217
#define TPI_DEVID_AsynClkIn_Pos 956,62340
#define TPI_DEVID_AsynClkIn_Msk 957,62466
#define TPI_DEVID_NrTraceInput_Pos 959,62590
#define TPI_DEVID_NrTraceInput_Msk 960,62719
#define TPI_DEVTYPE_SubType_Pos 963,62886
#define TPI_DEVTYPE_SubType_Msk 964,63012
#define TPI_DEVTYPE_MajorType_Pos 966,63136
#define TPI_DEVTYPE_MajorType_Msk 967,63264
  __I  uint32_t TYPE;983,63730
  __IO uint32_t CTRL;984,63848
  __IO uint32_t RNR;985,63966
  __IO uint32_t RBAR;986,64084
  __IO uint32_t RASR;987,64202
  __IO uint32_t RBAR_A1;988,64320
  __IO uint32_t RASR_A1;989,64438
  __IO uint32_t RBAR_A2;990,64556
  __IO uint32_t RASR_A2;991,64674
  __IO uint32_t RBAR_A3;992,64792
  __IO uint32_t RASR_A3;993,64910
} MPU_Type;994,65028
#define MPU_TYPE_IREGION_Pos 997,65068
#define MPU_TYPE_IREGION_Msk 998,65194
#define MPU_TYPE_DREGION_Pos 1000,65318
#define MPU_TYPE_DREGION_Msk 1001,65444
#define MPU_TYPE_SEPARATE_Pos 1003,65568
#define MPU_TYPE_SEPARATE_Msk 1004,65695
#define MPU_CTRL_PRIVDEFENA_Pos 1007,65848
#define MPU_CTRL_PRIVDEFENA_Msk 1008,65977
#define MPU_CTRL_HFNMIENA_Pos 1010,66104
#define MPU_CTRL_HFNMIENA_Msk 1011,66231
#define MPU_CTRL_ENABLE_Pos 1013,66356
#define MPU_CTRL_ENABLE_Msk 1014,66481
#define MPU_RNR_REGION_Pos 1017,66638
#define MPU_RNR_REGION_Msk 1018,66762
#define MPU_RBAR_ADDR_Pos 1021,66924
#define MPU_RBAR_ADDR_Msk 1022,67047
#define MPU_RBAR_VALID_Pos 1024,67168
#define MPU_RBAR_VALID_Msk 1025,67292
#define MPU_RBAR_REGION_Pos 1027,67414
#define MPU_RBAR_REGION_Msk 1028,67539
#define MPU_RASR_ATTRS_Pos 1031,67708
#define MPU_RASR_ATTRS_Msk 1032,67853
#define MPU_RASR_SRD_Pos 1034,67996
#define MPU_RASR_SRD_Msk 1035,68133
#define MPU_RASR_SIZE_Pos 1037,68268
#define MPU_RASR_SIZE_Msk 1038,68404
#define MPU_RASR_ENABLE_Pos 1040,68538
#define MPU_RASR_ENABLE_Msk 1041,68674
  __IO uint32_t DHCSR;1057,69140
  __O  uint32_t DCRSR;1058,69256
  __IO uint32_t DCRDR;1059,69372
  __IO uint32_t DEMCR;1060,69488
} CoreDebug_Type;1061,69604
#define CoreDebug_DHCSR_DBGKEY_Pos 1064,69674
#define CoreDebug_DHCSR_DBGKEY_Msk 1065,69806
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1067,69936
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1068,70072
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1070,70206
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1071,70343
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1073,70478
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1074,70612
#define CoreDebug_DHCSR_S_SLEEP_Pos 1076,70744
#define CoreDebug_DHCSR_S_SLEEP_Msk 1077,70877
#define CoreDebug_DHCSR_S_HALT_Pos 1079,71008
#define CoreDebug_DHCSR_S_HALT_Msk 1080,71140
#define CoreDebug_DHCSR_S_REGRDY_Pos 1082,71270
#define CoreDebug_DHCSR_S_REGRDY_Msk 1083,71404
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1085,71536
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1086,71673
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1088,71808
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1089,71944
#define CoreDebug_DHCSR_C_STEP_Pos 1091,72078
#define CoreDebug_DHCSR_C_STEP_Msk 1092,72210
#define CoreDebug_DHCSR_C_HALT_Pos 1094,72340
#define CoreDebug_DHCSR_C_HALT_Msk 1095,72472
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1097,72602
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1098,72737
#define CoreDebug_DCRSR_REGWnR_Pos 1101,72915
#define CoreDebug_DCRSR_REGWnR_Msk 1102,73047
#define CoreDebug_DCRSR_REGSEL_Pos 1104,73177
#define CoreDebug_DCRSR_REGSEL_Msk 1105,73309
#define CoreDebug_DEMCR_TRCENA_Pos 1108,73491
#define CoreDebug_DEMCR_TRCENA_Msk 1109,73623
#define CoreDebug_DEMCR_MON_REQ_Pos 1111,73753
#define CoreDebug_DEMCR_MON_REQ_Msk 1112,73886
#define CoreDebug_DEMCR_MON_STEP_Pos 1114,74017
#define CoreDebug_DEMCR_MON_STEP_Msk 1115,74151
#define CoreDebug_DEMCR_MON_PEND_Pos 1117,74283
#define CoreDebug_DEMCR_MON_PEND_Msk 1118,74417
#define CoreDebug_DEMCR_MON_EN_Pos 1120,74549
#define CoreDebug_DEMCR_MON_EN_Msk 1121,74681
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1123,74811
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1124,74947
#define CoreDebug_DEMCR_VC_INTERR_Pos 1126,75081
#define CoreDebug_DEMCR_VC_INTERR_Msk 1127,75216
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1129,75349
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1130,75484
#define CoreDebug_DEMCR_VC_STATERR_Pos 1132,75617
#define CoreDebug_DEMCR_VC_STATERR_Msk 1133,75753
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1135,75887
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1136,76022
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1138,76155
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1139,76291
#define CoreDebug_DEMCR_VC_MMERR_Pos 1141,76425
#define CoreDebug_DEMCR_VC_MMERR_Msk 1142,76559
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1144,76691
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1145,76829
#define SCS_BASE 1157,77228
#define ITM_BASE 1158,77342
#define DWT_BASE 1159,77456
#define TPI_BASE 1160,77570
#define CoreDebug_BASE 1161,77684
#define SysTick_BASE 1162,77798
#define NVIC_BASE 1163,77912
#define SCB_BASE 1164,78026
#define SCnSCB 1166,78142
#define SCB 1167,78256
#define SysTick 1168,78370
#define NVIC 1169,78484
#define ITM 1170,78598
#define DWT 1171,78712
#define TPI 1172,78826
#define CoreDebug 1173,78940
  #define MPU_BASE 1176,79082
  #define MPU 1177,79196
__STATIC_INLINE void NVIC_SetPriorityGrouping(1214,80533
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1234,81489
__STATIC_INLINE void NVIC_EnableIRQ(1246,81887
__STATIC_INLINE void NVIC_DisableIRQ(1258,82267
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1274,82763
__STATIC_INLINE void NVIC_SetPendingIRQ(1286,83148
__STATIC_INLINE void NVIC_ClearPendingIRQ(1298,83512
__STATIC_INLINE uint32_t NVIC_GetActive(1313,83981
__STATIC_INLINE void NVIC_SetPriority(1328,84436
__STATIC_INLINE uint32_t NVIC_GetPriority(1348,85290
__STATIC_INLINE uint32_t NVIC_EncodePriority 1370,86330
__STATIC_INLINE void NVIC_DecodePriority 1398,87698
__STATIC_INLINE void NVIC_SystemReset(1416,88529
__STATIC_INLINE uint32_t SysTick_Config(1455,90223
#define                 ITM_RXBUFFER_EMPTY 1482,91453
__STATIC_INLINE uint32_t ITM_SendChar 1495,91987
__STATIC_INLINE int32_t ITM_ReceiveChar 1514,92539
__STATIC_INLINE int32_t ITM_CheckChar 1533,93082

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmFunc.h,2604
#define __CORE_CMFUNC_H25,1027
__STATIC_INLINE uint32_t __get_CONTROL(50,1755
__STATIC_INLINE void __set_CONTROL(63,2065
__STATIC_INLINE uint32_t __get_IPSR(76,2364
__STATIC_INLINE uint32_t __get_APSR(89,2642
__STATIC_INLINE uint32_t __get_xPSR(102,2920
__STATIC_INLINE uint32_t __get_PSP(115,3225
__STATIC_INLINE void __set_PSP(128,3573
__STATIC_INLINE uint32_t __get_MSP(141,3916
__STATIC_INLINE void __set_MSP(154,4252
__STATIC_INLINE uint32_t __get_PRIMASK(167,4613
__STATIC_INLINE void __set_PRIMASK(180,4911
#define __enable_fault_irq 194,5254
#define __disable_fault_irq 202,5470
__STATIC_INLINE uint32_t  __get_BASEPRI(211,5703
__STATIC_INLINE void __set_BASEPRI(224,6015
__STATIC_INLINE uint32_t __get_FAULTMASK(237,6339
__STATIC_INLINE void __set_FAULTMASK(250,6649
__STATIC_INLINE uint32_t __get_FPSCR(267,7093
__STATIC_INLINE void __set_FPSCR(284,7495
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(315,8314
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(326,8594
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(338,8869
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(353,9226
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(365,9531
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(380,9861
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(395,10191
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(410,10548
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(425,10939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(437,11273
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(452,11654
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(464,12009
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(479,12354
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(492,12701
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(503,12980
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(515,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(530,13640
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(542,13956
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(557,14313
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(573,14745
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(592,15199

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4_simd.h,6019
#define __CORE_CM4_SIMD_H29,1062
#define __SADD8 47,1715
#define __QADD8 48,1766
#define __SHADD8 49,1817
#define __UADD8 50,1869
#define __UQADD8 51,1920
#define __UHADD8 52,1972
#define __SSUB8 53,2024
#define __QSUB8 54,2075
#define __SHSUB8 55,2126
#define __USUB8 56,2178
#define __UQSUB8 57,2229
#define __UHSUB8 58,2281
#define __SADD16 59,2333
#define __QADD16 60,2385
#define __SHADD16 61,2437
#define __UADD16 62,2490
#define __UQADD16 63,2542
#define __UHADD16 64,2595
#define __SSUB16 65,2648
#define __QSUB16 66,2700
#define __SHSUB16 67,2752
#define __USUB16 68,2805
#define __UQSUB16 69,2857
#define __UHSUB16 70,2910
#define __SASX 71,2963
#define __QASX 72,3013
#define __SHASX 73,3063
#define __UASX 74,3114
#define __UQASX 75,3164
#define __UHASX 76,3215
#define __SSAX 77,3266
#define __QSAX 78,3316
#define __SHSAX 79,3366
#define __USAX 80,3417
#define __UQSAX 81,3467
#define __UHSAX 82,3518
#define __USAD8 83,3569
#define __USADA8 84,3620
#define __SSAT16 85,3672
#define __USAT16 86,3724
#define __UXTB16 87,3776
#define __UXTAB16 88,3828
#define __SXTB16 89,3881
#define __SXTAB16 90,3933
#define __SMUAD 91,3986
#define __SMUADX 92,4037
#define __SMLAD 93,4089
#define __SMLADX 94,4140
#define __SMLALD 95,4192
#define __SMLALDX 96,4244
#define __SMUSD 97,4297
#define __SMUSDX 98,4348
#define __SMLSD 99,4400
#define __SMLSDX 100,4451
#define __SMLSLD 101,4503
#define __SMLSLDX 102,4555
#define __SEL 103,4608
#define __QADD 104,4657
#define __QSUB 105,4707
#define __PKHBT(107,4759
#define __PKHTB(110,4953
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(142,6103
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(150,6331
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(158,6559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(166,6789
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(174,7017
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(182,7247
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(191,7479
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(199,7707
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(207,7935
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(215,8165
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(223,8393
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(231,8623
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(240,8855
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(248,9085
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(256,9315
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(264,9547
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(272,9777
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(280,10009
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(288,10241
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(296,10471
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(304,10701
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(312,10933
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(320,11163
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(328,11395
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(336,11627
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(344,11853
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(352,12079
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(360,12307
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(368,12533
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(376,12761
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(384,12989
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(392,13215
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(400,13441
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(408,13669
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(416,13895
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(424,14123
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(432,14351
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(440,14579
#define __SSAT16(448,14838
#define __USAT16(455,15037
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(462,15234
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(470,15434
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(478,15666
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(486,15866
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 494,16098
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 502,16328
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 510,16559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 518,16817
#define __SMLALD(526,17077
#define __SMLALDX(533,17477
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 540,17879
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 548,18109
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 556,18340
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 564,18598
#define __SMLSLD(572,18858
#define __SMLSLDX(579,19238
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 586,19620
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(594,19846
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(602,20070
#define __PKHBT(610,20296
#define __PKHTB(617,20536

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.c,688
GPIO_TypeDef* GPIO_PORT[GPIO_PORT73,2071
const uint16_t GPIO_PIN[GPIO_PIN76,2304
const uint32_t GPIO_CLK[GPIO_CLK78,2454
GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT82,2680
const uint16_t BUTTON_PIN[BUTTON_PIN84,2747
const uint32_t BUTTON_CLK[BUTTON_CLK86,2808
const uint16_t BUTTON_EXTI_LINE[BUTTON_EXTI_LINE88,2873
const uint8_t BUTTON_PORT_SOURCE[BUTTON_PORT_SOURCE90,2945
const uint8_t BUTTON_PIN_SOURCE[BUTTON_PIN_SOURCE92,3033
const uint8_t BUTTON_IRQn[BUTTON_IRQn93,3110
void STM_EVAL_LEDInit(126,3716
void STM_EVAL_LEDOn(156,4557
void STM_EVAL_LEDOff(175,4973
void STM_EVAL_LEDToggle(194,5393
void STM_EVAL_PBInit(210,5986
uint32_t STM_EVAL_PBGetState(254,7640

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.h,5200
#define __STM32F3_DISCOVERY_L3GD20_H32,1327
  uint8_t Power_Mode;60,1789
  uint8_t Output_DataRate;61,1871
  uint8_t Axes_Enable;62,1938
  uint8_t Band_Width;63,2003
  uint8_t BlockData_Update;64,2076
  uint8_t Endianness;65,2147
  uint8_t Full_Scale;66,2222
}L3GD20_InitTypeDef;L3GD20_InitTypeDef67,2296
  uint8_t HighPassFilter_Mode_Selection;72,2377
  uint8_t HighPassFilter_CutOff_Frequency;73,2451
}L3GD20_FilterConfigTypeDef;L3GD20_FilterConfigTypeDef74,2539
  uint8_t Latch_Request;79,2621
  uint8_t Interrupt_Axes;80,2722
  uint8_t Interrupt_ActiveEdge;81,2800
}L3GD20_InterruptConfigTypeDef;L3GD20_InterruptConfigTypeDef82,2876
#define READWRITE_CMD 98,3061
#define MULTIPLEBYTE_CMD 100,3155
#define DUMMY_BYTE 102,3306
#define L3GD20_FLAG_TIMEOUT 116,4124
#define L3GD20_SPI 121,4236
#define L3GD20_SPI_CLK 122,4283
#define L3GD20_SPI_SCK_PIN 124,4347
#define L3GD20_SPI_SCK_GPIO_PORT 125,4429
#define L3GD20_SPI_SCK_GPIO_CLK 126,4511
#define L3GD20_SPI_SCK_SOURCE 127,4573
#define L3GD20_SPI_SCK_AF 128,4631
#define L3GD20_SPI_MISO_PIN 130,4685
#define L3GD20_SPI_MISO_GPIO_PORT 131,4766
#define L3GD20_SPI_MISO_GPIO_CLK 132,4848
#define L3GD20_SPI_MISO_SOURCE 133,4910
#define L3GD20_SPI_MISO_AF 134,4968
#define L3GD20_SPI_MOSI_PIN 136,5022
#define L3GD20_SPI_MOSI_GPIO_PORT 137,5103
#define L3GD20_SPI_MOSI_GPIO_CLK 138,5185
#define L3GD20_SPI_MOSI_SOURCE 139,5247
#define L3GD20_SPI_MOSI_AF 140,5305
#define L3GD20_SPI_CS_PIN 142,5359
#define L3GD20_SPI_CS_GPIO_PORT 143,5441
#define L3GD20_SPI_CS_GPIO_CLK 144,5523
#define L3GD20_SPI_INT1_PIN 146,5587
#define L3GD20_SPI_INT1_GPIO_PORT 147,5669
#define L3GD20_SPI_INT1_GPIO_CLK 148,5751
#define L3GD20_SPI_INT1_EXTI_LINE 149,5813
#define L3GD20_SPI_INT1_EXTI_PORT_SOURCE 150,5866
#define L3GD20_SPI_INT1_EXTI_PIN_SOURCE 151,5929
#define L3GD20_SPI_INT1_EXTI_IRQn 152,5987
#define L3GD20_SPI_INT2_PIN 154,6043
#define L3GD20_SPI_INT2_GPIO_PORT 155,6125
#define L3GD20_SPI_INT2_GPIO_CLK 156,6207
#define L3GD20_SPI_INT2_EXTI_LINE 157,6269
#define L3GD20_SPI_INT2_EXTI_PORT_SOURCE 158,6322
#define L3GD20_SPI_INT2_EXTI_PIN_SOURCE 159,6385
#define L3GD20_SPI_INT2_EXTI_IRQn 160,6443
#define L3GD20_WHO_AM_I_ADDR 165,6745
#define L3GD20_CTRL_REG1_ADDR 166,6827
#define L3GD20_CTRL_REG2_ADDR 167,6897
#define L3GD20_CTRL_REG3_ADDR 168,6967
#define L3GD20_CTRL_REG4_ADDR 169,7037
#define L3GD20_CTRL_REG5_ADDR 170,7107
#define L3GD20_REFERENCE_REG_ADDR 171,7177
#define L3GD20_OUT_TEMP_ADDR 172,7247
#define L3GD20_STATUS_REG_ADDR 173,7316
#define L3GD20_OUT_X_L_ADDR 174,7383
#define L3GD20_OUT_X_H_ADDR 175,7452
#define L3GD20_OUT_Y_L_ADDR 176,7521
#define L3GD20_OUT_Y_H_ADDR 177,7590
#define L3GD20_OUT_Z_L_ADDR 178,7659
#define L3GD20_OUT_Z_H_ADDR 179,7728
#define L3GD20_FIFO_CTRL_REG_ADDR 180,7798
#define L3GD20_FIFO_SRC_REG_ADDR 181,7871
#define L3GD20_INT1_CFG_ADDR 183,7942
#define L3GD20_INT1_SRC_ADDR 184,8028
#define L3GD20_INT1_TSH_XH_ADDR 185,8107
#define L3GD20_INT1_TSH_XL_ADDR 186,8191
#define L3GD20_INT1_TSH_YH_ADDR 187,8275
#define L3GD20_INT1_TSH_YL_ADDR 188,8359
#define L3GD20_INT1_TSH_ZH_ADDR 189,8443
#define L3GD20_INT1_TSH_ZL_ADDR 190,8527
#define L3GD20_INT1_DURATION_ADDR 191,8611
#define I_AM_L3GD20	197,8942
#define L3GD20_MODE_POWERDOWN 202,9037
#define L3GD20_MODE_ACTIVE 203,9090
#define L3GD20_OUTPUT_DATARATE_1 211,9220
#define L3GD20_OUTPUT_DATARATE_2 212,9273
#define L3GD20_OUTPUT_DATARATE_3 213,9326
#define L3GD20_OUTPUT_DATARATE_4 214,9379
#define L3GD20_X_ENABLE 222,9498
#define L3GD20_Y_ENABLE 223,9550
#define L3GD20_Z_ENABLE 224,9602
#define L3GD20_AXES_ENABLE 225,9654
#define L3GD20_AXES_DISABLE 226,9706
#define L3GD20_BANDWIDTH_1 234,9829
#define L3GD20_BANDWIDTH_2 235,9881
#define L3GD20_BANDWIDTH_3 236,9933
#define L3GD20_BANDWIDTH_4 237,9985
#define L3GD20_FULLSCALE_250 245,10109
#define L3GD20_FULLSCALE_500 246,10169
#define L3GD20_FULLSCALE_2000 247,10229
#define L3GD20_BlockDataUpdate_Continous 255,10363
#define L3GD20_BlockDataUpdate_Single 256,10423
#define L3GD20_BLE_LSB 264,10559
#define L3GD20_BLE_MSB	265,10619
#define L3GD20_HIGHPASSFILTER_DISABLE 273,10758
#define L3GD20_HIGHPASSFILTER_ENABLE	274,10818
#define L3GD20_INT1INTERRUPT_DISABLE 282,10953
#define L3GD20_INT1INTERRUPT_ENABLE	283,11013
#define L3GD20_INT2INTERRUPT_DISABLE 291,11145
#define L3GD20_INT2INTERRUPT_ENABLE	292,11205
#define L3GD20_INT1INTERRUPT_LOW_EDGE 300,11341
#define L3GD20_INT1INTERRUPT_HIGH_EDGE 301,11401
#define L3GD20_BOOT_NORMALMODE 309,11534
#define L3GD20_BOOT_REBOOTMEMORY 310,11594
#define L3GD20_HPM_NORMAL_MODE_RES 318,11733
#define L3GD20_HPM_REF_SIGNAL 319,11793
#define L3GD20_HPM_NORMAL_MODE 320,11853
#define L3GD20_HPM_AUTORESET_INT 321,11913
#define L3GD20_HPFCF_0 329,12055
#define L3GD20_HPFCF_1 330,12097
#define L3GD20_HPFCF_2 331,12139
#define L3GD20_HPFCF_3 332,12181
#define L3GD20_HPFCF_4 333,12223
#define L3GD20_HPFCF_5 334,12265
#define L3GD20_HPFCF_6 335,12307
#define L3GD20_HPFCF_7 336,12349
#define L3GD20_HPFCF_8 337,12391
#define L3GD20_HPFCF_9 338,12433
#define L3GD20_CS_LOW(347,12568
#define L3GD20_CS_HIGH(348,12658

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.h,1390
#define __STM32F3_DISCOVERY_H31,1326
  LED3 57,1816
  LED4 58,1829
  LED5 59,1842
  LED6 60,1855
  LED7 61,1868
  LED8 62,1881
  LED9 63,1894
  LED10 64,1907
} Led_TypeDef;65,1920
  BUTTON_USER 69,1958
} Button_TypeDef;70,1978
  BUTTON_MODE_GPIO 74,2019
  BUTTON_MODE_EXTI 75,2044
} ButtonMode_TypeDef;76,2068
#define LEDn 88,2260
#define LED6_PIN 90,2306
#define LED6_GPIO_PORT 91,2360
#define LED6_GPIO_CLK 92,2408
#define LED8_PIN 94,2474
#define LED8_GPIO_PORT 95,2528
#define LED8_GPIO_CLK 96,2576
#define LED10_PIN 98,2644
#define LED10_GPIO_PORT 99,2698
#define LED10_GPIO_CLK 100,2746
#define LED9_PIN 102,2814
#define LED9_GPIO_PORT 103,2868
#define LED9_GPIO_CLK 104,2916
#define LED7_PIN 106,2983
#define LED7_GPIO_PORT 107,3037
#define LED7_GPIO_CLK 108,3085
#define LED5_PIN 110,3150
#define LED5_GPIO_PORT 111,3204
#define LED5_GPIO_CLK 112,3252
#define LED3_PIN 114,3317
#define LED3_GPIO_PORT 115,3370
#define LED3_GPIO_CLK 116,3418
#define LED4_PIN 118,3483
#define LED4_GPIO_PORT 119,3536
#define LED4_GPIO_CLK 120,3584
#define BUTTONn 128,3739
#define USER_BUTTON_PIN 133,3827
#define USER_BUTTON_GPIO_PORT 134,3878
#define USER_BUTTON_GPIO_CLK 135,3924
#define USER_BUTTON_EXTI_LINE 136,3984
#define USER_BUTTON_EXTI_PORT_SOURCE 137,4035
#define USER_BUTTON_EXTI_PIN_SOURCE 138,4096
#define USER_BUTTON_EXTI_IRQn 139,4152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.c,762
__IO uint32_t  LSM303DLHC_Timeout 71,1916
void LSM303DLHC_AccInit(94,2458
void LSM303DLHC_AccRebootCmd(120,3508
void LSM303DLHC_AccFilterConfig(140,4147
void LSM303DLHC_AccFilterCmd(167,5254
void LSM303DLHC_AccFilterClickCmd(190,5965
void LSM303DLHC_AccIT1Config(219,7008
void LSM303DLHC_AccIT2Config(256,8190
void LSM303DLHC_AccINT1InterruptConfig(286,8939
void LSM303DLHC_AccINT2InterruptConfig(314,9688
void LSM303DLHC_AccClickITConfig(342,10437
uint8_t LSM303DLHC_AccGetDataStatus(368,11072
void LSM303DLHC_MagInit(384,11528
uint8_t LSM303DLHC_MagGetDataStatus(415,12701
uint16_t LSM303DLHC_Write(432,13250
uint16_t LSM303DLHC_Read(495,15747
static void LSM303DLHC_LowLevel_Init(568,18218
uint32_t LSM303DLHC_TIMEOUT_UserCallback(658,21740

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.c,511
__IO uint32_t  L3GD20Timeout 71,1884
void L3GD20_Init(95,2437
void L3GD20_RebootCmd(121,3378
void L3GD20_INT1InterruptConfig(141,3970
void L3GD20_INT1InterruptCmd(176,5097
void L3GD20_INT2InterruptCmd(198,5700
void L3GD20_FilterConfig(218,6279
void L3GD20_FilterCmd(243,7131
uint8_t L3GD20_GetDataStatus(263,7597
void L3GD20_Write(280,8075
void L3GD20_Read(314,9201
static void L3GD20_LowLevel_Init(347,10107
static uint8_t L3GD20_SendByte(434,13626
uint32_t L3GD20_TIMEOUT_UserCallback(463,14476

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.h,9254
#define __STM32F3_DISCOVERY_LSM303DLHC_H32,1339
  uint8_t Power_Mode;64,1869
  uint8_t AccOutput_DataRate;65,1945
  uint8_t Axes_Enable;66,2012
  uint8_t High_Resolution;67,2077
  uint8_t BlockData_Update;68,2165
  uint8_t Endianness;69,2236
  uint8_t AccFull_Scale;70,2311
}LSM303DLHCAcc_InitTypeDef;LSM303DLHCAcc_InitTypeDef71,2385
  uint8_t HighPassFilter_Mode_Selection;76,2481
  uint8_t HighPassFilter_CutOff_Frequency;77,2555
  uint8_t HighPassFilter_AOI1;78,2643
  uint8_t HighPassFilter_AOI2;79,2751
}LSM303DLHCAcc_FilterConfigTypeDef;LSM303DLHCAcc_FilterConfigTypeDef80,2859
  uint8_t Temperature_Sensor;85,2946
  uint8_t MagOutput_DataRate;86,3032
  uint8_t Working_Mode;87,3098
  uint8_t MagFull_Scale;88,3165
}LSM303DLHCMag_InitTypeDef;LSM303DLHCMag_InitTypeDef89,3238
#define LSM303DLHC_OK 97,3367
#define LSM303DLHC_FAIL 98,3427
#define LSM303DLHC_FLAG_TIMEOUT 112,4261
#define LSM303DLHC_LONG_TIMEOUT 113,4325
#define LSM303DLHC_I2C 117,4469
#define LSM303DLHC_I2C_CLK 118,4520
#define LSM303DLHC_I2C_SCK_PIN 120,4588
#define LSM303DLHC_I2C_SCK_GPIO_PORT 121,4674
#define LSM303DLHC_I2C_SCK_GPIO_CLK 122,4760
#define LSM303DLHC_I2C_SCK_SOURCE 123,4826
#define LSM303DLHC_I2C_SCK_AF 124,4888
#define LSM303DLHC_I2C_SDA_PIN 126,4946
#define LSM303DLHC_I2C_SDA_GPIO_PORT 127,5031
#define LSM303DLHC_I2C_SDA_GPIO_CLK 128,5117
#define LSM303DLHC_I2C_SDA_SOURCE 129,5183
#define LSM303DLHC_I2C_SDA_AF 130,5245
#define LSM303DLHC_DRDY_PIN 132,5303
#define LSM303DLHC_DRDY_GPIO_PORT 133,5389
#define LSM303DLHC_DRDY_GPIO_CLK 134,5475
#define LSM303DLHC_DRDY_EXTI_LINE 135,5541
#define LSM303DLHC_DRDY_EXTI_PORT_SOURCE 136,5598
#define LSM303DLHC_DRDY_EXTI_PIN_SOURCE 137,5665
#define LSM303DLHC_DRDY_EXTI_IRQn 138,5727
#define LSM303DLHC_I2C_INT1_PIN 140,5790
#define LSM303DLHC_I2C_INT1_GPIO_PORT 141,5876
#define LSM303DLHC_I2C_INT1_GPIO_CLK 142,5962
#define LSM303DLHC_I2C_INT1_EXTI_LINE 143,6028
#define LSM303DLHC_I2C_INT1_EXTI_PORT_SOURCE 144,6085
#define LSM303DLHC_I2C_INT1_EXTI_PIN_SOURCE 145,6152
#define LSM303DLHC_I2C_INT1_EXTI_IRQn 146,6214
#define LSM303DLHC_I2C_INT2_PIN 148,6274
#define LSM303DLHC_I2C_INT2_GPIO_PORT 149,6360
#define LSM303DLHC_I2C_INT2_GPIO_CLK 150,6446
#define LSM303DLHC_I2C_INT2_EXTI_LINE 151,6512
#define LSM303DLHC_I2C_INT2_EXTI_PORT_SOURCE 152,6569
#define LSM303DLHC_I2C_INT2_EXTI_PIN_SOURCE 153,6636
#define LSM303DLHC_I2C_INT2_EXTI_IRQn 154,6700
#define LSM303DLHC_CTRL_REG1_A 160,7038
#define LSM303DLHC_CTRL_REG2_A 161,7128
#define LSM303DLHC_CTRL_REG3_A 162,7218
#define LSM303DLHC_CTRL_REG4_A 163,7308
#define LSM303DLHC_CTRL_REG5_A 164,7398
#define LSM303DLHC_CTRL_REG6_A 165,7488
#define LSM303DLHC_REFERENCE_A 166,7578
#define LSM303DLHC_STATUS_REG_A 167,7668
#define LSM303DLHC_OUT_X_L_A 168,7755
#define LSM303DLHC_OUT_X_H_A 169,7844
#define LSM303DLHC_OUT_Y_L_A 170,7933
#define LSM303DLHC_OUT_Y_H_A 171,8022
#define LSM303DLHC_OUT_Z_L_A 172,8111
#define LSM303DLHC_OUT_Z_H_A 173,8200
#define LSM303DLHC_FIFO_CTRL_REG_A 174,8290
#define LSM303DLHC_FIFO_SRC_REG_A 175,8383
#define LSM303DLHC_INT1_CFG_A 177,8474
#define LSM303DLHC_INT1_SOURCE_A 178,8580
#define LSM303DLHC_INT1_THS_A 179,8679
#define LSM303DLHC_INT1_DURATION_A 180,8781
#define LSM303DLHC_INT2_CFG_A 182,8884
#define LSM303DLHC_INT2_SOURCE_A 183,8990
#define LSM303DLHC_INT2_THS_A 184,9089
#define LSM303DLHC_INT2_DURATION_A 185,9191
#define LSM303DLHC_CLICK_CFG_A 187,9294
#define LSM303DLHC_CLICK_SOURCE_A 188,9394
#define LSM303DLHC_CLICK_THS_A 189,9489
#define LSM303DLHC_TIME_LIMIT_A 191,9589
#define LSM303DLHC_TIME_LATENCY_A 192,9680
#define LSM303DLHC_TIME_WINDOW_A 193,9773
#define LSM303DLHC_CRA_REG_M 196,9899
#define LSM303DLHC_CRB_REG_M 197,9991
#define LSM303DLHC_MR_REG_M 198,10083
#define LSM303DLHC_OUT_X_H_M 199,10176
#define LSM303DLHC_OUT_X_L_M 200,10267
#define LSM303DLHC_OUT_Z_H_M 201,10358
#define LSM303DLHC_OUT_Z_L_M 202,10449
#define LSM303DLHC_OUT_Y_H_M 203,10541
#define LSM303DLHC_OUT_Y_L_M 204,10632
#define LSM303DLHC_SR_REG_M 206,10725
#define LSM303DLHC_IRA_REG_M 207,10814
#define LSM303DLHC_IRB_REG_M 208,10900
#define LSM303DLHC_IRC_REG_M 209,10986
#define LSM303DLHC_TEMP_OUT_H_M 211,11074
#define LSM303DLHC_TEMP_OUT_L_M 212,11168
#define ACC_I2C_ADDRESS 217,11510
#define MAG_I2C_ADDRESS 218,11561
#define LSM303DLHC_NORMAL_MODE 223,11669
#define LSM303DLHC_LOWPOWER_MODE 224,11728
#define LSM303DLHC_ODR_1_HZ 232,11868
#define LSM303DLHC_ODR_10_HZ 233,11961
#define LSM303DLHC_ODR_25_HZ 234,12055
#define LSM303DLHC_ODR_50_HZ 235,12149
#define LSM303DLHC_ODR_100_HZ 236,12243
#define LSM303DLHC_ODR_200_HZ 237,12338
#define LSM303DLHC_ODR_400_HZ 238,12433
#define LSM303DLHC_ODR_1620_HZ_LP 239,12528
#define LSM303DLHC_ODR_1344_HZ 240,12647
#define LSM303DLHC_X_ENABLE 249,12860
#define LSM303DLHC_Y_ENABLE 250,12920
#define LSM303DLHC_Z_ENABLE 251,12980
#define LSM303DLHC_AXES_ENABLE 252,13040
#define LSM303DLHC_AXES_DISABLE 253,13100
#define LSM303DLHC_HR_ENABLE 261,13230
#define LSM303DLHC_HR_DISABLE 262,13290
#define LSM303DLHC_FULLSCALE_2G 270,13426
#define LSM303DLHC_FULLSCALE_4G 271,13500
#define LSM303DLHC_FULLSCALE_8G 272,13574
#define LSM303DLHC_FULLSCALE_16G 273,13648
#define LSM303DLHC_BlockUpdate_Continous 281,13800
#define LSM303DLHC_BlockUpdate_Single 282,13885
#define LSM303DLHC_BLE_LSB 290,14103
#define LSM303DLHC_BLE_MSB	291,14211
#define LSM303DLHC_BOOT_NORMALMODE 299,14388
#define LSM303DLHC_BOOT_REBOOTMEMORY 300,14448
#define LSM303DLHC_HPM_NORMAL_MODE_RES 308,14591
#define LSM303DLHC_HPM_REF_SIGNAL 309,14651
#define LSM303DLHC_HPM_NORMAL_MODE 310,14711
#define LSM303DLHC_HPM_AUTORESET_INT 311,14771
#define LSM303DLHC_HPFCF_8 319,14917
#define LSM303DLHC_HPFCF_16 320,14977
#define LSM303DLHC_HPFCF_32 321,15037
#define LSM303DLHC_HPFCF_64 322,15097
#define LSM303DLHC_HIGHPASSFILTER_DISABLE 330,15243
#define LSM303DLHC_HIGHPASSFILTER_ENABLE 331,15303
#define LSM303DLHC_HPF_CLICK_DISABLE 339,15453
#define LSM303DLHC_HPF_CLICK_ENABLE	340,15513
#define LSM303DLHC_HPF_AOI1_DISABLE 348,15660
#define LSM303DLHC_HPF_AOI1_ENABLE	349,15720
#define LSM303DLHC_HPF_AOI2_DISABLE 357,15868
#define LSM303DLHC_HPF_AOI2_ENABLE	358,15928
#define LSM303DLHC_IT1_CLICK 366,16085
#define LSM303DLHC_IT1_AOI1 367,16145
#define LSM303DLHC_IT1_AOI2 368,16205
#define LSM303DLHC_IT1_DRY1 369,16265
#define LSM303DLHC_IT1_DRY2 370,16325
#define LSM303DLHC_IT1_WTM 371,16385
#define LSM303DLHC_IT1_OVERRUN 372,16445
#define LSM303DLHC_IT2_CLICK 380,16609
#define LSM303DLHC_IT2_INT1 381,16669
#define LSM303DLHC_IT2_INT2 382,16729
#define LSM303DLHC_IT2_BOOT 383,16789
#define LSM303DLHC_IT2_ACT 384,16849
#define LSM303DLHC_IT2_HLACTIVE 385,16909
#define LSM303DLHC_OR_COMBINATION 393,17051
#define LSM303DLHC_AND_COMBINATION	394,17151
#define LSM303DLHC_MOV_RECOGNITION 395,17251
#define LSM303DLHC_POS_RECOGNITION	396,17344
#define LSM303DLHC_Z_HIGH 404,17503
#define LSM303DLHC_Z_LOW	405,17592
#define LSM303DLHC_Y_HIGH 406,17679
#define LSM303DLHC_Y_LOW	407,17768
#define LSM303DLHC_X_HIGH 408,17855
#define LSM303DLHC_X_LOW	409,17944
#define LSM303DLHC_Z_DOUBLE_CLICK 417,18105
#define LSM303DLHC_Z_SINGLE_CLICK	418,18194
#define LSM303DLHC_Y_DOUBLE_CLICK 419,18283
#define LSM303DLHC_Y_SINGLE_CLICK	420,18372
#define LSM303DLHC_X_DOUBLE_CLICK 421,18461
#define LSM303DLHC_X_SINGLE_CLICK	422,18550
#define LSM303DLHC_INT1INTERRUPT_DISABLE 430,18721
#define LSM303DLHC_INT1INTERRUPT_ENABLE	431,18781
#define LSM303DLHC_INT1INTERRUPT_LOW_EDGE 439,18925
#define LSM303DLHC_INT1INTERRUPT_HIGH_EDGE 440,18985
#define LSM303DLHC_ODR_0_75_HZ 448,19111
#define LSM303DLHC_ODR_1_5_HZ 449,19209
#define LSM303DLHC_ODR_3_0_HZ 450,19306
#define LSM303DLHC_ODR_7_5_HZ 451,19401
#define LSM303DLHC_ODR_15_HZ 452,19498
#define LSM303DLHC_ODR_30_HZ 453,19594
#define LSM303DLHC_ODR_75_HZ 454,19690
#define LSM303DLHC_ODR_220_HZ 455,19786
#define  LSM303DLHC_FS_1_3_GA 463,19950
#define  LSM303DLHC_FS_1_9_GA 464,20045
#define  LSM303DLHC_FS_2_5_GA 465,20140
#define  LSM303DLHC_FS_4_0_GA 466,20235
#define  LSM303DLHC_FS_4_7_GA 467,20330
#define  LSM303DLHC_FS_5_6_GA 468,20425
#define  LSM303DLHC_FS_8_1_GA 469,20520
#define LSM303DLHC_M_SENSITIVITY_XY_1_3Ga 478,20708
#define LSM303DLHC_M_SENSITIVITY_XY_1_9Ga 479,20834
#define LSM303DLHC_M_SENSITIVITY_XY_2_5Ga 480,20960
#define LSM303DLHC_M_SENSITIVITY_XY_4Ga 481,21086
#define LSM303DLHC_M_SENSITIVITY_XY_4_7Ga 482,21210
#define LSM303DLHC_M_SENSITIVITY_XY_5_6Ga 483,21336
#define LSM303DLHC_M_SENSITIVITY_XY_8_1Ga 484,21462
#define LSM303DLHC_M_SENSITIVITY_Z_1_3Ga 485,21588
#define LSM303DLHC_M_SENSITIVITY_Z_1_9Ga 486,21712
#define LSM303DLHC_M_SENSITIVITY_Z_2_5Ga 487,21836
#define LSM303DLHC_M_SENSITIVITY_Z_4Ga 488,21960
#define LSM303DLHC_M_SENSITIVITY_Z_4_7Ga 489,22082
#define LSM303DLHC_M_SENSITIVITY_Z_5_6Ga 490,22206
#define LSM303DLHC_M_SENSITIVITY_Z_8_1Ga 491,22330
#define LSM303DLHC_CONTINUOS_CONVERSION 499,22520
#define LSM303DLHC_SINGLE_CONVERSION 500,22620
#define LSM303DLHC_SLEEP 501,22716
#define LSM303DLHC_TEMPSENSOR_ENABLE 509,22897
#define LSM303DLHC_TEMPSENSOR_DISABLE 510,22989

../driver/src/f3d_led.c,165
static int leds[leds31,334
void f3d_led_init(34,463
void f3d_led_on(53,1064
void f3d_led_off(61,1247
void f3d_led_all_on(69,1430
void f3d_led_all_off(74,1511

../driver/src/f3d_button.c,63
void f3d_button_init(50,1121
uint8_t f3d_button_read(62,1467

../driver/src/f3d_gyro.c,201
void f3d_gyro_interface_init(49,1116
void f3d_gyro_init(101,3170
void f3d_gyro_read(130,3876
void f3d_gyro_write(154,4690
static uint8_t f3d_gyro_sendbyte(170,5127
void f3d_gyro_getdata(179,5483

../driver/src/f3d_uart.c,93
void f3d_uart_init(40,563
int putchar(75,1750
int getchar(80,1876
int getchar_nb(88,2031

../driver/inc/f3d_gyro.h,180
#define L3G_Sensitivity_250dps 49,1117
#define L3G_Sensitivity_500dps 50,1167
#define L3G_Sensitivity_2000dps 51,1217
#define GYRO_CS_LOW(53,1268
#define GYRO_CS_HIGH(54,1327

../driver/inc/f3d_uart.h,0

../driver/inc/f3d_button.h,0

../driver/inc/f3d_led.h,0

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_conf.h,99
#define __STM32F30X_CONF_H30,1252
  #define assert_param(73,2918
  #define assert_param(77,3156

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.h,25
#define __MAIN_H30,1230

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.c,275
void NMI_Handler(57,2332
void HardFault_Handler(66,2468
void MemManage_Handler(79,2698
void BusFault_Handler(92,2927
void UsageFault_Handler(105,3153
void SVC_Handler(118,3378
void DebugMon_Handler(127,3517
void PendSV_Handler(136,3655
void SysTick_Handler(145,3789

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/system_stm32f30x.c,261
#define VECT_TAB_OFFSET 104,4528
#define PLL_SOURCE_HSE_BYPASS 111,4976
  uint32_t SystemCoreClock 130,5415
  __I uint8_t AHBPrescTable[AHBPrescTable132,5457
void SystemInit(159,5975
void SystemCoreClockUpdate 238,9218
static void SetSysClock(290,11025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.h,33
#define __STM32F30X_IT_H30,1278

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/TrueSTUDIO/GPIO_IOToggle/syscalls.c,538
extern int __io_putchar(42,1312
extern int __io_getchar(43,1368
char *__env[__env47,1464
char **environ environ48,1489
void initialise_monitor_handles(52,1535
int _getpid(56,1578
int _kill(61,1617
void _exit 67,1685
int _read 73,1784
int _write(85,1949
caddr_t _sbrk(96,2113
int _close(119,2504
int _fstat(125,2549
int _isatty(131,2633
int _lseek(136,2676
int _open(141,2736
int _wait(147,2832
int _unlink(153,2895
int _times(159,2959
int _stat(164,3009
int _link(170,3094
int _fork(176,3166
int _execve(182,3222

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.c,125
#define BSRR_VAL 41,1509
GPIO_InitTypeDef        GPIO_InitStructure;44,1698
int main(53,1983
void assert_failed(141,4712

newlib_stubs.c,430
#undef errno24,525
char *__env[__env32,695
char **environ environ33,719
void _exit(37,787
int _close(44,873
int _execve(51,1021
int _fork(60,1203
int _fstat(70,1521
int _getpid(80,1776
int _isatty(88,1924
int _kill(106,2199
int _link(116,2351
int _lseek(125,2486
caddr_t _sbrk(134,2632
int _read(166,3353
int _stat(196,3886
clock_t _times(206,4061
int _unlink(214,4186
int _wait(223,4314
int _write(233,4556

main.c,235
#define TIMER 36,568
void putstring(40,611
int main(47,709
void assert_failed(68,1043
void strategy(75,1178
  enum {RUN,RUN76,1200
  enum {RUN, PAUSE_BUTTON,76,1200
  enum {RUN, PAUSE_BUTTON, PAUSE_SERIAL}PAUSE_SERIAL76,1200

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dbgmcu.c,210
#define IDCODE_DEVID_MASK 45,1739
uint32_t DBGMCU_GetREVID(73,2714
uint32_t DBGMCU_GetDEVID(83,2893
void DBGMCU_Config(115,4004
void DBGMCU_APB1PeriphConfig(152,5679
void DBGMCU_APB2PeriphConfig(181,6814

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_wwdg.c,341
#define CFR_WDGTB_MASK 103,4730
#define CFR_W_MASK 104,4780
#define BIT_MASK 105,4830
void WWDG_DeInit(133,5855
void WWDG_SetPrescaler(149,6456
void WWDG_SetWindowValue(168,7045
void WWDG_EnableIT(191,7631
void WWDG_SetCounter(203,7940
void WWDG_Enable(235,8896
FlagStatus WWDG_GetFlagStatus(263,9664
void WWDG_ClearFlag(283,9977

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_misc.c,210
#define AIRCR_VECTKEY_MASK 71,3045
void NVIC_PriorityGroupConfig(100,4582
void NVIC_Init(118,5324
void NVIC_SetVectorTable(161,7164
void NVIC_SystemLPConfig(180,7870
void SysTick_CLKSourceConfig(204,8607

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_flash.c,1227
#define RDPRT_MASK 91,3966
#define WRP01_MASK 92,4025
#define WRP23_MASK 93,4084
void FLASH_SetLatency(131,5666
void FLASH_HalfCycleAccessCmd(157,6461
void FLASH_PrefetchBufferCmd(178,6960
void FLASH_Unlock(228,8656
void FLASH_Lock(243,8955
FLASH_Status FLASH_ErasePage(261,9786
FLASH_Status FLASH_EraseAllPages(299,11030
FLASH_Status FLASH_ProgramWord(334,12252
FLASH_Status FLASH_ProgramHalfWord(392,14108
void FLASH_OB_Unlock(483,18211
void FLASH_OB_Lock(498,18526
void FLASH_OB_Launch(509,18753
FLASH_Status FLASH_OB_Erase(522,19186
FLASH_Status FLASH_OB_EnableWRP(592,21450
FLASH_Status FLASH_OB_RDPConfig(651,23489
FLASH_Status FLASH_OB_UserConfig(716,25725
FLASH_Status FLASH_OB_BOOTConfig(760,27110
FLASH_Status FLASH_OB_VDDAConfig(802,28448
FLASH_Status FLASH_OB_SRAMParityConfig(844,29746
FLASH_Status FLASH_OB_WriteUser(890,31685
FLASH_Status FLASH_ProgramOptionByteData(934,33265
uint8_t FLASH_OB_GetUser(965,34185
uint32_t FLASH_OB_GetWRP(976,34456
FlagStatus FLASH_OB_GetRDP(987,34757
void FLASH_ITConfig(1027,35831
FlagStatus FLASH_GetFlagStatus(1055,36762
void FLASH_ClearFlag(1083,37559
FLASH_Status FLASH_GetStatus(1098,37950
FLASH_Status FLASH_WaitForLastOperation(1134,38851

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_pwr.c,559
#define PWR_OFFSET 51,1967
#define CR_OFFSET 56,2093
#define DBP_BitNumber 57,2147
#define CR_DBP_BB 58,2186
#define PVDE_BitNumber 61,2318
#define CR_PVDE_BB 62,2357
#define CR_DS_MASK 67,2556
#define CR_PLS_MASK 68,2613
void PWR_DeInit(100,3829
void PWR_BackupAccessCmd(114,4335
void PWR_PVDLevelConfig(158,6171
void PWR_PVDCmd(183,6757
void PWR_WakeUpPinCmd(219,8005
void PWR_EnterSleepMode(351,14131
void PWR_EnterSTOPMode(391,15844
void PWR_EnterSTANDBYMode(438,17306
FlagStatus PWR_GetFlagStatus(488,19037
void PWR_ClearFlag(514,19645

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rtc.c,2336
#define RTC_TR_RESERVED_MASK 255,13923
#define RTC_DR_RESERVED_MASK 256,13979
#define RTC_INIT_MASK 257,14036
#define RTC_RSF_MASK 258,14094
#define RTC_FLAGS_MASK 259,14150
#define INITMODE_TIMEOUT 266,14705
#define SYNCHRO_TIMEOUT 267,14763
#define RECALPF_TIMEOUT 268,14821
#define SHPF_TIMEOUT 269,14879
ErrorStatus RTC_DeInit(326,18026
ErrorStatus RTC_Init(409,20474
void RTC_StructInit(455,21772
void RTC_WriteProtectionCmd(477,22611
ErrorStatus RTC_EnterInitMode(504,23370
void RTC_ExitInitMode(549,24545
ErrorStatus RTC_WaitForSynchro(571,25578
ErrorStatus RTC_RefClockCmd(622,26861
void RTC_BypassShadowCmd(670,28021
ErrorStatus RTC_SetTime(724,29682
void RTC_TimeStructInit(828,32696
void RTC_GetTime(847,33401
uint32_t RTC_GetSubSecond(880,34726
ErrorStatus RTC_SetDate(905,35600
void RTC_DateStructInit(996,38294
void RTC_GetDate(1015,39013
void RTC_SetAlarm(1075,41482
void RTC_AlarmStructInit(1186,45722
void RTC_GetAlarm(1216,47031
ErrorStatus RTC_AlarmCmd(1270,49570
void RTC_AlarmSubSecondConfig(1364,53974
uint32_t RTC_GetAlarmSubSecond(1405,55234
void RTC_WakeUpClockConfig(1453,56878
void RTC_SetWakeUpCounter(1480,57724
uint32_t RTC_GetWakeUpCounter(1501,58276
ErrorStatus RTC_WakeUpCmd(1513,58589
void RTC_DayLightSavingConfig(1589,60830
uint32_t RTC_GetStoreOperation(1616,61669
void RTC_OutputConfig(1654,63164
void RTC_CalibOutputCmd(1697,64439
void RTC_CalibOutputConfig(1729,65373
ErrorStatus RTC_SmoothCalibConfig(1765,66923
void RTC_TimeStampCmd(1841,69492
void RTC_GetTimeStamp(1885,70967
uint32_t RTC_GetTimeStampSubSecond(1929,73137
void RTC_TamperTriggerConfig(1967,74600
void RTC_TamperCmd(1997,75649
void RTC_TamperFilterConfig(2028,76790
void RTC_TamperSamplingFreqConfig(2062,78745
void RTC_TamperPinsPrechargeDuration(2085,79863
void RTC_TimeStampOnTamperDetectionCmd(2105,80604
void RTC_TamperPullUpCmd(2128,81246
void RTC_WriteBackupRegister(2169,82485
uint32_t RTC_ReadBackupRegister(2190,83100
void RTC_OutputTypeConfig(2230,84306
ErrorStatus RTC_SynchroShiftConfig(2268,85723
void RTC_ITConfig(2384,90413
FlagStatus RTC_GetFlagStatus(2434,92382
void RTC_ClearFlag(2472,93490
ITStatus RTC_GetITStatus(2494,94398
void RTC_ClearITPendingBit(2536,95762
static uint8_t RTC_ByteToBcd2(2559,96347
static uint8_t RTC_Bcd2ToByte(2577,96681

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_can.c,1315
#define MCR_DBF 86,4113
#define TMIDxR_TXRQ 89,4229
#define FMR_FINIT 92,4351
#define INAK_TIMEOUT 95,4455
#define SLAK_TIMEOUT 97,4534
#define CAN_FLAGS_TSR 100,4615
#define CAN_FLAGS_RF1R 102,4696
#define CAN_FLAGS_RF0R 104,4777
#define CAN_FLAGS_MSR 106,4857
#define CAN_FLAGS_ESR 108,4937
#define CAN_TXMAILBOX_0 111,5018
#define CAN_TXMAILBOX_1 112,5061
#define CAN_TXMAILBOX_2 113,5104
#define CAN_MODE_MASK 115,5150
void CAN_DeInit(152,6845
uint8_t CAN_Init(172,7626
void CAN_FilterInit(309,11444
void CAN_StructInit(400,15080
void CAN_SlaveStartBank(443,16353
void CAN_DBGFreeze(468,17226
void CAN_TTComModeCmd(497,18181
uint8_t CAN_Transmit(551,20033
uint8_t CAN_TransmitStatus(623,22811
void CAN_CancelTransmit(677,24505
void CAN_Receive(724,25980
void CAN_FIFORelease(773,27928
uint8_t CAN_MessagePending(796,28592
uint8_t CAN_OperatingModeRequest(846,30088
uint8_t CAN_Sleep(927,32248
uint8_t CAN_WakeUp(952,32990
uint8_t CAN_GetLastErrorCode(1014,35147
uint8_t CAN_GetReceiveErrorCounter(1039,36071
uint8_t CAN_GetLSBTransmitErrorCounter(1059,36616
void CAN_ITConfig(1218,45281
FlagStatus CAN_GetFlagStatus(1258,46931
void CAN_ClearFlag(1358,49793
ITStatus CAN_GetITStatus(1418,51974
void CAN_ClearITPendingBit(1522,55617
static ITStatus CheckITStatus(1600,58039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_syscfg.c,825
#define CFGR1_CLEAR_MASK 63,2521
#define SYSCFG_OFFSET 66,2665
#define CFGR1_OFFSET 70,2806
#define USBITRMP_BitNumber 71,2867
#define CFGR1_USBITRMP_BB 72,2911
#define CFGR2_OFFSET 76,3092
#define BYPADDRPAR_BitNumber 77,3153
#define CFGR1_BYPADDRPAR_BB 78,3197
void SYSCFG_DeInit(108,4373
void SYSCFG_MemoryRemapConfig(134,5383
void SYSCFG_DMAChannelRemapConfig(175,7286
void SYSCFG_TriggerRemapConfig(205,8423
void SYSCFG_EncoderRemapConfig(235,9585
void SYSCFG_USBInterruptLineRemapCmd(261,10742
void SYSCFG_I2CFastModePlusConfig(293,12596
void SYSCFG_ITConfig(325,13830
void SYSCFG_EXTILineConfig(351,14661
void SYSCFG_BreakConfig(375,15832
void SYSCFG_BypassParityCheckDisable(390,16264
void SYSCFG_SRAMWRPEnable(403,16696
FlagStatus SYSCFG_GetFlagStatus(419,17262
void SYSCFG_ClearFlag(448,18009

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_adc.c,2777
#define CFGR_CLEAR_Mask 92,4083
#define JSQR_CLEAR_Mask 95,4171
#define CCR_CLEAR_MASK 98,4254
#define JDR_Offset 101,4349
void ADC_DeInit(139,5885
void ADC_Init(168,6895
void ADC_StructInit(218,9008
void ADC_InjectedInit(239,10029
void ADC_InjectedStructInit(276,12072
void ADC_CommonInit(295,13156
void ADC_CommonStructInit(353,15331
void ADC_Cmd(379,16223
void ADC_StartCalibration(402,16787
uint32_t ADC_GetCalibrationValue(416,17126
void ADC_SetCalibrationValue(430,17502
void ADC_SelectCalibrationMode(448,18225
FlagStatus ADC_GetCalibrationStatus(464,18766
void ADC_DisableCmd(489,19392
FlagStatus ADC_GetDisableCmdStatus(504,19789
void ADC_VoltageRegulatorCmd(532,20537
void ADC_SelectDifferentialMode(576,22239
void ADC_SelectQueueOfContextMode(602,23028
void ADC_AutoDelayCmd(627,23721
void ADC_AnalogWatchdogCmd(694,26452
void ADC_AnalogWatchdog1ThresholdsConfig(719,27434
void ADC_AnalogWatchdog2ThresholdsConfig(744,28424
void ADC_AnalogWatchdog3ThresholdsConfig(768,29317
void ADC_AnalogWatchdog1SingleChannelConfig(808,31041
void ADC_AnalogWatchdog2SingleChannelConfig(849,32839
void ADC_AnalogWatchdog3SingleChannelConfig(890,34633
void ADC_TempSensorCmd(948,36897
void ADC_VrefintCmd(989,37928
void ADC_VbatCmd(1030,38914
void ADC_RegularChannelConfig(1162,44082
void ADC_RegularChannelSequencerLengthConfig(1269,47732
void ADC_ExternalTriggerConfig(1309,50060
void ADC_StartConversion(1326,50768
FlagStatus ADC_GetStartConversionStatus(1340,51170
void ADC_StopConversion(1365,51798
void ADC_DiscModeChannelCountConfig(1383,52326
void ADC_DiscModeCmd(1410,53298
uint16_t ADC_GetConversionValue(1432,53966
uint32_t ADC_GetDualModeConversionValue(1449,54694
void ADC_SetChannelOffset1(1497,56484
void ADC_SetChannelOffset2(1540,58320
void ADC_SetChannelOffset3(1583,60156
void ADC_SetChannelOffset4(1626,61992
void ADC_ChannelOffset1Cmd(1649,62755
void ADC_ChannelOffset2Cmd(1674,63422
void ADC_ChannelOffset3Cmd(1699,64089
void ADC_ChannelOffset4Cmd(1724,64756
void ADC_DMACmd(1775,66496
void ADC_DMAConfig(1799,67204
void ADC_InjectedChannelConfig(1880,70916
void ADC_InjectedSequencerLengthConfig(1943,73156
void ADC_ExternalTriggerInjectedConfig(1990,75930
void ADC_StartInjectedConversion(2010,76864
void ADC_StopInjectedConversion(2025,77336
FlagStatus ADC_GetStartInjectedConversionStatus(2039,77771
void ADC_AutoInjectedConvCmd(2068,78603
void ADC_InjectedDiscModeCmd(2094,79461
uint16_t ADC_GetInjectedConversionValue(2122,80498
void ADC_ITConfig(2255,86742
FlagStatus ADC_GetFlagStatus(2292,88206
void ADC_ClearFlag(2332,89681
FlagStatus ADC_GetCommonFlagStatus(2370,91849
void ADC_ClearCommonFlag(2431,94383
ITStatus ADC_GetITStatus(2467,95944
void ADC_ClearITPendingBit(2507,97537

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_gpio.c,430
void GPIO_DeInit(121,5318
void GPIO_Init(174,7048
void GPIO_StructInit(229,9126
void GPIO_PinLockConfig(250,10040
uint8_t GPIO_ReadInputDataBit(296,11298
uint16_t GPIO_ReadInputData(320,11892
uint8_t GPIO_ReadOutputDataBit(337,12477
uint16_t GPIO_ReadOutputData(361,13082
void GPIO_SetBits(378,13647
void GPIO_ResetBits(396,14255
void GPIO_WriteBit(418,15106
void GPIO_Write(442,15760
void GPIO_PinAFConfig(498,18218

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_opamp.c,678
#define OPAMP_CSR_DEFAULT_MASK 109,4557
#define OPAMP_CSR_TIMERMUX_MASK 110,4631
#define OPAMP_CSR_TRIMMING_MASK 111,4705
void OPAMP_DeInit(144,6046
void OPAMP_Init(164,7026
void OPAMP_StructInit(192,8122
void OPAMP_PGAConfig(209,8858
void OPAMP_VrefConfig(239,10241
void OPAMP_VrefConnectNonInvertingInput(271,11399
void OPAMP_VrefConnectADCCmd(297,12403
void OPAMP_TimerControlledMuxConfig(331,13906
void OPAMP_TimerControlledMuxCmd(364,15400
void OPAMP_Cmd(393,16478
uint32_t OPAMP_GetOutputLevel(424,17722
void OPAMP_OffsetTrimModeSelect(458,18846
void OPAMP_OffsetTrimConfig(484,20010
void OPAMP_StartCalibration(517,21293
void OPAMP_LockConfig(562,22797

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_iwdg.c,299
#define KR_KEY_RELOAD 108,5654
#define KR_KEY_ENABLE 109,5699
void IWDG_WriteAccessCmd(140,6998
void IWDG_SetPrescaler(160,7776
void IWDG_SetReload(173,8125
void IWDG_ReloadCounter(186,8454
void IWDG_SetWindowValue(197,8682
void IWDG_Enable(225,9368
FlagStatus IWDG_GetFlagStatus(255,10249

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_usart.c,1940
#define CR1_CLEAR_MASK 97,4398
#define CR2_CLOCK_CLEAR_MASK 102,4696
#define CR3_CLEAR_MASK 106,4928
#define IT_MASK 109,5042
void USART_DeInit(173,8261
void USART_Init(217,9686
void USART_StructInit(338,14133
void USART_ClockInit(359,15103
void USART_ClockStructInit(389,16563
void USART_Cmd(406,17305
void USART_DirectionModeCmd(436,18432
void USART_OverSampling8Cmd(468,19634
void USART_OneBitMethodCmd(496,20650
void USART_MSBFirstCmd(526,21781
void USART_DataInvCmd(560,23175
void USART_InvPinCmd(596,24680
void USART_SWAPPinCmd(629,25975
void USART_ReceiverTimeOutCmd(655,26867
void USART_SetReceiverTimeOut(682,27752
void USART_SetPrescaler(705,28673
void USART_STOPModeCmd(754,30361
void USART_StopModeWakeUpSourceConfig(787,31624
void USART_AutoBaudRateCmd(838,33796
void USART_AutoBaudRateConfig(872,35131
void USART_SendData(915,36782
uint16_t USART_ReceiveData(931,37314
void USART_SetAddress(981,39477
void USART_MuteModeCmd(1000,40177
void USART_MuteModeWakeUpConfig(1028,41219
void USART_AddressDetectionConfig(1048,42075
void USART_LINBreakDetectLengthConfig(1113,45122
void USART_LINCmd(1131,45847
void USART_HalfDuplexCmd(1189,48162
void USART_SetGuardTime(1270,51660
void USART_SmartCardCmd(1289,52346
void USART_SmartCardNACKCmd(1314,53193
void USART_SetAutoRetryCount(1338,54046
void USART_SetBlockLength(1356,54771
void USART_IrDAConfig(1419,57707
void USART_IrDACmd(1437,58366
void USART_DECmd(1495,60680
void USART_DEPolarityConfig(1522,61633
void USART_SetDEAssertionTime(1540,62335
void USART_SetDEDeassertionTime(1560,63226
void USART_DMACmd(1607,65252
void USART_DMAReceptionErrorConfig(1640,66622
void USART_ITConfig(1773,74422
void USART_RequestCmd(1827,76212
void USART_OverrunDetectionConfig(1860,77508
FlagStatus USART_GetFlagStatus(1902,79646
void USART_ClearFlag(1953,81777
ITStatus USART_GetITStatus(1984,83305
void USART_ClearITPendingBit(2056,86013

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_i2c.c,1646
#define CR1_CLEAR_MASK 94,4336
#define CR2_CLEAR_MASK 95,4429
#define TIMING_CLEAR_MASK 96,4522
#define ERROR_IT_MASK 97,4618
#define TC_IT_MASK 98,4717
void I2C_DeInit(145,6852
void I2C_Init(174,7783
void I2C_StructInit(253,10871
void I2C_Cmd(279,11950
void I2C_SoftwareResetCmd(302,12538
void I2C_ITConfig(334,13802
void I2C_StretchClockCmd(360,14553
void I2C_StopModeCmd(385,15250
void I2C_DualAddressCmd(410,15949
void I2C_OwnAddress2Config(444,17221
void I2C_GeneralCallCmd(474,18178
void I2C_SlaveByteControlCmd(499,18873
void I2C_SlaveAddressConfig(524,19629
void I2C_10BitAddressingModeCmd(553,20539
void I2C_AutoEndCmd(618,23169
void I2C_ReloadCmd(643,23852
void I2C_NumberOfBytesConfig(667,24514
void I2C_MasterRequestConfig(696,25470
void I2C_GenerateSTART(722,26263
void I2C_GenerateSTOP(747,26979
void I2C_10BitAddressHeaderCmd(774,27845
void I2C_AcknowledgeConfig(799,28550
uint8_t I2C_GetAddressMatched(822,29158
uint16_t I2C_GetTransferDirection(836,29606
void I2C_TransferHandling(880,31349
void I2C_SMBusAlertCmd(951,34249
void I2C_ClockTimeoutCmd(976,34953
void I2C_ExtendedClockTimeoutCmd(1001,35714
void I2C_IdleClockTimeoutCmd(1027,36488
void I2C_TimeoutAConfig(1052,37225
void I2C_TimeoutBConfig(1079,38008
void I2C_CalculatePEC(1107,38824
void I2C_PECRequestCmd(1132,39526
uint8_t I2C_GetPEC(1155,40143
uint32_t I2C_ReadRegister(1201,41764
void I2C_SendData(1244,43144
uint8_t I2C_ReceiveData(1258,43567
void I2C_DMACmd(1301,45234
FlagStatus I2C_GetFlagStatus(1421,51402
void I2C_ClearFlag(1465,52700
ITStatus I2C_GetITStatus(1495,53927
void I2C_ClearITPendingBit(1559,55759

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dac.c,808
#define CR_CLEAR_MASK 118,5841
#define DUAL_SWTRIG_SET 121,5940
#define DUAL_SWTRIG_RESET 122,5999
#define DHR12R1_OFFSET 125,6089
#define DHR12R2_OFFSET 126,6148
#define DHR12RD_OFFSET 127,6207
#define DOR_OFFSET 130,6295
void DAC_DeInit(158,7302
void DAC_Init(177,8024
void DAC_StructInit(213,9686
void DAC_Cmd(237,10783
void DAC_SoftwareTriggerCmd(265,11661
void DAC_DualSoftwareTriggerCmd(289,12453
void DAC_WaveGenerationCmd(320,13525
void DAC_SetChannel1Data(349,14599
void DAC_SetChannel2Data(374,15487
void DAC_SetDualChannelData(402,16616
uint16_t DAC_GetDataOutputValue(436,17622
void DAC_DMACmd(481,19210
void DAC_ITConfig(529,20908
FlagStatus DAC_GetFlagStatus(561,22099
void DAC_ClearFlag(594,23117
ITStatus DAC_GetITStatus(617,24095
void DAC_ClearITPendingBit(655,25311

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_spi.c,1240
#define CR1_CLEAR_MASK 138,7406
#define CR2_LDMA_MASK 139,7455
#define I2SCFGR_CLEAR_MASK 141,7506
void SPI_I2S_DeInit(190,10153
void SPI_StructInit(226,11178
void SPI_Init(257,12558
void I2S_StructInit(354,17167
void I2S_Init(391,18661
void SPI_Cmd(494,22313
void SPI_TIModeCmd(524,23347
void I2S_Cmd(550,24157
void SPI_DataSizeConfig(587,25654
void SPI_RxFIFOThresholdConfig(614,26641
void SPI_BiDirectionalLineConfig(636,27492
void SPI_NSSInternalSoftwareConfig(664,28458
void I2S_FullDuplexConfig(701,29975
void SPI_SSOutputCmd(752,31933
void SPI_NSSPulseModeCmd(781,32970
void SPI_SendData8(830,34618
void SPI_I2S_SendData16(850,35182
uint8_t SPI_ReceiveData8(863,35565
uint16_t SPI_I2S_ReceiveData16(882,36123
void SPI_CRCLengthConfig(964,40681
void SPI_CalculateCRC(984,41330
void SPI_TransmitCRC(1007,41922
uint16_t SPI_GetCRC(1025,42570
uint16_t SPI_GetCRCPolynomial(1051,43226
void SPI_I2S_DMACmd(1088,44518
void SPI_LastDMATransferCmd(1125,46117
void SPI_I2S_ITConfig(1224,51088
uint16_t SPI_GetTransmissionFIFOStatus(1260,52219
uint16_t SPI_GetReceptionFIFOStatus(1275,52847
FlagStatus SPI_I2S_GetFlagStatus(1298,53907
void SPI_I2S_ClearFlag(1334,55284
ITStatus SPI_I2S_GetITStatus(1358,56359

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_exti.c,302
#define EXTI_LINENONE 95,4601
void EXTI_DeInit(124,5631
void EXTI_Init(154,6655
void EXTI_StructInit(213,9244
void EXTI_GenerateSWInterrupt(228,9808
FlagStatus EXTI_GetFlagStatus(262,10967
void EXTI_ClearFlag(286,11608
ITStatus EXTI_GetITStatus(300,12124
void EXTI_ClearITPendingBit(328,12968

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_crc.c,482
void CRC_DeInit(95,3751
void CRC_ResetDR(114,4257
void CRC_PolynomialSizeSelect(130,4798
void CRC_ReverseInputDataSelect(159,5783
void CRC_ReverseOutputDataCmd(185,6544
void CRC_SetInitRegister(208,7157
void CRC_SetPolynomial(218,7393
uint32_t CRC_CalcCRC(244,8061
uint32_t CRC_CalcCRC16bits(256,8319
uint32_t CRC_CalcCRC8bits(268,8594
uint32_t CRC_CalcBlockCRC(281,8971
uint32_t CRC_GetCRC(297,9284
void CRC_SetIDRegister(323,9970
uint8_t CRC_GetIDRegister(333,10204

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_comp.c,284
#define COMP_CSR_CLEAR_MASK 180,11467
void COMP_DeInit(213,12795
void COMP_Init(241,14332
void COMP_StructInit(283,16601
void COMP_Cmd(310,17977
void COMP_SwitchCmd(340,19121
uint32_t COMP_GetOutputLevel(376,20617
void COMP_WindowCmd(433,22653
void COMP_LockConfig(478,24169

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dma.c,893
#define CCR_CLEAR_MASK 87,4291
#define FLAG_Mask 88,4381
#define DMA1_CHANNEL1_IT_MASK 92,4504
#define DMA1_CHANNEL2_IT_MASK 93,4613
#define DMA1_CHANNEL3_IT_MASK 94,4722
#define DMA1_CHANNEL4_IT_MASK 95,4831
#define DMA1_CHANNEL5_IT_MASK 96,4940
#define DMA1_CHANNEL6_IT_MASK 97,5049
#define DMA1_CHANNEL7_IT_MASK 98,5158
#define DMA2_CHANNEL1_IT_MASK 101,5318
#define DMA2_CHANNEL2_IT_MASK 102,5427
#define DMA2_CHANNEL3_IT_MASK 103,5536
#define DMA2_CHANNEL4_IT_MASK 104,5645
#define DMA2_CHANNEL5_IT_MASK 105,5754
void DMA_DeInit(141,7382
void DMA_Init(235,10282
void DMA_StructInit(293,12960
void DMA_Cmd(328,14562
void DMA_SetCurrDataCounter(387,17065
uint16_t DMA_GetCurrDataCounter(405,17777
void DMA_ITConfig(481,21407
FlagStatus DMA_GetFlagStatus(561,25454
void DMA_ClearFlag(657,29685
ITStatus DMA_GetITStatus(736,33785
void DMA_ClearITPendingBit(832,38196

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_tim.c,4248
#define SMCR_ETR_MASK 136,6349
#define CCMR_OFFSET 137,6397
#define CCER_CCE_SET 138,6444
#define	CCER_CCNE_SET 139,6493
#define CCMR_OC13M_MASK 140,6541
#define CCMR_OC24M_MASK 141,6592
void TIM_DeInit(199,9207
void TIM_TimeBaseInit(267,11409
void TIM_TimeBaseStructInit(319,13111
void TIM_PrescalerConfig(339,14068
void TIM_CounterModeConfig(362,15090
void TIM_SetCounter(388,15806
void TIM_SetAutoreload(403,16261
uint32_t TIM_GetCounter(417,16666
uint16_t TIM_GetPrescaler(431,17045
void TIM_UpdateDisableConfig(447,17529
void TIM_UpdateRequestConfig(476,18580
void TIM_UIFRemap(502,19409
void TIM_ARRPreloadConfig(527,20146
void TIM_SelectOnePulseMode(554,20933
void TIM_SetClockDivision(577,21706
void TIM_Cmd(598,22337
void TIM_OC1Init(676,25488
void TIM_OC2Init(756,28449
void TIM_OC3Init(837,31563
void TIM_OC4Init(917,34656
void TIM_OC5Init(982,36948
void TIM_OC6Init(1046,39210
void TIM_SelectGC5C1(1110,41425
void TIM_SelectGC5C2(1136,42161
void TIM_SelectGC5C3(1163,42899
void TIM_OCStructInit(1187,43508
void TIM_SelectOCxM(1229,45506
void TIM_SetCompare1(1275,46894
void TIM_SetCompare2(1291,47373
void TIM_SetCompare3(1306,47837
void TIM_SetCompare4(1321,48301
void TIM_SetCompare5(1336,48753
void TIM_SetCompare6(1351,49205
void TIM_ForcedOC1Config(1369,49934
void TIM_ForcedOC2Config(1398,50935
void TIM_ForcedOC3Config(1426,51934
void TIM_ForcedOC4Config(1455,52918
void TIM_ForcedOC5Config(1483,53908
void TIM_ForcedOC6Config(1511,54892
void TIM_OC1PreloadConfig(1539,55820
void TIM_OC2PreloadConfig(1569,56757
void TIM_OC3PreloadConfig(1598,57693
void TIM_OC4PreloadConfig(1627,58612
void TIM_OC5PreloadConfig(1656,59539
void TIM_OC6PreloadConfig(1685,60461
void TIM_OC1FastConfig(1714,61448
void TIM_OC2FastConfig(1745,62434
void TIM_OC3FastConfig(1775,63422
void TIM_OC4FastConfig(1805,64393
void TIM_ClearOC1Ref(1835,65391
void TIM_ClearOC2Ref(1865,66345
void TIM_ClearOC3Ref(1894,67299
void TIM_ClearOC4Ref(1923,68236
void TIM_ClearOC5Ref(1952,69181
void TIM_ClearOC6Ref(1981,70121
void TIM_SelectOCREFClear(2010,71141
void TIM_OC1PolarityConfig(2030,71944
void TIM_OC1NPolarityConfig(2057,72805
void TIM_OC2PolarityConfig(2084,73681
void TIM_OC2NPolarityConfig(2111,74547
void TIM_OC3PolarityConfig(2138,75424
void TIM_OC3NPolarityConfig(2165,76288
void TIM_OC4PolarityConfig(2192,77168
void TIM_OC5PolarityConfig(2219,78028
void TIM_OC6PolarityConfig(2246,78888
void TIM_CCxCmd(2279,80089
void TIM_CCxNCmd(2309,81144
void TIM_ICInit(2391,84571
void TIM_ICStructInit(2444,86655
void TIM_PWMIConfig(2463,87479
uint32_t TIM_GetCapture1(2520,89572
uint32_t TIM_GetCapture2(2535,89971
uint32_t TIM_GetCapture3(2549,90352
uint32_t TIM_GetCapture4(2563,90734
void TIM_SetIC1Prescaler(2583,91510
void TIM_SetIC2Prescaler(2608,92436
void TIM_SetIC3Prescaler(2632,93371
void TIM_SetIC4Prescaler(2656,94279
void TIM_BDTRConfig(2709,96345
void TIM_Break1Config(2739,97987
void TIM_Break2Config(2761,98985
void TIM_Break1Cmd(2781,99727
void TIM_Break2Cmd(2806,100387
void TIM_BDTRStructInit(2830,100997
void TIM_CtrlPWMOutputs(2849,101834
void TIM_SelectCOM(2874,102535
void TIM_CCPreloadControl(2899,103236
void TIM_ITConfig(2956,105548
void TIM_GenerateEvent(2994,107101
FlagStatus TIM_GetFlagStatus(3029,108771
void TIM_ClearFlag(3073,110508
ITStatus TIM_GetITStatus(3101,111778
void TIM_ClearITPendingBit(3142,113300
void TIM_DMAConfig(3179,114676
void TIM_DMACmd(3206,115951
void TIM_SelectCCDMA(3232,116740
void TIM_InternalClockConfig(3271,117695
void TIM_ITRxExternalClockConfig(3292,118480
void TIM_TIxExternalClockConfig(3322,119760
void TIM_ETRClockMode1Config(3362,121556
void TIM_ETRClockMode2Config(3409,123482
void TIM_SelectInputTrigger(3476,126541
void TIM_SelectOutputTrigger(3519,128357
void TIM_SelectOutputTrigger2(3557,130726
void TIM_SelectSlaveMode(3584,132191
void TIM_SelectMasterSlaveMode(3607,133077
void TIM_ETRConfig(3637,134432
void TIM_EncoderInterfaceConfig(3695,136766
void TIM_SelectHallSensor(3747,138460
void TIM_RemapConfig(3803,140788
static void TI1_Config(3834,142045
static void TI2_Config(3875,143833
static void TI3_Config(3917,145678
static void TI4_Config(3958,147487

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rcc.c,2305
#define RCC_OFFSET 72,3408
#define CR_OFFSET 77,3537
#define HSION_BitNumber 78,3592
#define CR_HSION_BB 79,3632
#define PLLON_BitNumber 82,3768
#define CR_PLLON_BB 83,3808
#define CSSON_BitNumber 86,3944
#define CR_CSSON_BB 87,3984
#define CFGR_OFFSET 91,4149
#define USBPRE_BitNumber 92,4204
#define CFGR_USBPRE_BB 93,4244
#define I2SSRC_BitNumber 95,4382
#define CFGR_I2SSRC_BB 96,4422
#define BDCR_OFFSET 101,4591
#define RTCEN_BitNumber 102,4646
#define BDCR_RTCEN_BB 103,4686
#define BDRST_BitNumber 106,4824
#define BDCR_BDRST_BB 107,4864
#define CSR_OFFSET 112,5031
#define LSION_BitNumber 113,5086
#define CSR_LSION_BB 114,5126
#define FLAG_MASK 118,5323
#define CFGR_BYTE3_ADDRESS 121,5431
#define CIR_BYTE2_ADDRESS 124,5544
#define CIR_BYTE3_ADDRESS 127,5658
#define CR_BYTE2_ADDRESS 130,5771
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable134,5995
static __I uint16_t ADCPrescTable[ADCPrescTable135,6088
void RCC_DeInit(189,8837
void RCC_HSEConfig(236,10766
ErrorStatus RCC_WaitForHSEStartUp(261,11771
void RCC_AdjustHSICalibrationValue(295,12833
void RCC_HSICmd(329,14130
void RCC_LSEConfig(354,15314
void RCC_LSEDriveConfig(380,16241
void RCC_LSICmd(404,17097
void RCC_PLLConfig(427,18107
void RCC_PLLCmd(451,19057
void RCC_PREDIV1Config(466,19539
void RCC_ClockSecuritySystemCmd(495,20540
void RCC_MCOConfig(518,21555
void RCC_SYSCLKConfig(624,27749
uint8_t RCC_GetSYSCLKSource(652,28526
void RCC_HCLKConfig(677,29697
void RCC_PCLK1Config(708,30587
void RCC_PCLK2Config(738,31516
void RCC_GetClocksFreq(795,34191
void RCC_ADCCLKConfig(1106,45215
void RCC_I2CCLKConfig(1139,46070
void RCC_TIMCLKConfig(1175,47272
void RCC_USARTCLKConfig(1209,48238
void RCC_USBCLKConfig(1254,49549
void RCC_RTCCLKConfig(1285,51130
void RCC_I2SCLKConfig(1304,51886
void RCC_RTCCLKCmd(1320,52408
void RCC_BackupResetCmd(1336,52960
void RCC_AHBPeriphClockCmd(1369,54259
void RCC_APB2PeriphClockCmd(1404,55465
void RCC_APB1PeriphClockCmd(1449,57013
void RCC_AHBPeriphResetCmd(1482,58019
void RCC_APB2PeriphResetCmd(1514,59020
void RCC_APB1PeriphResetCmd(1556,60359
void RCC_ITConfig(1607,62196
FlagStatus RCC_GetFlagStatus(1644,63647
void RCC_ClearFlag(1695,64879
ITStatus RCC_GetITStatus(1713,65557
void RCC_ClearITPendingBit(1745,66473

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h,5698
#define __STM32F30x_SPI_H31,1300
  uint16_t SPI_Direction;56,1741
  uint16_t SPI_Mode;59,1948
  uint16_t SPI_DataSize;62,2125
  uint16_t SPI_CPOL;65,2295
  uint16_t SPI_CPHA;68,2482
  uint16_t SPI_NSS;71,2678
  uint16_t SPI_BaudRatePrescaler;75,2976
  uint16_t SPI_FirstBit;81,3472
  uint16_t SPI_CRCPolynomial;84,3684
}SPI_InitTypeDef;SPI_InitTypeDef85,3784
  uint16_t I2S_Mode;94,3885
  uint16_t I2S_Standard;97,4041
  uint16_t I2S_DataFormat;100,4222
  uint16_t I2S_MCLKOutput;103,4404
  uint32_t I2S_AudioFreq;106,4590
  uint16_t I2S_CPOL;109,4783
}I2S_InitTypeDef;I2S_InitTypeDef111,4956
#define IS_SPI_ALL_PERIPH(119,5115
#define IS_SPI_ALL_PERIPH_EXT(123,5293
#define IS_SPI_23_PERIPH(129,5617
#define IS_SPI_23_PERIPH_EXT(132,5735
#define IS_I2S_EXT_PERIPH(137,5995
#define SPI_Direction_2Lines_FullDuplex 144,6174
#define SPI_Direction_2Lines_RxOnly 145,6234
#define SPI_Direction_1Line_Rx 146,6294
#define SPI_Direction_1Line_Tx 147,6354
#define IS_SPI_DIRECTION_MODE(148,6414
#define SPI_Mode_Master 160,6798
#define SPI_Mode_Slave 161,6858
#define IS_SPI_MODE(162,6918
#define SPI_DataSize_4b 172,7101
#define SPI_DataSize_5b 173,7161
#define SPI_DataSize_6b 174,7221
#define SPI_DataSize_7b 175,7281
#define SPI_DataSize_8b 176,7341
#define SPI_DataSize_9b 177,7401
#define SPI_DataSize_10b 178,7461
#define SPI_DataSize_11b 179,7521
#define SPI_DataSize_12b 180,7581
#define SPI_DataSize_13b 181,7641
#define SPI_DataSize_14b 182,7701
#define SPI_DataSize_15b 183,7761
#define SPI_DataSize_16b 184,7821
#define IS_SPI_DATA_SIZE(185,7881
#define SPI_CRCLength_8b 206,8809
#define SPI_CRCLength_16b 207,8869
#define IS_SPI_CRC_LENGTH(208,8929
#define SPI_CPOL_Low 218,9142
#define SPI_CPOL_High 219,9202
#define IS_SPI_CPOL(220,9262
#define SPI_CPHA_1Edge 230,9444
#define SPI_CPHA_2Edge 231,9504
#define IS_SPI_CPHA(232,9564
#define SPI_NSS_Soft 242,9761
#define SPI_NSS_Hard 243,9821
#define IS_SPI_NSS(244,9881
#define SPI_BaudRatePrescaler_2 254,10063
#define SPI_BaudRatePrescaler_4 255,10123
#define SPI_BaudRatePrescaler_8 256,10183
#define SPI_BaudRatePrescaler_16 257,10243
#define SPI_BaudRatePrescaler_32 258,10303
#define SPI_BaudRatePrescaler_64 259,10363
#define SPI_BaudRatePrescaler_128 260,10423
#define SPI_BaudRatePrescaler_256 261,10483
#define IS_SPI_BAUDRATE_PRESCALER(262,10543
#define SPI_FirstBit_MSB 278,11368
#define SPI_FirstBit_LSB 279,11428
#define IS_SPI_FIRST_BIT(280,11488
#define I2S_Mode_SlaveTx 290,11678
#define I2S_Mode_SlaveRx 291,11738
#define I2S_Mode_MasterTx 292,11798
#define I2S_Mode_MasterRx 293,11858
#define IS_I2S_MODE(294,11918
#define I2S_Standard_Phillips 306,12229
#define I2S_Standard_MSB 307,12289
#define I2S_Standard_LSB 308,12349
#define I2S_Standard_PCMShort 309,12409
#define I2S_Standard_PCMLong 310,12469
#define IS_I2S_STANDARD(311,12529
#define I2S_DataFormat_16b 324,12978
#define I2S_DataFormat_16bextended 325,13038
#define I2S_DataFormat_24b 326,13098
#define I2S_DataFormat_32b 327,13158
#define IS_I2S_DATA_FORMAT(328,13218
#define I2S_MCLKOutput_Enable 340,13591
#define I2S_MCLKOutput_Disable 341,13651
#define IS_I2S_MCLK_OUTPUT(342,13711
#define I2S_AudioFreq_192k 352,13937
#define I2S_AudioFreq_96k 353,13998
#define I2S_AudioFreq_48k 354,14058
#define I2S_AudioFreq_44k 355,14118
#define I2S_AudioFreq_32k 356,14178
#define I2S_AudioFreq_22k 357,14238
#define I2S_AudioFreq_16k 358,14298
#define I2S_AudioFreq_11k 359,14358
#define I2S_AudioFreq_8k 360,14418
#define I2S_AudioFreq_Default 361,14477
#define IS_I2S_AUDIO_FREQ(363,14535
#define I2S_CPOL_Low 374,14816
#define I2S_CPOL_High 375,14876
#define IS_I2S_CPOL(376,14936
#define SPI_RxFIFOThreshold_HF 386,15131
#define SPI_RxFIFOThreshold_QF 387,15191
#define IS_SPI_RX_FIFO_THRESHOLD(388,15251
#define SPI_I2S_DMAReq_Tx 398,15512
#define SPI_I2S_DMAReq_Rx 399,15572
#define IS_SPI_I2S_DMA_REQ(400,15632
#define SPI_LastDMATransfer_TxEvenRxEven 409,15798
#define SPI_LastDMATransfer_TxOddRxEven 410,15861
#define SPI_LastDMATransfer_TxEvenRxOdd 411,15924
#define SPI_LastDMATransfer_TxOddRxOdd 412,15987
#define IS_SPI_LAST_DMA_TRANSFER(413,16050
#define SPI_NSSInternalSoft_Set 424,16526
#define SPI_NSSInternalSoft_Reset 425,16586
#define IS_SPI_NSS_INTERNAL(426,16646
#define SPI_CRC_Tx 436,16892
#define SPI_CRC_Rx 437,16949
#define IS_SPI_CRC(438,17006
#define SPI_Direction_Rx 447,17164
#define SPI_Direction_Tx 448,17224
#define IS_SPI_DIRECTION(449,17284
#define SPI_I2S_IT_TXE 459,17517
#define SPI_I2S_IT_RXNE 460,17574
#define SPI_I2S_IT_ERR 461,17631
#define IS_SPI_I2S_CONFIG_IT(463,17690
#define I2S_IT_UDR 467,17884
#define SPI_IT_MODF 468,17941
#define SPI_I2S_IT_OVR 469,17998
#define SPI_I2S_IT_FRE 470,18055
#define IS_SPI_I2S_GET_IT(472,18114
#define SPI_TransmissionFIFOStatus_Empty 484,18464
#define SPI_TransmissionFIFOStatus_1QuarterFull 485,18535
#define SPI_TransmissionFIFOStatus_HalfFull 486,18607
#define SPI_TransmissionFIFOStatus_Full 487,18679
#define SPI_ReceptionFIFOStatus_Empty 496,18837
#define SPI_ReceptionFIFOStatus_1QuarterFull 497,18905
#define SPI_ReceptionFIFOStatus_HalfFull 498,18974
#define SPI_ReceptionFIFOStatus_Full 499,19043
#define SPI_I2S_FLAG_RXNE 510,19194
#define SPI_I2S_FLAG_TXE 511,19254
#define I2S_FLAG_CHSIDE 512,19314
#define I2S_FLAG_UDR 513,19374
#define SPI_FLAG_CRCERR 514,19434
#define SPI_FLAG_MODF 515,19494
#define SPI_I2S_FLAG_OVR 516,19554
#define SPI_I2S_FLAG_BSY 517,19614
#define SPI_I2S_FLAG_FRE 518,19674
#define IS_SPI_CLEAR_FLAG(522,19740
#define IS_SPI_I2S_GET_FLAG(523,19803
#define IS_SPI_CRC_POLYNOMIAL(536,20338

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dbgmcu.h,802
#define __STM32F30x_DBGMCU_H30,1294
#define DBGMCU_SLEEP 53,1802
#define DBGMCU_STOP 54,1872
#define DBGMCU_STANDBY 55,1942
#define IS_DBGMCU_PERIPH(56,2012
#define DBGMCU_TIM2_STOP 58,2106
#define DBGMCU_TIM3_STOP 59,2167
#define DBGMCU_TIM4_STOP 60,2228
#define DBGMCU_TIM6_STOP 61,2289
#define DBGMCU_TIM7_STOP 62,2350
#define DBGMCU_RTC_STOP 63,2411
#define DBGMCU_WWDG_STOP 64,2472
#define DBGMCU_IWDG_STOP 65,2533
#define DBGMCU_I2C1_SMBUS_TIMEOUT 66,2594
#define DBGMCU_I2C2_SMBUS_TIMEOUT 67,2655
#define DBGMCU_CAN1_STOP 68,2716
#define IS_DBGMCU_APB1PERIPH(70,2779
#define DBGMCU_TIM1_STOP 72,2877
#define DBGMCU_TIM8_STOP 73,2938
#define DBGMCU_TIM15_STOP 74,2999
#define DBGMCU_TIM16_STOP 75,3060
#define DBGMCU_TIM17_STOP 76,3121
#define IS_DBGMCU_APB2PERIPH(77,3182

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_syscfg.h,2755
#define __STM32F30x_SYSCFG_H31,1309
#define EXTI_PortSourceGPIOA 58,1876
#define EXTI_PortSourceGPIOB 59,1928
#define EXTI_PortSourceGPIOC 60,1980
#define EXTI_PortSourceGPIOD 61,2032
#define EXTI_PortSourceGPIOE 62,2084
#define EXTI_PortSourceGPIOF 63,2136
#define IS_EXTI_PORT_SOURCE(65,2190
#define EXTI_PinSource0 78,2779
#define EXTI_PinSource1 79,2831
#define EXTI_PinSource2 80,2883
#define EXTI_PinSource3 81,2935
#define EXTI_PinSource4 82,2987
#define EXTI_PinSource5 83,3039
#define EXTI_PinSource6 84,3091
#define EXTI_PinSource7 85,3143
#define EXTI_PinSource8 86,3195
#define EXTI_PinSource9 87,3247
#define EXTI_PinSource10 88,3299
#define EXTI_PinSource11 89,3351
#define EXTI_PinSource12 90,3403
#define EXTI_PinSource13 91,3455
#define EXTI_PinSource14 92,3507
#define EXTI_PinSource15 93,3559
#define IS_EXTI_PIN_SOURCE(95,3613
#define SYSCFG_MemoryRemap_Flash 118,4942
#define SYSCFG_MemoryRemap_SystemMemory 119,5007
#define SYSCFG_MemoryRemap_SRAM 120,5072
#define IS_SYSCFG_MEMORY_REMAP(123,5141
#define SYSCFG_DMARemap_TIM17 134,5477
#define SYSCFG_DMARemap_TIM16 135,5614
#define SYSCFG_DMARemap_TIM6DAC1 136,5751
#define SYSCFG_DMARemap_TIM7DAC2 137,5902
#define SYSCFG_DMARemap_ADC2ADC4 138,6053
#define IS_SYSCFG_DMA_REMAP(140,6223
#define SYSCFG_TriggerRemap_DACTIM3 153,6701
#define SYSCFG_TriggerRemap_TIM1TIM17 154,6815
#define IS_SYSCFG_TRIGGER_REMAP(156,6933
#define SYSCFG_EncoderRemap_No 166,7187
#define SYSCFG_EncoderRemap_TIM2 167,7283
#define SYSCFG_EncoderRemap_TIM3 168,7415
#define SYSCFG_EncoderRemap_TIM4 169,7547
#define IS_SYSCFG_ENCODER_REMAP(171,7681
#define SYSCFG_I2CFastModePlus_PB6 183,8101
#define SYSCFG_I2CFastModePlus_PB7 184,8206
#define SYSCFG_I2CFastModePlus_PB8 185,8311
#define SYSCFG_I2CFastModePlus_PB9 186,8416
#define SYSCFG_I2CFastModePlus_I2C1 187,8521
#define SYSCFG_I2CFastModePlus_I2C2 188,8632
#define IS_SYSCFG_I2C_FMP(190,8745
#define SYSCFG_IT_IXC 204,9285
#define SYSCFG_IT_IDC 205,9409
#define SYSCFG_IT_OFC 206,9508
#define SYSCFG_IT_UFC 207,9601
#define SYSCFG_IT_DZC 208,9695
#define SYSCFG_IT_IOC 209,9794
#define IS_SYSCFG_IT(211,9898
#define SYSCFG_Break_PVD 220,10049
#define SYSCFG_Break_SRAMParity 221,10276
#define SYSCFG_Break_Lockup 222,10444
#define IS_SYSCFG_LOCK_CONFIG(224,10615
#define SYSCFG_SRAMWRP_Page0 235,10930
#define SYSCFG_SRAMWRP_Page1 236,11036
#define SYSCFG_SRAMWRP_Page2 237,11142
#define SYSCFG_SRAMWRP_Page3 238,11248
#define SYSCFG_SRAMWRP_Page4 239,11354
#define SYSCFG_SRAMWRP_Page5 240,11460
#define SYSCFG_SRAMWRP_Page6 241,11566
#define SYSCFG_SRAMWRP_Page7 242,11672
#define IS_SYSCFG_PAGE(244,11780
#define SYSCFG_FLAG_PE 254,11964
#define IS_SYSCFG_FLAG(256,12025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dma.h,4922
#define __STM32F30X_DMA_H31,1299
  uint32_t DMA_PeripheralBaseAddr;55,1737
  uint32_t DMA_MemoryBaseAddr;57,1853
  uint32_t DMA_DIR;59,1969
  uint16_t DMA_BufferSize;62,2184
  uint32_t DMA_PeripheralInc;66,2524
  uint32_t DMA_MemoryInc;69,2754
  uint32_t DMA_PeripheralDataSize;72,2980
  uint32_t DMA_MemoryDataSize;75,3174
  uint32_t DMA_Mode;78,3364
  uint32_t DMA_Priority;83,3776
  uint32_t DMA_M2M;86,3988
}DMA_InitTypeDef;DMA_InitTypeDef88,4217
#define IS_DMA_ALL_PERIPH(96,4378
#define DMA_DIR_PeripheralSRC 113,5264
#define DMA_DIR_PeripheralDST 114,5331
#define IS_DMA_DIR(116,5389
#define DMA_PeripheralInc_Disable 127,5600
#define DMA_PeripheralInc_Enable 128,5667
#define IS_DMA_PERIPHERAL_INC_STATE(130,5726
#define DMA_MemoryInc_Disable 140,5980
#define DMA_MemoryInc_Enable 141,6047
#define IS_DMA_MEMORY_INC_STATE(143,6106
#define DMA_PeripheralDataSize_Byte 153,6341
#define DMA_PeripheralDataSize_HalfWord 154,6408
#define DMA_PeripheralDataSize_Word 155,6468
#define IS_DMA_PERIPHERAL_DATA_SIZE(157,6530
#define DMA_MemoryDataSize_Byte 168,6871
#define DMA_MemoryDataSize_HalfWord 169,6938
#define DMA_MemoryDataSize_Word 170,6998
#define IS_DMA_MEMORY_DATA_SIZE(172,7060
#define DMA_Mode_Normal 183,7381
#define DMA_Mode_Circular 184,7448
#define IS_DMA_MODE(186,7507
#define DMA_Priority_VeryHigh 195,7669
#define DMA_Priority_High 196,7724
#define DMA_Priority_Medium 197,7781
#define DMA_Priority_Low 198,7838
#define IS_DMA_PRIORITY(200,7907
#define DMA_M2M_Disable 212,8282
#define DMA_M2M_Enable 213,8349
#define IS_DMA_M2M_STATE(215,8411
#define DMA_IT_TC 225,8586
#define DMA_IT_HT 226,8653
#define DMA_IT_TE 227,8720
#define IS_DMA_CONFIG_IT(228,8787
#define DMA1_IT_GL1 230,8869
#define DMA1_IT_TC1 231,8936
#define DMA1_IT_HT1 232,9003
#define DMA1_IT_TE1 233,9070
#define DMA1_IT_GL2 234,9137
#define DMA1_IT_TC2 235,9204
#define DMA1_IT_HT2 236,9271
#define DMA1_IT_TE2 237,9338
#define DMA1_IT_GL3 238,9405
#define DMA1_IT_TC3 239,9472
#define DMA1_IT_HT3 240,9539
#define DMA1_IT_TE3 241,9606
#define DMA1_IT_GL4 242,9673
#define DMA1_IT_TC4 243,9740
#define DMA1_IT_HT4 244,9807
#define DMA1_IT_TE4 245,9874
#define DMA1_IT_GL5 246,9941
#define DMA1_IT_TC5 247,10008
#define DMA1_IT_HT5 248,10075
#define DMA1_IT_TE5 249,10142
#define DMA1_IT_GL6 250,10209
#define DMA1_IT_TC6 251,10276
#define DMA1_IT_HT6 252,10343
#define DMA1_IT_TE6 253,10410
#define DMA1_IT_GL7 254,10477
#define DMA1_IT_TC7 255,10544
#define DMA1_IT_HT7 256,10611
#define DMA1_IT_TE7 257,10678
#define DMA2_IT_GL1 259,10747
#define DMA2_IT_TC1 260,10814
#define DMA2_IT_HT1 261,10881
#define DMA2_IT_TE1 262,10948
#define DMA2_IT_GL2 263,11015
#define DMA2_IT_TC2 264,11082
#define DMA2_IT_HT2 265,11149
#define DMA2_IT_TE2 266,11216
#define DMA2_IT_GL3 267,11283
#define DMA2_IT_TC3 268,11350
#define DMA2_IT_HT3 269,11417
#define DMA2_IT_TE3 270,11484
#define DMA2_IT_GL4 271,11551
#define DMA2_IT_TC4 272,11618
#define DMA2_IT_HT4 273,11685
#define DMA2_IT_TE4 274,11752
#define DMA2_IT_GL5 275,11819
#define DMA2_IT_TC5 276,11886
#define DMA2_IT_HT5 277,11953
#define DMA2_IT_TE5 278,12020
#define IS_DMA_CLEAR_IT(280,12089
#define IS_DMA_GET_IT(282,12205
#define DMA1_FLAG_GL1 315,14199
#define DMA1_FLAG_TC1 316,14266
#define DMA1_FLAG_HT1 317,14333
#define DMA1_FLAG_TE1 318,14400
#define DMA1_FLAG_GL2 319,14467
#define DMA1_FLAG_TC2 320,14534
#define DMA1_FLAG_HT2 321,14601
#define DMA1_FLAG_TE2 322,14668
#define DMA1_FLAG_GL3 323,14735
#define DMA1_FLAG_TC3 324,14802
#define DMA1_FLAG_HT3 325,14869
#define DMA1_FLAG_TE3 326,14936
#define DMA1_FLAG_GL4 327,15003
#define DMA1_FLAG_TC4 328,15070
#define DMA1_FLAG_HT4 329,15137
#define DMA1_FLAG_TE4 330,15204
#define DMA1_FLAG_GL5 331,15271
#define DMA1_FLAG_TC5 332,15338
#define DMA1_FLAG_HT5 333,15405
#define DMA1_FLAG_TE5 334,15472
#define DMA1_FLAG_GL6 335,15539
#define DMA1_FLAG_TC6 336,15606
#define DMA1_FLAG_HT6 337,15673
#define DMA1_FLAG_TE6 338,15740
#define DMA1_FLAG_GL7 339,15807
#define DMA1_FLAG_TC7 340,15874
#define DMA1_FLAG_HT7 341,15941
#define DMA1_FLAG_TE7 342,16008
#define DMA2_FLAG_GL1 344,16077
#define DMA2_FLAG_TC1 345,16144
#define DMA2_FLAG_HT1 346,16211
#define DMA2_FLAG_TE1 347,16278
#define DMA2_FLAG_GL2 348,16345
#define DMA2_FLAG_TC2 349,16412
#define DMA2_FLAG_HT2 350,16479
#define DMA2_FLAG_TE2 351,16546
#define DMA2_FLAG_GL3 352,16613
#define DMA2_FLAG_TC3 353,16680
#define DMA2_FLAG_HT3 354,16747
#define DMA2_FLAG_TE3 355,16814
#define DMA2_FLAG_GL4 356,16881
#define DMA2_FLAG_TC4 357,16948
#define DMA2_FLAG_HT4 358,17015
#define DMA2_FLAG_TE4 359,17082
#define DMA2_FLAG_GL5 360,17149
#define DMA2_FLAG_TC5 361,17216
#define DMA2_FLAG_HT5 362,17283
#define DMA2_FLAG_TE5 363,17350
#define IS_DMA_CLEAR_FLAG(365,17419
#define IS_DMA_GET_FLAG(367,17545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_iwdg.h,631
#define __STM32F30X_IWDG_H31,1305
#define IWDG_WriteAccess_Enable 59,1855
#define IWDG_WriteAccess_Disable 60,1911
#define IS_IWDG_WRITE_ACCESS(61,1967
#define IWDG_Prescaler_4 71,2196
#define IWDG_Prescaler_8 72,2249
#define IWDG_Prescaler_16 73,2302
#define IWDG_Prescaler_32 74,2355
#define IWDG_Prescaler_64 75,2408
#define IWDG_Prescaler_128 76,2461
#define IWDG_Prescaler_256 77,2514
#define IS_IWDG_PRESCALER(78,2567
#define IWDG_FLAG_PVU 93,3180
#define IWDG_FLAG_RVU 94,3236
#define IWDG_FLAG_WVU 95,3292
#define IS_IWDG_FLAG(96,3348
#define IS_IWDG_RELOAD(105,3564
#define IS_IWDG_WINDOW_VALUE(114,3693

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_can.h,5894
#define __STM32F30x_CAN_H31,1300
#define IS_CAN_ALL_PERIPH(50,1663
  uint16_t CAN_Prescaler;57,1795
  uint8_t CAN_Mode;60,1937
  uint8_t CAN_SJW;63,2101
  uint8_t CAN_BS1;68,2444
  uint8_t CAN_BS2;72,2679
  FunctionalState CAN_TTCM;75,2880
  FunctionalState CAN_ABOM;78,3066
  FunctionalState CAN_AWUM;81,3248
  FunctionalState CAN_NART;84,3425
  FunctionalState CAN_RFLM;87,3612
  FunctionalState CAN_TXFP;90,3790
} CAN_InitTypeDef;92,3964
  uint16_t CAN_FilterIdHigh;99,4067
  uint16_t CAN_FilterIdLow;103,4381
  uint16_t CAN_FilterMaskIdHigh;107,4696
  uint16_t CAN_FilterMaskIdLow;112,5095
  uint16_t CAN_FilterFIFOAssignment;117,5495
  uint8_t CAN_FilterNumber;120,5712
  uint8_t CAN_FilterMode;122,5832
  uint8_t CAN_FilterScale;125,6026
  FunctionalState CAN_FilterActivation;128,6204
} CAN_FilterInitTypeDef;130,6385
  uint32_t StdId;137,6495
  uint32_t ExtId;140,6635
  uint8_t IDE;143,6780
  uint8_t RTR;147,6995
  uint8_t DLC;151,7217
  uint8_t Data[Data155,7404
} CanTxMsg;157,7521
  uint32_t StdId;164,7618
  uint32_t ExtId;167,7758
  uint8_t IDE;170,7903
  uint8_t RTR;174,8115
  uint8_t DLC;178,8320
  uint8_t Data[Data181,8477
  uint8_t FMI;184,8593
} CanRxMsg;187,8805
#define CAN_InitStatus_Failed 199,9005
#define CAN_InitStatus_Success 200,9099
#define CANINITFAILED 204,9215
#define CANINITOK 205,9263
#define CAN_Mode_Normal 214,9384
#define CAN_Mode_LoopBack 215,9458
#define CAN_Mode_Silent 216,9534
#define CAN_Mode_Silent_LoopBack 217,9608
#define IS_CAN_MODE(219,9707
#define CAN_OperatingMode_Initialization 232,10037
#define CAN_OperatingMode_Normal 233,10124
#define CAN_OperatingMode_Sleep 234,10203
#define IS_CAN_OPERATING_MODE(237,10285
#define CAN_ModeStatus_Failed 249,10593
#define CAN_ModeStatus_Success 250,10704
#define CAN_SJW_1tq 258,10903
#define CAN_SJW_2tq 259,10980
#define CAN_SJW_3tq 260,11057
#define CAN_SJW_4tq 261,11134
#define IS_CAN_SJW(263,11213
#define CAN_BS1_1tq 272,11453
#define CAN_BS1_2tq 273,11530
#define CAN_BS1_3tq 274,11607
#define CAN_BS1_4tq 275,11684
#define CAN_BS1_5tq 276,11761
#define CAN_BS1_6tq 277,11838
#define CAN_BS1_7tq 278,11915
#define CAN_BS1_8tq 279,11992
#define CAN_BS1_9tq 280,12069
#define CAN_BS1_10tq 281,12146
#define CAN_BS1_11tq 282,12224
#define CAN_BS1_12tq 283,12302
#define CAN_BS1_13tq 284,12380
#define CAN_BS1_14tq 285,12458
#define CAN_BS1_15tq 286,12536
#define CAN_BS1_16tq 287,12614
#define IS_CAN_BS1(289,12694
#define CAN_BS2_1tq 297,12828
#define CAN_BS2_2tq 298,12905
#define CAN_BS2_3tq 299,12982
#define CAN_BS2_4tq 300,13059
#define CAN_BS2_5tq 301,13136
#define CAN_BS2_6tq 302,13213
#define CAN_BS2_7tq 303,13290
#define CAN_BS2_8tq 304,13367
#define IS_CAN_BS2(306,13446
#define IS_CAN_PRESCALER(314,13565
#define IS_CAN_FILTER_NUMBER(322,13717
#define CAN_FilterMode_IdMask 330,13839
#define CAN_FilterMode_IdList 331,13922
#define IS_CAN_FILTER_MODE(333,14007
#define CAN_FilterScale_16bit 342,14219
#define CAN_FilterScale_32bit 343,14299
#define IS_CAN_FILTER_SCALE(345,14380
#define CAN_Filter_FIFO0 354,14596
#define CAN_Filter_FIFO1 355,14697
#define IS_CAN_FILTER_FIFO(356,14798
#define CAN_FilterFIFO0 360,14954
#define CAN_FilterFIFO1 361,14997
#define IS_CAN_BANKNUMBER(369,15127
#define IS_CAN_TRANSMITMAILBOX(377,15270
#define IS_CAN_STDID(378,15358
#define IS_CAN_EXTID(379,15420
#define IS_CAN_DLC(380,15487
#define CAN_Id_Standard 388,15616
#define CAN_Id_Extended 389,15697
#define IS_CAN_IDTYPE(390,15778
#define CAN_ID_STD 394,15932
#define CAN_ID_EXT 395,15984
#define CAN_RTR_Data 403,16108
#define CAN_RTR_Remote 404,16188
#define IS_CAN_RTR(405,16270
#define CAN_RTR_DATA 408,16374
#define CAN_RTR_REMOTE 409,16422
#define CAN_TxStatus_Failed 417,16537
#define CAN_TxStatus_Ok 418,16621
#define CAN_TxStatus_Pending 419,16709
#define CAN_TxStatus_NoMailBox 420,16795
#define CANTXFAILED 423,16980
#define CANTXOK 424,17038
#define CANTXPENDING 425,17092
#define CAN_NO_MB 426,17151
#define CAN_FIFO0 434,17297
#define CAN_FIFO1 435,17383
#define IS_CAN_FIFO(437,17471
#define CAN_Sleep_Failed 445,17618
#define CAN_Sleep_Ok 446,17705
#define CANSLEEPFAILED 449,17811
#define CANSLEEPOK 450,17854
#define CAN_WakeUp_Failed 458,17966
#define CAN_WakeUp_Ok 459,18057
#define CANWAKEUPFAILED 462,18165
#define CANWAKEUPOK 463,18218
#define CAN_ErrorCode_NoErr 472,18404
#define	CAN_ErrorCode_StuffErr 473,18477
#define	CAN_ErrorCode_FormErr 474,18553
#define	CAN_ErrorCode_ACKErr 475,18628
#define	CAN_ErrorCode_BitRecessiveErr 476,18713
#define	CAN_ErrorCode_BitDominantErr 477,18797
#define	CAN_ErrorCode_CRCErr 478,18880
#define	CAN_ErrorCode_SoftwareSetErr 479,18955
#define CAN_FLAG_RQCP0 493,19355
#define CAN_FLAG_RQCP1 494,19444
#define CAN_FLAG_RQCP2 495,19533
#define CAN_FLAG_FMP0 498,19645
#define CAN_FLAG_FF0 499,19740
#define CAN_FLAG_FOV0 500,19835
#define CAN_FLAG_FMP1 501,19930
#define CAN_FLAG_FF1 502,20025
#define CAN_FLAG_FOV1 503,20120
#define CAN_FLAG_WKU 506,20245
#define CAN_FLAG_SLAK 507,20325
#define CAN_FLAG_EWG 512,20576
#define CAN_FLAG_EPV 513,20664
#define CAN_FLAG_BOF 514,20752
#define CAN_FLAG_LEC 515,20840
#define IS_CAN_GET_FLAG(517,20930
#define IS_CAN_CLEAR_FLAG(526,21643
#define CAN_IT_TME 539,22175
#define CAN_IT_FMP0 542,22303
#define CAN_IT_FF0 543,22403
#define CAN_IT_FOV0 544,22492
#define CAN_IT_FMP1 545,22584
#define CAN_IT_FF1 546,22684
#define CAN_IT_FOV1 547,22773
#define CAN_IT_WKU 550,22900
#define CAN_IT_SLK 551,22985
#define CAN_IT_EWG 554,23106
#define CAN_IT_EPV 555,23197
#define CAN_IT_BOF 556,23288
#define CAN_IT_LEC 557,23373
#define CAN_IT_ERR 558,23466
#define CAN_IT_RQCP0 561,23617
#define CAN_IT_RQCP1 562,23652
#define CAN_IT_RQCP2 563,23687
#define IS_CAN_IT(566,23726
#define IS_CAN_CLEAR_IT(574,24297

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h,3149
#define __STM32F30x_GPIO_H31,1304
#define IS_GPIO_ALL_PERIPH(50,1670
#define IS_GPIO_LIST_PERIPH(57,2078
  GPIO_Mode_IN 65,2345
  GPIO_Mode_IN   = 0x00,x0065,2345
  GPIO_Mode_OUT 66,2395
  GPIO_Mode_OUT  = 0x01,x0166,2395
  GPIO_Mode_AF 67,2446
  GPIO_Mode_AF   = 0x02,x0267,2446
  GPIO_Mode_AN 68,2509
  GPIO_Mode_AN   = 0x03 x0368,2509
}GPIOMode_TypeDef;GPIOMode_TypeDef69,2560
#define IS_GPIO_MODE(71,2582
  GPIO_OType_PP 82,2846
  GPIO_OType_PP = 0x00,x0082,2846
  GPIO_OType_OD 83,2871
  GPIO_OType_OD = 0x01x0183,2871
}GPIOOType_TypeDef;GPIOOType_TypeDef84,2895
#define IS_GPIO_OTYPE(86,2918
  GPIO_Speed_2MHz 97,3116
  GPIO_Speed_2MHz   = 0x01,x0197,3116
  GPIO_Speed_10MHz 98,3166
  GPIO_Speed_10MHz  = 0x02,x0298,3166
  GPIO_Speed_50MHz 99,3216
  GPIO_Speed_50MHz  = 0x03 x0399,3216
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef100,3266
#define IS_GPIO_SPEED(102,3289
  GPIO_PuPd_NOPULL 113,3564
  GPIO_PuPd_NOPULL = 0x00,x00113,3564
  GPIO_PuPd_UP 114,3592
  GPIO_PuPd_UP     = 0x01,x01114,3592
  GPIO_PuPd_DOWN 115,3620
  GPIO_PuPd_DOWN   = 0x02x02115,3620
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef116,3647
#define IS_GPIO_PUPD(118,3669
  Bit_RESET 129,3919
  Bit_SET130,3937
}BitAction;BitAction131,3948
#define IS_GPIO_BIT_ACTION(133,3963
  uint32_t GPIO_Pin;143,4149
  GPIOMode_TypeDef GPIO_Mode;146,4372
  GPIOSpeed_TypeDef GPIO_Speed;149,4566
  GPIOOType_TypeDef GPIO_OType;152,4751
  GPIOPuPd_TypeDef GPIO_PuPd;155,4952
}GPIO_InitTypeDef;GPIO_InitTypeDef157,5157
#define GPIO_Pin_0 168,5368
#define GPIO_Pin_1 169,5450
#define GPIO_Pin_2 170,5532
#define GPIO_Pin_3 171,5614
#define GPIO_Pin_4 172,5696
#define GPIO_Pin_5 173,5778
#define GPIO_Pin_6 174,5860
#define GPIO_Pin_7 175,5942
#define GPIO_Pin_8 176,6024
#define GPIO_Pin_9 177,6106
#define GPIO_Pin_10 178,6188
#define GPIO_Pin_11 179,6270
#define GPIO_Pin_12 180,6352
#define GPIO_Pin_13 181,6434
#define GPIO_Pin_14 182,6516
#define GPIO_Pin_15 183,6598
#define GPIO_Pin_All 184,6680
#define IS_GPIO_PIN(186,6764
#define IS_GET_GPIO_PIN(188,6818
#define GPIO_PinSource0 212,7819
#define GPIO_PinSource1 213,7871
#define GPIO_PinSource2 214,7923
#define GPIO_PinSource3 215,7975
#define GPIO_PinSource4 216,8027
#define GPIO_PinSource5 217,8079
#define GPIO_PinSource6 218,8131
#define GPIO_PinSource7 219,8183
#define GPIO_PinSource8 220,8235
#define GPIO_PinSource9 221,8287
#define GPIO_PinSource10 222,8339
#define GPIO_PinSource11 223,8391
#define GPIO_PinSource12 224,8443
#define GPIO_PinSource13 225,8495
#define GPIO_PinSource14 226,8547
#define GPIO_PinSource15 227,8599
#define IS_GPIO_PIN_SOURCE(229,8653
#define GPIO_AF_0 256,10038
#define GPIO_AF_1 261,10256
#define GPIO_AF_2 266,10383
#define GPIO_AF_3 271,10525
#define GPIO_AF_4 276,10650
#define GPIO_AF_5 281,10782
#define GPIO_AF_6 286,10930
#define GPIO_AF_7 291,11069
#define GPIO_AF_8 297,11285
#define GPIO_AF_9 303,11495
#define GPIO_AF_10 308,11624
#define GPIO_AF_11 313,11771
#define GPIO_AF_12 318,11881
#define GPIO_AF_14 323,11983
#define GPIO_AF_15 328,12093
#define IS_GPIO_AF(330,12152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_comp.h,3671
#define __STM32F30x_COMP_H31,1304
  uint32_t COMP_InvertingInput;57,1752
  uint32_t COMP_NonInvertingInput;60,1947
  uint32_t COMP_Output;63,2148
  uint32_t COMP_BlankingSrce;66,2338
  uint32_t COMP_OutputPol;69,2537
  uint32_t COMP_Hysteresis;72,2734
  uint32_t COMP_Mode;75,2928
}COMP_InitTypeDef;COMP_InitTypeDef79,3197
#define COMP_Selection_COMP1 91,3408
#define COMP_Selection_COMP2 92,3504
#define COMP_Selection_COMP3 93,3600
#define COMP_Selection_COMP4 94,3696
#define COMP_Selection_COMP5 95,3792
#define COMP_Selection_COMP6 96,3888
#define COMP_Selection_COMP7 97,3984
#define IS_COMP_ALL_PERIPH(99,4082
#define COMP_InvertingInput_1_4VREFINT 115,4693
#define COMP_InvertingInput_1_2VREFINT 116,4825
#define COMP_InvertingInput_3_4VREFINT 117,4957
#define COMP_InvertingInput_VREFINT 118,5089
#define COMP_InvertingInput_DAC1 119,5217
#define COMP_InvertingInput_DAC2 120,5352
#define COMP_InvertingInput_IO1 121,5487
#define COMP_InvertingInput_IO2 125,5878
#define IS_COMP_INVERTING_INPUT(128,6146
#define COMP_NonInvertingInput_IO1 144,6931
#define COMP_NonInvertingInput_IO2 148,7335
#define IS_COMP_NONINVERTING_INPUT(151,7643
#define COMP_Output_None 161,7882
#define COMP_Output_TIM1BKIN 164,8076
#define COMP_Output_TIM1BKIN2 165,8201
#define COMP_Output_TIM8BKIN 166,8329
#define COMP_Output_TIM8BKIN2 167,8454
#define COMP_Output_TIM1BKIN2_TIM8BKIN2 168,8582
#define COMP_Output_TIM1OCREFCLR 171,8780
#define COMP_Output_TIM1IC1 172,8898
#define COMP_Output_TIM2IC4 173,9020
#define COMP_Output_TIM2OCREFCLR 174,9142
#define COMP_Output_TIM3IC1 175,9260
#define COMP_Output_TIM3OCREFCLR 176,9382
#define COMP_Output_TIM4IC1 179,9546
#define COMP_Output_TIM3IC2 180,9668
#define COMP_Output_TIM15IC1 181,9790
#define COMP_Output_TIM15BKIN 182,9913
#define COMP_Output_TIM3IC3 185,10085
#define COMP_Output_TIM8OCREFCLR 186,10207
#define COMP_Output_TIM15IC2 187,10325
#define COMP_Output_TIM4IC2 188,10448
#define COMP_Output_TIM15OCREFCLR 189,10570
#define COMP_Output_TIM2IC1 192,10735
#define COMP_Output_TIM17IC1 193,10857
#define COMP_Output_TIM4IC3 194,10980
#define COMP_Output_TIM16BKIN 195,11102
#define COMP_Output_TIM2IC2 198,11274
#define COMP_Output_COMP6TIM2OCREFCLR 199,11396
#define COMP_Output_TIM16OCREFCLR 200,11514
#define COMP_Output_TIM16IC1 201,11633
#define COMP_Output_TIM4IC4 202,11756
#define COMP_Output_TIM2IC3 205,11924
#define COMP_Output_TIM1IC2 206,12046
#define COMP_Output_TIM17OCREFCLR 207,12168
#define COMP_Output_TIM17BKIN 208,12287
#define IS_COMP_OUTPUT(210,12415
#define COMP_BlankingSrce_None 253,15394
#define COMP_BlankingSrce_TIM1OC5 256,15563
#define COMP_BlankingSrce_TIM2OC3 259,15750
#define COMP_BlankingSrce_TIM3OC3 262,15944
#define COMP_BlankingSrce_TIM2OC4 265,16131
#define COMP_BlankingSrce_TIM8OC5 268,16330
#define COMP_BlankingSrce_TIM3OC4 271,16500
#define COMP_BlankingSrce_TIM15OC1 272,16635
#define COMP_BlankingSrce_TIM15OC2 275,16823
#define IS_COMP_BLANKING_SOURCE(277,16963
#define COMP_OutputPol_NonInverted 293,17823
#define COMP_OutputPol_Inverted 294,17935
#define IS_COMP_OUTPUT_POL(296,18046
#define COMP_Hysteresis_No 308,18370
#define COMP_Hysteresis_Low 309,18465
#define COMP_Hysteresis_Medium 310,18567
#define COMP_Hysteresis_High 311,18672
#define IS_COMP_HYSTERESIS(313,18777
#define COMP_Mode_HighSpeed 326,19306
#define COMP_Mode_MediumSpeed 327,19396
#define COMP_Mode_LowPower 328,19488
#define COMP_Mode_UltraLowPower 329,19582
#define IS_COMP_MODE(331,19684
#define COMP_OutputLevel_High 344,20188
#define COMP_OutputLevel_Low 347,20404
#define IS_COMP_WINDOW(356,20545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_exti.h,1936
#define __STM32F30x_EXTI_H31,1304
  EXTI_Mode_Interrupt 56,1737
  EXTI_Mode_Interrupt = 0x00,x0056,1737
  EXTI_Mode_Event 57,1768
  EXTI_Mode_Event = 0x04x0457,1768
}EXTIMode_TypeDef;EXTIMode_TypeDef58,1794
#define IS_EXTI_MODE(60,1816
  EXTI_Trigger_Rising 68,1982
  EXTI_Trigger_Rising = 0x08,x0868,1982
  EXTI_Trigger_Falling 69,2013
  EXTI_Trigger_Falling = 0x0C,x0C69,2013
  EXTI_Trigger_Rising_Falling 70,2045
  EXTI_Trigger_Rising_Falling = 0x10x1070,2045
}EXTITrigger_TypeDef;EXTITrigger_TypeDef71,2083
#define IS_EXTI_TRIGGER(73,2108
  uint32_t EXTI_Line;82,2417
  EXTIMode_TypeDef EXTI_Mode;85,2618
  EXTITrigger_TypeDef EXTI_Trigger;88,2801
  FunctionalState EXTI_LineCmd;91,3009
}EXTI_InitTypeDef;EXTI_InitTypeDef93,3202
#define EXTI_Line0 104,3405
#define EXTI_Line1 105,3484
#define EXTI_Line2 106,3563
#define EXTI_Line3 107,3642
#define EXTI_Line4 108,3721
#define EXTI_Line5 109,3800
#define EXTI_Line6 110,3879
#define EXTI_Line7 111,3958
#define EXTI_Line8 112,4037
#define EXTI_Line9 113,4116
#define EXTI_Line10 114,4195
#define EXTI_Line11 115,4274
#define EXTI_Line12 116,4353
#define EXTI_Line13 117,4432
#define EXTI_Line14 118,4511
#define EXTI_Line15 119,4590
#define EXTI_Line16 120,4669
#define EXTI_Line17 122,4832
#define EXTI_Line18 125,5056
#define EXTI_Line19 128,5300
#define EXTI_Line20 131,5539
#define EXTI_Line21 134,5816
#define EXTI_Line22 137,6041
#define EXTI_Line23 140,6266
#define EXTI_Line24 143,6490
#define EXTI_Line25 146,6714
#define EXTI_Line26 149,6940
#define EXTI_Line27 152,7166
#define EXTI_Line28 154,7310
#define EXTI_Line29 157,7536
#define EXTI_Line30 160,7762
#define EXTI_Line31 163,7988
#define EXTI_Line32 166,8214
#define EXTI_Line33 169,8440
#define EXTI_Line34 172,8666
#define EXTI_Line35 175,8892
#define IS_EXTI_LINE_ALL(179,9552
#define IS_EXTI_LINE_EXT(180,9601
#define IS_GET_EXTI_LINE(183,9825

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_flash.h,2695
#define __STM32F30x_FLASH_H31,1306
  FLASH_BUSY 54,1730
  FLASH_ERROR_WRP,55,1749
  FLASH_ERROR_PROGRAM,56,1769
  FLASH_COMPLETE,57,1793
  FLASH_TIMEOUT58,1812
}FLASH_Status;FLASH_Status59,1829
#define FLASH_Latency_0 70,2034
#define FLASH_Latency_1 71,2128
#define FLASH_Latency_2 72,2221
#define IS_FLASH_LATENCY(74,2317
#define FLASH_IT_EOP 85,2603
#define FLASH_IT_ERR 86,2703
#define IS_FLASH_IT(87,2790
#define IS_FLASH_PROGRAM_ADDRESS(95,2956
#define IS_OB_DATA_ADDRESS(104,3134
#define OB_WRP_Pages0to1 114,3316
#define OB_WRP_Pages2to3 115,3417
#define OB_WRP_Pages4to5 116,3518
#define OB_WRP_Pages6to7 117,3619
#define OB_WRP_Pages8to9 118,3720
#define OB_WRP_Pages10to11 119,3821
#define OB_WRP_Pages12to13 120,3924
#define OB_WRP_Pages14to15 121,4027
#define OB_WRP_Pages16to17 122,4130
#define OB_WRP_Pages18to19 123,4233
#define OB_WRP_Pages20to21 124,4336
#define OB_WRP_Pages22to23 125,4439
#define OB_WRP_Pages24to25 126,4542
#define OB_WRP_Pages26to27 127,4645
#define OB_WRP_Pages28to29 128,4748
#define OB_WRP_Pages30to31 129,4851
#define OB_WRP_Pages32to33 130,4954
#define OB_WRP_Pages34to35 131,5057
#define OB_WRP_Pages36to37 132,5160
#define OB_WRP_Pages38to39 133,5263
#define OB_WRP_Pages40to41 134,5366
#define OB_WRP_Pages42to43 135,5469
#define OB_WRP_Pages44to45 136,5572
#define OB_WRP_Pages46to47 137,5675
#define OB_WRP_Pages48to49 138,5778
#define OB_WRP_Pages50to51 139,5881
#define OB_WRP_Pages52to53 140,5984
#define OB_WRP_Pages54to55 141,6087
#define OB_WRP_Pages56to57 142,6190
#define OB_WRP_Pages58to59 143,6293
#define OB_WRP_Pages60to61 144,6396
#define OB_WRP_Pages62to127 145,6499
#define OB_WRP_AllPages 147,6605
#define IS_OB_WRP(149,6710
#define OB_RDP_Level_0 162,6894
#define OB_RDP_Level_1 163,6936
#define IS_OB_RDP(167,7178
#define OB_IWDG_SW 178,7432
#define OB_IWDG_HW 179,7520
#define IS_OB_IWDG_SOURCE(180,7608
#define OB_STOP_NoRST 190,7776
#define OB_STOP_RST 191,7881
#define IS_OB_STOP_SOURCE(192,7983
#define OB_STDBY_NoRST 202,8156
#define OB_STDBY_RST 203,8264
#define IS_OB_STDBY_SOURCE(204,8369
#define OB_BOOT1_RESET 213,8537
#define OB_BOOT1_SET 214,8613
#define IS_OB_BOOT1(215,8687
#define OB_VDDA_ANALOG_ON 224,8864
#define OB_VDDA_ANALOG_OFF 225,8970
#define IS_OB_VDDA_ANALOG(227,9079
#define OB_SRAM_PARITY_SET 237,9278
#define OB_SRAM_PARITY_RESET 238,9366
#define IS_OB_SRAM_PARITY(240,9458
#define FLASH_FLAG_BSY 250,9641
#define FLASH_FLAG_PGERR 251,9722
#define FLASH_FLAG_WRPERR 252,9816
#define FLASH_FLAG_EOP 253,9914
#define IS_FLASH_CLEAR_FLAG(255,10012
#define IS_FLASH_GET_FLAG(257,10125
#define FLASH_ER_PRG_TIMEOUT 265,10390

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_adc.h,8621
#define __STM32F30x_ADC_H31,1300
  uint32_t ADC_ContinuousConvMode;56,1741
  uint32_t ADC_Resolution;59,2012
  uint32_t ADC_ExternalTrigConvEvent;61,2196
  uint32_t ADC_ExternalTrigEventEdge;64,2540
  uint32_t ADC_DataAlign;67,2908
  uint32_t ADC_OverrunMode;69,3119
  uint32_t ADC_AutoInjMode;71,3310
  uint8_t ADC_NbrOfRegChannel;74,3588
}ADC_InitTypeDef;ADC_InitTypeDef77,3882
   uint32_t ADC_ExternalTrigInjecConvEvent;88,4000
  uint32_t ADC_ExternalTrigInjecEventEdge;91,4363
  uint8_t ADC_NbrOfInjecChannel;94,4702
  uint32_t ADC_InjecSequence1;97,5012
  uint32_t ADC_InjecSequence2;98,5045
  uint32_t ADC_InjecSequence3;99,5077
  uint32_t ADC_InjecSequence4;100,5109
}ADC_InjectedInitTypeDef;ADC_InjectedInitTypeDef101,5185
  uint32_t ADC_Mode;108,5253
  uint32_t ADC_Clock;111,5555
  uint32_t ADC_DMAAccessMode;114,5829
  uint32_t ADC_DMAMode;117,6168
  uint8_t ADC_TwoSamplingDelay;119,6405
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef123,6678
#define IS_ADC_ALL_PERIPH(131,6844
#define IS_ADC_DMA_PERIPH(136,7082
#define ADC_ContinuousConvMode_Enable	144,7373
#define ADC_ContinuousConvMode_Disable	145,7484
#define IS_ADC_CONVMODE(146,7597
#define ADC_OverrunMode_Enable	154,7816
#define ADC_OverrunMode_Disable	155,7906
#define IS_ADC_OVRUNMODE(156,7998
#define ADC_AutoInjec_Enable	164,8208
#define ADC_AutoInjec_Disable	165,8302
#define IS_ADC_AUTOINJECMODE(166,8398
#define ADC_Resolution_12b 174,8610
#define ADC_Resolution_10b 175,8717
#define ADC_Resolution_8b 176,8824
#define ADC_Resolution_6b 177,8930
#define IS_ADC_RESOLUTION(178,9036
#define ADC_ExternalTrigEventEdge_None 191,9514
#define ADC_ExternalTrigEventEdge_RisingEdge 192,9644
#define ADC_ExternalTrigEventEdge_FallingEdge 193,9783
#define ADC_ExternalTrigEventEdge_BothEdge 194,9927
#define IS_EXTERNALTRIG_EDGE(196,10071
#define ADC_ExternalTrigInjecEventEdge_None	208,10546
#define ADC_ExternalTrigInjecEventEdge_RisingEdge	209,10675
#define ADC_ExternalTrigInjecEventEdge_FallingEdge	210,10815
#define ADC_ExternalTrigInjecEventEdge_BothEdge	211,10955
#define IS_EXTERNALTRIGINJ_EDGE(213,11096
#define ADC_ExternalTrigConvEvent_0 221,11576
#define ADC_ExternalTrigConvEvent_1 222,11685
#define ADC_ExternalTrigConvEvent_2 223,11794
#define ADC_ExternalTrigConvEvent_3 224,11903
#define ADC_ExternalTrigConvEvent_4 225,12012
#define ADC_ExternalTrigConvEvent_5 226,12121
#define ADC_ExternalTrigConvEvent_6 227,12230
#define ADC_ExternalTrigConvEvent_7 228,12339
#define ADC_ExternalTrigConvEvent_8 229,12448
#define ADC_ExternalTrigConvEvent_9 230,12557
#define ADC_ExternalTrigConvEvent_10 231,12666
#define ADC_ExternalTrigConvEvent_11 232,12776
#define ADC_ExternalTrigConvEvent_12 233,12886
#define ADC_ExternalTrigConvEvent_13 234,12996
#define ADC_ExternalTrigConvEvent_14 235,13106
#define ADC_ExternalTrigConvEvent_15 236,13216
#define IS_ADC_EXT_TRIG(238,13328
#define ADC_ExternalTrigInjecConvEvent_0 263,14783
#define ADC_ExternalTrigInjecConvEvent_1 264,14920
#define ADC_ExternalTrigInjecConvEvent_2 265,15057
#define ADC_ExternalTrigInjecConvEvent_3 266,15194
#define ADC_ExternalTrigInjecConvEvent_4 267,15331
#define ADC_ExternalTrigInjecConvEvent_5 268,15468
#define ADC_ExternalTrigInjecConvEvent_6 269,15605
#define ADC_ExternalTrigInjecConvEvent_7 270,15742
#define ADC_ExternalTrigInjecConvEvent_8 271,15879
#define ADC_ExternalTrigInjecConvEvent_9 272,16016
#define ADC_ExternalTrigInjecConvEvent_10 273,16153
#define ADC_ExternalTrigInjecConvEvent_11 274,16291
#define ADC_ExternalTrigInjecConvEvent_12 275,16429
#define ADC_ExternalTrigInjecConvEvent_13 276,16567
#define ADC_ExternalTrigInjecConvEvent_14 277,16705
#define ADC_ExternalTrigInjecConvEvent_15 278,16843
#define IS_ADC_EXT_INJEC_TRIG(280,16983
#define ADC_DataAlign_Right 303,18555
#define ADC_DataAlign_Left 304,18665
#define IS_ADC_DATA_ALIGN(305,18774
#define ADC_Channel_1 315,18981
#define ADC_Channel_2 316,19076
#define ADC_Channel_3 317,19171
#define ADC_Channel_4 318,19266
#define ADC_Channel_5 319,19361
#define ADC_Channel_6 320,19456
#define ADC_Channel_7 321,19551
#define ADC_Channel_8 322,19646
#define ADC_Channel_9 323,19741
#define ADC_Channel_10 324,19836
#define ADC_Channel_11 325,19932
#define ADC_Channel_12 326,20028
#define ADC_Channel_13 327,20124
#define ADC_Channel_14 328,20220
#define ADC_Channel_15 329,20316
#define ADC_Channel_16 330,20412
#define ADC_Channel_17 331,20508
#define ADC_Channel_18 332,20604
#define ADC_Channel_TempSensor 334,20702
#define ADC_Channel_Vrefint 335,20781
#define ADC_Channel_Vbat 336,20860
#define IS_ADC_CHANNEL(338,20941
#define IS_ADC_DIFFCHANNEL(356,22179
#define ADC_Mode_Independent 377,23261
#define ADC_Mode_CombRegSimulInjSimul 378,23361
#define ADC_Mode_CombRegSimulAltTrig 379,23517
#define ADC_Mode_InjSimul 380,23669
#define ADC_Mode_RegSimul 381,23795
#define ADC_Mode_Interleave 382,23920
#define ADC_Mode_AltTrig 383,24035
#define IS_ADC_MODE(385,24159
#define ADC_Clock_AsynClkMode 400,24724
#define ADC_Clock_SynClkModeDiv1 401,24833
#define ADC_Clock_SynClkModeDiv2 402,24950
#define ADC_Clock_SynClkModeDiv4 403,25068
#define IS_ADC_CLOCKMODE(404,25186
#define ADC_DMAAccessMode_Disabled 414,25491
#define ADC_DMAAccessMode_1 415,25586
#define ADC_DMAAccessMode_2 416,25717
#define IS_ADC_DMA_ACCESS_MODE(417,25845
#define ADC_SampleTime_1Cycles5 428,26184
#define ADC_SampleTime_2Cycles5 429,26291
#define ADC_SampleTime_4Cycles5 430,26399
#define ADC_SampleTime_7Cycles5 431,26507
#define ADC_SampleTime_19Cycles5 432,26615
#define ADC_SampleTime_61Cycles5 433,26724
#define ADC_SampleTime_181Cycles5 434,26833
#define ADC_SampleTime_601Cycles5 435,26943
#define IS_ADC_SAMPLE_TIME(436,27053
#define ADC_InjectedChannel_1 452,27747
#define ADC_InjectedChannel_2 453,27853
#define ADC_InjectedChannel_3 454,27959
#define ADC_InjectedChannel_4 455,28065
#define IS_ADC_INJECTED_CHANNEL(456,28171
#define ADC_AnalogWatchdog_SingleRegEnable 468,28590
#define ADC_AnalogWatchdog_SingleInjecEnable 469,28717
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 470,28845
#define ADC_AnalogWatchdog_AllRegEnable 471,28984
#define ADC_AnalogWatchdog_AllInjecEnable 472,29108
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 473,29233
#define ADC_AnalogWatchdog_None 474,29374
#define IS_ADC_ANALOG_WATCHDOG(476,29487
#define ADC_CalibrationMode_Single 490,30258
#define ADC_CalibrationMode_Differential 491,30377
#define IS_ADC_CALIBRATION_MODE(493,30498
#define ADC_DMAMode_OneShot	502,30702
#define ADC_DMAMode_Circular 503,30789
#define IS_ADC_DMA_MODE(505,30879
#define ADC_IT_RDY 514,31059
#define ADC_IT_EOSMP 515,31152
#define ADC_IT_EOC 516,31247
#define ADC_IT_EOS 517,31352
#define ADC_IT_OVR 518,31470
#define ADC_IT_JEOC 519,31557
#define ADC_IT_JEOS 520,31663
#define ADC_IT_AWD1 521,31782
#define ADC_IT_AWD2 522,31879
#define ADC_IT_AWD3 523,31976
#define ADC_IT_JQOVF 524,32073
#define IS_ADC_IT(527,32188
#define IS_ADC_GET_IT(529,32273
#define ADC_FLAG_RDY 543,32797
#define ADC_FLAG_EOSMP 544,32880
#define ADC_FLAG_EOC 545,32965
#define ADC_FLAG_EOS 546,33060
#define ADC_FLAG_OVR 547,33168
#define ADC_FLAG_JEOC 548,33245
#define ADC_FLAG_JEOS 549,33341
#define ADC_FLAG_AWD1 550,33450
#define ADC_FLAG_AWD2 551,33537
#define ADC_FLAG_AWD3 552,33624
#define ADC_FLAG_JQOVF 553,33711
#define IS_ADC_CLEAR_FLAG(555,33814
#define IS_ADC_GET_FLAG(556,33911
#define ADC_FLAG_MSTRDY 570,34511
#define ADC_FLAG_MSTEOSMP 571,34608
#define ADC_FLAG_MSTEOC 572,34707
#define ADC_FLAG_MSTEOS 573,34816
#define ADC_FLAG_MSTOVR 574,34938
#define ADC_FLAG_MSTJEOC 575,35029
#define ADC_FLAG_MSTJEOS 576,35139
#define ADC_FLAG_MSTAWD1 577,35262
#define ADC_FLAG_MSTAWD2 578,35363
#define ADC_FLAG_MSTAWD3 579,35464
#define ADC_FLAG_MSTJQOVF 580,35565
#define ADC_FLAG_SLVRDY 582,35682
#define ADC_FLAG_SLVEOSMP 583,35778
#define ADC_FLAG_SLVEOC 584,35876
#define ADC_FLAG_SLVEOS 585,35984
#define ADC_FLAG_SLVOVR 586,36105
#define ADC_FLAG_SLVJEOC 587,36195
#define ADC_FLAG_SLVJEOS 588,36304
#define ADC_FLAG_SLVAWD1 589,36426
#define ADC_FLAG_SLVAWD2 590,36526
#define ADC_FLAG_SLVAWD3 591,36626
#define ADC_FLAG_SLVJQOVF 592,36726
#define IS_ADC_CLEAR_COMMONFLAG(594,36842
#define IS_ADC_GET_COMMONFLAG(595,36953
#define IS_ADC_THRESHOLD(615,38195
#define IS_ADC_OFFSET(625,38332
#define IS_ADC_INJECTED_LENGTH(635,38461
#define IS_ADC_REGULAR_LENGTH(646,38618
#define IS_ADC_REGULAR_DISC_NUMBER(655,38791
#define IS_ADC_TWOSAMPLING_DELAY(664,38961

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_wwdg.h,277
#define __STM32F30X_WWDG_H31,1307
#define WWDG_Prescaler_1 58,1861
#define WWDG_Prescaler_2 59,1913
#define WWDG_Prescaler_4 60,1965
#define WWDG_Prescaler_8 61,2017
#define IS_WWDG_PRESCALER(62,2069
#define IS_WWDG_WINDOW_VALUE(66,2377
#define IS_WWDG_COUNTER(67,2432

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rcc.h,8523
#define __STM32F30x_RCC_H31,1300
  uint32_t SYSCLK_Frequency;52,1682
  uint32_t HCLK_Frequency;53,1712
  uint32_t PCLK1_Frequency;54,1740
  uint32_t PCLK2_Frequency;55,1769
  uint32_t ADC12CLK_Frequency;56,1798
  uint32_t ADC34CLK_Frequency;57,1830
  uint32_t I2C1CLK_Frequency;58,1862
  uint32_t I2C2CLK_Frequency;59,1893
  uint32_t TIM1CLK_Frequency;60,1924
  uint32_t TIM8CLK_Frequency;61,1955
  uint32_t USART1CLK_Frequency;62,1986
  uint32_t USART2CLK_Frequency;63,2019
  uint32_t USART3CLK_Frequency;64,2052
  uint32_t UART4CLK_Frequency;65,2085
  uint32_t UART5CLK_Frequency;66,2117
}RCC_ClocksTypeDef;RCC_ClocksTypeDef67,2151
#define RCC_HSE_OFF 79,2366
#define RCC_HSE_ON 80,2424
#define RCC_HSE_Bypass 81,2482
#define IS_RCC_HSE(82,2540
#define RCC_PLLSource_HSI_Div2 93,2750
#define RCC_PLLSource_PREDIV1 94,2817
#define IS_RCC_PLL_SOURCE(96,2886
#define RCC_PLLMul_2 106,3121
#define RCC_PLLMul_3 107,3180
#define RCC_PLLMul_4 108,3239
#define RCC_PLLMul_5 109,3298
#define RCC_PLLMul_6 110,3357
#define RCC_PLLMul_7 111,3416
#define RCC_PLLMul_8 112,3475
#define RCC_PLLMul_9 113,3534
#define RCC_PLLMul_10 114,3593
#define RCC_PLLMul_11 115,3653
#define RCC_PLLMul_12 116,3713
#define RCC_PLLMul_13 117,3773
#define RCC_PLLMul_14 118,3833
#define RCC_PLLMul_15 119,3893
#define RCC_PLLMul_16 120,3953
#define IS_RCC_PLL_MUL(121,4013
#define  RCC_PREDIV1_Div1 136,4763
#define  RCC_PREDIV1_Div2 137,4827
#define  RCC_PREDIV1_Div3 138,4891
#define  RCC_PREDIV1_Div4 139,4955
#define  RCC_PREDIV1_Div5 140,5019
#define  RCC_PREDIV1_Div6 141,5083
#define  RCC_PREDIV1_Div7 142,5147
#define  RCC_PREDIV1_Div8 143,5211
#define  RCC_PREDIV1_Div9 144,5275
#define  RCC_PREDIV1_Div10 145,5339
#define  RCC_PREDIV1_Div11 146,5404
#define  RCC_PREDIV1_Div12 147,5469
#define  RCC_PREDIV1_Div13 148,5534
#define  RCC_PREDIV1_Div14 149,5599
#define  RCC_PREDIV1_Div15 150,5664
#define  RCC_PREDIV1_Div16 151,5729
#define IS_RCC_PREDIV1(153,5796
#define RCC_SYSCLKSource_HSI 169,6726
#define RCC_SYSCLKSource_HSE 170,6784
#define RCC_SYSCLKSource_PLLCLK 171,6842
#define IS_RCC_SYSCLK_SOURCE(172,6900
#define RCC_SYSCLK_Div1 183,7209
#define RCC_SYSCLK_Div2 184,7270
#define RCC_SYSCLK_Div4 185,7331
#define RCC_SYSCLK_Div8 186,7392
#define RCC_SYSCLK_Div16 187,7453
#define RCC_SYSCLK_Div64 188,7515
#define RCC_SYSCLK_Div128 189,7577
#define RCC_SYSCLK_Div256 190,7640
#define RCC_SYSCLK_Div512 191,7703
#define IS_RCC_HCLK(192,7766
#define RCC_HCLK_Div1 205,8280
#define RCC_HCLK_Div2 206,8345
#define RCC_HCLK_Div4 207,8410
#define RCC_HCLK_Div8 208,8475
#define RCC_HCLK_Div16 209,8540
#define IS_RCC_PCLK(210,8605
#define RCC_ADC12PLLCLK_OFF 222,8934
#define RCC_ADC12PLLCLK_Div1 223,9005
#define RCC_ADC12PLLCLK_Div2 224,9076
#define RCC_ADC12PLLCLK_Div4 225,9147
#define RCC_ADC12PLLCLK_Div6 226,9218
#define RCC_ADC12PLLCLK_Div8 227,9289
#define RCC_ADC12PLLCLK_Div10 228,9360
#define RCC_ADC12PLLCLK_Div12 229,9431
#define RCC_ADC12PLLCLK_Div16 230,9502
#define RCC_ADC12PLLCLK_Div32 231,9573
#define RCC_ADC12PLLCLK_Div64 232,9644
#define RCC_ADC12PLLCLK_Div128 233,9715
#define RCC_ADC12PLLCLK_Div256 234,9786
#define RCC_ADC34PLLCLK_OFF 237,9878
#define RCC_ADC34PLLCLK_Div1 238,9949
#define RCC_ADC34PLLCLK_Div2 239,10020
#define RCC_ADC34PLLCLK_Div4 240,10091
#define RCC_ADC34PLLCLK_Div6 241,10162
#define RCC_ADC34PLLCLK_Div8 242,10233
#define RCC_ADC34PLLCLK_Div10 243,10304
#define RCC_ADC34PLLCLK_Div12 244,10375
#define RCC_ADC34PLLCLK_Div16 245,10446
#define RCC_ADC34PLLCLK_Div32 246,10517
#define RCC_ADC34PLLCLK_Div64 247,10588
#define RCC_ADC34PLLCLK_Div128 248,10659
#define RCC_ADC34PLLCLK_Div256 249,10730
#define IS_RCC_ADCCLK(251,10803
#define RCC_TIM1CLK_HCLK 273,12321
#define RCC_TIM1CLK_PLLCLK 274,12387
#define RCC_TIM8CLK_HCLK 276,12449
#define RCC_TIM8CLK_PLLCLK 277,12515
#define IS_RCC_TIMCLK(279,12583
#define RCC_I2C1CLK_HSI 290,12863
#define RCC_I2C1CLK_SYSCLK 291,12929
#define RCC_I2C2CLK_HSI 293,12991
#define RCC_I2C2CLK_SYSCLK 294,13057
#define IS_RCC_I2CCLK(296,13125
#define RCC_USART1CLK_PCLK 307,13405
#define RCC_USART1CLK_SYSCLK 308,13473
#define RCC_USART1CLK_LSE 309,13541
#define RCC_USART1CLK_HSI 310,13609
#define RCC_USART2CLK_PCLK 312,13679
#define RCC_USART2CLK_SYSCLK 313,13747
#define RCC_USART2CLK_LSE 314,13815
#define RCC_USART2CLK_HSI 315,13883
#define RCC_USART3CLK_PCLK 317,13953
#define RCC_USART3CLK_SYSCLK 318,14021
#define RCC_USART3CLK_LSE 319,14089
#define RCC_USART3CLK_HSI 320,14157
#define RCC_UART4CLK_PCLK 322,14227
#define RCC_UART4CLK_SYSCLK 323,14295
#define RCC_UART4CLK_LSE 324,14363
#define RCC_UART4CLK_HSI 325,14431
#define RCC_UART5CLK_PCLK 327,14501
#define RCC_UART5CLK_SYSCLK 328,14569
#define RCC_UART5CLK_LSE 329,14637
#define RCC_UART5CLK_HSI 330,14705
#define IS_RCC_USARTCLK(332,14775
#define RCC_IT_LSIRDY 351,15985
#define RCC_IT_LSERDY 352,16043
#define RCC_IT_HSIRDY 353,16101
#define RCC_IT_HSERDY 354,16159
#define RCC_IT_PLLRDY 355,16217
#define RCC_IT_CSS 356,16275
#define IS_RCC_IT(358,16335
#define IS_RCC_GET_IT(360,16413
#define IS_RCC_CLEAR_IT(365,16689
#define RCC_LSE_OFF 375,16850
#define RCC_LSE_ON 376,16915
#define RCC_LSE_Bypass 377,16972
#define IS_RCC_LSE(378,17061
#define RCC_RTCCLKSource_LSE 388,17266
#define RCC_RTCCLKSource_LSI 389,17328
#define RCC_RTCCLKSource_HSE_Div32 390,17390
#define IS_RCC_RTCCLK_SOURCE(392,17454
#define RCC_I2S2CLKSource_SYSCLK 402,17764
#define RCC_I2S2CLKSource_Ext 403,17826
#define IS_RCC_I2SCLK_SOURCE(405,17890
#define RCC_LSEDrive_Low 411,18071
#define RCC_LSEDrive_MediumLow 412,18136
#define RCC_LSEDrive_MediumHigh 413,18196
#define RCC_LSEDrive_High 414,18256
#define IS_RCC_LSE_DRIVE(415,18314
#define RCC_AHBPeriph_ADC34 425,18603
#define RCC_AHBPeriph_ADC12 426,18665
#define RCC_AHBPeriph_GPIOA 427,18727
#define RCC_AHBPeriph_GPIOB 428,18789
#define RCC_AHBPeriph_GPIOC 429,18851
#define RCC_AHBPeriph_GPIOD 430,18913
#define RCC_AHBPeriph_GPIOE 431,18975
#define RCC_AHBPeriph_GPIOF 432,19037
#define RCC_AHBPeriph_TS 433,19099
#define RCC_AHBPeriph_CRC 434,19158
#define RCC_AHBPeriph_FLITF 435,19218
#define RCC_AHBPeriph_SRAM 436,19280
#define RCC_AHBPeriph_DMA2 437,19341
#define RCC_AHBPeriph_DMA1 438,19402
#define IS_RCC_AHB_PERIPH(440,19465
#define IS_RCC_AHB_RST_PERIPH(441,19558
#define RCC_APB2Periph_SYSCFG 451,19731
#define RCC_APB2Periph_TIM1 452,19796
#define RCC_APB2Periph_SPI1 453,19861
#define RCC_APB2Periph_TIM8 454,19926
#define RCC_APB2Periph_USART1 455,19991
#define RCC_APB2Periph_TIM15 456,20056
#define RCC_APB2Periph_TIM16 457,20121
#define RCC_APB2Periph_TIM17 458,20186
#define IS_RCC_APB2_PERIPH(460,20253
#define RCC_APB1Periph_TIM2 469,20422
#define RCC_APB1Periph_TIM3 470,20487
#define RCC_APB1Periph_TIM4 471,20552
#define RCC_APB1Periph_TIM6 472,20617
#define RCC_APB1Periph_TIM7 473,20682
#define RCC_APB1Periph_WWDG 474,20747
#define RCC_APB1Periph_SPI2 475,20812
#define RCC_APB1Periph_SPI3 476,20877
#define RCC_APB1Periph_USART2 477,20942
#define RCC_APB1Periph_USART3 478,21007
#define RCC_APB1Periph_UART4 479,21072
#define RCC_APB1Periph_UART5 480,21137
#define RCC_APB1Periph_I2C1 481,21202
#define RCC_APB1Periph_I2C2 482,21267
#define RCC_APB1Periph_USB 483,21332
#define RCC_APB1Periph_CAN1 484,21397
#define RCC_APB1Periph_PWR 485,21462
#define RCC_APB1Periph_DAC 486,21527
#define IS_RCC_APB1_PERIPH(488,21594
#define RCC_MCOSource_NoClock 497,21761
#define RCC_MCOSource_LSI 498,21819
#define RCC_MCOSource_LSE 499,21877
#define RCC_MCOSource_SYSCLK 500,21935
#define RCC_MCOSource_HSI 501,21993
#define RCC_MCOSource_HSE 502,22051
#define RCC_MCOSource_PLLCLK_Div2 503,22109
#define IS_RCC_MCO_SOURCE(505,22169
 #define RCC_USBCLKSource_PLLCLK_1Div5 517,22662
 #define RCC_USBCLKSource_PLLCLK_Div1 518,22720
 #define IS_RCC_USBCLK_SOURCE(520,22780
#define RCC_FLAG_HSIRDY 529,23012
#define RCC_FLAG_HSERDY 530,23070
#define RCC_FLAG_PLLRDY 531,23128
#define RCC_FLAG_MCOF 532,23186
#define RCC_FLAG_LSERDY 533,23244
#define RCC_FLAG_LSIRDY 534,23302
#define RCC_FLAG_OBLRST 535,23360
#define RCC_FLAG_PINRST 536,23418
#define RCC_FLAG_PORRST 537,23476
#define RCC_FLAG_SFTRST 538,23534
#define RCC_FLAG_IWDGRST 539,23592
#define RCC_FLAG_WWDGRST 540,23650
#define RCC_FLAG_LPWRRST 541,23708
#define IS_RCC_FLAG(543,23768
#define IS_RCC_HSI_CALIBRATION_VALUE(551,24377

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rtc.h,8397
#define __STM32F30x_RTC_H31,1301
  uint32_t RTC_HourFormat;55,1743
  uint32_t RTC_AsynchPrediv;58,1901
  uint32_t RTC_SynchPrediv;61,2076
}RTC_InitTypeDef;RTC_InitTypeDef63,2249
  uint8_t RTC_Hours;70,2346
  uint8_t RTC_Minutes;75,2630
  uint8_t RTC_Seconds;78,2781
  uint8_t RTC_H12;81,2930
}RTC_TimeTypeDef;RTC_TimeTypeDef83,3078
  uint8_t RTC_WeekDay;90,3176
  uint8_t RTC_Month;93,3331
  uint8_t RTC_Date;96,3501
  uint8_t RTC_Year;99,3644
}RTC_DateTypeDef;RTC_DateTypeDef101,3788
  RTC_TimeTypeDef RTC_AlarmTime;108,3892
  uint32_t RTC_AlarmMask;110,3978
  uint32_t RTC_AlarmDateWeekDaySel;113,4159
  uint8_t RTC_AlarmDateWeekDay;116,4365
}RTC_AlarmTypeDef;RTC_AlarmTypeDef121,4786
#define RTC_HourFormat_24 133,4997
#define RTC_HourFormat_12 134,5060
#define IS_RTC_HOUR_FORMAT(135,5123
#define IS_RTC_ASYNCH_PREDIV(144,5356
#define IS_RTC_SYNCH_PREDIV(154,5500
#define IS_RTC_HOUR12(163,5637
#define IS_RTC_HOUR24(164,5710
#define IS_RTC_MINUTES(165,5765
#define IS_RTC_SECONDS(166,5823
#define RTC_H12_AM 175,5958
#define RTC_H12_PM 176,6014
#define IS_RTC_H12(177,6070
#define IS_RTC_YEAR(186,6222
#define RTC_Month_January 197,6388
#define RTC_Month_February 198,6444
#define RTC_Month_March 199,6500
#define RTC_Month_April 200,6556
#define RTC_Month_May 201,6612
#define RTC_Month_June 202,6668
#define RTC_Month_July 203,6724
#define RTC_Month_August 204,6780
#define RTC_Month_September 205,6836
#define RTC_Month_October 206,6892
#define RTC_Month_November 207,6948
#define RTC_Month_December 208,7004
#define IS_RTC_MONTH(209,7060
#define IS_RTC_DATE(210,7136
#define RTC_Weekday_Monday 220,7293
#define RTC_Weekday_Tuesday 221,7349
#define RTC_Weekday_Wednesday 222,7405
#define RTC_Weekday_Thursday 223,7461
#define RTC_Weekday_Friday 224,7517
#define RTC_Weekday_Saturday 225,7573
#define RTC_Weekday_Sunday 226,7629
#define IS_RTC_WEEKDAY(227,7685
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(242,8277
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(243,8356
#define RTC_AlarmDateWeekDaySel_Date 259,9094
#define RTC_AlarmDateWeekDaySel_WeekDay 260,9162
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(262,9232
#define RTC_AlarmMask_None 273,9494
#define RTC_AlarmMask_DateWeekDay 274,9560
#define RTC_AlarmMask_Hours 275,9628
#define RTC_AlarmMask_Minutes 276,9694
#define RTC_AlarmMask_Seconds 277,9760
#define RTC_AlarmMask_All 278,9826
#define IS_ALARM_MASK(279,9892
#define RTC_Alarm_A 288,10043
#define RTC_Alarm_B 289,10109
#define IS_RTC_ALARM(290,10175
#define IS_RTC_CMD_ALARM(291,10263
#define RTC_AlarmSubSecondMask_All 300,10451
#define RTC_AlarmSubSecondMask_SS14_1 303,10752
#define RTC_AlarmSubSecondMask_SS14_2 305,10969
#define RTC_AlarmSubSecondMask_SS14_3 307,11188
#define RTC_AlarmSubSecondMask_SS14_4 309,11407
#define RTC_AlarmSubSecondMask_SS14_5 311,11626
#define RTC_AlarmSubSecondMask_SS14_6 313,11845
#define RTC_AlarmSubSecondMask_SS14_7 315,12064
#define RTC_AlarmSubSecondMask_SS14_8 317,12283
#define RTC_AlarmSubSecondMask_SS14_9 319,12502
#define RTC_AlarmSubSecondMask_SS14_10 321,12721
#define RTC_AlarmSubSecondMask_SS14_11 323,12941
#define RTC_AlarmSubSecondMask_SS14_12 325,13162
#define RTC_AlarmSubSecondMask_SS14_13 327,13382
#define RTC_AlarmSubSecondMask_SS14 329,13603
#define RTC_AlarmSubSecondMask_None 331,13819
#define IS_RTC_ALARM_SUB_SECOND_MASK(333,14023
#define IS_RTC_ALARM_SUB_SECOND_VALUE(357,15602
#define RTC_WakeUpClock_RTCCLK_Div16 366,15755
#define RTC_WakeUpClock_RTCCLK_Div8 367,15823
#define RTC_WakeUpClock_RTCCLK_Div4 368,15891
#define RTC_WakeUpClock_RTCCLK_Div2 369,15959
#define RTC_WakeUpClock_CK_SPRE_16bits 370,16027
#define RTC_WakeUpClock_CK_SPRE_17bits 371,16095
#define IS_RTC_WAKEUP_CLOCK(372,16163
#define IS_RTC_WAKEUP_COUNTER(378,16664
#define RTC_TimeStampEdge_Rising 386,16813
#define RTC_TimeStampEdge_Falling 387,16879
#define IS_RTC_TIMESTAMP_EDGE(388,16945
#define RTC_Output_Disable 397,17188
#define RTC_Output_AlarmA 398,17251
#define RTC_Output_AlarmB 399,17314
#define RTC_Output_WakeUp 400,17377
#define IS_RTC_OUTPUT(402,17443
#define RTC_OutputPolarity_High 414,17803
#define RTC_OutputPolarity_Low 415,17869
#define IS_RTC_OUTPUT_POL(416,17935
#define RTC_CalibSign_Positive 425,18165
#define RTC_CalibSign_Negative 426,18232
#define IS_RTC_CALIB_SIGN(427,18298
#define IS_RTC_CALIB_VALUE(429,18442
#define RTC_CalibOutput_512Hz 438,18589
#define RTC_CalibOutput_1Hz 439,18655
#define IS_RTC_CALIB_OUTPUT(440,18720
#define RTC_SmoothCalibPeriod_32sec 449,18963
#define RTC_SmoothCalibPeriod_16sec 451,19179
#define RTC_SmoothCalibPeriod_8sec 453,19395
#define  IS_RTC_SMOOTH_CALIB_PERIOD(455,19610
#define RTC_SmoothCalibPlusPulses_Set 466,20022
#define RTC_SmoothCalibPlusPulses_Reset 469,20349
#define  IS_RTC_SMOOTH_CALIB_PLUS(471,20569
#define  IS_RTC_SMOOTH_CALIB_MINUS(481,20842
#define RTC_DayLightSaving_SUB1H 490,20994
#define RTC_DayLightSaving_ADD1H 491,21053
#define IS_RTC_DAYLIGHT_SAVING(492,21112
#define RTC_StoreOperation_Reset 495,21272
#define RTC_StoreOperation_Set 496,21336
#define IS_RTC_STORE_OPERATION(497,21400
#define RTC_TamperTrigger_RisingEdge 506,21660
#define RTC_TamperTrigger_FallingEdge 507,21732
#define RTC_TamperTrigger_LowLevel 508,21804
#define RTC_TamperTrigger_HighLevel 509,21876
#define IS_RTC_TAMPER_TRIGGER(510,21948
#define RTC_TamperFilter_Disable 522,22388
#define RTC_TamperFilter_2Sample 524,22483
#define RTC_TamperFilter_4Sample 526,22678
#define RTC_TamperFilter_8Sample 528,22873
#define IS_RTC_TAMPER_FILTER(530,23068
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 541,23493
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 543,23722
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 545,23953
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 547,24182
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 549,24411
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 551,24640
#define RTC_TamperSamplingFreq_RTCCLK_Div512 553,24869
#define RTC_TamperSamplingFreq_RTCCLK_Div256 555,25098
#define IS_RTC_TAMPER_SAMPLING_FREQ(557,25327
#define RTC_TamperPrechargeDuration_1RTCCLK 573,26209
#define RTC_TamperPrechargeDuration_2RTCCLK 575,26427
#define RTC_TamperPrechargeDuration_4RTCCLK 577,26646
#define RTC_TamperPrechargeDuration_8RTCCLK 579,26865
#define IS_RTC_TAMPER_PRECHARGE_DURATION(582,27086
#define RTC_Tamper_1 593,27602
#define RTC_Tamper_2 595,27759
#define RTC_Tamper_3 597,27916
#define IS_RTC_TAMPER(600,28075
#define RTC_OutputType_OpenDrain 610,28267
#define RTC_OutputType_PushPull 611,28334
#define IS_RTC_OUTPUT_TYPE(612,28401
#define RTC_ShiftAdd1S_Reset 622,28642
#define RTC_ShiftAdd1S_Set 623,28700
#define IS_RTC_SHIFT_ADD1S(624,28758
#define IS_RTC_SHIFT_SUBFS(633,28985
#define RTC_BKP_DR0 643,29128
#define RTC_BKP_DR1 644,29194
#define RTC_BKP_DR2 645,29260
#define RTC_BKP_DR3 646,29326
#define RTC_BKP_DR4 647,29392
#define RTC_BKP_DR5 648,29458
#define RTC_BKP_DR6 649,29524
#define RTC_BKP_DR7 650,29590
#define RTC_BKP_DR8 651,29656
#define RTC_BKP_DR9 652,29722
#define RTC_BKP_DR10 653,29788
#define RTC_BKP_DR11 654,29854
#define RTC_BKP_DR12 655,29920
#define RTC_BKP_DR13 656,29986
#define RTC_BKP_DR14 657,30052
#define RTC_BKP_DR15 658,30118
#define IS_RTC_BKP(659,30184
#define RTC_Format_BIN 682,31430
#define RTC_Format_BCD 683,31497
#define IS_RTC_FORMAT(684,31564
#define RTC_FLAG_RECALPF 693,31735
#define RTC_FLAG_TAMP3F 694,31801
#define RTC_FLAG_TAMP2F 695,31867
#define RTC_FLAG_TAMP1F 696,31933
#define RTC_FLAG_TSOVF 697,31999
#define RTC_FLAG_TSF 698,32065
#define RTC_FLAG_WUTF 699,32131
#define RTC_FLAG_ALRBF 700,32197
#define RTC_FLAG_ALRAF 701,32263
#define RTC_FLAG_INITF 702,32329
#define RTC_FLAG_RSF 703,32395
#define RTC_FLAG_INITS 704,32461
#define RTC_FLAG_SHPF 705,32527
#define RTC_FLAG_WUTWF 706,32593
#define RTC_FLAG_ALRBWF 707,32659
#define RTC_FLAG_ALRAWF 708,32725
#define IS_RTC_GET_FLAG(709,32791
#define IS_RTC_CLEAR_FLAG(717,33512
#define RTC_IT_TS 726,33703
#define RTC_IT_WUT 727,33769
#define RTC_IT_ALRB 728,33835
#define RTC_IT_ALRA 729,33901
#define RTC_IT_TAMP 730,33967
#define RTC_IT_TAMP1 731,34080
#define RTC_IT_TAMP2 732,34146
#define RTC_IT_TAMP3 733,34212
#define IS_RTC_CONFIG_IT(736,34282
#define IS_RTC_GET_IT(737,34384
#define IS_RTC_CLEAR_IT(741,34679

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_misc.h,969
#define __STM32F30x_MISC_H31,1349
  uint8_t NVIC_IRQChannel;56,1793
  uint8_t NVIC_IRQChannelPreemptionPriority;61,2194
  uint8_t NVIC_IRQChannelSubPriority;67,2644
  FunctionalState NVIC_IRQChannelCmd;72,3039
} NVIC_InitTypeDef;75,3346
#define NVIC_VectTab_RAM 113,6067
#define NVIC_VectTab_FLASH 114,6128
#define IS_NVIC_VECTTAB(115,6189
#define NVIC_LP_SEVONPEND 125,6406
#define NVIC_LP_SLEEPDEEP 126,6460
#define NVIC_LP_SLEEPONEXIT 127,6514
#define IS_NVIC_LP(128,6568
#define NVIC_PriorityGroup_0 139,6824
#define NVIC_PriorityGroup_1 141,7004
#define NVIC_PriorityGroup_2 143,7184
#define NVIC_PriorityGroup_3 145,7364
#define NVIC_PriorityGroup_4 147,7544
#define IS_NVIC_PRIORITY_GROUP(150,7726
#define IS_NVIC_PREEMPTION_PRIORITY(156,8119
#define IS_NVIC_SUB_PRIORITY(158,8189
#define IS_NVIC_OFFSET(160,8252
#define SysTick_CLKSource_HCLK_Div8 169,8382
#define SysTick_CLKSource_HCLK 170,8445
#define IS_SYSTICK_CLK_SOURCE(171,8508

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_tim.h,13866
#define __stm32f30x_TIM_H31,1300
  uint16_t TIM_Prescaler;57,1830
  uint16_t TIM_CounterMode;60,2032
  uint32_t TIM_Period;63,2200
  uint16_t TIM_ClockDivision;67,2489
  uint8_t TIM_RepetitionCounter;70,2664
} TIM_TimeBaseInitTypeDef;78,3416
  uint32_t TIM_OCMode;86,3540
  uint16_t TIM_OutputState;89,3712
  uint16_t TIM_OutputNState;92,3892
  uint32_t TIM_Pulse;96,4178
  uint16_t TIM_OCPolarity;99,4387
  uint16_t TIM_OCNPolarity;102,4561
  uint16_t TIM_OCIdleState;106,4841
  uint16_t TIM_OCNIdleState;110,5138
} TIM_OCInitTypeDef;113,5435
  uint16_t TIM_Channel;122,5553
  uint16_t TIM_ICPolarity;125,5705
  uint16_t TIM_ICSelection;128,5892
  uint16_t TIM_ICPrescaler;131,6054
  uint16_t TIM_ICFilter;134,6234
} TIM_ICInitTypeDef;136,6394
  uint16_t TIM_OSSRState;146,6558
  uint16_t TIM_OSSIState;149,6779
  uint16_t TIM_LOCKLevel;152,6993
  uint16_t TIM_DeadTime;155,7167
  uint16_t TIM_Break;159,7431
  uint16_t TIM_BreakPolarity;162,7641
  uint16_t TIM_AutomaticOutput;165,7825
} TIM_BDTRInitTypeDef;167,8037
#define IS_TIM_ALL_PERIPH(175,8202
#define IS_TIM_LIST1_PERIPH(186,8909
#define IS_TIM_LIST2_PERIPH(196,9497
#define IS_TIM_LIST3_PERIPH(203,9913
#define IS_TIM_LIST4_PERIPH(209,10248
#define IS_TIM_LIST5_PERIPH(212,10431
#define IS_TIM_LIST6_PERIPH(220,10941
#define IS_TIM_LIST7_PERIPH(227,11316
#define IS_TIM_LIST8_PERIPH(236,11878
#define TIM_OCMode_Timing 244,12126
#define TIM_OCMode_Active 245,12190
#define TIM_OCMode_Inactive 246,12254
#define TIM_OCMode_Toggle 247,12318
#define TIM_OCMode_PWM1 248,12382
#define TIM_OCMode_PWM2 249,12446
#define TIM_OCMode_Retrigerrable_OPM1 251,12512
#define TIM_OCMode_Retrigerrable_OPM2 252,12576
#define TIM_OCMode_Combined_PWM1 253,12640
#define TIM_OCMode_Combined_PWM2 254,12704
#define TIM_OCMode_Asymmetric_PWM1 255,12768
#define TIM_OCMode_Asymmetric_PWM2 256,12832
#define IS_TIM_OC_MODE(258,12898
#define IS_TIM_OCM(271,13771
#define TIM_OPMode_Single 293,14774
#define TIM_OPMode_Repetitive 294,14837
#define IS_TIM_OPM_MODE(295,14900
#define TIM_Channel_1 305,15100
#define TIM_Channel_2 306,15163
#define TIM_Channel_3 307,15226
#define TIM_Channel_4 308,15289
#define TIM_Channel_5 309,15352
#define TIM_Channel_6 310,15415
#define IS_TIM_CHANNEL(312,15513
#define IS_TIM_PWMI_CHANNEL(317,15816
#define IS_TIM_COMPLEMENTARY_CHANNEL(319,15958
#define TIM_CKD_DIV1 330,16277
#define TIM_CKD_DIV2 331,16340
#define TIM_CKD_DIV4 332,16403
#define IS_TIM_CKD_DIV(333,16466
#define TIM_CounterMode_Up 344,16709
#define TIM_CounterMode_Down 345,16772
#define TIM_CounterMode_CenterAligned1 346,16835
#define TIM_CounterMode_CenterAligned2 347,16898
#define TIM_CounterMode_CenterAligned3 348,16961
#define IS_TIM_COUNTER_MODE(349,17024
#define TIM_OCPolarity_High 362,17501
#define TIM_OCPolarity_Low 363,17564
#define IS_TIM_OC_POLARITY(364,17627
#define TIM_OCNPolarity_High 374,17867
#define TIM_OCNPolarity_Low 375,17930
#define IS_TIM_OCN_POLARITY(376,17993
#define TIM_OutputState_Disable 386,18230
#define TIM_OutputState_Enable 387,18293
#define IS_TIM_OUTPUT_STATE(388,18356
#define TIM_OutputNState_Disable 398,18589
#define TIM_OutputNState_Enable 399,18652
#define IS_TIM_OUTPUTN_STATE(400,18715
#define TIM_CCx_Enable 410,18951
#define TIM_CCx_Disable 411,19015
#define IS_TIM_CCX(412,19079
#define TIM_CCxN_Enable 422,19271
#define TIM_CCxN_Disable 423,19335
#define IS_TIM_CCXN(424,19399
#define TIM_Break_Enable 434,19603
#define TIM_Break_Disable 435,19666
#define IS_TIM_BREAK_STATE(436,19729
#define TIM_Break1_Enable 446,19954
#define TIM_Break1_Disable 447,20022
#define IS_TIM_BREAK1_STATE(448,20090
#define TIM_Break2_Enable 458,20317
#define TIM_Break2_Disable 459,20385
#define IS_TIM_BREAK2_STATE(460,20453
#define TIM_BreakPolarity_Low 470,20667
#define TIM_BreakPolarity_High 471,20730
#define IS_TIM_BREAK_POLARITY(472,20793
#define TIM_Break1Polarity_Low 482,21034
#define TIM_Break1Polarity_High 483,21102
#define IS_TIM_BREAK1_POLARITY(484,21170
#define TIM_Break2Polarity_Low 494,21414
#define TIM_Break2Polarity_High 495,21482
#define IS_TIM_BREAK2_POLARITY(496,21550
#define IS_TIM_BREAK1_FILTER(506,21792
#define IS_TIM_BREAK2_FILTER(515,21920
#define TIM_AutomaticOutput_Enable 524,22052
#define TIM_AutomaticOutput_Disable 525,22115
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(526,22178
#define TIM_LOCKLevel_OFF 536,22427
#define TIM_LOCKLevel_1 537,22490
#define TIM_LOCKLevel_2 538,22553
#define TIM_LOCKLevel_3 539,22616
#define IS_TIM_LOCK_LEVEL(540,22679
#define TIM_OSSIState_Enable 552,23056
#define TIM_OSSIState_Disable 553,23119
#define IS_TIM_OSSI_STATE(554,23182
#define TIM_OSSRState_Enable 564,23427
#define TIM_OSSRState_Disable 565,23490
#define IS_TIM_OSSR_STATE(566,23553
#define TIM_OCIdleState_Set 576,23782
#define TIM_OCIdleState_Reset 577,23845
#define IS_TIM_OCIDLE_STATE(578,23908
#define TIM_OCNIdleState_Set 588,24142
#define TIM_OCNIdleState_Reset 589,24205
#define IS_TIM_OCNIDLE_STATE(590,24268
#define  TIM_ICPolarity_Rising 600,24501
#define  TIM_ICPolarity_Falling 601,24564
#define  TIM_ICPolarity_BothEdge 602,24627
#define IS_TIM_IC_POLARITY(603,24690
#define TIM_ICSelection_DirectTI 614,25016
#define TIM_ICSelection_IndirectTI 616,25245
#define TIM_ICSelection_TRC 618,25474
#define IS_TIM_IC_SELECTION(619,25604
#define TIM_ICPSC_DIV1 630,25943
#define TIM_ICPSC_DIV2 631,26084
#define TIM_ICPSC_DIV4 632,26194
#define TIM_ICPSC_DIV8 633,26304
#define IS_TIM_IC_PRESCALER(634,26414
#define TIM_IT_Update 646,26798
#define TIM_IT_CC1 647,26861
#define TIM_IT_CC2 648,26924
#define TIM_IT_CC3 649,26987
#define TIM_IT_CC4 650,27050
#define TIM_IT_COM 651,27113
#define TIM_IT_Trigger 652,27176
#define TIM_IT_Break 653,27239
#define IS_TIM_IT(654,27302
#define IS_TIM_GET_IT(656,27387
#define TIM_DMABase_CR1 672,27899
#define TIM_DMABase_CR2 673,27962
#define TIM_DMABase_SMCR 674,28025
#define TIM_DMABase_DIER 675,28088
#define TIM_DMABase_SR 676,28151
#define TIM_DMABase_EGR 677,28214
#define TIM_DMABase_CCMR1 678,28277
#define TIM_DMABase_CCMR2 679,28340
#define TIM_DMABase_CCER 680,28403
#define TIM_DMABase_CNT 681,28466
#define TIM_DMABase_PSC 682,28529
#define TIM_DMABase_ARR 683,28592
#define TIM_DMABase_RCR 684,28655
#define TIM_DMABase_CCR1 685,28718
#define TIM_DMABase_CCR2 686,28781
#define TIM_DMABase_CCR3 687,28844
#define TIM_DMABase_CCR4 688,28907
#define TIM_DMABase_BDTR 689,28970
#define TIM_DMABase_DCR 690,29033
#define TIM_DMABase_OR 691,29096
#define TIM_DMABase_CCMR3 692,29159
#define TIM_DMABase_CCR5 693,29222
#define TIM_DMABase_CCR6 694,29285
#define IS_TIM_DMA_BASE(695,29348
#define TIM_DMABurstLength_1Transfer 726,30949
#define TIM_DMABurstLength_2Transfers 727,31016
#define TIM_DMABurstLength_3Transfers 728,31083
#define TIM_DMABurstLength_4Transfers 729,31150
#define TIM_DMABurstLength_5Transfers 730,31217
#define TIM_DMABurstLength_6Transfers 731,31284
#define TIM_DMABurstLength_7Transfers 732,31351
#define TIM_DMABurstLength_8Transfers 733,31418
#define TIM_DMABurstLength_9Transfers 734,31485
#define TIM_DMABurstLength_10Transfers 735,31552
#define TIM_DMABurstLength_11Transfers 736,31619
#define TIM_DMABurstLength_12Transfers 737,31686
#define TIM_DMABurstLength_13Transfers 738,31753
#define TIM_DMABurstLength_14Transfers 739,31820
#define TIM_DMABurstLength_15Transfers 740,31887
#define TIM_DMABurstLength_16Transfers 741,31954
#define TIM_DMABurstLength_17Transfers 742,32021
#define TIM_DMABurstLength_18Transfers 743,32088
#define IS_TIM_DMA_LENGTH(744,32155
#define TIM_DMA_Update 770,33759
#define TIM_DMA_CC1 771,33822
#define TIM_DMA_CC2 772,33885
#define TIM_DMA_CC3 773,33948
#define TIM_DMA_CC4 774,34011
#define TIM_DMA_COM 775,34074
#define TIM_DMA_Trigger 776,34137
#define IS_TIM_DMA_SOURCE(777,34200
#define TIM_ExtTRGPSC_OFF 787,34390
#define TIM_ExtTRGPSC_DIV2 788,34453
#define TIM_ExtTRGPSC_DIV4 789,34516
#define TIM_ExtTRGPSC_DIV8 790,34579
#define IS_TIM_EXT_PRESCALER(791,34642
#define TIM_TS_ITR0 803,35054
#define TIM_TS_ITR1 804,35117
#define TIM_TS_ITR2 805,35180
#define TIM_TS_ITR3 806,35243
#define TIM_TS_TI1F_ED 807,35306
#define TIM_TS_TI1FP1 808,35369
#define TIM_TS_TI2FP2 809,35432
#define TIM_TS_ETRF 810,35495
#define IS_TIM_TRIGGER_SELECTION(811,35558
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(819,36201
#define TIM_TIxExternalCLK1Source_TI1 831,36637
#define TIM_TIxExternalCLK1Source_TI2 832,36700
#define TIM_TIxExternalCLK1Source_TI1ED 833,36763
#define TIM_ExtTRGPolarity_Inverted 842,36911
#define TIM_ExtTRGPolarity_NonInverted 843,36974
#define IS_TIM_EXT_POLARITY(844,37037
#define TIM_PSCReloadMode_Update 854,37293
#define TIM_PSCReloadMode_Immediate 855,37356
#define IS_TIM_PRESCALER_RELOAD(856,37419
#define TIM_ForcedAction_Active 866,37662
#define TIM_ForcedAction_InActive 867,37725
#define IS_TIM_FORCED_ACTION(868,37788
#define TIM_EncoderMode_TI1 878,38021
#define TIM_EncoderMode_TI2 879,38084
#define TIM_EncoderMode_TI12 880,38147
#define IS_TIM_ENCODER_MODE(881,38210
#define TIM_EventSource_Update 893,38499
#define TIM_EventSource_CC1 894,38562
#define TIM_EventSource_CC2 895,38625
#define TIM_EventSource_CC3 896,38688
#define TIM_EventSource_CC4 897,38751
#define TIM_EventSource_COM 898,38814
#define TIM_EventSource_Trigger 899,38877
#define TIM_EventSource_Break 900,38940
#define TIM_EventSource_Break2 901,39003
#define IS_TIM_EVENT_SOURCE(902,39066
#define TIM_UpdateSource_Global 912,39289
#define TIM_UpdateSource_Regular 915,39632
#define IS_TIM_UPDATE_SOURCE(916,39751
#define TIM_OCPreload_Enable 926,39999
#define TIM_OCPreload_Disable 927,40062
#define IS_TIM_OCPRELOAD_STATE(928,40125
#define TIM_OCFast_Enable 938,40364
#define TIM_OCFast_Disable 939,40427
#define IS_TIM_OCFAST_STATE(940,40490
#define TIM_OCClear_Enable 951,40757
#define TIM_OCClear_Disable 952,40820
#define IS_TIM_OCCLEAR_STATE(953,40883
#define TIM_TRGOSource_Reset 963,41110
#define TIM_TRGOSource_Enable 964,41173
#define TIM_TRGOSource_Update 965,41236
#define TIM_TRGOSource_OC1 966,41299
#define TIM_TRGOSource_OC1Ref 967,41362
#define TIM_TRGOSource_OC2Ref 968,41425
#define TIM_TRGOSource_OC3Ref 969,41488
#define TIM_TRGOSource_OC4Ref 970,41551
#define IS_TIM_TRGO_SOURCE(971,41614
#define TIM_TRGO2Source_Reset 981,42234
#define TIM_TRGO2Source_Enable 982,42316
#define TIM_TRGO2Source_Update 983,42398
#define TIM_TRGO2Source_OC1 984,42480
#define TIM_TRGO2Source_OC1Ref 985,42562
#define TIM_TRGO2Source_OC2Ref 986,42644
#define TIM_TRGO2Source_OC3Ref 987,42726
#define TIM_TRGO2Source_OC4Ref 988,42808
#define TIM_TRGO2Source_OC5Ref 989,42890
#define TIM_TRGO2Source_OC6Ref 990,42972
#define TIM_TRGO2Source_OC4Ref_RisingFalling 991,43054
#define TIM_TRGO2Source_OC6Ref_RisingFalling 992,43136
#define TIM_TRGO2Source_OC4RefRising_OC6RefRising 993,43218
#define TIM_TRGO2Source_OC4RefRising_OC6RefFalling 994,43300
#define TIM_TRGO2Source_OC5RefRising_OC6RefRising 995,43382
#define TIM_TRGO2Source_OC5RefRising_OC6RefFalling 996,43464
#define IS_TIM_TRGO2_SOURCE(997,43546
#define TIM_SlaveMode_Reset 1021,44993
#define TIM_SlaveMode_Gated 1022,45064
#define TIM_SlaveMode_Trigger 1023,45135
#define TIM_SlaveMode_External1 1024,45206
#define TIM_SlaveMode_Combined_ResetTrigger 1025,45277
#define IS_TIM_SLAVE_MODE(1026,45348
#define TIM_MasterSlaveMode_Enable 1039,45797
#define TIM_MasterSlaveMode_Disable 1040,45860
#define IS_TIM_MSM_STATE(1041,45923
#define TIM16_GPIO 1049,46138
#define TIM16_RTC_CLK 1050,46198
#define TIM16_HSEDiv32 1051,46258
#define TIM16_MCO 1052,46318
#define TIM1_ADC1_AWDG1 1054,46380
#define TIM1_ADC1_AWDG2 1055,46439
#define TIM1_ADC1_AWDG3 1056,46498
#define TIM1_ADC4_AWDG1 1057,46557
#define TIM1_ADC4_AWDG2 1058,46616
#define TIM1_ADC4_AWDG3 1059,46675
#define TIM8_ADC2_AWDG1 1061,46736
#define TIM8_ADC2_AWDG2 1062,46795
#define TIM8_ADC2_AWDG3 1063,46854
#define TIM8_ADC3_AWDG1 1064,46913
#define TIM8_ADC3_AWDG2 1065,46972
#define TIM8_ADC3_AWDG3 1066,47031
#define IS_TIM_REMAP(1068,47092
#define TIM_FLAG_Update 1092,48327
#define TIM_FLAG_CC1 1093,48391
#define TIM_FLAG_CC2 1094,48455
#define TIM_FLAG_CC3 1095,48519
#define TIM_FLAG_CC4 1096,48583
#define TIM_FLAG_COM 1097,48647
#define TIM_FLAG_Trigger 1098,48711
#define TIM_FLAG_Break 1099,48775
#define TIM_FLAG_Break2 1100,48839
#define TIM_FLAG_CC1OF 1101,48903
#define TIM_FLAG_CC2OF 1102,48967
#define TIM_FLAG_CC3OF 1103,49031
#define TIM_FLAG_CC4OF 1104,49095
#define TIM_FLAG_CC5 1105,49159
#define TIM_FLAG_CC6 1106,49223
#define IS_TIM_GET_FLAG(1107,49287
#define IS_TIM_CLEAR_FLAG(1123,50233
#define TIM_OCReferenceClear_ETRF 1131,50415
#define TIM_OCReferenceClear_OCREFCLR 1132,50478
#define TIM_OCREFERENCECECLEAR_SOURCE(1133,50541
#define IS_TIM_IC_FILTER(1140,50790
#define IS_TIM_EXT_FILTER(1149,50929
#define TIM_DMABurstLength_1Byte 1158,51053
#define TIM_DMABurstLength_2Bytes 1159,51126
#define TIM_DMABurstLength_3Bytes 1160,51200
#define TIM_DMABurstLength_4Bytes 1161,51274
#define TIM_DMABurstLength_5Bytes 1162,51348
#define TIM_DMABurstLength_6Bytes 1163,51422
#define TIM_DMABurstLength_7Bytes 1164,51496
#define TIM_DMABurstLength_8Bytes 1165,51570
#define TIM_DMABurstLength_9Bytes 1166,51644
#define TIM_DMABurstLength_10Bytes 1167,51718
#define TIM_DMABurstLength_11Bytes 1168,51793
#define TIM_DMABurstLength_12Bytes 1169,51868
#define TIM_DMABurstLength_13Bytes 1170,51943
#define TIM_DMABurstLength_14Bytes 1171,52018
#define TIM_DMABurstLength_15Bytes 1172,52093
#define TIM_DMABurstLength_16Bytes 1173,52168
#define TIM_DMABurstLength_17Bytes 1174,52243
#define TIM_DMABurstLength_18Bytes 1175,52318

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_opamp.h,1730
#define __STM32F30x_OPAMP_H31,1340
  uint32_t OPAMP_InvertingInput;57,1791
  uint32_t OPAMP_NonInvertingInput;60,1999
}OPAMP_InitTypeDef;OPAMP_InitTypeDef63,2213
#define OPAMP_Selection_OPAMP1 75,2424
#define OPAMP_Selection_OPAMP2 76,2523
#define OPAMP_Selection_OPAMP3 77,2622
#define OPAMP_Selection_OPAMP4 78,2721
#define IS_OPAMP_ALL_PERIPH(80,2822
#define OPAMP_InvertingInput_IO1 93,3214
#define OPAMP_InvertingInput_IO2 95,3454
#define OPAMP_InvertingInput_PGA 97,3704
#define OPAMP_InvertingInput_Vout 98,3850
#define IS_OPAMP_INVERTING_INPUT(100,3983
#define OPAMP_NonInvertingInput_IO1 112,4396
#define OPAMP_NonInvertingInput_IO2 114,4658
#define OPAMP_NonInvertingInput_IO3 116,4920
#define OPAMP_NonInvertingInput_IO4 118,5180
#define IS_OPAMP_NONINVERTING_INPUT(121,5443
#define OPAMP_OPAMP_PGAGain_2 133,5876
#define OPAMP_OPAMP_PGAGain_4 134,5945
#define OPAMP_OPAMP_PGAGain_8 135,6010
#define OPAMP_OPAMP_PGAGain_16 136,6075
#define IS_OPAMP_PGAGAIN(138,6146
#define OPAMP_PGAConnect_No 150,6507
#define OPAMP_PGAConnect_IO1 151,6574
#define OPAMP_PGAConnect_IO2 152,6637
#define IS_OPAMP_PGACONNECT(154,6706
#define IS_OPAMP_SECONDARY_INVINPUT(165,7024
#define OPAMP_Input_Inverting 175,7272
#define OPAMP_Input_NonInverting 176,7366
#define IS_OPAMP_INPUT(178,7466
#define OPAMP_Vref_3VDDA 189,7675
#define OPAMP_Vref_10VDDA 190,7774
#define OPAMP_Vref_50VDDA 191,7874
#define OPAMP_Vref_90VDDA 192,7974
#define IS_OPAMP_VREF(194,8076
#define OPAMP_Trimming_Factory 206,8393
#define OPAMP_Trimming_User 207,8480
#define IS_OPAMP_TRIMMING(209,8566
#define IS_OPAMP_TRIMMINGVALUE(220,8794
#define OPAMP_OutputLevel_High 230,8952
#define OPAMP_OutputLevel_Low 231,9019

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_i2c.h,3654
#define __STM32F30x_I2C_H31,1299
  uint32_t I2C_Timing;56,1737
  uint32_t I2C_AnalogFilter;60,1999
  uint32_t I2C_DigitalFilter;63,2185
  uint32_t I2C_Mode;66,2364
  uint32_t I2C_OwnAddress1;69,2524
  uint32_t I2C_Ack;72,2697
  uint32_t I2C_AcknowledgedAddress;75,2885
}I2C_InitTypeDef;I2C_InitTypeDef77,3089
#define IS_I2C_ALL_PERIPH(86,3250
#define I2C_AnalogFilter_Enable 93,3430
#define I2C_AnalogFilter_Disable 94,3494
#define IS_I2C_ANALOG_FILTER(96,3552
#define IS_I2C_DIGITAL_FILTER(106,3795
#define I2C_Mode_I2C 115,3923
#define I2C_Mode_SMBusDevice 116,3987
#define I2C_Mode_SMBusHost 117,4043
#define IS_I2C_MODE(119,4101
#define I2C_Ack_Enable 130,4399
#define I2C_Ack_Disable 131,4463
#define IS_I2C_ACK(133,4519
#define I2C_AcknowledgedAddress_7bit 143,4739
#define I2C_AcknowledgedAddress_10bit 144,4803
#define IS_I2C_ACKNOWLEDGE_ADDRESS(146,4863
#define IS_I2C_OWN_ADDRESS1(156,5120
#define I2C_Direction_Transmitter 165,5274
#define I2C_Direction_Receiver 166,5334
#define IS_I2C_DIRECTION(168,5396
#define I2C_DMAReq_Tx 178,5648
#define I2C_DMAReq_Rx 179,5705
#define IS_I2C_DMA_REQ(181,5764
#define IS_I2C_SLAVE_ADDRESS(190,5937
#define IS_I2C_OWN_ADDRESS2(200,6081
#define I2C_OA2_NoMask 210,6231
#define I2C_OA2_Mask01 211,6288
#define I2C_OA2_Mask02 212,6345
#define I2C_OA2_Mask03 213,6402
#define I2C_OA2_Mask04 214,6459
#define I2C_OA2_Mask05 215,6516
#define I2C_OA2_Mask06 216,6573
#define I2C_OA2_Mask07 217,6630
#define IS_I2C_OWN_ADDRESS2_MASK(219,6689
#define IS_I2C_TIMEOUT(236,7345
#define I2C_Register_CR1 246,7481
#define I2C_Register_CR2 247,7538
#define I2C_Register_OAR1 248,7595
#define I2C_Register_OAR2 249,7652
#define I2C_Register_TIMINGR 250,7709
#define I2C_Register_TIMEOUTR 251,7766
#define I2C_Register_ISR 252,7823
#define I2C_Register_ICR 253,7880
#define I2C_Register_PECR 254,7937
#define I2C_Register_RXDR 255,7994
#define I2C_Register_TXDR 256,8051
#define IS_I2C_REGISTER(258,8110
#define I2C_IT_ERRI 277,9079
#define I2C_IT_TCI 278,9134
#define I2C_IT_STOPI 279,9188
#define I2C_IT_NACKI 280,9244
#define I2C_IT_ADDRI 281,9300
#define I2C_IT_RXI 282,9356
#define I2C_IT_TXI 283,9410
#define IS_I2C_CONFIG_IT(285,9466
#define  I2C_FLAG_TXE 295,9643
#define  I2C_FLAG_TXIS 296,9696
#define  I2C_FLAG_RXNE 297,9750
#define  I2C_FLAG_ADDR 298,9804
#define  I2C_FLAG_NACKF 299,9858
#define  I2C_FLAG_STOPF 300,9913
#define  I2C_FLAG_TC 301,9968
#define  I2C_FLAG_TCR 302,10020
#define  I2C_FLAG_BERR 303,10073
#define  I2C_FLAG_ARLO 304,10127
#define  I2C_FLAG_OVR 305,10181
#define  I2C_FLAG_PECERR 306,10234
#define  I2C_FLAG_TIMEOUT 307,10290
#define  I2C_FLAG_ALERT 308,10347
#define  I2C_FLAG_BUSY 309,10402
#define IS_I2C_CLEAR_FLAG(311,10458
#define IS_I2C_GET_FLAG(313,10565
#define  I2C_IT_TXIS 331,11434
#define  I2C_IT_RXNE 332,11488
#define  I2C_IT_ADDR 333,11542
#define  I2C_IT_NACKF 334,11596
#define  I2C_IT_STOPF 335,11651
#define  I2C_IT_TC 336,11706
#define  I2C_IT_TCR 337,11758
#define  I2C_IT_BERR 338,11811
#define  I2C_IT_ARLO 339,11865
#define  I2C_IT_OVR 340,11919
#define  I2C_IT_PECERR 341,11972
#define  I2C_IT_TIMEOUT 342,12028
#define  I2C_IT_ALERT 343,12085
#define IS_I2C_CLEAR_IT(345,12142
#define IS_I2C_GET_IT(347,12276
#define  I2C_Reload_Mode 364,13026
#define  I2C_AutoEnd_Mode 365,13082
#define  I2C_SoftEnd_Mode 366,13139
#define IS_RELOAD_END_MODE(369,13237
#define  I2C_No_StartStop 382,13577
#define  I2C_Generate_Stop 383,13643
#define  I2C_Generate_Start_Read 384,13699
#define  I2C_Generate_Start_Write 385,13785
#define IS_START_STOP_MODE(388,13876

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_pwr.h,985
#define __STM32F30x_PWR_H31,1300
#define PWR_PVDLevel_0 59,1858
#define PWR_PVDLevel_1 60,1915
#define PWR_PVDLevel_2 61,1972
#define PWR_PVDLevel_3 62,2029
#define PWR_PVDLevel_4 63,2086
#define PWR_PVDLevel_5 64,2143
#define PWR_PVDLevel_6 65,2200
#define PWR_PVDLevel_7 66,2257
#define IS_PWR_PVD_LEVEL(68,2316
#define PWR_WakeUpPin_1 80,2770
#define PWR_WakeUpPin_2 81,2825
#define PWR_WakeUpPin_3 82,2880
#define IS_PWR_WAKEUP_PIN(83,2935
#define PWR_Regulator_ON 95,3221
#define PWR_Regulator_LowPower 96,3285
#define IS_PWR_REGULATOR(97,3340
#define PWR_SLEEPEntry_WFI 107,3572
#define PWR_SLEEPEntry_WFE 108,3629
#define IS_PWR_SLEEP_ENTRY(109,3686
#define PWR_STOPEntry_WFI 119,3866
#define PWR_STOPEntry_WFE 120,3923
#define IS_PWR_STOP_ENTRY(121,3980
#define PWR_FLAG_WU 131,4146
#define PWR_FLAG_SB 132,4199
#define PWR_FLAG_PVDO 133,4252
#define PWR_FLAG_VREFINTRDY 134,4306
#define IS_PWR_GET_FLAG(136,4369
#define IS_PWR_CLEAR_FLAG(139,4553

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_usart.h,5128
#define __STM32F30x_USART_H31,1306
  uint32_t USART_BaudRate;58,1765
  uint32_t USART_WordLength;63,2216
  uint32_t USART_StopBits;66,2435
  uint32_t USART_Parity;69,2629
  uint32_t USART_Mode;76,3207
  uint32_t USART_HardwareFlowControl;79,3419
} USART_InitTypeDef;82,3691
  uint32_t USART_Clock;90,3800
  uint32_t USART_CPOL;93,3997
  uint32_t USART_CPHA;96,4193
  uint32_t USART_LastBit;99,4403
} USART_ClockInitTypeDef;102,4726
#define IS_USART_ALL_PERIPH(110,4896
#define IS_USART_123_PERIPH(116,5212
#define IS_USART_1234_PERIPH(120,5402
#define USART_WordLength_8b 130,5712
#define USART_WordLength_9b 131,5781
#define IS_USART_WORD_LENGTH(132,5839
#define USART_StopBits_1 142,6062
#define USART_StopBits_2 143,6131
#define USART_StopBits_1_5 144,6194
#define IS_USART_STOPBITS(145,6278
#define USART_Parity_No 156,6572
#define USART_Parity_Even 157,6641
#define USART_Parity_Odd 158,6701
#define IS_USART_PARITY(159,6779
#define USART_Mode_Rx 170,7051
#define USART_Mode_Tx 171,7110
#define IS_USART_MODE(172,7169
#define USART_HardwareFlowControl_None 182,7388
#define USART_HardwareFlowControl_RTS 183,7457
#define USART_HardwareFlowControl_CTS 184,7518
#define USART_HardwareFlowControl_RTS_CTS 185,7579
#define IS_USART_HARDWARE_FLOW_CONTROL(186,7659
#define USART_Clock_Disable 199,8107
#define USART_Clock_Enable 200,8176
#define IS_USART_CLOCK(201,8238
#define USART_CPOL_Low 211,8450
#define USART_CPOL_High 212,8519
#define IS_USART_CPOL(213,8580
#define USART_CPHA_1Edge 223,8742
#define USART_CPHA_2Edge 224,8811
#define IS_USART_CPHA(225,8872
#define USART_LastBit_Disable 235,9033
#define USART_LastBit_Enable 236,9102
#define IS_USART_LASTBIT(237,9163
#define USART_DMAReq_Tx 247,9388
#define USART_DMAReq_Rx 248,9449
#define IS_USART_DMAREQ(249,9510
#define USART_DMAOnError_Enable 260,9740
#define USART_DMAOnError_Disable 261,9809
#define IS_USART_DMAONERROR(262,9870
#define USART_WakeUp_IdleLine 272,10119
#define USART_WakeUp_AddressMark 273,10188
#define IS_USART_MUTEMODE_WAKEUP(274,10249
#define USART_AddressLength_4b 284,10493
#define USART_AddressLength_7b 285,10562
#define IS_USART_ADDRESS_DETECTION(286,10624
#define USART_WakeUpSource_AddressMatch 296,10883
#define USART_WakeUpSource_StartBit 297,10952
#define USART_WakeUpSource_RXNE 298,11014
#define IS_USART_STOPMODE_WAKEUPSOURCE(299,11106
#define USART_LINBreakDetectLength_10b 310,11479
#define USART_LINBreakDetectLength_11b 311,11548
#define IS_USART_LIN_BREAK_DETECT_LENGTH(312,11609
#define USART_IrDAMode_LowPower 323,11897
#define USART_IrDAMode_Normal 324,11958
#define IS_USART_IRDA_MODE(325,12027
#define USART_DEPolarity_High 335,12245
#define USART_DEPolarity_Low 336,12314
#define IS_USART_DE_POLARITY(337,12374
#define USART_InvPin_Tx 347,12612
#define USART_InvPin_Rx 348,12674
#define IS_USART_INVERSTION_PIN(349,12736
#define USART_AutoBaudRate_StartBit 360,12967
#define USART_AutoBaudRate_FallingEdge 361,13043
#define USART_AutoBaudRate_0x7FFrame 362,13116
#define USART_AutoBaudRate_0x55Frame 363,13189
#define IS_USART_AUTOBAUDRATE_MODE(364,13286
#define USART_OVRDetection_Enable 376,13711
#define USART_OVRDetection_Disable 377,13780
#define IS_USART_OVRDETECTION(378,13843
#define USART_Request_ABRRQ 387,14063
#define USART_Request_SBKRQ 388,14125
#define USART_Request_MMRQ 389,14187
#define USART_Request_RXFRQ 390,14248
#define USART_Request_TXFRQ 391,14310
#define IS_USART_REQUEST(393,14374
#define USART_FLAG_REACK 405,14813
#define USART_FLAG_TEACK 406,14875
#define USART_FLAG_WU 407,14937
#define USART_FLAG_RWU 408,14997
#define USART_FLAG_SBK 409,15057
#define USART_FLAG_CM 410,15118
#define USART_FLAG_BUSY 411,15178
#define USART_FLAG_ABRF 412,15239
#define USART_FLAG_ABRE 413,15300
#define USART_FLAG_EOB 414,15361
#define USART_FLAG_RTO 415,15422
#define USART_FLAG_nCTSS 416,15483
#define USART_FLAG_CTS 417,15544
#define USART_FLAG_LBD 418,15606
#define USART_FLAG_TXE 419,15666
#define USART_FLAG_TC 420,15726
#define USART_FLAG_RXNE 421,15785
#define USART_FLAG_IDLE 422,15846
#define USART_FLAG_ORE 423,15907
#define USART_FLAG_NE 424,15967
#define USART_FLAG_FE 425,16026
#define USART_FLAG_PE 426,16085
#define IS_USART_FLAG(427,16144
#define IS_USART_CLEAR_FLAG(439,17158
#define USART_IT_WU 459,18035
#define USART_IT_CM 460,18104
#define USART_IT_EOB 461,18173
#define USART_IT_RTO 462,18242
#define USART_IT_PE 463,18311
#define USART_IT_TXE 464,18380
#define USART_IT_TC 465,18449
#define USART_IT_RXNE 466,18518
#define USART_IT_IDLE 467,18587
#define USART_IT_LBD 468,18656
#define USART_IT_CTS 469,18725
#define USART_IT_ERR 470,18795
#define USART_IT_ORE 471,18864
#define USART_IT_NE 472,18933
#define USART_IT_FE 473,19002
#define IS_USART_CONFIG_IT(475,19073
#define IS_USART_GET_IT(482,19591
#define IS_USART_CLEAR_IT(490,20173
#define IS_USART_BAUDRATE(504,20757
#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(505,20842
#define IS_USART_AUTO_RETRY_COUNTER(506,20913
#define IS_USART_TIMEOUT(507,20978
#define IS_USART_DATA(508,21039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_crc.h,411
#define __STM32F30x_CRC_H31,1301
#define CRC_ReverseInputData_No 54,1796
#define CRC_ReverseInputData_8bits 55,1907
#define CRC_ReverseInputData_16bits 56,2025
#define CRC_ReverseInputData_32bits 57,2144
#define IS_CRC_REVERSE_INPUT_DATA(59,2265
#define CRC_PolSize_7 71,2680
#define CRC_PolSize_8 72,2792
#define CRC_PolSize_16 73,2904
#define CRC_PolSize_32 74,3017
#define IS_CRC_POL_SIZE(76,3132

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dac.h,2540
#define __STM32F30x_DAC_H31,1300
#define DAC_CR_DMAUDRIE 49,1661
  uint32_t DAC_Trigger;57,1861
  uint32_t DAC_WaveGeneration;60,2089
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;64,2413
  uint32_t DAC_OutputBuffer;68,2759
}DAC_InitTypeDef;DAC_InitTypeDef70,2992
#define DAC_Trigger_None 82,3205
#define DAC_Trigger_T2_TRGO 84,3453
#define DAC_Trigger_T3_TRGO 85,3594
#define DAC_Trigger_T4_TRGO 86,3735
#define DAC_Trigger_T6_TRGO 87,3876
#define DAC_Trigger_T7_TRGO 88,4017
#define DAC_Trigger_T8_TRGO 89,4158
#define DAC_Trigger_T15_TRGO 90,4299
#define DAC_Trigger_Ext_IT9 91,4441
#define DAC_Trigger_Software 92,4589
#define IS_DAC_TRIGGER(94,4721
#define DAC_WaveGeneration_None 113,5542
#define DAC_WaveGeneration_Noise 114,5609
#define DAC_WaveGeneration_Triangle 115,5676
#define IS_DAC_GENERATE_WAVE(116,5743
#define DAC_LFSRUnmask_Bit0 127,6064
#define DAC_LFSRUnmask_Bits1_0 128,6194
#define DAC_LFSRUnmask_Bits2_0 129,6328
#define DAC_LFSRUnmask_Bits3_0 130,6462
#define DAC_LFSRUnmask_Bits4_0 131,6596
#define DAC_LFSRUnmask_Bits5_0 132,6730
#define DAC_LFSRUnmask_Bits6_0 133,6864
#define DAC_LFSRUnmask_Bits7_0 134,6998
#define DAC_LFSRUnmask_Bits8_0 135,7132
#define DAC_LFSRUnmask_Bits9_0 136,7266
#define DAC_LFSRUnmask_Bits10_0 137,7400
#define DAC_LFSRUnmask_Bits11_0 138,7535
#define DAC_TriangleAmplitude_1 139,7670
#define DAC_TriangleAmplitude_3 140,7780
#define DAC_TriangleAmplitude_7 141,7890
#define DAC_TriangleAmplitude_15 142,8000
#define DAC_TriangleAmplitude_31 143,8111
#define DAC_TriangleAmplitude_63 144,8222
#define DAC_TriangleAmplitude_127 145,8333
#define DAC_TriangleAmplitude_255 146,8445
#define DAC_TriangleAmplitude_511 147,8557
#define DAC_TriangleAmplitude_1023 148,8669
#define DAC_TriangleAmplitude_2047 149,8782
#define DAC_TriangleAmplitude_4095 150,8895
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(152,9010
#define DAC_OutputBuffer_Enable 184,11410
#define DAC_OutputBuffer_Disable 185,11477
#define IS_DAC_OUTPUT_BUFFER_STATE(186,11544
#define DAC_Channel_1 196,11788
#define DAC_Channel_2 197,11855
#define IS_DAC_CHANNEL(198,11922
#define DAC_Align_12b_R 208,12127
#define DAC_Align_12b_L 209,12194
#define DAC_Align_8b_R 210,12261
#define IS_DAC_ALIGN(211,12328
#define DAC_Wave_Noise 222,12588
#define DAC_Wave_Triangle 223,12655
#define IS_DAC_WAVE(224,12722
#define IS_DAC_DATA(234,12903
#define DAC_IT_DMAUDR 242,13032
#define IS_DAC_IT(243,13101
#define DAC_FLAG_DMAUDR 253,13231
#define IS_DAC_FLAG(254,13300

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/stm32f30x.h,178868
#define __STM32F30x_H54,2355
  #define STM32F30X69,2641
 #define HSE_VALUE 97,3664
 #define HSE_STARTUP_TIMEOUT 105,3947
 #define HSI_STARTUP_TIMEOUT 113,4228
 #define HSI_VALUE 117,4379
 #define LSI_VALUE 122,4724
 #define LSE_VALUE 127,5069
#define __STM32F30X_STDPERIPH_VERSION_MAIN 134,5285
#define __STM32F30X_STDPERIPH_VERSION_SUB1 135,5401
#define __STM32F30X_STDPERIPH_VERSION_SUB2 136,5483
#define __STM32F30X_STDPERIPH_VERSION_RC 137,5565
#define __STM32F30X_STDPERIPH_VERSION 138,5652
#define __CM4_REV 154,6224
#define __MPU_PRESENT 155,6321
#define __NVIC_PRIO_BITS 156,6399
#define __Vendor_SysTickConfig 157,6498
#define __FPU_PRESENT 158,6596
typedef enum IRQn165,6822
  NonMaskableInt_IRQn 168,6959
  MemoryManagement_IRQn 169,7074
  BusFault_IRQn 170,7189
  UsageFault_IRQn 171,7304
  SVCall_IRQn 172,7419
  DebugMonitor_IRQn 173,7534
  PendSV_IRQn 174,7649
  SysTick_IRQn 175,7764
  WWDG_IRQn 177,7994
  PVD_IRQn 178,8109
  TAMPER_STAMP_IRQn 179,8224
  RTC_WKUP_IRQn 180,8339
  FLASH_IRQn 181,8454
  RCC_IRQn 182,8569
  EXTI0_IRQn 183,8684
  EXTI1_IRQn 184,8799
  EXTI2_TS_IRQn 185,8914
  EXTI3_IRQn 186,9029
  EXTI4_IRQn 187,9144
  DMA1_Channel1_IRQn 188,9259
  DMA1_Channel2_IRQn 189,9374
  DMA1_Channel3_IRQn 190,9489
  DMA1_Channel4_IRQn 191,9604
  DMA1_Channel5_IRQn 192,9719
  DMA1_Channel6_IRQn 193,9834
  DMA1_Channel7_IRQn 194,9949
  ADC1_2_IRQn 195,10064
  USB_HP_CAN1_TX_IRQn 196,10179
  USB_LP_CAN1_RX0_IRQn 197,10294
  CAN1_RX1_IRQn 198,10409
  CAN1_SCE_IRQn 199,10524
  EXTI9_5_IRQn 200,10639
  TIM1_BRK_TIM15_IRQn 201,10754
  TIM1_UP_TIM16_IRQn 202,10869
  TIM1_TRG_COM_TIM17_IRQn 203,10984
  TIM1_CC_IRQn 204,11099
  TIM2_IRQn 205,11214
  TIM3_IRQn 206,11329
  TIM4_IRQn 207,11444
  I2C1_EV_IRQn 208,11559
  I2C1_ER_IRQn 209,11674
  I2C2_EV_IRQn 210,11789
  I2C2_ER_IRQn 211,11904
  SPI1_IRQn 212,12021
  SPI2_IRQn 213,12136
  USART1_IRQn 214,12251
  USART2_IRQn 215,12366
  USART3_IRQn 216,12481
  EXTI15_10_IRQn 217,12596
  RTC_Alarm_IRQn 218,12711
  USBWakeUp_IRQn 219,12826
  TIM8_BRK_IRQn 220,12945
  TIM8_UP_IRQn 221,13060
  TIM8_TRG_COM_IRQn 222,13175
  TIM8_CC_IRQn 223,13290
  ADC3_IRQn 224,13405
  SPI3_IRQn 225,13520
  UART4_IRQn 226,13635
  UART5_IRQn 227,13750
  TIM6_DAC_IRQn 228,13865
  TIM7_IRQn 229,13980
  DMA2_Channel1_IRQn 230,14095
  DMA2_Channel2_IRQn 231,14210
  DMA2_Channel3_IRQn 232,14325
  DMA2_Channel4_IRQn 233,14440
  DMA2_Channel5_IRQn 234,14555
  ADC4_IRQn 235,14670
  COMP1_2_3_IRQn 236,14785
  COMP4_5_6_IRQn 237,14900
  COMP7_IRQn 238,15015
  USB_HP_IRQn 239,15130
  USB_LP_IRQn 240,15245
  USBWakeUp_RMP_IRQn 241,15360
  FPU_IRQn 242,15475
} IRQn_Type;243,15590
typedef int32_t  s32;257,15932
typedef int16_t s16;258,15955
typedef int8_t  s8;259,15977
typedef const int32_t sc32;261,16000
typedef const int16_t sc16;262,16048
typedef const int8_t sc8;263,16096
typedef __IO int32_t  vs32;265,16145
typedef __IO int16_t  vs16;266,16174
typedef __IO int8_t   vs8;267,16203
typedef __I int32_t vsc32;269,16233
typedef __I int16_t vsc16;270,16280
typedef __I int8_t vsc8;271,16327
typedef uint32_t  u32;273,16375
typedef uint16_t u16;274,16399
typedef uint8_t  u8;275,16422
typedef const uint32_t uc32;277,16446
typedef const uint16_t uc16;278,16495
typedef const uint8_t uc8;279,16544
typedef __IO uint32_t  vu32;281,16594
typedef __IO uint16_t vu16;282,16624
typedef __IO uint8_t  vu8;283,16653
typedef __I uint32_t vuc32;285,16683
typedef __I uint16_t vuc16;286,16731
typedef __I uint8_t vuc8;287,16779
typedef enum {RESET RESET289,16828
typedef enum {RESET = 0, SET 289,16828
typedef enum {RESET = 0, SET = !RESET}RESET289,16828
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;289,16828
typedef enum {DISABLE DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE 291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;291,16892
#define IS_FUNCTIONAL_STATE(292,16956
typedef enum {ERROR ERROR294,17040
typedef enum {ERROR = 0, SUCCESS 294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;294,17040
  __IO uint32_t ISR;310,17263
  __IO uint32_t IER;311,17378
  __IO uint32_t CR;312,17499
  __IO uint32_t CFGR;313,17614
  uint32_t      RESERVED0;314,17729
  __IO uint32_t SMPR1;315,17844
  __IO uint32_t SMPR2;316,17959
  uint32_t      RESERVED1;317,18074
  __IO uint32_t TR1;318,18189
  __IO uint32_t TR2;319,18304
  __IO uint32_t TR3;320,18419
  uint32_t      RESERVED2;321,18534
  __IO uint32_t SQR1;322,18649
  __IO uint32_t SQR2;323,18764
  __IO uint32_t SQR3;324,18879
  __IO uint32_t SQR4;325,18994
  __IO uint32_t DR;326,19109
  uint32_t      RESERVED3;327,19224
  uint32_t      RESERVED4;328,19339
  __IO uint32_t JSQR;329,19454
  uint32_t      RESERVED5[RESERVED5330,19569
  __IO uint32_t OFR1;331,19684
  __IO uint32_t OFR2;332,19799
  __IO uint32_t OFR3;333,19914
  __IO uint32_t OFR4;334,20029
  uint32_t      RESERVED6[RESERVED6335,20144
  __IO uint32_t JDR1;336,20259
  __IO uint32_t JDR2;337,20374
  __IO uint32_t JDR3;338,20489
  __IO uint32_t JDR4;339,20604
  uint32_t      RESERVED7[RESERVED7340,20719
  __IO uint32_t AWD2CR;341,20836
  __IO uint32_t AWD3CR;342,20951
  uint32_t      RESERVED8;343,21066
  uint32_t      RESERVED9;344,21181
  __IO uint32_t DIFSEL;345,21298
  __IO uint32_t CALFACT;346,21413
} ADC_TypeDef;348,21532
  __IO uint32_t CSR;352,21569
  uint32_t      RESERVED;353,21699
  __IO uint32_t CCR;354,21829
  __IO uint32_t CDR;355,21959
} ADC_Common_TypeDef;357,22169
  __IO uint32_t TIR;365,22276
  __IO uint32_t TDTR;366,22342
  __IO uint32_t TDLR;367,22429
  __IO uint32_t TDHR;368,22490
} CAN_TxMailBox_TypeDef;369,22552
  __IO uint32_t RIR;376,22660
  __IO uint32_t RDTR;377,22736
  __IO uint32_t RDLR;378,22836
  __IO uint32_t RDHR;379,22910
} CAN_FIFOMailBox_TypeDef;380,22985
  __IO uint32_t FR1;387,23100
  __IO uint32_t FR2;388,23157
} CAN_FilterRegister_TypeDef;389,23214
  __IO uint32_t              MCR;396,23315
  __IO uint32_t              MSR;397,23441
  __IO uint32_t              TSR;398,23567
  __IO uint32_t              RF0R;399,23693
  __IO uint32_t              RF1R;400,23819
  __IO uint32_t              IER;401,23945
  __IO uint32_t              ESR;402,24071
  __IO uint32_t              BTR;403,24197
  uint32_t                   RESERVED0[RESERVED0404,24323
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox405,24449
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox406,24575
  uint32_t                   RESERVED1[RESERVED1407,24701
  __IO uint32_t              FMR;408,24827
  __IO uint32_t              FM1R;409,24953
  uint32_t                   RESERVED2;410,25079
  __IO uint32_t              FS1R;411,25205
  uint32_t                   RESERVED3;412,25331
  __IO uint32_t              FFA1R;413,25457
  uint32_t                   RESERVED4;414,25583
  __IO uint32_t              FA1R;415,25709
  uint32_t                   RESERVED5[RESERVED5416,25835
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister417,25961
} CAN_TypeDef;418,26087
  __IO uint32_t CSR;427,26172
} COMP_TypeDef;428,26262
  __IO uint32_t DR;436,26348
  __IO uint8_t  IDR;437,26452
  uint8_t       RESERVED0;438,26556
  uint16_t      RESERVED1;439,26660
  __IO uint32_t CR;440,26764
  uint32_t      RESERVED2;441,26868
  __IO uint32_t INIT;442,26972
  __IO uint32_t POL;443,27076
} CRC_TypeDef;444,27180
  __IO uint32_t CR;452,27271
  __IO uint32_t SWTRIGR;453,27384
  __IO uint32_t DHR12R1;454,27497
  __IO uint32_t DHR12L1;455,27610
  __IO uint32_t DHR8R1;456,27723
  __IO uint32_t DHR12R2;457,27836
  __IO uint32_t DHR12L2;458,27949
  __IO uint32_t DHR8R2;459,28062
  __IO uint32_t DHR12RD;460,28175
  __IO uint32_t DHR12LD;461,28288
  __IO uint32_t DHR8RD;462,28401
  __IO uint32_t DOR1;463,28514
  __IO uint32_t DOR2;464,28627
  __IO uint32_t SR;465,28740
} DAC_TypeDef;466,28853
  __IO uint32_t IDCODE;474,28926
  __IO uint32_t CR;475,29015
  __IO uint32_t APB1FZ;476,29104
  __IO uint32_t APB2FZ;477,29193
}DBGMCU_TypeDef;DBGMCU_TypeDef478,29282
  __IO uint32_t CCR;486,29362
  __IO uint32_t CNDTR;487,29480
  __IO uint32_t CPAR;488,29598
  __IO uint32_t CMAR;489,29716
} DMA_Channel_TypeDef;490,29834
  __IO uint32_t ISR;494,29879
  __IO uint32_t IFCR;495,29969
} DMA_TypeDef;496,30059
  __IO uint32_t IMR;504,30158
  __IO uint32_t EMR;505,30261
  __IO uint32_t RTSR;506,30364
  __IO uint32_t FTSR;507,30467
  __IO uint32_t SWIER;508,30570
  __IO uint32_t PR;509,30673
  uint32_t      RESERVED1;510,30776
  uint32_t      RESERVED2;511,30879
  __IO uint32_t IMR2;512,30982
  __IO uint32_t EMR2;513,31085
  __IO uint32_t RTSR2;514,31188
  __IO uint32_t FTSR2;515,31291
  __IO uint32_t SWIER2;516,31394
  __IO uint32_t PR2;517,31497
}EXTI_TypeDef;EXTI_TypeDef518,31600
  __IO uint32_t ACR;526,31679
  __IO uint32_t KEYR;527,31783
  __IO uint32_t OPTKEYR;528,31887
  __IO uint32_t SR;529,31991
  __IO uint32_t CR;530,32095
  __IO uint32_t AR;531,32199
  uint32_t      RESERVED;532,32303
  __IO uint32_t OBR;533,32407
  __IO uint32_t WRPR;534,32511
} FLASH_TypeDef;536,32619
  __IO uint16_t RDP;543,32705
  __IO uint16_t USER;544,32811
  uint16_t RESERVED0;545,32917
  uint16_t RESERVED1;546,33023
  __IO uint16_t WRP0;547,33129
  __IO uint16_t WRP1;548,33235
  __IO uint16_t WRP2;549,33341
  __IO uint16_t WRP3;550,33447
} OB_TypeDef;551,33553
  __IO uint32_t MODER;559,33635
  __IO uint16_t OTYPER;560,33753
  uint16_t RESERVED0;561,33871
  __IO uint32_t OSPEEDR;562,33989
  __IO uint32_t PUPDR;563,34107
  __IO uint16_t IDR;564,34225
  uint16_t RESERVED1;565,34343
  __IO uint16_t ODR;566,34461
  uint16_t RESERVED2;567,34579
  __IO uint32_t BSRR;568,34697
  __IO uint32_t LCKR;569,34815
  __IO uint32_t AFR[AFR570,34933
  __IO uint16_t BRR;571,35051
  uint16_t RESERVED3;572,35169
}GPIO_TypeDef;GPIO_TypeDef573,35287
  __IO uint32_t CSR;581,35382
} OPAMP_TypeDef;582,35486
  __IO uint32_t CFGR1;591,35587
  __IO uint32_t RCR;592,35696
  __IO uint32_t EXTICR[EXTICR593,35805
  __IO uint32_t CFGR2;594,35919
} SYSCFG_TypeDef;595,36028
  __IO uint32_t CR1;603,36129
  __IO uint32_t CR2;604,36220
  __IO uint32_t OAR1;605,36313
  __IO uint32_t OAR2;606,36404
  __IO uint32_t TIMINGR;607,36495
  __IO uint32_t TIMEOUTR;608,36586
  __IO uint32_t ISR;609,36677
  __IO uint32_t ICR;610,36768
  __IO uint32_t PECR;611,36859
  __IO uint32_t RXDR;612,36950
  __IO uint32_t TXDR;613,37041
}I2C_TypeDef;I2C_TypeDef614,37134
  __IO uint32_t KR;622,37217
  __IO uint32_t PR;623,37294
  __IO uint32_t RLR;624,37371
  __IO uint32_t SR;625,37448
  __IO uint32_t WINR;626,37525
} IWDG_TypeDef;627,37603
  __IO uint32_t CR;635,37681
  __IO uint32_t CSR;636,37768
} PWR_TypeDef;637,37855
  __IO uint32_t CR;644,37940
  __IO uint32_t CFGR;645,38059
  __IO uint32_t CIR;646,38178
  __IO uint32_t APB2RSTR;647,38297
  __IO uint32_t APB1RSTR;648,38416
  __IO uint32_t AHBENR;649,38535
  __IO uint32_t APB2ENR;650,38654
  __IO uint32_t APB1ENR;651,38773
  __IO uint32_t BDCR;652,38892
  __IO uint32_t CSR;653,39012
  __IO uint32_t AHBRSTR;654,39131
  __IO uint32_t CFGR2;655,39250
  __IO uint32_t CFGR3;656,39369
} RCC_TypeDef;657,39489
  __IO uint32_t TR;665,39570
  __IO uint32_t DR;666,39686
  __IO uint32_t CR;667,39802
  __IO uint32_t ISR;668,39918
  __IO uint32_t PRER;669,40034
  __IO uint32_t WUTR;670,40150
  uint32_t RESERVED0;671,40266
  __IO uint32_t ALRMAR;672,40382
  __IO uint32_t ALRMBR;673,40498
  __IO uint32_t WPR;674,40614
  __IO uint32_t SSR;675,40730
  __IO uint32_t SHIFTR;676,40846
  __IO uint32_t TSTR;677,40962
  __IO uint32_t TSDR;678,41078
  __IO uint32_t TSSSR;679,41194
  __IO uint32_t CALR;680,41310
  __IO uint32_t TAFCR;681,41426
  __IO uint32_t ALRMASSR;682,41542
  __IO uint32_t ALRMBSSR;683,41658
  uint32_t RESERVED7;684,41774
  __IO uint32_t BKP0R;685,41890
  __IO uint32_t BKP1R;686,42006
  __IO uint32_t BKP2R;687,42122
  __IO uint32_t BKP3R;688,42238
  __IO uint32_t BKP4R;689,42354
  __IO uint32_t BKP5R;690,42470
  __IO uint32_t BKP6R;691,42586
  __IO uint32_t BKP7R;692,42702
  __IO uint32_t BKP8R;693,42818
  __IO uint32_t BKP9R;694,42934
  __IO uint32_t BKP10R;695,43050
  __IO uint32_t BKP11R;696,43166
  __IO uint32_t BKP12R;697,43282
  __IO uint32_t BKP13R;698,43398
  __IO uint32_t BKP14R;699,43514
  __IO uint32_t BKP15R;700,43630
} RTC_TypeDef;701,43746
  __IO uint16_t CR1;710,43841
  uint16_t  RESERVED0;711,43950
  __IO uint16_t CR2;712,44059
  uint16_t  RESERVED1;713,44168
  __IO uint16_t SR;714,44277
  uint16_t  RESERVED2;715,44386
  __IO uint16_t DR;716,44495
  uint16_t  RESERVED3;717,44604
  __IO uint16_t CRCPR;718,44713
  uint16_t  RESERVED4;719,44822
  __IO uint16_t RXCRCR;720,44931
  uint16_t  RESERVED5;721,45040
  __IO uint16_t TXCRCR;722,45149
  uint16_t  RESERVED6;723,45258
  __IO uint16_t I2SCFGR;724,45368
  uint16_t  RESERVED7;725,45477
  __IO uint16_t I2SPR;726,45586
  uint16_t  RESERVED8;727,45695
} SPI_TypeDef;728,45808
  __IO uint16_t CR1;735,45873
  uint16_t      RESERVED0;736,45969
 __IO uint32_t CR2;737,46065
  __IO uint32_t SMCR;738,46161
  __IO uint32_t DIER;739,46257
  __IO uint32_t SR;740,46353
  __IO uint32_t EGR;741,46449
  __IO uint32_t CCMR1;742,46545
  __IO uint32_t CCMR2;743,46641
  __IO uint32_t CCER;744,46737
  __IO uint32_t CNT;745,46833
  __IO uint16_t PSC;746,46929
  uint16_t      RESERVED9;747,47025
  __IO uint32_t ARR;748,47121
  __IO uint16_t RCR;749,47217
  uint16_t      RESERVED10;750,47313
  __IO uint32_t CCR1;751,47409
  __IO uint32_t CCR2;752,47505
  __IO uint32_t CCR3;753,47601
  __IO uint32_t CCR4;754,47697
  __IO uint32_t BDTR;755,47793
  __IO uint16_t DCR;756,47889
  uint16_t      RESERVED12;757,47985
  __IO uint16_t DMAR;758,48081
  uint16_t      RESERVED13;759,48177
  __IO uint16_t OR;760,48273
  __IO uint32_t CCMR3;761,48369
  __IO uint32_t CCR5;762,48465
  __IO uint32_t CCR6;763,48560
} TIM_TypeDef;764,48656
  __IO uint32_t CR;772,48750
  __IO uint32_t IER;773,48869
  __IO uint32_t ICR;774,48988
  __IO uint32_t ISR;775,49107
  __IO uint32_t IOHCR;776,49226
  uint32_t      RESERVED1;777,49345
  __IO uint32_t IOASCR;778,49464
  uint32_t      RESERVED2;779,49583
  __IO uint32_t IOSCR;780,49702
  uint32_t      RESERVED3;781,49821
  __IO uint32_t IOCCR;782,49940
  uint32_t      RESERVED4;783,50059
  __IO uint32_t IOGCSR;784,50178
  __IO uint32_t IOGXCR[IOGXCR785,50297
} TSC_TypeDef;786,50419
  __IO uint32_t CR1;794,50540
  __IO uint32_t CR2;795,50637
  __IO uint32_t CR3;796,50734
  __IO uint16_t BRR;797,50830
  uint16_t  RESERVED1;798,50926
  __IO uint16_t GTPR;799,51024
  uint16_t  RESERVED2;800,51120
  __IO uint32_t RTOR;801,51216
  __IO uint16_t RQR;802,51314
  uint16_t  RESERVED3;803,51410
  __IO uint32_t ISR;804,51506
  __IO uint32_t ICR;805,51602
  __IO uint16_t RDR;806,51698
  uint16_t  RESERVED4;807,51794
  __IO uint16_t TDR;808,51890
  uint16_t  RESERVED5;809,51986
} USART_TypeDef;810,52082
  __IO uint32_t CR;817,52162
  __IO uint32_t CFR;818,52243
  __IO uint32_t SR;819,52324
} WWDG_TypeDef;820,52405
#define FLASH_BASE 827,52483
#define SRAM_BASE 828,52584
#define PERIPH_BASE 829,52684
#define SRAM_BB_BASE 831,52792
#define PERIPH_BB_BASE 832,52895
#define APB1PERIPH_BASE 836,53039
#define APB2PERIPH_BASE 837,53082
#define AHB1PERIPH_BASE 838,53140
#define AHB2PERIPH_BASE 839,53198
#define AHB3PERIPH_BASE 840,53256
#define TIM2_BASE 843,53342
#define TIM3_BASE 844,53404
#define TIM4_BASE 845,53466
#define TIM6_BASE 846,53528
#define TIM7_BASE 847,53590
#define RTC_BASE 848,53652
#define WWDG_BASE 849,53714
#define IWDG_BASE 850,53776
#define I2S2ext_BASE 851,53838
#define SPI2_BASE 852,53900
#define SPI3_BASE 853,53962
#define I2S3ext_BASE 854,54024
#define USART2_BASE 855,54086
#define USART3_BASE 856,54148
#define UART4_BASE 857,54210
#define UART5_BASE 858,54272
#define I2C1_BASE 859,54334
#define I2C2_BASE 860,54396
#define CAN1_BASE 861,54458
#define PWR_BASE 862,54520
#define DAC_BASE 863,54582
#define SYSCFG_BASE 866,54672
#define COMP_BASE 867,54734
#define COMP1_BASE 868,54796
#define COMP2_BASE 869,54858
#define COMP3_BASE 870,54920
#define COMP4_BASE 871,54982
#define COMP5_BASE 872,55044
#define COMP6_BASE 873,55106
#define COMP7_BASE 874,55168
#define OPAMP_BASE 875,55230
#define OPAMP1_BASE 876,55292
#define OPAMP2_BASE 877,55354
#define OPAMP3_BASE 878,55416
#define OPAMP4_BASE 879,55478
#define EXTI_BASE 880,55540
#define TIM1_BASE 881,55602
#define SPI1_BASE 882,55664
#define TIM8_BASE 883,55726
#define USART1_BASE 884,55788
#define TIM15_BASE 885,55850
#define TIM16_BASE 886,55912
#define TIM17_BASE 887,55974
#define DMA1_BASE 890,56064
#define DMA1_Channel1_BASE 891,56126
#define DMA1_Channel2_BASE 892,56188
#define DMA1_Channel3_BASE 893,56250
#define DMA1_Channel4_BASE 894,56312
#define DMA1_Channel5_BASE 895,56374
#define DMA1_Channel6_BASE 896,56436
#define DMA1_Channel7_BASE 897,56498
#define DMA2_BASE 898,56560
#define DMA2_Channel1_BASE 899,56622
#define DMA2_Channel2_BASE 900,56684
#define DMA2_Channel3_BASE 901,56746
#define DMA2_Channel4_BASE 902,56808
#define DMA2_Channel5_BASE 903,56870
#define RCC_BASE 904,56932
#define FLASH_R_BASE 905,56994
#define OB_BASE 906,57093
#define CRC_BASE 907,57191
#define TSC_BASE 908,57253
#define GPIOA_BASE 911,57343
#define GPIOB_BASE 912,57401
#define GPIOC_BASE 913,57459
#define GPIOD_BASE 914,57517
#define GPIOE_BASE 915,57575
#define GPIOF_BASE 916,57633
#define ADC1_BASE 919,57719
#define ADC2_BASE 920,57777
#define ADC1_2_BASE 921,57835
#define ADC3_BASE 922,57893
#define ADC4_BASE 923,57951
#define ADC3_4_BASE 924,58009
#define DBGMCU_BASE 926,58069
#define TIM2 934,58242
#define TIM3 935,58299
#define TIM4 936,58356
#define TIM6 937,58413
#define TIM7 938,58470
#define RTC 939,58527
#define WWDG 940,58583
#define IWDG 941,58641
#define I2S2ext 942,58699
#define SPI2 943,58759
#define SPI3 944,58816
#define I2S3ext 945,58873
#define USART2 946,58933
#define USART3 947,58994
#define UART4 948,59055
#define UART5 949,59115
#define I2C1 950,59175
#define I2C2 951,59232
#define CAN1 952,59289
#define PWR 953,59346
#define DAC 954,59402
#define SYSCFG 955,59458
#define COMP 956,59520
#define COMP1 957,59578
#define COMP2 958,59637
#define COMP3 959,59696
#define COMP4 960,59755
#define COMP5 961,59814
#define COMP6 962,59873
#define COMP7 963,59932
#define OPAMP 964,59991
#define OPAMP1 965,60051
#define OPAMP2 966,60112
#define OPAMP3 967,60173
#define OPAMP4 968,60234
#define EXTI 969,60295
#define TIM1 970,60353
#define SPI1 971,60410
#define TIM8 972,60467
#define USART1 973,60524
#define TIM15 974,60585
#define TIM16 975,60643
#define TIM17 976,60701
#define DBGMCU 977,60759
#define DMA1 978,60821
#define DMA1_Channel1 979,60878
#define DMA1_Channel2 980,60952
#define DMA1_Channel3 981,61026
#define DMA1_Channel4 982,61100
#define DMA1_Channel5 983,61174
#define DMA1_Channel6 984,61248
#define DMA1_Channel7 985,61322
#define DMA2 986,61396
#define DMA2_Channel1 987,61453
#define DMA2_Channel2 988,61527
#define DMA2_Channel3 989,61601
#define DMA2_Channel4 990,61675
#define DMA2_Channel5 991,61749
#define RCC 992,61823
#define FLASH 993,61879
#define OB 994,61941
#define CRC 995,61995
#define TSC 996,62051
#define GPIOA 997,62107
#define GPIOB 998,62166
#define GPIOC 999,62225
#define GPIOD 1000,62284
#define GPIOE 1001,62343
#define GPIOF 1002,62402
#define ADC1 1003,62461
#define ADC2 1004,62518
#define ADC3 1005,62575
#define ADC4 1006,62632
#define ADC1_2 1007,62689
#define ADC3_4 1008,62755
#define ADC_ISR_ADRD 1031,63713
#define ADC_ISR_EOSMP 1032,63801
#define ADC_ISR_EOC 1033,63888
#define ADC_ISR_EOS 1034,63985
#define ADC_ISR_OVR 1035,64095
#define ADC_ISR_JEOC 1036,64174
#define ADC_ISR_JEOS 1037,64272
#define ADC_ISR_AWD1 1038,64383
#define ADC_ISR_AWD2 1039,64472
#define ADC_ISR_AWD3 1040,64561
#define ADC_ISR_JQOVF 1041,64650
#define ADC_IER_RDY 1044,64838
#define ADC_IER_EOSMP 1045,64935
#define ADC_IER_EOC 1046,65034
#define ADC_IER_EOS 1047,65143
#define ADC_IER_OVR 1048,65265
#define ADC_IER_JEOC 1049,65356
#define ADC_IER_JEOS 1050,65466
#define ADC_IER_AWD1 1051,65589
#define ADC_IER_AWD2 1052,65690
#define ADC_IER_AWD3 1053,65791
#define ADC_IER_JQOVF 1054,65892
#define ADC_CR_ADEN 1057,66091
#define ADC_CR_ADDIS 1058,66171
#define ADC_CR_ADSTART 1059,66252
#define ADC_CR_JADSTART 1060,66345
#define ADC_CR_ADSTP 1061,66439
#define ADC_CR_JADSTP 1062,66531
#define ADC_CR_ADVREGEN 1063,66624
#define ADC_CR_ADVREGEN_0 1064,66714
#define ADC_CR_ADVREGEN_1 1065,66794
#define ADC_CR_ADCALDIF 1066,66874
#define ADC_CR_ADCAL 1067,66973
#define ADC_CFGR_DMAEN 1070,67136
#define ADC_CFGR_DMACFG 1071,67210
#define ADC_CFGR_RES 1073,67293
#define ADC_CFGR_RES_0 1074,67372
#define ADC_CFGR_RES_1 1075,67445
#define ADC_CFGR_ALIGN 1077,67520
#define ADC_CFGR_EXTSEL 1079,67601
#define ADC_CFGR_EXTSEL_0 1080,67708
#define ADC_CFGR_EXTSEL_1 1081,67783
#define ADC_CFGR_EXTSEL_2 1082,67858
#define ADC_CFGR_EXTSEL_3 1083,67933
#define ADC_CFGR_EXTEN 1085,68010
#define ADC_CFGR_EXTEN_0 1086,68141
#define ADC_CFGR_EXTEN_1 1087,68216
#define ADC_CFGR_OVRMOD 1089,68293
#define ADC_CFGR_CONT 1090,68369
#define ADC_CFGR_AUTDLY 1091,68489
#define ADC_CFGR_AUTOFF 1092,68575
#define ADC_CFGR_DISCEN 1093,68653
#define ADC_CFGR_DISCNUM 1095,68758
#define ADC_CFGR_DISCNUM_0 1096,68854
#define ADC_CFGR_DISCNUM_1 1097,68931
#define ADC_CFGR_DISCNUM_2 1098,69008
#define ADC_CFGR_JDISCEN 1100,69087
#define ADC_CFGR_JQM 1101,69189
#define ADC_CFGR_AWD1SGL 1102,69268
#define ADC_CFGR_AWD1EN 1103,69388
#define ADC_CFGR_JAWD1EN 1104,69496
#define ADC_CFGR_JAUTO 1105,69605
#define ADC_CFGR_AWD1CH 1107,69706
#define ADC_CFGR_AWD1CH_0 1108,69805
#define ADC_CFGR_AWD1CH_1 1109,69881
#define ADC_CFGR_AWD1CH_2 1110,69958
#define ADC_CFGR_AWD1CH_3 1111,70035
#define ADC_CFGR_AWD1CH_4 1112,70112
#define ADC_SMPR1_SMP0 1115,70276
#define ADC_SMPR1_SMP0_0 1116,70374
#define ADC_SMPR1_SMP0_1 1117,70448
#define ADC_SMPR1_SMP0_2 1118,70522
#define ADC_SMPR1_SMP1 1120,70598
#define ADC_SMPR1_SMP1_0 1121,70696
#define ADC_SMPR1_SMP1_1 1122,70770
#define ADC_SMPR1_SMP1_2 1123,70844
#define ADC_SMPR1_SMP2 1125,70920
#define ADC_SMPR1_SMP2_0 1126,71018
#define ADC_SMPR1_SMP2_1 1127,71092
#define ADC_SMPR1_SMP2_2 1128,71166
#define ADC_SMPR1_SMP3 1130,71242
#define ADC_SMPR1_SMP3_0 1131,71340
#define ADC_SMPR1_SMP3_1 1132,71414
#define ADC_SMPR1_SMP3_2 1133,71488
#define ADC_SMPR1_SMP4 1135,71564
#define ADC_SMPR1_SMP4_0 1136,71662
#define ADC_SMPR1_SMP4_1 1137,71736
#define ADC_SMPR1_SMP4_2 1138,71810
#define ADC_SMPR1_SMP5 1140,71886
#define ADC_SMPR1_SMP5_0 1141,71984
#define ADC_SMPR1_SMP5_1 1142,72058
#define ADC_SMPR1_SMP5_2 1143,72132
#define ADC_SMPR1_SMP6 1145,72208
#define ADC_SMPR1_SMP6_0 1146,72306
#define ADC_SMPR1_SMP6_1 1147,72380
#define ADC_SMPR1_SMP6_2 1148,72454
#define ADC_SMPR1_SMP7 1150,72530
#define ADC_SMPR1_SMP7_0 1151,72628
#define ADC_SMPR1_SMP7_1 1152,72702
#define ADC_SMPR1_SMP7_2 1153,72776
#define ADC_SMPR1_SMP8 1155,72852
#define ADC_SMPR1_SMP8_0 1156,72950
#define ADC_SMPR1_SMP8_1 1157,73024
#define ADC_SMPR1_SMP8_2 1158,73098
#define ADC_SMPR1_SMP9 1160,73174
#define ADC_SMPR1_SMP9_0 1161,73272
#define ADC_SMPR1_SMP9_1 1162,73346
#define ADC_SMPR1_SMP9_2 1163,73420
#define ADC_SMPR2_SMP10 1166,73581
#define ADC_SMPR2_SMP10_0 1167,73681
#define ADC_SMPR2_SMP10_1 1168,73757
#define ADC_SMPR2_SMP10_2 1169,73833
#define ADC_SMPR2_SMP11 1171,73911
#define ADC_SMPR2_SMP11_0 1172,74011
#define ADC_SMPR2_SMP11_1 1173,74087
#define ADC_SMPR2_SMP11_2 1174,74163
#define ADC_SMPR2_SMP12 1176,74241
#define ADC_SMPR2_SMP12_0 1177,74341
#define ADC_SMPR2_SMP12_1 1178,74417
#define ADC_SMPR2_SMP12_2 1179,74493
#define ADC_SMPR2_SMP13 1181,74571
#define ADC_SMPR2_SMP13_0 1182,74671
#define ADC_SMPR2_SMP13_1 1183,74747
#define ADC_SMPR2_SMP13_2 1184,74823
#define ADC_SMPR2_SMP14 1186,74901
#define ADC_SMPR2_SMP14_0 1187,75001
#define ADC_SMPR2_SMP14_1 1188,75077
#define ADC_SMPR2_SMP14_2 1189,75153
#define ADC_SMPR2_SMP15 1191,75231
#define ADC_SMPR2_SMP15_0 1192,75331
#define ADC_SMPR2_SMP15_1 1193,75407
#define ADC_SMPR2_SMP15_2 1194,75483
#define ADC_SMPR2_SMP16 1196,75561
#define ADC_SMPR2_SMP16_0 1197,75661
#define ADC_SMPR2_SMP16_1 1198,75737
#define ADC_SMPR2_SMP16_2 1199,75813
#define ADC_SMPR2_SMP17 1201,75891
#define ADC_SMPR2_SMP17_0 1202,75991
#define ADC_SMPR2_SMP17_1 1203,76067
#define ADC_SMPR2_SMP17_2 1204,76143
#define ADC_SMPR2_SMP18 1206,76221
#define ADC_SMPR2_SMP18_0 1207,76321
#define ADC_SMPR2_SMP18_1 1208,76397
#define ADC_SMPR2_SMP18_2 1209,76473
#define ADC_TR1_LT1 1212,76634
#define ADC_TR1_LT1_0 1213,76732
#define ADC_TR1_LT1_1 1214,76806
#define ADC_TR1_LT1_2 1215,76880
#define ADC_TR1_LT1_3 1216,76954
#define ADC_TR1_LT1_4 1217,77028
#define ADC_TR1_LT1_5 1218,77102
#define ADC_TR1_LT1_6 1219,77176
#define ADC_TR1_LT1_7 1220,77250
#define ADC_TR1_LT1_8 1221,77324
#define ADC_TR1_LT1_9 1222,77398
#define ADC_TR1_LT1_10 1223,77472
#define ADC_TR1_LT1_11 1224,77547
#define ADC_TR1_HT1 1226,77624
#define ADC_TR1_HT1_0 1227,77723
#define ADC_TR1_HT1_1 1228,77797
#define ADC_TR1_HT1_2 1229,77871
#define ADC_TR1_HT1_3 1230,77945
#define ADC_TR1_HT1_4 1231,78019
#define ADC_TR1_HT1_5 1232,78093
#define ADC_TR1_HT1_6 1233,78167
#define ADC_TR1_HT1_7 1234,78241
#define ADC_TR1_HT1_8 1235,78315
#define ADC_TR1_HT1_9 1236,78389
#define ADC_TR1_HT1_10 1237,78463
#define ADC_TR1_HT1_11 1238,78538
#define ADC_TR2_LT2 1241,78698
#define ADC_TR2_LT2_0 1242,78796
#define ADC_TR2_LT2_1 1243,78870
#define ADC_TR2_LT2_2 1244,78944
#define ADC_TR2_LT2_3 1245,79018
#define ADC_TR2_LT2_4 1246,79092
#define ADC_TR2_LT2_5 1247,79166
#define ADC_TR2_LT2_6 1248,79240
#define ADC_TR2_LT2_7 1249,79314
#define ADC_TR2_HT2 1251,79390
#define ADC_TR2_HT2_0 1252,79489
#define ADC_TR2_HT2_1 1253,79563
#define ADC_TR2_HT2_2 1254,79637
#define ADC_TR2_HT2_3 1255,79711
#define ADC_TR2_HT2_4 1256,79785
#define ADC_TR2_HT2_5 1257,79859
#define ADC_TR2_HT2_6 1258,79933
#define ADC_TR2_HT2_7 1259,80007
#define ADC_TR3_LT3 1262,80166
#define ADC_TR3_LT3_0 1263,80264
#define ADC_TR3_LT3_1 1264,80338
#define ADC_TR3_LT3_2 1265,80412
#define ADC_TR3_LT3_3 1266,80486
#define ADC_TR3_LT3_4 1267,80560
#define ADC_TR3_LT3_5 1268,80634
#define ADC_TR3_LT3_6 1269,80708
#define ADC_TR3_LT3_7 1270,80782
#define ADC_TR3_HT3 1272,80858
#define ADC_TR3_HT3_0 1273,80957
#define ADC_TR3_HT3_1 1274,81031
#define ADC_TR3_HT3_2 1275,81105
#define ADC_TR3_HT3_3 1276,81179
#define ADC_TR3_HT3_4 1277,81253
#define ADC_TR3_HT3_5 1278,81327
#define ADC_TR3_HT3_6 1279,81401
#define ADC_TR3_HT3_7 1280,81475
#define ADC_SQR1_L 1283,81635
#define ADC_SQR1_L_0 1284,81731
#define ADC_SQR1_L_1 1285,81803
#define ADC_SQR1_L_2 1286,81875
#define ADC_SQR1_L_3 1287,81947
#define ADC_SQR1_SQ1 1289,82021
#define ADC_SQR1_SQ1_0 1290,82120
#define ADC_SQR1_SQ1_1 1291,82194
#define ADC_SQR1_SQ1_2 1292,82268
#define ADC_SQR1_SQ1_3 1293,82342
#define ADC_SQR1_SQ1_4 1294,82416
#define ADC_SQR1_SQ2 1296,82492
#define ADC_SQR1_SQ2_0 1297,82591
#define ADC_SQR1_SQ2_1 1298,82665
#define ADC_SQR1_SQ2_2 1299,82739
#define ADC_SQR1_SQ2_3 1300,82813
#define ADC_SQR1_SQ2_4 1301,82887
#define ADC_SQR1_SQ3 1303,82963
#define ADC_SQR1_SQ3_0 1304,83062
#define ADC_SQR1_SQ3_1 1305,83136
#define ADC_SQR1_SQ3_2 1306,83210
#define ADC_SQR1_SQ3_3 1307,83284
#define ADC_SQR1_SQ3_4 1308,83358
#define ADC_SQR1_SQ4 1310,83434
#define ADC_SQR1_SQ4_0 1311,83533
#define ADC_SQR1_SQ4_1 1312,83607
#define ADC_SQR1_SQ4_2 1313,83681
#define ADC_SQR1_SQ4_3 1314,83755
#define ADC_SQR1_SQ4_4 1315,83829
#define ADC_SQR2_SQ5 1318,83989
#define ADC_SQR2_SQ5_0 1319,84088
#define ADC_SQR2_SQ5_1 1320,84162
#define ADC_SQR2_SQ5_2 1321,84236
#define ADC_SQR2_SQ5_3 1322,84310
#define ADC_SQR2_SQ5_4 1323,84384
#define ADC_SQR2_SQ6 1325,84460
#define ADC_SQR2_SQ6_0 1326,84559
#define ADC_SQR2_SQ6_1 1327,84633
#define ADC_SQR2_SQ6_2 1328,84707
#define ADC_SQR2_SQ6_3 1329,84781
#define ADC_SQR2_SQ6_4 1330,84855
#define ADC_SQR2_SQ7 1332,84931
#define ADC_SQR2_SQ7_0 1333,85030
#define ADC_SQR2_SQ7_1 1334,85104
#define ADC_SQR2_SQ7_2 1335,85178
#define ADC_SQR2_SQ7_3 1336,85252
#define ADC_SQR2_SQ7_4 1337,85326
#define ADC_SQR2_SQ8 1339,85402
#define ADC_SQR2_SQ8_0 1340,85501
#define ADC_SQR2_SQ8_1 1341,85575
#define ADC_SQR2_SQ8_2 1342,85649
#define ADC_SQR2_SQ8_3 1343,85723
#define ADC_SQR2_SQ8_4 1344,85797
#define ADC_SQR2_SQ9 1346,85873
#define ADC_SQR2_SQ9_0 1347,85972
#define ADC_SQR2_SQ9_1 1348,86046
#define ADC_SQR2_SQ9_2 1349,86120
#define ADC_SQR2_SQ9_3 1350,86194
#define ADC_SQR2_SQ9_4 1351,86268
#define ADC_SQR3_SQ10 1354,86428
#define ADC_SQR3_SQ10_0 1355,86528
#define ADC_SQR3_SQ10_1 1356,86603
#define ADC_SQR3_SQ10_2 1357,86678
#define ADC_SQR3_SQ10_3 1358,86753
#define ADC_SQR3_SQ10_4 1359,86828
#define ADC_SQR3_SQ11 1361,86905
#define ADC_SQR3_SQ11_0 1362,87005
#define ADC_SQR3_SQ11_1 1363,87080
#define ADC_SQR3_SQ11_2 1364,87155
#define ADC_SQR3_SQ11_3 1365,87230
#define ADC_SQR3_SQ11_4 1366,87305
#define ADC_SQR3_SQ12 1368,87382
#define ADC_SQR3_SQ12_0 1369,87482
#define ADC_SQR3_SQ12_1 1370,87557
#define ADC_SQR3_SQ12_2 1371,87632
#define ADC_SQR3_SQ12_3 1372,87707
#define ADC_SQR3_SQ12_4 1373,87782
#define ADC_SQR3_SQ13 1375,87859
#define ADC_SQR3_SQ13_0 1376,87959
#define ADC_SQR3_SQ13_1 1377,88034
#define ADC_SQR3_SQ13_2 1378,88109
#define ADC_SQR3_SQ13_3 1379,88184
#define ADC_SQR3_SQ13_4 1380,88259
#define ADC_SQR3_SQ14 1382,88336
#define ADC_SQR3_SQ14_0 1383,88436
#define ADC_SQR3_SQ14_1 1384,88511
#define ADC_SQR3_SQ14_2 1385,88586
#define ADC_SQR3_SQ14_3 1386,88661
#define ADC_SQR3_SQ14_4 1387,88736
#define ADC_SQR3_SQ15 1390,88897
#define ADC_SQR3_SQ15_0 1391,88997
#define ADC_SQR3_SQ15_1 1392,89072
#define ADC_SQR3_SQ15_2 1393,89147
#define ADC_SQR3_SQ15_3 1394,89222
#define ADC_SQR3_SQ15_4 1395,89297
#define ADC_SQR3_SQ16 1397,89375
#define ADC_SQR3_SQ16_0 1398,89475
#define ADC_SQR3_SQ16_1 1399,89550
#define ADC_SQR3_SQ16_2 1400,89625
#define ADC_SQR3_SQ16_3 1401,89700
#define ADC_SQR3_SQ16_4 1402,89775
#define ADC_DR_RDATA 1404,89932
#define ADC_DR_RDATA_0 1405,90019
#define ADC_DR_RDATA_1 1406,90095
#define ADC_DR_RDATA_2 1407,90171
#define ADC_DR_RDATA_3 1408,90247
#define ADC_DR_RDATA_4 1409,90323
#define ADC_DR_RDATA_5 1410,90399
#define ADC_DR_RDATA_6 1411,90475
#define ADC_DR_RDATA_7 1412,90551
#define ADC_DR_RDATA_8 1413,90627
#define ADC_DR_RDATA_9 1414,90703
#define ADC_DR_RDATA_10 1415,90779
#define ADC_DR_RDATA_11 1416,90856
#define ADC_DR_RDATA_12 1417,90933
#define ADC_DR_RDATA_13 1418,91010
#define ADC_DR_RDATA_14 1419,91087
#define ADC_DR_RDATA_15 1420,91164
#define ADC_JSQR_JL 1423,91327
#define ADC_JSQR_JL_0 1424,91424
#define ADC_JSQR_JL_1 1425,91497
#define ADC_JSQR_JEXTSEL 1427,91572
#define ADC_JSQR_JEXTSEL_0 1428,91682
#define ADC_JSQR_JEXTSEL_1 1429,91760
#define ADC_JSQR_JEXTSEL_2 1430,91838
#define ADC_JSQR_JEXTSEL_3 1431,91916
#define ADC_JSQR_JEXTEN 1433,91996
#define ADC_JSQR_JEXTEN_0 1434,92129
#define ADC_JSQR_JEXTEN_1 1435,92206
#define ADC_JSQR_JSQ1 1437,92285
#define ADC_JSQR_JSQ1_0 1438,92385
#define ADC_JSQR_JSQ1_1 1439,92460
#define ADC_JSQR_JSQ1_2 1440,92535
#define ADC_JSQR_JSQ1_3 1441,92610
#define ADC_JSQR_JSQ1_4 1442,92685
#define ADC_JSQR_JSQ2 1444,92762
#define ADC_JSQR_JSQ2_0 1445,92862
#define ADC_JSQR_JSQ2_1 1446,92937
#define ADC_JSQR_JSQ2_2 1447,93012
#define ADC_JSQR_JSQ2_3 1448,93087
#define ADC_JSQR_JSQ2_4 1449,93162
#define ADC_JSQR_JSQ3 1451,93239
#define ADC_JSQR_JSQ3_0 1452,93339
#define ADC_JSQR_JSQ3_1 1453,93414
#define ADC_JSQR_JSQ3_2 1454,93489
#define ADC_JSQR_JSQ3_3 1455,93564
#define ADC_JSQR_JSQ3_4 1456,93639
#define ADC_JSQR_JSQ4 1458,93716
#define ADC_JSQR_JSQ4_0 1459,93816
#define ADC_JSQR_JSQ4_1 1460,93891
#define ADC_JSQR_JSQ4_2 1461,93966
#define ADC_JSQR_JSQ4_3 1462,94041
#define ADC_JSQR_JSQ4_4 1463,94116
#define ADC_OFR1_OFFSET1 1466,94277
#define ADC_OFR1_OFFSET1_0 1467,94404
#define ADC_OFR1_OFFSET1_1 1468,94482
#define ADC_OFR1_OFFSET1_2 1469,94560
#define ADC_OFR1_OFFSET1_3 1470,94638
#define ADC_OFR1_OFFSET1_4 1471,94716
#define ADC_OFR1_OFFSET1_5 1472,94794
#define ADC_OFR1_OFFSET1_6 1473,94872
#define ADC_OFR1_OFFSET1_7 1474,94950
#define ADC_OFR1_OFFSET1_8 1475,95028
#define ADC_OFR1_OFFSET1_9 1476,95106
#define ADC_OFR1_OFFSET1_10 1477,95184
#define ADC_OFR1_OFFSET1_11 1478,95263
#define ADC_OFR1_OFFSET1_CH 1480,95344
#define ADC_OFR1_OFFSET1_CH_0 1481,95452
#define ADC_OFR1_OFFSET1_CH_1 1482,95536
#define ADC_OFR1_OFFSET1_CH_2 1483,95620
#define ADC_OFR1_OFFSET1_CH_3 1484,95704
#define ADC_OFR1_OFFSET1_CH_4 1485,95788
#define ADC_OFR1_OFFSET1_EN 1487,95874
#define ADC_OFR2_OFFSET2 1490,96040
#define ADC_OFR2_OFFSET2_0 1491,96167
#define ADC_OFR2_OFFSET2_1 1492,96245
#define ADC_OFR2_OFFSET2_2 1493,96323
#define ADC_OFR2_OFFSET2_3 1494,96401
#define ADC_OFR2_OFFSET2_4 1495,96479
#define ADC_OFR2_OFFSET2_5 1496,96557
#define ADC_OFR2_OFFSET2_6 1497,96635
#define ADC_OFR2_OFFSET2_7 1498,96713
#define ADC_OFR2_OFFSET2_8 1499,96791
#define ADC_OFR2_OFFSET2_9 1500,96869
#define ADC_OFR2_OFFSET2_10 1501,96947
#define ADC_OFR2_OFFSET2_11 1502,97026
#define ADC_OFR2_OFFSET2_CH 1504,97107
#define ADC_OFR2_OFFSET2_CH_0 1505,97215
#define ADC_OFR2_OFFSET2_CH_1 1506,97299
#define ADC_OFR2_OFFSET2_CH_2 1507,97383
#define ADC_OFR2_OFFSET2_CH_3 1508,97467
#define ADC_OFR2_OFFSET2_CH_4 1509,97551
#define ADC_OFR2_OFFSET2_EN 1511,97637
#define ADC_OFR3_OFFSET3 1514,97803
#define ADC_OFR3_OFFSET3_0 1515,97930
#define ADC_OFR3_OFFSET3_1 1516,98008
#define ADC_OFR3_OFFSET3_2 1517,98086
#define ADC_OFR3_OFFSET3_3 1518,98164
#define ADC_OFR3_OFFSET3_4 1519,98242
#define ADC_OFR3_OFFSET3_5 1520,98320
#define ADC_OFR3_OFFSET3_6 1521,98398
#define ADC_OFR3_OFFSET3_7 1522,98476
#define ADC_OFR3_OFFSET3_8 1523,98554
#define ADC_OFR3_OFFSET3_9 1524,98632
#define ADC_OFR3_OFFSET3_10 1525,98710
#define ADC_OFR3_OFFSET3_11 1526,98789
#define ADC_OFR3_OFFSET3_CH 1528,98870
#define ADC_OFR3_OFFSET3_CH_0 1529,98978
#define ADC_OFR3_OFFSET3_CH_1 1530,99062
#define ADC_OFR3_OFFSET3_CH_2 1531,99146
#define ADC_OFR3_OFFSET3_CH_3 1532,99230
#define ADC_OFR3_OFFSET3_CH_4 1533,99314
#define ADC_OFR3_OFFSET3_EN 1535,99400
#define ADC_OFR4_OFFSET4 1538,99566
#define ADC_OFR4_OFFSET4_0 1539,99693
#define ADC_OFR4_OFFSET4_1 1540,99771
#define ADC_OFR4_OFFSET4_2 1541,99849
#define ADC_OFR4_OFFSET4_3 1542,99927
#define ADC_OFR4_OFFSET4_4 1543,100005
#define ADC_OFR4_OFFSET4_5 1544,100083
#define ADC_OFR4_OFFSET4_6 1545,100161
#define ADC_OFR4_OFFSET4_7 1546,100239
#define ADC_OFR4_OFFSET4_8 1547,100317
#define ADC_OFR4_OFFSET4_9 1548,100395
#define ADC_OFR4_OFFSET4_10 1549,100473
#define ADC_OFR4_OFFSET4_11 1550,100552
#define ADC_OFR4_OFFSET4_CH 1552,100633
#define ADC_OFR4_OFFSET4_CH_0 1553,100741
#define ADC_OFR4_OFFSET4_CH_1 1554,100825
#define ADC_OFR4_OFFSET4_CH_2 1555,100909
#define ADC_OFR4_OFFSET4_CH_3 1556,100993
#define ADC_OFR4_OFFSET4_CH_4 1557,101077
#define ADC_OFR4_OFFSET4_EN 1559,101163
#define ADC_JDR1_JDATA 1562,101329
#define ADC_JDR1_JDATA_0 1563,101407
#define ADC_JDR1_JDATA_1 1564,101483
#define ADC_JDR1_JDATA_2 1565,101559
#define ADC_JDR1_JDATA_3 1566,101635
#define ADC_JDR1_JDATA_4 1567,101711
#define ADC_JDR1_JDATA_5 1568,101787
#define ADC_JDR1_JDATA_6 1569,101863
#define ADC_JDR1_JDATA_7 1570,101939
#define ADC_JDR1_JDATA_8 1571,102015
#define ADC_JDR1_JDATA_9 1572,102091
#define ADC_JDR1_JDATA_10 1573,102167
#define ADC_JDR1_JDATA_11 1574,102244
#define ADC_JDR1_JDATA_12 1575,102321
#define ADC_JDR1_JDATA_13 1576,102398
#define ADC_JDR1_JDATA_14 1577,102475
#define ADC_JDR1_JDATA_15 1578,102552
#define ADC_JDR2_JDATA 1581,102715
#define ADC_JDR2_JDATA_0 1582,102793
#define ADC_JDR2_JDATA_1 1583,102869
#define ADC_JDR2_JDATA_2 1584,102945
#define ADC_JDR2_JDATA_3 1585,103021
#define ADC_JDR2_JDATA_4 1586,103097
#define ADC_JDR2_JDATA_5 1587,103173
#define ADC_JDR2_JDATA_6 1588,103249
#define ADC_JDR2_JDATA_7 1589,103325
#define ADC_JDR2_JDATA_8 1590,103401
#define ADC_JDR2_JDATA_9 1591,103477
#define ADC_JDR2_JDATA_10 1592,103553
#define ADC_JDR2_JDATA_11 1593,103630
#define ADC_JDR2_JDATA_12 1594,103707
#define ADC_JDR2_JDATA_13 1595,103784
#define ADC_JDR2_JDATA_14 1596,103861
#define ADC_JDR2_JDATA_15 1597,103938
#define ADC_JDR3_JDATA 1600,104101
#define ADC_JDR3_JDATA_0 1601,104179
#define ADC_JDR3_JDATA_1 1602,104255
#define ADC_JDR3_JDATA_2 1603,104331
#define ADC_JDR3_JDATA_3 1604,104407
#define ADC_JDR3_JDATA_4 1605,104483
#define ADC_JDR3_JDATA_5 1606,104559
#define ADC_JDR3_JDATA_6 1607,104635
#define ADC_JDR3_JDATA_7 1608,104711
#define ADC_JDR3_JDATA_8 1609,104787
#define ADC_JDR3_JDATA_9 1610,104863
#define ADC_JDR3_JDATA_10 1611,104939
#define ADC_JDR3_JDATA_11 1612,105016
#define ADC_JDR3_JDATA_12 1613,105093
#define ADC_JDR3_JDATA_13 1614,105170
#define ADC_JDR3_JDATA_14 1615,105247
#define ADC_JDR3_JDATA_15 1616,105324
#define ADC_JDR4_JDATA 1619,105487
#define ADC_JDR4_JDATA_0 1620,105565
#define ADC_JDR4_JDATA_1 1621,105641
#define ADC_JDR4_JDATA_2 1622,105717
#define ADC_JDR4_JDATA_3 1623,105793
#define ADC_JDR4_JDATA_4 1624,105869
#define ADC_JDR4_JDATA_5 1625,105945
#define ADC_JDR4_JDATA_6 1626,106021
#define ADC_JDR4_JDATA_7 1627,106097
#define ADC_JDR4_JDATA_8 1628,106173
#define ADC_JDR4_JDATA_9 1629,106249
#define ADC_JDR4_JDATA_10 1630,106325
#define ADC_JDR4_JDATA_11 1631,106402
#define ADC_JDR4_JDATA_12 1632,106479
#define ADC_JDR4_JDATA_13 1633,106556
#define ADC_JDR4_JDATA_14 1634,106633
#define ADC_JDR4_JDATA_15 1635,106710
#define ADC_AWD2CR_AWD2CH 1638,106875
#define ADC_AWD2CR_AWD2CH_0 1639,106976
#define ADC_AWD2CR_AWD2CH_1 1640,107054
#define ADC_AWD2CR_AWD2CH_2 1641,107132
#define ADC_AWD2CR_AWD2CH_3 1642,107210
#define ADC_AWD2CR_AWD2CH_4 1643,107288
#define ADC_AWD2CR_AWD2CH_5 1644,107366
#define ADC_AWD2CR_AWD2CH_6 1645,107444
#define ADC_AWD2CR_AWD2CH_7 1646,107522
#define ADC_AWD2CR_AWD2CH_8 1647,107600
#define ADC_AWD2CR_AWD2CH_9 1648,107678
#define ADC_AWD2CR_AWD2CH_10 1649,107756
#define ADC_AWD2CR_AWD2CH_11 1650,107835
#define ADC_AWD2CR_AWD2CH_12 1651,107914
#define ADC_AWD2CR_AWD2CH_13 1652,107993
#define ADC_AWD2CR_AWD2CH_14 1653,108072
#define ADC_AWD2CR_AWD2CH_15 1654,108151
#define ADC_AWD2CR_AWD2CH_16 1655,108230
#define ADC_AWD2CR_AWD2CH_17 1656,108309
#define ADC_AWD3CR_AWD3CH 1659,108476
#define ADC_AWD3CR_AWD3CH_0 1660,108577
#define ADC_AWD3CR_AWD3CH_1 1661,108655
#define ADC_AWD3CR_AWD3CH_2 1662,108733
#define ADC_AWD3CR_AWD3CH_3 1663,108811
#define ADC_AWD3CR_AWD3CH_4 1664,108889
#define ADC_AWD3CR_AWD3CH_5 1665,108967
#define ADC_AWD3CR_AWD3CH_6 1666,109045
#define ADC_AWD3CR_AWD3CH_7 1667,109123
#define ADC_AWD3CR_AWD3CH_8 1668,109201
#define ADC_AWD3CR_AWD3CH_9 1669,109279
#define ADC_AWD3CR_AWD3CH_10 1670,109357
#define ADC_AWD3CR_AWD3CH_11 1671,109436
#define ADC_AWD3CR_AWD3CH_12 1672,109515
#define ADC_AWD3CR_AWD3CH_13 1673,109594
#define ADC_AWD3CR_AWD3CH_14 1674,109673
#define ADC_AWD3CR_AWD3CH_15 1675,109752
#define ADC_AWD3CR_AWD3CH_16 1676,109831
#define ADC_AWD3CR_AWD3CH_17 1677,109910
#define ADC_DIFSEL_DIFSEL 1680,110077
#define ADC_DIFSEL_DIFSEL_0 1681,110182
#define ADC_DIFSEL_DIFSEL_1 1682,110260
#define ADC_DIFSEL_DIFSEL_2 1683,110338
#define ADC_DIFSEL_DIFSEL_3 1684,110416
#define ADC_DIFSEL_DIFSEL_4 1685,110494
#define ADC_DIFSEL_DIFSEL_5 1686,110572
#define ADC_DIFSEL_DIFSEL_6 1687,110650
#define ADC_DIFSEL_DIFSEL_7 1688,110728
#define ADC_DIFSEL_DIFSEL_8 1689,110806
#define ADC_DIFSEL_DIFSEL_9 1690,110884
#define ADC_DIFSEL_DIFSEL_10 1691,110962
#define ADC_DIFSEL_DIFSEL_11 1692,111041
#define ADC_DIFSEL_DIFSEL_12 1693,111120
#define ADC_DIFSEL_DIFSEL_13 1694,111199
#define ADC_DIFSEL_DIFSEL_14 1695,111278
#define ADC_DIFSEL_DIFSEL_15 1696,111357
#define ADC_DIFSEL_DIFSEL_16 1697,111436
#define ADC_DIFSEL_DIFSEL_17 1698,111515
#define ADC_CALFACT_CALFACT_S 1701,111683
#define ADC_CALFACT_CALFACT_S_0 1702,111792
#define ADC_CALFACT_CALFACT_S_1 1703,111876
#define ADC_CALFACT_CALFACT_S_2 1704,111960
#define ADC_CALFACT_CALFACT_S_3 1705,112044
#define ADC_CALFACT_CALFACT_S_4 1706,112128
#define ADC_CALFACT_CALFACT_S_5 1707,112212
#define ADC_CALFACT_CALFACT_S_6 1708,112296
#define ADC_CALFACT_CALFACT_D 1709,112380
#define ADC_CALFACT_CALFACT_D_0 1710,112489
#define ADC_CALFACT_CALFACT_D_1 1711,112573
#define ADC_CALFACT_CALFACT_D_2 1712,112657
#define ADC_CALFACT_CALFACT_D_3 1713,112741
#define ADC_CALFACT_CALFACT_D_4 1714,112825
#define ADC_CALFACT_CALFACT_D_5 1715,112909
#define ADC_CALFACT_CALFACT_D_6 1716,112993
#define ADC12_CSR_ADRDY_MST 1720,113246
#define ADC12_CSR_ADRDY_EOSMP_MST 1721,113331
#define ADC12_CSR_ADRDY_EOC_MST 1722,113444
#define ADC12_CSR_ADRDY_EOS_MST 1723,113556
#define ADC12_CSR_ADRDY_OVR_MST 1724,113671
#define ADC12_CSR_ADRDY_JEOC_MST 1725,113770
#define ADC12_CSR_ADRDY_JEOS_MST 1726,113883
#define ADC12_CSR_AWD1_MST 1727,113999
#define ADC12_CSR_AWD2_MST 1728,114108
#define ADC12_CSR_AWD3_MST 1729,114217
#define ADC12_CSR_JQOVF_MST 1730,114326
#define ADC12_CSR_ADRDY_SLV 1731,114449
#define ADC12_CSR_ADRDY_EOSMP_SLV 1732,114533
#define ADC12_CSR_ADRDY_EOC_SLV 1733,114645
#define ADC12_CSR_ADRDY_EOS_SLV 1734,114756
#define ADC12_CSR_ADRDY_OVR_SLV 1735,114870
#define ADC12_CSR_ADRDY_JEOC_SLV 1736,114968
#define ADC12_CSR_ADRDY_JEOS_SLV 1737,115080
#define ADC12_CSR_AWD1_SLV 1738,115195
#define ADC12_CSR_AWD2_SLV 1739,115303
#define ADC12_CSR_AWD3_SLV 1740,115411
#define ADC12_CSR_JQOVF_SLV 1741,115519
#define ADC34_CSR_ADRDY_MST 1744,115728
#define ADC34_CSR_ADRDY_EOSMP_MST 1745,115813
#define ADC34_CSR_ADRDY_EOC_MST 1746,115926
#define ADC34_CSR_ADRDY_EOS_MST 1747,116038
#define ADC34_CSR_ADRDY_OVR_MST 1748,116153
#define ADC34_CSR_ADRDY_JEOC_MST 1749,116252
#define ADC34_CSR_ADRDY_JEOS_MST 1750,116365
#define ADC34_CSR_AWD1_MST 1751,116481
#define ADC34_CSR_AWD2_MST 1752,116590
#define ADC34_CSR_AWD3_MST 1753,116699
#define ADC34_CSR_JQOVF_MST 1754,116808
#define ADC34_CSR_ADRDY_SLV 1755,116931
#define ADC34_CSR_ADRDY_EOSMP_SLV 1756,117015
#define ADC34_CSR_ADRDY_EOC_SLV 1757,117127
#define ADC34_CSR_ADRDY_EOS_SLV 1758,117238
#define ADC12_CSR_ADRDY_OVR_SLV 1759,117352
#define ADC34_CSR_ADRDY_JEOC_SLV 1760,117450
#define ADC34_CSR_ADRDY_JEOS_SLV 1761,117562
#define ADC34_CSR_AWD1_SLV 1762,117677
#define ADC34_CSR_AWD2_SLV 1763,117785
#define ADC34_CSR_AWD3_SLV 1764,117893
#define ADC34_CSR_JQOVF_SLV 1765,118001
#define ADC12_CCR_MULTI 1768,118208
#define ADC12_CCR_MULTI_0 1769,118301
#define ADC12_CCR_MULTI_1 1770,118381
#define ADC12_CCR_MULTI_2 1771,118461
#define ADC12_CCR_MULTI_3 1772,118541
#define ADC12_CCR_MULTI_4 1773,118621
#define ADC12_CCR_DELAY 1774,118701
#define ADC12_CCR_DELAY_0 1775,118801
#define ADC12_CCR_DELAY_1 1776,118881
#define ADC12_CCR_DELAY_2 1777,118961
#define ADC12_CCR_DELAY_3 1778,119041
#define ADC12_CCR_DMACFG 1779,119121
#define ADC12_CCR_MDMA 1780,119226
#define ADC12_CCR_MDMA_0 1781,119322
#define ADC12_CCR_MDMA_1 1782,119401
#define ADC12_CCR_CKMODE 1783,119480
#define ADC12_CCR_CKMODE_0 1784,119563
#define ADC12_CCR_CKMODE_1 1785,119644
#define ADC12_CCR_VREFEN 1786,119725
#define ADC12_CCR_TSEN 1787,119808
#define ADC12_CCR_VBATEN 1788,119902
#define ADC34_CCR_MULTI 1791,120067
#define ADC34_CCR_MULTI_0 1792,120160
#define ADC34_CCR_MULTI_1 1793,120240
#define ADC34_CCR_MULTI_2 1794,120320
#define ADC34_CCR_MULTI_3 1795,120400
#define ADC34_CCR_MULTI_4 1796,120480
#define ADC34_CCR_DELAY 1798,120562
#define ADC34_CCR_DELAY_0 1799,120662
#define ADC34_CCR_DELAY_1 1800,120742
#define ADC34_CCR_DELAY_2 1801,120822
#define ADC34_CCR_DELAY_3 1802,120902
#define ADC34_CCR_DMACFG 1804,120984
#define ADC34_CCR_MDMA 1805,121089
#define ADC34_CCR_MDMA_0 1806,121185
#define ADC34_CCR_MDMA_1 1807,121264
#define ADC34_CCR_CKMODE 1809,121345
#define ADC34_CCR_CKMODE_0 1810,121428
#define ADC34_CCR_CKMODE_1 1811,121509
#define ADC34_CCR_VREFEN 1813,121592
#define ADC34_CCR_TSEN 1814,121675
#define ADC34_CCR_VBATEN 1815,121769
#define ADC12_CDR_RDATA_MST 1818,121934
#define ADC12_CDR_RDATA_MST_0 1819,122033
#define ADC12_CDR_RDATA_MST_1 1820,122117
#define ADC12_CDR_RDATA_MST_2 1821,122201
#define ADC12_CDR_RDATA_MST_3 1822,122285
#define ADC12_CDR_RDATA_MST_4 1823,122369
#define ADC12_CDR_RDATA_MST_5 1824,122453
#define ADC12_CDR_RDATA_MST_6 1825,122537
#define ADC12_CDR_RDATA_MST_7 1826,122621
#define ADC12_CDR_RDATA_MST_8 1827,122705
#define ADC12_CDR_RDATA_MST_9 1828,122789
#define ADC12_CDR_RDATA_MST_10 1829,122873
#define ADC12_CDR_RDATA_MST_11 1830,122958
#define ADC12_CDR_RDATA_MST_12 1831,123043
#define ADC12_CDR_RDATA_MST_13 1832,123128
#define ADC12_CDR_RDATA_MST_14 1833,123213
#define ADC12_CDR_RDATA_MST_15 1834,123298
#define ADC12_CDR_RDATA_SLV 1836,123385
#define ADC12_CDR_RDATA_SLV_0 1837,123484
#define ADC12_CDR_RDATA_SLV_1 1838,123568
#define ADC12_CDR_RDATA_SLV_2 1839,123652
#define ADC12_CDR_RDATA_SLV_3 1840,123736
#define ADC12_CDR_RDATA_SLV_4 1841,123820
#define ADC12_CDR_RDATA_SLV_5 1842,123904
#define ADC12_CDR_RDATA_SLV_6 1843,123988
#define ADC12_CDR_RDATA_SLV_7 1844,124072
#define ADC12_CDR_RDATA_SLV_8 1845,124156
#define ADC12_CDR_RDATA_SLV_9 1846,124240
#define ADC12_CDR_RDATA_SLV_10 1847,124324
#define ADC12_CDR_RDATA_SLV_11 1848,124409
#define ADC12_CDR_RDATA_SLV_12 1849,124494
#define ADC12_CDR_RDATA_SLV_13 1850,124579
#define ADC12_CDR_RDATA_SLV_14 1851,124664
#define ADC12_CDR_RDATA_SLV_15 1852,124749
#define ADC34_CDR_RDATA_MST 1855,124919
#define ADC34_CDR_RDATA_MST_0 1856,125018
#define ADC34_CDR_RDATA_MST_1 1857,125102
#define ADC34_CDR_RDATA_MST_2 1858,125186
#define ADC34_CDR_RDATA_MST_3 1859,125270
#define ADC34_CDR_RDATA_MST_4 1860,125354
#define ADC34_CDR_RDATA_MST_5 1861,125438
#define ADC34_CDR_RDATA_MST_6 1862,125522
#define ADC34_CDR_RDATA_MST_7 1863,125606
#define ADC34_CDR_RDATA_MST_8 1864,125690
#define ADC34_CDR_RDATA_MST_9 1865,125774
#define ADC34_CDR_RDATA_MST_10 1866,125858
#define ADC34_CDR_RDATA_MST_11 1867,125943
#define ADC34_CDR_RDATA_MST_12 1868,126028
#define ADC34_CDR_RDATA_MST_13 1869,126113
#define ADC34_CDR_RDATA_MST_14 1870,126198
#define ADC34_CDR_RDATA_MST_15 1871,126283
#define ADC34_CDR_RDATA_SLV 1873,126370
#define ADC34_CDR_RDATA_SLV_0 1874,126469
#define ADC34_CDR_RDATA_SLV_1 1875,126553
#define ADC34_CDR_RDATA_SLV_2 1876,126637
#define ADC34_CDR_RDATA_SLV_3 1877,126721
#define ADC34_CDR_RDATA_SLV_4 1878,126805
#define ADC34_CDR_RDATA_SLV_5 1879,126889
#define ADC34_CDR_RDATA_SLV_6 1880,126973
#define ADC34_CDR_RDATA_SLV_7 1881,127057
#define ADC34_CDR_RDATA_SLV_8 1882,127141
#define ADC34_CDR_RDATA_SLV_9 1883,127225
#define ADC34_CDR_RDATA_SLV_10 1884,127309
#define ADC34_CDR_RDATA_SLV_11 1885,127394
#define ADC34_CDR_RDATA_SLV_12 1886,127479
#define ADC34_CDR_RDATA_SLV_13 1887,127564
#define ADC34_CDR_RDATA_SLV_14 1888,127649
#define ADC34_CDR_RDATA_SLV_15 1889,127734
#define COMP1_CSR_COMP1EN 1897,128313
#define COMP1_CSR_COMP1SW1 1898,128398
#define COMP1_CSR_COMP1MODE 1899,128495
#define COMP1_CSR_COMP1MODE_0 1900,128584
#define COMP1_CSR_COMP1MODE_1 1901,128679
#define COMP1_CSR_COMP1INSEL 1902,128774
#define COMP1_CSR_COMP1INSEL_0 1903,128875
#define COMP1_CSR_COMP1INSEL_1 1904,128982
#define COMP1_CSR_COMP1INSEL_2 1905,129089
#define COMP1_CSR_COMP1NONINSEL 1906,129196
#define COMP1_CSR_COMP1OUTSEL 1907,129301
#define COMP1_CSR_COMP1OUTSEL_0 1908,129393
#define COMP1_CSR_COMP1OUTSEL_1 1909,129491
#define COMP1_CSR_COMP1OUTSEL_2 1910,129589
#define COMP1_CSR_COMP1OUTSEL_3 1911,129687
#define COMP1_CSR_COMP1POL 1912,129785
#define COMP1_CSR_COMP1HYST 1913,129879
#define COMP1_CSR_COMP1HYST_0 1914,129968
#define COMP1_CSR_COMP1HYST_1 1915,130063
#define COMP1_CSR_COMP1BLANKING 1916,130158
#define COMP1_CSR_COMP1BLANKING_0 1917,130245
#define COMP1_CSR_COMP1BLANKING_1 1918,130338
#define COMP1_CSR_COMP1BLANKING_2 1919,130431
#define COMP1_CSR_COMP1OUT 1920,130524
#define COMP1_CSR_COMP1LOCK 1921,130615
#define COMP2_CSR_COMP2EN 1924,130782
#define COMP2_CSR_COMP2MODE 1925,130867
#define COMP2_CSR_COMP2MODE_0 1926,130956
#define COMP2_CSR_COMP2MODE_1 1927,131051
#define COMP2_CSR_COMP2INSEL 1928,131146
#define COMP2_CSR_COMP2INSEL_0 1929,131247
#define COMP2_CSR_COMP2INSEL_1 1930,131354
#define COMP2_CSR_COMP2INSEL_2 1931,131461
#define COMP2_CSR_COMP2NONINSEL 1932,131568
#define COMP2_CSR_COMP2WNDWEN 1933,131673
#define COMP2_CSR_COMP2OUTSEL 1934,131770
#define COMP2_CSR_COMP2OUTSEL_0 1935,131862
#define COMP2_CSR_COMP2OUTSEL_1 1936,131960
#define COMP2_CSR_COMP2OUTSEL_2 1937,132058
#define COMP2_CSR_COMP2OUTSEL_3 1938,132156
#define COMP2_CSR_COMP2POL 1939,132254
#define COMP2_CSR_COMP2HYST 1940,132348
#define COMP2_CSR_COMP2HYST_0 1941,132437
#define COMP2_CSR_COMP2HYST_1 1942,132532
#define COMP2_CSR_COMP2BLANKING 1943,132627
#define COMP2_CSR_COMP2BLANKING_0 1944,132714
#define COMP2_CSR_COMP2BLANKING_1 1945,132807
#define COMP2_CSR_COMP2BLANKING_2 1946,132900
#define COMP2_CSR_COMP2OUT 1947,132993
#define COMP2_CSR_COMP2LOCK 1948,133084
#define COMP3_CSR_COMP3EN 1951,133251
#define COMP3_CSR_COMP3MODE 1952,133336
#define COMP3_CSR_COMP3MODE_0 1953,133425
#define COMP3_CSR_COMP3MODE_1 1954,133520
#define COMP3_CSR_COMP3INSEL 1955,133615
#define COMP3_CSR_COMP3INSEL_0 1956,133716
#define COMP3_CSR_COMP3INSEL_1 1957,133823
#define COMP3_CSR_COMP3INSEL_2 1958,133930
#define COMP3_CSR_COMP3NONINSEL 1959,134037
#define COMP3_CSR_COMP3OUTSEL 1960,134142
#define COMP3_CSR_COMP3OUTSEL_0 1961,134234
#define COMP3_CSR_COMP3OUTSEL_1 1962,134332
#define COMP3_CSR_COMP3OUTSEL_2 1963,134430
#define COMP3_CSR_COMP3OUTSEL_3 1964,134528
#define COMP3_CSR_COMP3POL 1965,134626
#define COMP3_CSR_COMP3HYST 1966,134720
#define COMP3_CSR_COMP3HYST_0 1967,134809
#define COMP3_CSR_COMP3HYST_1 1968,134904
#define COMP3_CSR_COMP3BLANKING 1969,134999
#define COMP3_CSR_COMP3BLANKING_0 1970,135086
#define COMP3_CSR_COMP3BLANKING_1 1971,135179
#define COMP3_CSR_COMP3BLANKING_2 1972,135272
#define COMP3_CSR_COMP3OUT 1973,135365
#define COMP3_CSR_COMP3LOCK 1974,135456
#define COMP4_CSR_COMP4EN 1977,135623
#define COMP4_CSR_COMP4MODE 1978,135708
#define COMP4_CSR_COMP4MODE_0 1979,135797
#define COMP4_CSR_COMP4MODE_1 1980,135892
#define COMP4_CSR_COMP4INSEL 1981,135987
#define COMP4_CSR_COMP4INSEL_0 1982,136088
#define COMP4_CSR_COMP4INSEL_1 1983,136195
#define COMP4_CSR_COMP4INSEL_2 1984,136302
#define COMP4_CSR_COMP4NONINSEL 1985,136409
#define COMP4_CSR_COMP4WNDWEN 1986,136514
#define COMP4_CSR_COMP4OUTSEL 1987,136611
#define COMP4_CSR_COMP4OUTSEL_0 1988,136703
#define COMP4_CSR_COMP4OUTSEL_1 1989,136801
#define COMP4_CSR_COMP4OUTSEL_2 1990,136899
#define COMP4_CSR_COMP4OUTSEL_3 1991,136997
#define COMP4_CSR_COMP4POL 1992,137095
#define COMP4_CSR_COMP4HYST 1993,137189
#define COMP4_CSR_COMP4HYST_0 1994,137278
#define COMP4_CSR_COMP4HYST_1 1995,137373
#define COMP4_CSR_COMP4BLANKING 1996,137468
#define COMP4_CSR_COMP4BLANKING_0 1997,137555
#define COMP4_CSR_COMP4BLANKING_1 1998,137648
#define COMP4_CSR_COMP4BLANKING_2 1999,137741
#define COMP4_CSR_COMP4OUT 2000,137834
#define COMP4_CSR_COMP4LOCK 2001,137925
#define COMP5_CSR_COMP5EN 2004,138092
#define COMP5_CSR_COMP5MODE 2005,138177
#define COMP5_CSR_COMP5MODE_0 2006,138266
#define COMP5_CSR_COMP5MODE_1 2007,138361
#define COMP5_CSR_COMP5INSEL 2008,138456
#define COMP5_CSR_COMP5INSEL_0 2009,138557
#define COMP5_CSR_COMP5INSEL_1 2010,138664
#define COMP5_CSR_COMP5INSEL_2 2011,138771
#define COMP5_CSR_COMP5NONINSEL 2012,138878
#define COMP5_CSR_COMP5OUTSEL 2013,138983
#define COMP5_CSR_COMP5OUTSEL_0 2014,139075
#define COMP5_CSR_COMP5OUTSEL_1 2015,139173
#define COMP5_CSR_COMP5OUTSEL_2 2016,139271
#define COMP5_CSR_COMP5OUTSEL_3 2017,139369
#define COMP5_CSR_COMP5POL 2018,139467
#define COMP5_CSR_COMP5HYST 2019,139561
#define COMP5_CSR_COMP5HYST_0 2020,139650
#define COMP5_CSR_COMP5HYST_1 2021,139745
#define COMP5_CSR_COMP5BLANKING 2022,139840
#define COMP5_CSR_COMP5BLANKING_0 2023,139927
#define COMP5_CSR_COMP5BLANKING_1 2024,140020
#define COMP5_CSR_COMP5BLANKING_2 2025,140113
#define COMP5_CSR_COMP5OUT 2026,140206
#define COMP5_CSR_COMP5LOCK 2027,140297
#define COMP6_CSR_COMP6EN 2030,140464
#define COMP6_CSR_COMP6MODE 2031,140549
#define COMP6_CSR_COMP6MODE_0 2032,140638
#define COMP6_CSR_COMP6MODE_1 2033,140733
#define COMP6_CSR_COMP6INSEL 2034,140828
#define COMP6_CSR_COMP6INSEL_0 2035,140929
#define COMP6_CSR_COMP6INSEL_1 2036,141036
#define COMP6_CSR_COMP6INSEL_2 2037,141143
#define COMP6_CSR_COMP6NONINSEL 2038,141250
#define COMP6_CSR_COMP6WNDWEN 2039,141355
#define COMP6_CSR_COMP6OUTSEL 2040,141452
#define COMP6_CSR_COMP6OUTSEL_0 2041,141544
#define COMP6_CSR_COMP6OUTSEL_1 2042,141642
#define COMP6_CSR_COMP6OUTSEL_2 2043,141740
#define COMP6_CSR_COMP6OUTSEL_3 2044,141838
#define COMP6_CSR_COMP6POL 2045,141936
#define COMP6_CSR_COMP6HYST 2046,142030
#define COMP6_CSR_COMP6HYST_0 2047,142119
#define COMP6_CSR_COMP6HYST_1 2048,142214
#define COMP6_CSR_COMP6BLANKING 2049,142309
#define COMP6_CSR_COMP6BLANKING_0 2050,142396
#define COMP6_CSR_COMP6BLANKING_1 2051,142489
#define COMP6_CSR_COMP6BLANKING_2 2052,142582
#define COMP6_CSR_COMP6OUT 2053,142675
#define COMP6_CSR_COMP6LOCK 2054,142766
#define COMP7_CSR_COMP7EN 2057,142933
#define COMP7_CSR_COMP7MODE 2058,143018
#define COMP7_CSR_COMP7MODE_0 2059,143107
#define COMP7_CSR_COMP7MODE_1 2060,143202
#define COMP7_CSR_COMP7INSEL 2061,143297
#define COMP7_CSR_COMP7INSEL_0 2062,143398
#define COMP7_CSR_COMP7INSEL_1 2063,143505
#define COMP7_CSR_COMP7INSEL_2 2064,143612
#define COMP7_CSR_COMP7NONINSEL 2065,143719
#define COMP7_CSR_COMP7OUTSEL 2066,143824
#define COMP7_CSR_COMP7OUTSEL_0 2067,143916
#define COMP7_CSR_COMP7OUTSEL_1 2068,144014
#define COMP7_CSR_COMP7OUTSEL_2 2069,144112
#define COMP7_CSR_COMP7OUTSEL_3 2070,144210
#define COMP7_CSR_COMP7POL 2071,144308
#define COMP7_CSR_COMP7HYST 2072,144402
#define COMP7_CSR_COMP7HYST_0 2073,144491
#define COMP7_CSR_COMP7HYST_1 2074,144586
#define COMP7_CSR_COMP7BLANKING 2075,144681
#define COMP7_CSR_COMP7BLANKING_0 2076,144768
#define COMP7_CSR_COMP7BLANKING_1 2077,144861
#define COMP7_CSR_COMP7BLANKING_2 2078,144954
#define COMP7_CSR_COMP7OUT 2079,145047
#define COMP7_CSR_COMP7LOCK 2080,145138
#define COMP_CSR_COMPxEN 2083,145305
#define COMP_CSR_COMP1SW1 2084,145389
#define COMP_CSR_COMPxMODE 2085,145485
#define COMP_CSR_COMPxMODE_0 2086,145573
#define COMP_CSR_COMPxMODE_1 2087,145667
#define COMP_CSR_COMPxINSEL 2088,145761
#define COMP_CSR_COMPxINSEL_0 2089,145861
#define COMP_CSR_COMPxINSEL_1 2090,145967
#define COMP_CSR_COMPxINSEL_2 2091,146073
#define COMP_CSR_COMPxNONINSEL 2092,146179
#define COMP_CSR_COMPxWNDWEN 2093,146283
#define COMP_CSR_COMPxOUTSEL 2094,146379
#define COMP_CSR_COMPxOUTSEL_0 2095,146470
#define COMP_CSR_COMPxOUTSEL_1 2096,146567
#define COMP_CSR_COMPxOUTSEL_2 2097,146664
#define COMP_CSR_COMPxOUTSEL_3 2098,146761
#define COMP_CSR_COMPxPOL 2099,146858
#define COMP_CSR_COMPxHYST 2100,146951
#define COMP_CSR_COMPxHYST_0 2101,147039
#define COMP_CSR_COMPxHYST_1 2102,147133
#define COMP_CSR_COMPxBLANKING 2103,147227
#define COMP_CSR_COMPxBLANKING_0 2104,147313
#define COMP_CSR_COMPxBLANKING_1 2105,147405
#define COMP_CSR_COMPxBLANKING_2 2106,147497
#define COMP_CSR_COMPxOUT 2107,147589
#define COMP_CSR_COMPxLOCK 2108,147679
#define OPAMP1_CSR_OPAMP1EN 2116,148255
#define OPAMP1_CSR_FORCEVP 2117,148343
#define OPAMP1_CSR_VPSEL 2118,148481
#define OPAMP1_CSR_VPSEL_0 2119,148585
#define OPAMP1_CSR_VPSEL_1 2120,148665
#define OPAMP1_CSR_VMSEL 2121,148745
#define OPAMP1_CSR_VMSEL_0 2122,148845
#define OPAMP1_CSR_VMSEL_1 2123,148925
#define OPAMP1_CSR_TCMEN 2124,149005
#define OPAMP1_CSR_VMSSEL 2125,149112
#define OPAMP1_CSR_VPSSEL 2126,149222
#define OPAMP1_CSR_VPSSEL_0 2127,149336
#define OPAMP1_CSR_VPSSEL_1 2128,149416
#define OPAMP1_CSR_CALON 2129,149496
#define OPAMP1_CSR_CALSEL 2130,149594
#define OPAMP1_CSR_CALSEL_0 2131,149690
#define OPAMP1_CSR_CALSEL_1 2132,149770
#define OPAMP1_CSR_PGGAIN 2133,149850
#define OPAMP1_CSR_PGGAIN_0 2134,149941
#define OPAMP1_CSR_PGGAIN_1 2135,150021
#define OPAMP1_CSR_PGGAIN_2 2136,150101
#define OPAMP1_CSR_PGGAIN_3 2137,150181
#define OPAMP1_CSR_USERTRIM 2138,150261
#define OPAMP1_CSR_TRIMOFFSETP 2139,150356
#define OPAMP1_CSR_TRIMOFFSETN 2140,150459
#define OPAMP1_CSR_TSTREF 2141,150562
#define OPAMP1_CSR_OUTCAL 2142,150692
#define OPAMP1_CSR_LOCK 2143,150790
#define OPAMP2_CSR_OPAMP2EN 2146,150959
#define OPAMP2_CSR_FORCEVP 2147,151047
#define OPAMP2_CSR_VPSEL 2148,151185
#define OPAMP2_CSR_VPSEL_0 2149,151289
#define OPAMP2_CSR_VPSEL_1 2150,151369
#define OPAMP2_CSR_VMSEL 2151,151449
#define OPAMP2_CSR_VMSEL_0 2152,151549
#define OPAMP2_CSR_VMSEL_1 2153,151629
#define OPAMP2_CSR_TCMEN 2154,151709
#define OPAMP2_CSR_VMSSEL 2155,151816
#define OPAMP2_CSR_VPSSEL 2156,151926
#define OPAMP2_CSR_VPSSEL_0 2157,152040
#define OPAMP2_CSR_VPSSEL_1 2158,152120
#define OPAMP2_CSR_CALON 2159,152200
#define OPAMP2_CSR_CALSEL 2160,152298
#define OPAMP2_CSR_CALSEL_0 2161,152394
#define OPAMP2_CSR_CALSEL_1 2162,152474
#define OPAMP2_CSR_PGGAIN 2163,152554
#define OPAMP2_CSR_PGGAIN_0 2164,152645
#define OPAMP2_CSR_PGGAIN_1 2165,152725
#define OPAMP2_CSR_PGGAIN_2 2166,152805
#define OPAMP2_CSR_PGGAIN_3 2167,152885
#define OPAMP2_CSR_USERTRIM 2168,152965
#define OPAMP2_CSR_TRIMOFFSETP 2169,153060
#define OPAMP2_CSR_TRIMOFFSETN 2170,153163
#define OPAMP2_CSR_TSTREF 2171,153266
#define OPAMP2_CSR_OUTCAL 2172,153396
#define OPAMP2_CSR_LOCK 2173,153494
#define OPAMP3_CSR_OPAMP3EN 2176,153663
#define OPAMP3_CSR_FORCEVP 2177,153751
#define OPAMP3_CSR_VPSEL 2178,153889
#define OPAMP3_CSR_VPSEL_0 2179,153993
#define OPAMP3_CSR_VPSEL_1 2180,154073
#define OPAMP3_CSR_VMSEL 2181,154153
#define OPAMP3_CSR_VMSEL_0 2182,154253
#define OPAMP3_CSR_VMSEL_1 2183,154333
#define OPAMP3_CSR_TCMEN 2184,154413
#define OPAMP3_CSR_VMSSEL 2185,154520
#define OPAMP3_CSR_VPSSEL 2186,154630
#define OPAMP3_CSR_VPSSEL_0 2187,154744
#define OPAMP3_CSR_VPSSEL_1 2188,154824
#define OPAMP3_CSR_CALON 2189,154904
#define OPAMP3_CSR_CALSEL 2190,155002
#define OPAMP3_CSR_CALSEL_0 2191,155098
#define OPAMP3_CSR_CALSEL_1 2192,155178
#define OPAMP3_CSR_PGGAIN 2193,155258
#define OPAMP3_CSR_PGGAIN_0 2194,155349
#define OPAMP3_CSR_PGGAIN_1 2195,155429
#define OPAMP3_CSR_PGGAIN_2 2196,155509
#define OPAMP3_CSR_PGGAIN_3 2197,155589
#define OPAMP3_CSR_USERTRIM 2198,155669
#define OPAMP3_CSR_TRIMOFFSETP 2199,155764
#define OPAMP3_CSR_TRIMOFFSETN 2200,155867
#define OPAMP3_CSR_TSTREF 2201,155970
#define OPAMP3_CSR_OUTCAL 2202,156100
#define OPAMP3_CSR_LOCK 2203,156198
#define OPAMP4_CSR_OPAMP4EN 2206,156367
#define OPAMP4_CSR_FORCEVP 2207,156455
#define OPAMP4_CSR_VPSEL 2208,156593
#define OPAMP4_CSR_VPSEL_0 2209,156697
#define OPAMP4_CSR_VPSEL_1 2210,156777
#define OPAMP4_CSR_VMSEL 2211,156857
#define OPAMP4_CSR_VMSEL_0 2212,156957
#define OPAMP4_CSR_VMSEL_1 2213,157037
#define OPAMP4_CSR_TCMEN 2214,157117
#define OPAMP4_CSR_VMSSEL 2215,157224
#define OPAMP4_CSR_VPSSEL 2216,157334
#define OPAMP4_CSR_VPSSEL_0 2217,157448
#define OPAMP4_CSR_VPSSEL_1 2218,157528
#define OPAMP4_CSR_CALON 2219,157608
#define OPAMP4_CSR_CALSEL 2220,157706
#define OPAMP4_CSR_CALSEL_0 2221,157802
#define OPAMP4_CSR_CALSEL_1 2222,157882
#define OPAMP4_CSR_PGGAIN 2223,157962
#define OPAMP4_CSR_PGGAIN_0 2224,158053
#define OPAMP4_CSR_PGGAIN_1 2225,158133
#define OPAMP4_CSR_PGGAIN_2 2226,158213
#define OPAMP4_CSR_PGGAIN_3 2227,158293
#define OPAMP4_CSR_USERTRIM 2228,158373
#define OPAMP4_CSR_TRIMOFFSETP 2229,158468
#define OPAMP4_CSR_TRIMOFFSETN 2230,158571
#define OPAMP4_CSR_TSTREF 2231,158674
#define OPAMP4_CSR_OUTCAL 2232,158804
#define OPAMP4_CSR_LOCK 2233,158902
#define OPAMP_CSR_OPAMPxEN 2236,159071
#define OPAMP_CSR_FORCEVP 2237,159157
#define OPAMP_CSR_VPSEL 2238,159294
#define OPAMP_CSR_VPSEL_0 2239,159397
#define OPAMP_CSR_VPSEL_1 2240,159476
#define OPAMP_CSR_VMSEL 2241,159555
#define OPAMP_CSR_VMSEL_0 2242,159654
#define OPAMP_CSR_VMSEL_1 2243,159733
#define OPAMP_CSR_TCMEN 2244,159812
#define OPAMP_CSR_VMSSEL 2245,159918
#define OPAMP_CSR_VPSSEL 2246,160027
#define OPAMP_CSR_VPSSEL_0 2247,160140
#define OPAMP_CSR_VPSSEL_1 2248,160219
#define OPAMP_CSR_CALON 2249,160298
#define OPAMP_CSR_CALSEL 2250,160395
#define OPAMP_CSR_CALSEL_0 2251,160490
#define OPAMP_CSR_CALSEL_1 2252,160569
#define OPAMP_CSR_PGGAIN 2253,160648
#define OPAMP_CSR_PGGAIN_0 2254,160738
#define OPAMP_CSR_PGGAIN_1 2255,160817
#define OPAMP_CSR_PGGAIN_2 2256,160896
#define OPAMP_CSR_PGGAIN_3 2257,160975
#define OPAMP_CSR_USERTRIM 2258,161054
#define OPAMP_CSR_TRIMOFFSETP 2259,161148
#define OPAMP_CSR_TRIMOFFSETN 2260,161250
#define OPAMP_CSR_TSTREF 2261,161352
#define OPAMP_CSR_OUTCAL 2262,161481
#define OPAMP_CSR_LOCK 2263,161578
#define  CAN_MCR_INRQ 2273,162199
#define  CAN_MCR_SLEEP 2274,162305
#define  CAN_MCR_TXFP 2275,162407
#define  CAN_MCR_RFLM 2276,162513
#define  CAN_MCR_NART 2277,162621
#define  CAN_MCR_AWUM 2278,162732
#define  CAN_MCR_ABOM 2279,162837
#define  CAN_MCR_TTCM 2280,162949
#define  CAN_MCR_RESET 2281,163066
#define  CAN_MSR_INAK 2284,163261
#define  CAN_MSR_SLAK 2285,163371
#define  CAN_MSR_ERRI 2286,163472
#define  CAN_MSR_WKUI 2287,163571
#define  CAN_MSR_SLAKI 2288,163671
#define  CAN_MSR_TXM 2289,163782
#define  CAN_MSR_RXM 2290,163879
#define  CAN_MSR_SAMP 2291,163975
#define  CAN_MSR_RX 2292,164076
#define  CAN_TSR_RQCP0 2295,164257
#define  CAN_TSR_TXOK0 2296,164367
#define  CAN_TSR_ALST0 2297,164478
#define  CAN_TSR_TERR0 2298,164591
#define  CAN_TSR_ABRQ0 2299,164705
#define  CAN_TSR_RQCP1 2300,164815
#define  CAN_TSR_TXOK1 2301,164925
#define  CAN_TSR_ALST1 2302,165036
#define  CAN_TSR_TERR1 2303,165149
#define  CAN_TSR_ABRQ1 2304,165263
#define  CAN_TSR_RQCP2 2305,165374
#define  CAN_TSR_TXOK2 2306,165484
#define  CAN_TSR_ALST2 2307,165596
#define  CAN_TSR_TERR2 2308,165710
#define  CAN_TSR_ABRQ2 2309,165825
#define  CAN_TSR_CODE 2310,165936
#define  CAN_TSR_TME 2312,166034
#define  CAN_TSR_TME0 2313,166131
#define  CAN_TSR_TME1 2314,166239
#define  CAN_TSR_TME2 2315,166347
#define  CAN_TSR_LOW 2317,166457
#define  CAN_TSR_LOW0 2318,166554
#define  CAN_TSR_LOW1 2319,166672
#define  CAN_TSR_LOW2 2320,166790
#define  CAN_RF0R_FMP0 2323,166992
#define  CAN_RF0R_FULL0 2324,167098
#define  CAN_RF0R_FOVR0 2325,167193
#define  CAN_RF0R_RFOM0 2326,167291
#define  CAN_RF1R_FMP1 2329,167488
#define  CAN_RF1R_FULL1 2330,167594
#define  CAN_RF1R_FOVR1 2331,167689
#define  CAN_RF1R_RFOM1 2332,167787
#define  CAN_IER_TMEIE 2335,167984
#define  CAN_IER_FMPIE0 2336,168107
#define  CAN_IER_FFIE0 2337,168228
#define  CAN_IER_FOVIE0 2338,168338
#define  CAN_IER_FMPIE1 2339,168451
#define  CAN_IER_FFIE1 2340,168572
#define  CAN_IER_FOVIE1 2341,168682
#define  CAN_IER_EWGIE 2342,168795
#define  CAN_IER_EPVIE 2343,168909
#define  CAN_IER_BOFIE 2344,169023
#define  CAN_IER_LECIE 2345,169131
#define  CAN_IER_ERRIE 2346,169247
#define  CAN_IER_WKUIE 2347,169353
#define  CAN_IER_SLKIE 2348,169460
#define  CAN_ESR_EWGF 2351,169650
#define  CAN_ESR_EPVF 2352,169752
#define  CAN_ESR_BOFF 2353,169854
#define  CAN_ESR_LEC 2355,169952
#define  CAN_ESR_LEC_0 2356,170067
#define  CAN_ESR_LEC_1 2357,170156
#define  CAN_ESR_LEC_2 2358,170245
#define  CAN_ESR_TEC 2360,170336
#define  CAN_ESR_REC 2361,170478
#define  CAN_BTR_BRP 2364,170667
#define  CAN_BTR_TS1 2365,170770
#define  CAN_BTR_TS2 2366,170868
#define  CAN_BTR_SJW 2367,170966
#define  CAN_BTR_LBKM 2368,171078
#define  CAN_BTR_SILM 2369,171184
#define  CAN_TI0R_TXRQ 2373,171389
#define  CAN_TI0R_RTR 2374,171497
#define  CAN_TI0R_IDE 2375,171608
#define  CAN_TI0R_EXID 2376,171712
#define  CAN_TI0R_STID 2377,171815
#define  CAN_TDT0R_DLC 2380,172025
#define  CAN_TDT0R_TGT 2381,172125
#define  CAN_TDT0R_TIME 2382,172229
#define  CAN_TDL0R_DATA0 2385,172415
#define  CAN_TDL0R_DATA1 2386,172510
#define  CAN_TDL0R_DATA2 2387,172605
#define  CAN_TDL0R_DATA3 2388,172700
#define  CAN_TDH0R_DATA4 2391,172879
#define  CAN_TDH0R_DATA5 2392,172974
#define  CAN_TDH0R_DATA6 2393,173069
#define  CAN_TDH0R_DATA7 2394,173164
#define  CAN_TI1R_TXRQ 2397,173343
#define  CAN_TI1R_RTR 2398,173451
#define  CAN_TI1R_IDE 2399,173562
#define  CAN_TI1R_EXID 2400,173666
#define  CAN_TI1R_STID 2401,173769
#define  CAN_TDT1R_DLC 2404,173979
#define  CAN_TDT1R_TGT 2405,174079
#define  CAN_TDT1R_TIME 2406,174183
#define  CAN_TDL1R_DATA0 2409,174369
#define  CAN_TDL1R_DATA1 2410,174464
#define  CAN_TDL1R_DATA2 2411,174559
#define  CAN_TDL1R_DATA3 2412,174654
#define  CAN_TDH1R_DATA4 2415,174833
#define  CAN_TDH1R_DATA5 2416,174928
#define  CAN_TDH1R_DATA6 2417,175023
#define  CAN_TDH1R_DATA7 2418,175118
#define  CAN_TI2R_TXRQ 2421,175297
#define  CAN_TI2R_RTR 2422,175405
#define  CAN_TI2R_IDE 2423,175516
#define  CAN_TI2R_EXID 2424,175620
#define  CAN_TI2R_STID 2425,175723
#define  CAN_TDT2R_DLC 2428,175935
#define  CAN_TDT2R_TGT 2429,176035
#define  CAN_TDT2R_TIME 2430,176139
#define  CAN_TDL2R_DATA0 2433,176325
#define  CAN_TDL2R_DATA1 2434,176420
#define  CAN_TDL2R_DATA2 2435,176515
#define  CAN_TDL2R_DATA3 2436,176610
#define  CAN_TDH2R_DATA4 2439,176789
#define  CAN_TDH2R_DATA5 2440,176884
#define  CAN_TDH2R_DATA6 2441,176979
#define  CAN_TDH2R_DATA7 2442,177074
#define  CAN_RI0R_RTR 2445,177253
#define  CAN_RI0R_IDE 2446,177364
#define  CAN_RI0R_EXID 2447,177468
#define  CAN_RI0R_STID 2448,177571
#define  CAN_RDT0R_DLC 2451,177781
#define  CAN_RDT0R_FMI 2452,177881
#define  CAN_RDT0R_TIME 2453,177983
#define  CAN_RDL0R_DATA0 2456,178169
#define  CAN_RDL0R_DATA1 2457,178264
#define  CAN_RDL0R_DATA2 2458,178359
#define  CAN_RDL0R_DATA3 2459,178454
#define  CAN_RDH0R_DATA4 2462,178633
#define  CAN_RDH0R_DATA5 2463,178728
#define  CAN_RDH0R_DATA6 2464,178823
#define  CAN_RDH0R_DATA7 2465,178918
#define  CAN_RI1R_RTR 2468,179097
#define  CAN_RI1R_IDE 2469,179208
#define  CAN_RI1R_EXID 2470,179312
#define  CAN_RI1R_STID 2471,179415
#define  CAN_RDT1R_DLC 2474,179625
#define  CAN_RDT1R_FMI 2475,179725
#define  CAN_RDT1R_TIME 2476,179827
#define  CAN_RDL1R_DATA0 2479,180013
#define  CAN_RDL1R_DATA1 2480,180108
#define  CAN_RDL1R_DATA2 2481,180203
#define  CAN_RDL1R_DATA3 2482,180298
#define  CAN_RDH1R_DATA4 2485,180477
#define  CAN_RDH1R_DATA5 2486,180572
#define  CAN_RDH1R_DATA6 2487,180667
#define  CAN_RDH1R_DATA7 2488,180762
#define  CAN_FMR_FINIT 2492,180970
#define  CAN_FM1R_FBM 2495,181154
#define  CAN_FM1R_FBM0 2496,181249
#define  CAN_FM1R_FBM1 2497,181355
#define  CAN_FM1R_FBM2 2498,181461
#define  CAN_FM1R_FBM3 2499,181567
#define  CAN_FM1R_FBM4 2500,181673
#define  CAN_FM1R_FBM5 2501,181779
#define  CAN_FM1R_FBM6 2502,181885
#define  CAN_FM1R_FBM7 2503,181991
#define  CAN_FM1R_FBM8 2504,182097
#define  CAN_FM1R_FBM9 2505,182203
#define  CAN_FM1R_FBM10 2506,182309
#define  CAN_FM1R_FBM11 2507,182416
#define  CAN_FM1R_FBM12 2508,182523
#define  CAN_FM1R_FBM13 2509,182630
#define  CAN_FS1R_FSC 2512,182821
#define  CAN_FS1R_FSC0 2513,182931
#define  CAN_FS1R_FSC1 2514,183047
#define  CAN_FS1R_FSC2 2515,183163
#define  CAN_FS1R_FSC3 2516,183279
#define  CAN_FS1R_FSC4 2517,183395
#define  CAN_FS1R_FSC5 2518,183511
#define  CAN_FS1R_FSC6 2519,183627
#define  CAN_FS1R_FSC7 2520,183743
#define  CAN_FS1R_FSC8 2521,183859
#define  CAN_FS1R_FSC9 2522,183975
#define  CAN_FS1R_FSC10 2523,184091
#define  CAN_FS1R_FSC11 2524,184208
#define  CAN_FS1R_FSC12 2525,184325
#define  CAN_FS1R_FSC13 2526,184442
#define  CAN_FFA1R_FFA 2529,184643
#define  CAN_FFA1R_FFA0 2530,184749
#define  CAN_FFA1R_FFA1 2531,184868
#define  CAN_FFA1R_FFA2 2532,184987
#define  CAN_FFA1R_FFA3 2533,185106
#define  CAN_FFA1R_FFA4 2534,185225
#define  CAN_FFA1R_FFA5 2535,185344
#define  CAN_FFA1R_FFA6 2536,185463
#define  CAN_FFA1R_FFA7 2537,185582
#define  CAN_FFA1R_FFA8 2538,185701
#define  CAN_FFA1R_FFA9 2539,185820
#define  CAN_FFA1R_FFA10 2540,185939
#define  CAN_FFA1R_FFA11 2541,186059
#define  CAN_FFA1R_FFA12 2542,186179
#define  CAN_FFA1R_FFA13 2543,186299
#define  CAN_FA1R_FACT 2546,186503
#define  CAN_FA1R_FACT0 2547,186600
#define  CAN_FA1R_FACT1 2548,186699
#define  CAN_FA1R_FACT2 2549,186798
#define  CAN_FA1R_FACT3 2550,186897
#define  CAN_FA1R_FACT4 2551,186996
#define  CAN_FA1R_FACT5 2552,187095
#define  CAN_FA1R_FACT6 2553,187194
#define  CAN_FA1R_FACT7 2554,187293
#define  CAN_FA1R_FACT8 2555,187392
#define  CAN_FA1R_FACT9 2556,187491
#define  CAN_FA1R_FACT10 2557,187590
#define  CAN_FA1R_FACT11 2558,187690
#define  CAN_FA1R_FACT12 2559,187790
#define  CAN_FA1R_FACT13 2560,187890
#define  CAN_F0R1_FB0 2563,188074
#define  CAN_F0R1_FB1 2564,188170
#define  CAN_F0R1_FB2 2565,188266
#define  CAN_F0R1_FB3 2566,188362
#define  CAN_F0R1_FB4 2567,188458
#define  CAN_F0R1_FB5 2568,188554
#define  CAN_F0R1_FB6 2569,188650
#define  CAN_F0R1_FB7 2570,188746
#define  CAN_F0R1_FB8 2571,188842
#define  CAN_F0R1_FB9 2572,188938
#define  CAN_F0R1_FB10 2573,189034
#define  CAN_F0R1_FB11 2574,189131
#define  CAN_F0R1_FB12 2575,189228
#define  CAN_F0R1_FB13 2576,189325
#define  CAN_F0R1_FB14 2577,189422
#define  CAN_F0R1_FB15 2578,189519
#define  CAN_F0R1_FB16 2579,189616
#define  CAN_F0R1_FB17 2580,189713
#define  CAN_F0R1_FB18 2581,189810
#define  CAN_F0R1_FB19 2582,189907
#define  CAN_F0R1_FB20 2583,190004
#define  CAN_F0R1_FB21 2584,190101
#define  CAN_F0R1_FB22 2585,190198
#define  CAN_F0R1_FB23 2586,190295
#define  CAN_F0R1_FB24 2587,190392
#define  CAN_F0R1_FB25 2588,190489
#define  CAN_F0R1_FB26 2589,190586
#define  CAN_F0R1_FB27 2590,190683
#define  CAN_F0R1_FB28 2591,190780
#define  CAN_F0R1_FB29 2592,190877
#define  CAN_F0R1_FB30 2593,190974
#define  CAN_F0R1_FB31 2594,191071
#define  CAN_F1R1_FB0 2597,191252
#define  CAN_F1R1_FB1 2598,191348
#define  CAN_F1R1_FB2 2599,191444
#define  CAN_F1R1_FB3 2600,191540
#define  CAN_F1R1_FB4 2601,191636
#define  CAN_F1R1_FB5 2602,191732
#define  CAN_F1R1_FB6 2603,191828
#define  CAN_F1R1_FB7 2604,191924
#define  CAN_F1R1_FB8 2605,192020
#define  CAN_F1R1_FB9 2606,192116
#define  CAN_F1R1_FB10 2607,192212
#define  CAN_F1R1_FB11 2608,192309
#define  CAN_F1R1_FB12 2609,192406
#define  CAN_F1R1_FB13 2610,192503
#define  CAN_F1R1_FB14 2611,192600
#define  CAN_F1R1_FB15 2612,192697
#define  CAN_F1R1_FB16 2613,192794
#define  CAN_F1R1_FB17 2614,192891
#define  CAN_F1R1_FB18 2615,192988
#define  CAN_F1R1_FB19 2616,193085
#define  CAN_F1R1_FB20 2617,193182
#define  CAN_F1R1_FB21 2618,193279
#define  CAN_F1R1_FB22 2619,193376
#define  CAN_F1R1_FB23 2620,193473
#define  CAN_F1R1_FB24 2621,193570
#define  CAN_F1R1_FB25 2622,193667
#define  CAN_F1R1_FB26 2623,193764
#define  CAN_F1R1_FB27 2624,193861
#define  CAN_F1R1_FB28 2625,193958
#define  CAN_F1R1_FB29 2626,194055
#define  CAN_F1R1_FB30 2627,194152
#define  CAN_F1R1_FB31 2628,194249
#define  CAN_F2R1_FB0 2631,194430
#define  CAN_F2R1_FB1 2632,194526
#define  CAN_F2R1_FB2 2633,194622
#define  CAN_F2R1_FB3 2634,194718
#define  CAN_F2R1_FB4 2635,194814
#define  CAN_F2R1_FB5 2636,194910
#define  CAN_F2R1_FB6 2637,195006
#define  CAN_F2R1_FB7 2638,195102
#define  CAN_F2R1_FB8 2639,195198
#define  CAN_F2R1_FB9 2640,195294
#define  CAN_F2R1_FB10 2641,195390
#define  CAN_F2R1_FB11 2642,195487
#define  CAN_F2R1_FB12 2643,195584
#define  CAN_F2R1_FB13 2644,195681
#define  CAN_F2R1_FB14 2645,195778
#define  CAN_F2R1_FB15 2646,195875
#define  CAN_F2R1_FB16 2647,195972
#define  CAN_F2R1_FB17 2648,196069
#define  CAN_F2R1_FB18 2649,196166
#define  CAN_F2R1_FB19 2650,196263
#define  CAN_F2R1_FB20 2651,196360
#define  CAN_F2R1_FB21 2652,196457
#define  CAN_F2R1_FB22 2653,196554
#define  CAN_F2R1_FB23 2654,196651
#define  CAN_F2R1_FB24 2655,196748
#define  CAN_F2R1_FB25 2656,196845
#define  CAN_F2R1_FB26 2657,196942
#define  CAN_F2R1_FB27 2658,197039
#define  CAN_F2R1_FB28 2659,197136
#define  CAN_F2R1_FB29 2660,197233
#define  CAN_F2R1_FB30 2661,197330
#define  CAN_F2R1_FB31 2662,197427
#define  CAN_F3R1_FB0 2665,197608
#define  CAN_F3R1_FB1 2666,197704
#define  CAN_F3R1_FB2 2667,197800
#define  CAN_F3R1_FB3 2668,197896
#define  CAN_F3R1_FB4 2669,197992
#define  CAN_F3R1_FB5 2670,198088
#define  CAN_F3R1_FB6 2671,198184
#define  CAN_F3R1_FB7 2672,198280
#define  CAN_F3R1_FB8 2673,198376
#define  CAN_F3R1_FB9 2674,198472
#define  CAN_F3R1_FB10 2675,198568
#define  CAN_F3R1_FB11 2676,198665
#define  CAN_F3R1_FB12 2677,198762
#define  CAN_F3R1_FB13 2678,198859
#define  CAN_F3R1_FB14 2679,198956
#define  CAN_F3R1_FB15 2680,199053
#define  CAN_F3R1_FB16 2681,199150
#define  CAN_F3R1_FB17 2682,199247
#define  CAN_F3R1_FB18 2683,199344
#define  CAN_F3R1_FB19 2684,199441
#define  CAN_F3R1_FB20 2685,199538
#define  CAN_F3R1_FB21 2686,199635
#define  CAN_F3R1_FB22 2687,199732
#define  CAN_F3R1_FB23 2688,199829
#define  CAN_F3R1_FB24 2689,199926
#define  CAN_F3R1_FB25 2690,200023
#define  CAN_F3R1_FB26 2691,200120
#define  CAN_F3R1_FB27 2692,200217
#define  CAN_F3R1_FB28 2693,200314
#define  CAN_F3R1_FB29 2694,200411
#define  CAN_F3R1_FB30 2695,200508
#define  CAN_F3R1_FB31 2696,200605
#define  CAN_F4R1_FB0 2699,200786
#define  CAN_F4R1_FB1 2700,200882
#define  CAN_F4R1_FB2 2701,200978
#define  CAN_F4R1_FB3 2702,201074
#define  CAN_F4R1_FB4 2703,201170
#define  CAN_F4R1_FB5 2704,201266
#define  CAN_F4R1_FB6 2705,201362
#define  CAN_F4R1_FB7 2706,201458
#define  CAN_F4R1_FB8 2707,201554
#define  CAN_F4R1_FB9 2708,201650
#define  CAN_F4R1_FB10 2709,201746
#define  CAN_F4R1_FB11 2710,201843
#define  CAN_F4R1_FB12 2711,201940
#define  CAN_F4R1_FB13 2712,202037
#define  CAN_F4R1_FB14 2713,202134
#define  CAN_F4R1_FB15 2714,202231
#define  CAN_F4R1_FB16 2715,202328
#define  CAN_F4R1_FB17 2716,202425
#define  CAN_F4R1_FB18 2717,202522
#define  CAN_F4R1_FB19 2718,202619
#define  CAN_F4R1_FB20 2719,202716
#define  CAN_F4R1_FB21 2720,202813
#define  CAN_F4R1_FB22 2721,202910
#define  CAN_F4R1_FB23 2722,203007
#define  CAN_F4R1_FB24 2723,203104
#define  CAN_F4R1_FB25 2724,203201
#define  CAN_F4R1_FB26 2725,203298
#define  CAN_F4R1_FB27 2726,203395
#define  CAN_F4R1_FB28 2727,203492
#define  CAN_F4R1_FB29 2728,203589
#define  CAN_F4R1_FB30 2729,203686
#define  CAN_F4R1_FB31 2730,203783
#define  CAN_F5R1_FB0 2733,203964
#define  CAN_F5R1_FB1 2734,204060
#define  CAN_F5R1_FB2 2735,204156
#define  CAN_F5R1_FB3 2736,204252
#define  CAN_F5R1_FB4 2737,204348
#define  CAN_F5R1_FB5 2738,204444
#define  CAN_F5R1_FB6 2739,204540
#define  CAN_F5R1_FB7 2740,204636
#define  CAN_F5R1_FB8 2741,204732
#define  CAN_F5R1_FB9 2742,204828
#define  CAN_F5R1_FB10 2743,204924
#define  CAN_F5R1_FB11 2744,205021
#define  CAN_F5R1_FB12 2745,205118
#define  CAN_F5R1_FB13 2746,205215
#define  CAN_F5R1_FB14 2747,205312
#define  CAN_F5R1_FB15 2748,205409
#define  CAN_F5R1_FB16 2749,205506
#define  CAN_F5R1_FB17 2750,205603
#define  CAN_F5R1_FB18 2751,205700
#define  CAN_F5R1_FB19 2752,205797
#define  CAN_F5R1_FB20 2753,205894
#define  CAN_F5R1_FB21 2754,205991
#define  CAN_F5R1_FB22 2755,206088
#define  CAN_F5R1_FB23 2756,206185
#define  CAN_F5R1_FB24 2757,206282
#define  CAN_F5R1_FB25 2758,206379
#define  CAN_F5R1_FB26 2759,206476
#define  CAN_F5R1_FB27 2760,206573
#define  CAN_F5R1_FB28 2761,206670
#define  CAN_F5R1_FB29 2762,206767
#define  CAN_F5R1_FB30 2763,206864
#define  CAN_F5R1_FB31 2764,206961
#define  CAN_F6R1_FB0 2767,207142
#define  CAN_F6R1_FB1 2768,207238
#define  CAN_F6R1_FB2 2769,207334
#define  CAN_F6R1_FB3 2770,207430
#define  CAN_F6R1_FB4 2771,207526
#define  CAN_F6R1_FB5 2772,207622
#define  CAN_F6R1_FB6 2773,207718
#define  CAN_F6R1_FB7 2774,207814
#define  CAN_F6R1_FB8 2775,207910
#define  CAN_F6R1_FB9 2776,208006
#define  CAN_F6R1_FB10 2777,208102
#define  CAN_F6R1_FB11 2778,208199
#define  CAN_F6R1_FB12 2779,208296
#define  CAN_F6R1_FB13 2780,208393
#define  CAN_F6R1_FB14 2781,208490
#define  CAN_F6R1_FB15 2782,208587
#define  CAN_F6R1_FB16 2783,208684
#define  CAN_F6R1_FB17 2784,208781
#define  CAN_F6R1_FB18 2785,208878
#define  CAN_F6R1_FB19 2786,208975
#define  CAN_F6R1_FB20 2787,209072
#define  CAN_F6R1_FB21 2788,209169
#define  CAN_F6R1_FB22 2789,209266
#define  CAN_F6R1_FB23 2790,209363
#define  CAN_F6R1_FB24 2791,209460
#define  CAN_F6R1_FB25 2792,209557
#define  CAN_F6R1_FB26 2793,209654
#define  CAN_F6R1_FB27 2794,209751
#define  CAN_F6R1_FB28 2795,209848
#define  CAN_F6R1_FB29 2796,209945
#define  CAN_F6R1_FB30 2797,210042
#define  CAN_F6R1_FB31 2798,210139
#define  CAN_F7R1_FB0 2801,210320
#define  CAN_F7R1_FB1 2802,210416
#define  CAN_F7R1_FB2 2803,210512
#define  CAN_F7R1_FB3 2804,210608
#define  CAN_F7R1_FB4 2805,210704
#define  CAN_F7R1_FB5 2806,210800
#define  CAN_F7R1_FB6 2807,210896
#define  CAN_F7R1_FB7 2808,210992
#define  CAN_F7R1_FB8 2809,211088
#define  CAN_F7R1_FB9 2810,211184
#define  CAN_F7R1_FB10 2811,211280
#define  CAN_F7R1_FB11 2812,211377
#define  CAN_F7R1_FB12 2813,211474
#define  CAN_F7R1_FB13 2814,211571
#define  CAN_F7R1_FB14 2815,211668
#define  CAN_F7R1_FB15 2816,211765
#define  CAN_F7R1_FB16 2817,211862
#define  CAN_F7R1_FB17 2818,211959
#define  CAN_F7R1_FB18 2819,212056
#define  CAN_F7R1_FB19 2820,212153
#define  CAN_F7R1_FB20 2821,212250
#define  CAN_F7R1_FB21 2822,212347
#define  CAN_F7R1_FB22 2823,212444
#define  CAN_F7R1_FB23 2824,212541
#define  CAN_F7R1_FB24 2825,212638
#define  CAN_F7R1_FB25 2826,212735
#define  CAN_F7R1_FB26 2827,212832
#define  CAN_F7R1_FB27 2828,212929
#define  CAN_F7R1_FB28 2829,213026
#define  CAN_F7R1_FB29 2830,213123
#define  CAN_F7R1_FB30 2831,213220
#define  CAN_F7R1_FB31 2832,213317
#define  CAN_F8R1_FB0 2835,213498
#define  CAN_F8R1_FB1 2836,213594
#define  CAN_F8R1_FB2 2837,213690
#define  CAN_F8R1_FB3 2838,213786
#define  CAN_F8R1_FB4 2839,213882
#define  CAN_F8R1_FB5 2840,213978
#define  CAN_F8R1_FB6 2841,214074
#define  CAN_F8R1_FB7 2842,214170
#define  CAN_F8R1_FB8 2843,214266
#define  CAN_F8R1_FB9 2844,214362
#define  CAN_F8R1_FB10 2845,214458
#define  CAN_F8R1_FB11 2846,214555
#define  CAN_F8R1_FB12 2847,214652
#define  CAN_F8R1_FB13 2848,214749
#define  CAN_F8R1_FB14 2849,214846
#define  CAN_F8R1_FB15 2850,214943
#define  CAN_F8R1_FB16 2851,215040
#define  CAN_F8R1_FB17 2852,215137
#define  CAN_F8R1_FB18 2853,215234
#define  CAN_F8R1_FB19 2854,215331
#define  CAN_F8R1_FB20 2855,215428
#define  CAN_F8R1_FB21 2856,215525
#define  CAN_F8R1_FB22 2857,215622
#define  CAN_F8R1_FB23 2858,215719
#define  CAN_F8R1_FB24 2859,215816
#define  CAN_F8R1_FB25 2860,215913
#define  CAN_F8R1_FB26 2861,216010
#define  CAN_F8R1_FB27 2862,216107
#define  CAN_F8R1_FB28 2863,216204
#define  CAN_F8R1_FB29 2864,216301
#define  CAN_F8R1_FB30 2865,216398
#define  CAN_F8R1_FB31 2866,216495
#define  CAN_F9R1_FB0 2869,216676
#define  CAN_F9R1_FB1 2870,216772
#define  CAN_F9R1_FB2 2871,216868
#define  CAN_F9R1_FB3 2872,216964
#define  CAN_F9R1_FB4 2873,217060
#define  CAN_F9R1_FB5 2874,217156
#define  CAN_F9R1_FB6 2875,217252
#define  CAN_F9R1_FB7 2876,217348
#define  CAN_F9R1_FB8 2877,217444
#define  CAN_F9R1_FB9 2878,217540
#define  CAN_F9R1_FB10 2879,217636
#define  CAN_F9R1_FB11 2880,217733
#define  CAN_F9R1_FB12 2881,217830
#define  CAN_F9R1_FB13 2882,217927
#define  CAN_F9R1_FB14 2883,218024
#define  CAN_F9R1_FB15 2884,218121
#define  CAN_F9R1_FB16 2885,218218
#define  CAN_F9R1_FB17 2886,218315
#define  CAN_F9R1_FB18 2887,218412
#define  CAN_F9R1_FB19 2888,218509
#define  CAN_F9R1_FB20 2889,218606
#define  CAN_F9R1_FB21 2890,218703
#define  CAN_F9R1_FB22 2891,218800
#define  CAN_F9R1_FB23 2892,218897
#define  CAN_F9R1_FB24 2893,218994
#define  CAN_F9R1_FB25 2894,219091
#define  CAN_F9R1_FB26 2895,219188
#define  CAN_F9R1_FB27 2896,219285
#define  CAN_F9R1_FB28 2897,219382
#define  CAN_F9R1_FB29 2898,219479
#define  CAN_F9R1_FB30 2899,219576
#define  CAN_F9R1_FB31 2900,219673
#define  CAN_F10R1_FB0 2903,219854
#define  CAN_F10R1_FB1 2904,219950
#define  CAN_F10R1_FB2 2905,220046
#define  CAN_F10R1_FB3 2906,220142
#define  CAN_F10R1_FB4 2907,220238
#define  CAN_F10R1_FB5 2908,220334
#define  CAN_F10R1_FB6 2909,220430
#define  CAN_F10R1_FB7 2910,220526
#define  CAN_F10R1_FB8 2911,220622
#define  CAN_F10R1_FB9 2912,220718
#define  CAN_F10R1_FB10 2913,220814
#define  CAN_F10R1_FB11 2914,220911
#define  CAN_F10R1_FB12 2915,221008
#define  CAN_F10R1_FB13 2916,221105
#define  CAN_F10R1_FB14 2917,221202
#define  CAN_F10R1_FB15 2918,221299
#define  CAN_F10R1_FB16 2919,221396
#define  CAN_F10R1_FB17 2920,221493
#define  CAN_F10R1_FB18 2921,221590
#define  CAN_F10R1_FB19 2922,221687
#define  CAN_F10R1_FB20 2923,221784
#define  CAN_F10R1_FB21 2924,221881
#define  CAN_F10R1_FB22 2925,221978
#define  CAN_F10R1_FB23 2926,222075
#define  CAN_F10R1_FB24 2927,222172
#define  CAN_F10R1_FB25 2928,222269
#define  CAN_F10R1_FB26 2929,222366
#define  CAN_F10R1_FB27 2930,222463
#define  CAN_F10R1_FB28 2931,222560
#define  CAN_F10R1_FB29 2932,222657
#define  CAN_F10R1_FB30 2933,222754
#define  CAN_F10R1_FB31 2934,222851
#define  CAN_F11R1_FB0 2937,223032
#define  CAN_F11R1_FB1 2938,223128
#define  CAN_F11R1_FB2 2939,223224
#define  CAN_F11R1_FB3 2940,223320
#define  CAN_F11R1_FB4 2941,223416
#define  CAN_F11R1_FB5 2942,223512
#define  CAN_F11R1_FB6 2943,223608
#define  CAN_F11R1_FB7 2944,223704
#define  CAN_F11R1_FB8 2945,223800
#define  CAN_F11R1_FB9 2946,223896
#define  CAN_F11R1_FB10 2947,223992
#define  CAN_F11R1_FB11 2948,224089
#define  CAN_F11R1_FB12 2949,224186
#define  CAN_F11R1_FB13 2950,224283
#define  CAN_F11R1_FB14 2951,224380
#define  CAN_F11R1_FB15 2952,224477
#define  CAN_F11R1_FB16 2953,224574
#define  CAN_F11R1_FB17 2954,224671
#define  CAN_F11R1_FB18 2955,224768
#define  CAN_F11R1_FB19 2956,224865
#define  CAN_F11R1_FB20 2957,224962
#define  CAN_F11R1_FB21 2958,225059
#define  CAN_F11R1_FB22 2959,225156
#define  CAN_F11R1_FB23 2960,225253
#define  CAN_F11R1_FB24 2961,225350
#define  CAN_F11R1_FB25 2962,225447
#define  CAN_F11R1_FB26 2963,225544
#define  CAN_F11R1_FB27 2964,225641
#define  CAN_F11R1_FB28 2965,225738
#define  CAN_F11R1_FB29 2966,225835
#define  CAN_F11R1_FB30 2967,225932
#define  CAN_F11R1_FB31 2968,226029
#define  CAN_F12R1_FB0 2971,226210
#define  CAN_F12R1_FB1 2972,226306
#define  CAN_F12R1_FB2 2973,226402
#define  CAN_F12R1_FB3 2974,226498
#define  CAN_F12R1_FB4 2975,226594
#define  CAN_F12R1_FB5 2976,226690
#define  CAN_F12R1_FB6 2977,226786
#define  CAN_F12R1_FB7 2978,226882
#define  CAN_F12R1_FB8 2979,226978
#define  CAN_F12R1_FB9 2980,227074
#define  CAN_F12R1_FB10 2981,227170
#define  CAN_F12R1_FB11 2982,227267
#define  CAN_F12R1_FB12 2983,227364
#define  CAN_F12R1_FB13 2984,227461
#define  CAN_F12R1_FB14 2985,227558
#define  CAN_F12R1_FB15 2986,227655
#define  CAN_F12R1_FB16 2987,227752
#define  CAN_F12R1_FB17 2988,227849
#define  CAN_F12R1_FB18 2989,227946
#define  CAN_F12R1_FB19 2990,228043
#define  CAN_F12R1_FB20 2991,228140
#define  CAN_F12R1_FB21 2992,228237
#define  CAN_F12R1_FB22 2993,228334
#define  CAN_F12R1_FB23 2994,228431
#define  CAN_F12R1_FB24 2995,228528
#define  CAN_F12R1_FB25 2996,228625
#define  CAN_F12R1_FB26 2997,228722
#define  CAN_F12R1_FB27 2998,228819
#define  CAN_F12R1_FB28 2999,228916
#define  CAN_F12R1_FB29 3000,229013
#define  CAN_F12R1_FB30 3001,229110
#define  CAN_F12R1_FB31 3002,229207
#define  CAN_F13R1_FB0 3005,229388
#define  CAN_F13R1_FB1 3006,229484
#define  CAN_F13R1_FB2 3007,229580
#define  CAN_F13R1_FB3 3008,229676
#define  CAN_F13R1_FB4 3009,229772
#define  CAN_F13R1_FB5 3010,229868
#define  CAN_F13R1_FB6 3011,229964
#define  CAN_F13R1_FB7 3012,230060
#define  CAN_F13R1_FB8 3013,230156
#define  CAN_F13R1_FB9 3014,230252
#define  CAN_F13R1_FB10 3015,230348
#define  CAN_F13R1_FB11 3016,230445
#define  CAN_F13R1_FB12 3017,230542
#define  CAN_F13R1_FB13 3018,230639
#define  CAN_F13R1_FB14 3019,230736
#define  CAN_F13R1_FB15 3020,230833
#define  CAN_F13R1_FB16 3021,230930
#define  CAN_F13R1_FB17 3022,231027
#define  CAN_F13R1_FB18 3023,231124
#define  CAN_F13R1_FB19 3024,231221
#define  CAN_F13R1_FB20 3025,231318
#define  CAN_F13R1_FB21 3026,231415
#define  CAN_F13R1_FB22 3027,231512
#define  CAN_F13R1_FB23 3028,231609
#define  CAN_F13R1_FB24 3029,231706
#define  CAN_F13R1_FB25 3030,231803
#define  CAN_F13R1_FB26 3031,231900
#define  CAN_F13R1_FB27 3032,231997
#define  CAN_F13R1_FB28 3033,232094
#define  CAN_F13R1_FB29 3034,232191
#define  CAN_F13R1_FB30 3035,232288
#define  CAN_F13R1_FB31 3036,232385
#define  CAN_F0R2_FB0 3039,232566
#define  CAN_F0R2_FB1 3040,232662
#define  CAN_F0R2_FB2 3041,232758
#define  CAN_F0R2_FB3 3042,232854
#define  CAN_F0R2_FB4 3043,232950
#define  CAN_F0R2_FB5 3044,233046
#define  CAN_F0R2_FB6 3045,233142
#define  CAN_F0R2_FB7 3046,233238
#define  CAN_F0R2_FB8 3047,233334
#define  CAN_F0R2_FB9 3048,233430
#define  CAN_F0R2_FB10 3049,233526
#define  CAN_F0R2_FB11 3050,233623
#define  CAN_F0R2_FB12 3051,233720
#define  CAN_F0R2_FB13 3052,233817
#define  CAN_F0R2_FB14 3053,233914
#define  CAN_F0R2_FB15 3054,234011
#define  CAN_F0R2_FB16 3055,234108
#define  CAN_F0R2_FB17 3056,234205
#define  CAN_F0R2_FB18 3057,234302
#define  CAN_F0R2_FB19 3058,234399
#define  CAN_F0R2_FB20 3059,234496
#define  CAN_F0R2_FB21 3060,234593
#define  CAN_F0R2_FB22 3061,234690
#define  CAN_F0R2_FB23 3062,234787
#define  CAN_F0R2_FB24 3063,234884
#define  CAN_F0R2_FB25 3064,234981
#define  CAN_F0R2_FB26 3065,235078
#define  CAN_F0R2_FB27 3066,235175
#define  CAN_F0R2_FB28 3067,235272
#define  CAN_F0R2_FB29 3068,235369
#define  CAN_F0R2_FB30 3069,235466
#define  CAN_F0R2_FB31 3070,235563
#define  CAN_F1R2_FB0 3073,235744
#define  CAN_F1R2_FB1 3074,235840
#define  CAN_F1R2_FB2 3075,235936
#define  CAN_F1R2_FB3 3076,236032
#define  CAN_F1R2_FB4 3077,236128
#define  CAN_F1R2_FB5 3078,236224
#define  CAN_F1R2_FB6 3079,236320
#define  CAN_F1R2_FB7 3080,236416
#define  CAN_F1R2_FB8 3081,236512
#define  CAN_F1R2_FB9 3082,236608
#define  CAN_F1R2_FB10 3083,236704
#define  CAN_F1R2_FB11 3084,236801
#define  CAN_F1R2_FB12 3085,236898
#define  CAN_F1R2_FB13 3086,236995
#define  CAN_F1R2_FB14 3087,237092
#define  CAN_F1R2_FB15 3088,237189
#define  CAN_F1R2_FB16 3089,237286
#define  CAN_F1R2_FB17 3090,237383
#define  CAN_F1R2_FB18 3091,237480
#define  CAN_F1R2_FB19 3092,237577
#define  CAN_F1R2_FB20 3093,237674
#define  CAN_F1R2_FB21 3094,237771
#define  CAN_F1R2_FB22 3095,237868
#define  CAN_F1R2_FB23 3096,237965
#define  CAN_F1R2_FB24 3097,238062
#define  CAN_F1R2_FB25 3098,238159
#define  CAN_F1R2_FB26 3099,238256
#define  CAN_F1R2_FB27 3100,238353
#define  CAN_F1R2_FB28 3101,238450
#define  CAN_F1R2_FB29 3102,238547
#define  CAN_F1R2_FB30 3103,238644
#define  CAN_F1R2_FB31 3104,238741
#define  CAN_F2R2_FB0 3107,238922
#define  CAN_F2R2_FB1 3108,239018
#define  CAN_F2R2_FB2 3109,239114
#define  CAN_F2R2_FB3 3110,239210
#define  CAN_F2R2_FB4 3111,239306
#define  CAN_F2R2_FB5 3112,239402
#define  CAN_F2R2_FB6 3113,239498
#define  CAN_F2R2_FB7 3114,239594
#define  CAN_F2R2_FB8 3115,239690
#define  CAN_F2R2_FB9 3116,239786
#define  CAN_F2R2_FB10 3117,239882
#define  CAN_F2R2_FB11 3118,239979
#define  CAN_F2R2_FB12 3119,240076
#define  CAN_F2R2_FB13 3120,240173
#define  CAN_F2R2_FB14 3121,240270
#define  CAN_F2R2_FB15 3122,240367
#define  CAN_F2R2_FB16 3123,240464
#define  CAN_F2R2_FB17 3124,240561
#define  CAN_F2R2_FB18 3125,240658
#define  CAN_F2R2_FB19 3126,240755
#define  CAN_F2R2_FB20 3127,240852
#define  CAN_F2R2_FB21 3128,240949
#define  CAN_F2R2_FB22 3129,241046
#define  CAN_F2R2_FB23 3130,241143
#define  CAN_F2R2_FB24 3131,241240
#define  CAN_F2R2_FB25 3132,241337
#define  CAN_F2R2_FB26 3133,241434
#define  CAN_F2R2_FB27 3134,241531
#define  CAN_F2R2_FB28 3135,241628
#define  CAN_F2R2_FB29 3136,241725
#define  CAN_F2R2_FB30 3137,241822
#define  CAN_F2R2_FB31 3138,241919
#define  CAN_F3R2_FB0 3141,242100
#define  CAN_F3R2_FB1 3142,242196
#define  CAN_F3R2_FB2 3143,242292
#define  CAN_F3R2_FB3 3144,242388
#define  CAN_F3R2_FB4 3145,242484
#define  CAN_F3R2_FB5 3146,242580
#define  CAN_F3R2_FB6 3147,242676
#define  CAN_F3R2_FB7 3148,242772
#define  CAN_F3R2_FB8 3149,242868
#define  CAN_F3R2_FB9 3150,242964
#define  CAN_F3R2_FB10 3151,243060
#define  CAN_F3R2_FB11 3152,243157
#define  CAN_F3R2_FB12 3153,243254
#define  CAN_F3R2_FB13 3154,243351
#define  CAN_F3R2_FB14 3155,243448
#define  CAN_F3R2_FB15 3156,243545
#define  CAN_F3R2_FB16 3157,243642
#define  CAN_F3R2_FB17 3158,243739
#define  CAN_F3R2_FB18 3159,243836
#define  CAN_F3R2_FB19 3160,243933
#define  CAN_F3R2_FB20 3161,244030
#define  CAN_F3R2_FB21 3162,244127
#define  CAN_F3R2_FB22 3163,244224
#define  CAN_F3R2_FB23 3164,244321
#define  CAN_F3R2_FB24 3165,244418
#define  CAN_F3R2_FB25 3166,244515
#define  CAN_F3R2_FB26 3167,244612
#define  CAN_F3R2_FB27 3168,244709
#define  CAN_F3R2_FB28 3169,244806
#define  CAN_F3R2_FB29 3170,244903
#define  CAN_F3R2_FB30 3171,245000
#define  CAN_F3R2_FB31 3172,245097
#define  CAN_F4R2_FB0 3175,245278
#define  CAN_F4R2_FB1 3176,245374
#define  CAN_F4R2_FB2 3177,245470
#define  CAN_F4R2_FB3 3178,245566
#define  CAN_F4R2_FB4 3179,245662
#define  CAN_F4R2_FB5 3180,245758
#define  CAN_F4R2_FB6 3181,245854
#define  CAN_F4R2_FB7 3182,245950
#define  CAN_F4R2_FB8 3183,246046
#define  CAN_F4R2_FB9 3184,246142
#define  CAN_F4R2_FB10 3185,246238
#define  CAN_F4R2_FB11 3186,246335
#define  CAN_F4R2_FB12 3187,246432
#define  CAN_F4R2_FB13 3188,246529
#define  CAN_F4R2_FB14 3189,246626
#define  CAN_F4R2_FB15 3190,246723
#define  CAN_F4R2_FB16 3191,246820
#define  CAN_F4R2_FB17 3192,246917
#define  CAN_F4R2_FB18 3193,247014
#define  CAN_F4R2_FB19 3194,247111
#define  CAN_F4R2_FB20 3195,247208
#define  CAN_F4R2_FB21 3196,247305
#define  CAN_F4R2_FB22 3197,247402
#define  CAN_F4R2_FB23 3198,247499
#define  CAN_F4R2_FB24 3199,247596
#define  CAN_F4R2_FB25 3200,247693
#define  CAN_F4R2_FB26 3201,247790
#define  CAN_F4R2_FB27 3202,247887
#define  CAN_F4R2_FB28 3203,247984
#define  CAN_F4R2_FB29 3204,248081
#define  CAN_F4R2_FB30 3205,248178
#define  CAN_F4R2_FB31 3206,248275
#define  CAN_F5R2_FB0 3209,248456
#define  CAN_F5R2_FB1 3210,248552
#define  CAN_F5R2_FB2 3211,248648
#define  CAN_F5R2_FB3 3212,248744
#define  CAN_F5R2_FB4 3213,248840
#define  CAN_F5R2_FB5 3214,248936
#define  CAN_F5R2_FB6 3215,249032
#define  CAN_F5R2_FB7 3216,249128
#define  CAN_F5R2_FB8 3217,249224
#define  CAN_F5R2_FB9 3218,249320
#define  CAN_F5R2_FB10 3219,249416
#define  CAN_F5R2_FB11 3220,249513
#define  CAN_F5R2_FB12 3221,249610
#define  CAN_F5R2_FB13 3222,249707
#define  CAN_F5R2_FB14 3223,249804
#define  CAN_F5R2_FB15 3224,249901
#define  CAN_F5R2_FB16 3225,249998
#define  CAN_F5R2_FB17 3226,250095
#define  CAN_F5R2_FB18 3227,250192
#define  CAN_F5R2_FB19 3228,250289
#define  CAN_F5R2_FB20 3229,250386
#define  CAN_F5R2_FB21 3230,250483
#define  CAN_F5R2_FB22 3231,250580
#define  CAN_F5R2_FB23 3232,250677
#define  CAN_F5R2_FB24 3233,250774
#define  CAN_F5R2_FB25 3234,250871
#define  CAN_F5R2_FB26 3235,250968
#define  CAN_F5R2_FB27 3236,251065
#define  CAN_F5R2_FB28 3237,251162
#define  CAN_F5R2_FB29 3238,251259
#define  CAN_F5R2_FB30 3239,251356
#define  CAN_F5R2_FB31 3240,251453
#define  CAN_F6R2_FB0 3243,251634
#define  CAN_F6R2_FB1 3244,251730
#define  CAN_F6R2_FB2 3245,251826
#define  CAN_F6R2_FB3 3246,251922
#define  CAN_F6R2_FB4 3247,252018
#define  CAN_F6R2_FB5 3248,252114
#define  CAN_F6R2_FB6 3249,252210
#define  CAN_F6R2_FB7 3250,252306
#define  CAN_F6R2_FB8 3251,252402
#define  CAN_F6R2_FB9 3252,252498
#define  CAN_F6R2_FB10 3253,252594
#define  CAN_F6R2_FB11 3254,252691
#define  CAN_F6R2_FB12 3255,252788
#define  CAN_F6R2_FB13 3256,252885
#define  CAN_F6R2_FB14 3257,252982
#define  CAN_F6R2_FB15 3258,253079
#define  CAN_F6R2_FB16 3259,253176
#define  CAN_F6R2_FB17 3260,253273
#define  CAN_F6R2_FB18 3261,253370
#define  CAN_F6R2_FB19 3262,253467
#define  CAN_F6R2_FB20 3263,253564
#define  CAN_F6R2_FB21 3264,253661
#define  CAN_F6R2_FB22 3265,253758
#define  CAN_F6R2_FB23 3266,253855
#define  CAN_F6R2_FB24 3267,253952
#define  CAN_F6R2_FB25 3268,254049
#define  CAN_F6R2_FB26 3269,254146
#define  CAN_F6R2_FB27 3270,254243
#define  CAN_F6R2_FB28 3271,254340
#define  CAN_F6R2_FB29 3272,254437
#define  CAN_F6R2_FB30 3273,254534
#define  CAN_F6R2_FB31 3274,254631
#define  CAN_F7R2_FB0 3277,254812
#define  CAN_F7R2_FB1 3278,254908
#define  CAN_F7R2_FB2 3279,255004
#define  CAN_F7R2_FB3 3280,255100
#define  CAN_F7R2_FB4 3281,255196
#define  CAN_F7R2_FB5 3282,255292
#define  CAN_F7R2_FB6 3283,255388
#define  CAN_F7R2_FB7 3284,255484
#define  CAN_F7R2_FB8 3285,255580
#define  CAN_F7R2_FB9 3286,255676
#define  CAN_F7R2_FB10 3287,255772
#define  CAN_F7R2_FB11 3288,255869
#define  CAN_F7R2_FB12 3289,255966
#define  CAN_F7R2_FB13 3290,256063
#define  CAN_F7R2_FB14 3291,256160
#define  CAN_F7R2_FB15 3292,256257
#define  CAN_F7R2_FB16 3293,256354
#define  CAN_F7R2_FB17 3294,256451
#define  CAN_F7R2_FB18 3295,256548
#define  CAN_F7R2_FB19 3296,256645
#define  CAN_F7R2_FB20 3297,256742
#define  CAN_F7R2_FB21 3298,256839
#define  CAN_F7R2_FB22 3299,256936
#define  CAN_F7R2_FB23 3300,257033
#define  CAN_F7R2_FB24 3301,257130
#define  CAN_F7R2_FB25 3302,257227
#define  CAN_F7R2_FB26 3303,257324
#define  CAN_F7R2_FB27 3304,257421
#define  CAN_F7R2_FB28 3305,257518
#define  CAN_F7R2_FB29 3306,257615
#define  CAN_F7R2_FB30 3307,257712
#define  CAN_F7R2_FB31 3308,257809
#define  CAN_F8R2_FB0 3311,257990
#define  CAN_F8R2_FB1 3312,258086
#define  CAN_F8R2_FB2 3313,258182
#define  CAN_F8R2_FB3 3314,258278
#define  CAN_F8R2_FB4 3315,258374
#define  CAN_F8R2_FB5 3316,258470
#define  CAN_F8R2_FB6 3317,258566
#define  CAN_F8R2_FB7 3318,258662
#define  CAN_F8R2_FB8 3319,258758
#define  CAN_F8R2_FB9 3320,258854
#define  CAN_F8R2_FB10 3321,258950
#define  CAN_F8R2_FB11 3322,259047
#define  CAN_F8R2_FB12 3323,259144
#define  CAN_F8R2_FB13 3324,259241
#define  CAN_F8R2_FB14 3325,259338
#define  CAN_F8R2_FB15 3326,259435
#define  CAN_F8R2_FB16 3327,259532
#define  CAN_F8R2_FB17 3328,259629
#define  CAN_F8R2_FB18 3329,259726
#define  CAN_F8R2_FB19 3330,259823
#define  CAN_F8R2_FB20 3331,259920
#define  CAN_F8R2_FB21 3332,260017
#define  CAN_F8R2_FB22 3333,260114
#define  CAN_F8R2_FB23 3334,260211
#define  CAN_F8R2_FB24 3335,260308
#define  CAN_F8R2_FB25 3336,260405
#define  CAN_F8R2_FB26 3337,260502
#define  CAN_F8R2_FB27 3338,260599
#define  CAN_F8R2_FB28 3339,260696
#define  CAN_F8R2_FB29 3340,260793
#define  CAN_F8R2_FB30 3341,260890
#define  CAN_F8R2_FB31 3342,260987
#define  CAN_F9R2_FB0 3345,261168
#define  CAN_F9R2_FB1 3346,261264
#define  CAN_F9R2_FB2 3347,261360
#define  CAN_F9R2_FB3 3348,261456
#define  CAN_F9R2_FB4 3349,261552
#define  CAN_F9R2_FB5 3350,261648
#define  CAN_F9R2_FB6 3351,261744
#define  CAN_F9R2_FB7 3352,261840
#define  CAN_F9R2_FB8 3353,261936
#define  CAN_F9R2_FB9 3354,262032
#define  CAN_F9R2_FB10 3355,262128
#define  CAN_F9R2_FB11 3356,262225
#define  CAN_F9R2_FB12 3357,262322
#define  CAN_F9R2_FB13 3358,262419
#define  CAN_F9R2_FB14 3359,262516
#define  CAN_F9R2_FB15 3360,262613
#define  CAN_F9R2_FB16 3361,262710
#define  CAN_F9R2_FB17 3362,262807
#define  CAN_F9R2_FB18 3363,262904
#define  CAN_F9R2_FB19 3364,263001
#define  CAN_F9R2_FB20 3365,263098
#define  CAN_F9R2_FB21 3366,263195
#define  CAN_F9R2_FB22 3367,263292
#define  CAN_F9R2_FB23 3368,263389
#define  CAN_F9R2_FB24 3369,263486
#define  CAN_F9R2_FB25 3370,263583
#define  CAN_F9R2_FB26 3371,263680
#define  CAN_F9R2_FB27 3372,263777
#define  CAN_F9R2_FB28 3373,263874
#define  CAN_F9R2_FB29 3374,263971
#define  CAN_F9R2_FB30 3375,264068
#define  CAN_F9R2_FB31 3376,264165
#define  CAN_F10R2_FB0 3379,264346
#define  CAN_F10R2_FB1 3380,264442
#define  CAN_F10R2_FB2 3381,264538
#define  CAN_F10R2_FB3 3382,264634
#define  CAN_F10R2_FB4 3383,264730
#define  CAN_F10R2_FB5 3384,264826
#define  CAN_F10R2_FB6 3385,264922
#define  CAN_F10R2_FB7 3386,265018
#define  CAN_F10R2_FB8 3387,265114
#define  CAN_F10R2_FB9 3388,265210
#define  CAN_F10R2_FB10 3389,265306
#define  CAN_F10R2_FB11 3390,265403
#define  CAN_F10R2_FB12 3391,265500
#define  CAN_F10R2_FB13 3392,265597
#define  CAN_F10R2_FB14 3393,265694
#define  CAN_F10R2_FB15 3394,265791
#define  CAN_F10R2_FB16 3395,265888
#define  CAN_F10R2_FB17 3396,265985
#define  CAN_F10R2_FB18 3397,266082
#define  CAN_F10R2_FB19 3398,266179
#define  CAN_F10R2_FB20 3399,266276
#define  CAN_F10R2_FB21 3400,266373
#define  CAN_F10R2_FB22 3401,266470
#define  CAN_F10R2_FB23 3402,266567
#define  CAN_F10R2_FB24 3403,266664
#define  CAN_F10R2_FB25 3404,266761
#define  CAN_F10R2_FB26 3405,266858
#define  CAN_F10R2_FB27 3406,266955
#define  CAN_F10R2_FB28 3407,267052
#define  CAN_F10R2_FB29 3408,267149
#define  CAN_F10R2_FB30 3409,267246
#define  CAN_F10R2_FB31 3410,267343
#define  CAN_F11R2_FB0 3413,267524
#define  CAN_F11R2_FB1 3414,267620
#define  CAN_F11R2_FB2 3415,267716
#define  CAN_F11R2_FB3 3416,267812
#define  CAN_F11R2_FB4 3417,267908
#define  CAN_F11R2_FB5 3418,268004
#define  CAN_F11R2_FB6 3419,268100
#define  CAN_F11R2_FB7 3420,268196
#define  CAN_F11R2_FB8 3421,268292
#define  CAN_F11R2_FB9 3422,268388
#define  CAN_F11R2_FB10 3423,268484
#define  CAN_F11R2_FB11 3424,268581
#define  CAN_F11R2_FB12 3425,268678
#define  CAN_F11R2_FB13 3426,268775
#define  CAN_F11R2_FB14 3427,268872
#define  CAN_F11R2_FB15 3428,268969
#define  CAN_F11R2_FB16 3429,269066
#define  CAN_F11R2_FB17 3430,269163
#define  CAN_F11R2_FB18 3431,269260
#define  CAN_F11R2_FB19 3432,269357
#define  CAN_F11R2_FB20 3433,269454
#define  CAN_F11R2_FB21 3434,269551
#define  CAN_F11R2_FB22 3435,269648
#define  CAN_F11R2_FB23 3436,269745
#define  CAN_F11R2_FB24 3437,269842
#define  CAN_F11R2_FB25 3438,269939
#define  CAN_F11R2_FB26 3439,270036
#define  CAN_F11R2_FB27 3440,270133
#define  CAN_F11R2_FB28 3441,270230
#define  CAN_F11R2_FB29 3442,270327
#define  CAN_F11R2_FB30 3443,270424
#define  CAN_F11R2_FB31 3444,270521
#define  CAN_F12R2_FB0 3447,270702
#define  CAN_F12R2_FB1 3448,270798
#define  CAN_F12R2_FB2 3449,270894
#define  CAN_F12R2_FB3 3450,270990
#define  CAN_F12R2_FB4 3451,271086
#define  CAN_F12R2_FB5 3452,271182
#define  CAN_F12R2_FB6 3453,271278
#define  CAN_F12R2_FB7 3454,271374
#define  CAN_F12R2_FB8 3455,271470
#define  CAN_F12R2_FB9 3456,271566
#define  CAN_F12R2_FB10 3457,271662
#define  CAN_F12R2_FB11 3458,271759
#define  CAN_F12R2_FB12 3459,271856
#define  CAN_F12R2_FB13 3460,271953
#define  CAN_F12R2_FB14 3461,272050
#define  CAN_F12R2_FB15 3462,272147
#define  CAN_F12R2_FB16 3463,272244
#define  CAN_F12R2_FB17 3464,272341
#define  CAN_F12R2_FB18 3465,272438
#define  CAN_F12R2_FB19 3466,272535
#define  CAN_F12R2_FB20 3467,272632
#define  CAN_F12R2_FB21 3468,272729
#define  CAN_F12R2_FB22 3469,272826
#define  CAN_F12R2_FB23 3470,272923
#define  CAN_F12R2_FB24 3471,273020
#define  CAN_F12R2_FB25 3472,273117
#define  CAN_F12R2_FB26 3473,273214
#define  CAN_F12R2_FB27 3474,273311
#define  CAN_F12R2_FB28 3475,273408
#define  CAN_F12R2_FB29 3476,273505
#define  CAN_F12R2_FB30 3477,273602
#define  CAN_F12R2_FB31 3478,273699
#define  CAN_F13R2_FB0 3481,273880
#define  CAN_F13R2_FB1 3482,273976
#define  CAN_F13R2_FB2 3483,274072
#define  CAN_F13R2_FB3 3484,274168
#define  CAN_F13R2_FB4 3485,274264
#define  CAN_F13R2_FB5 3486,274360
#define  CAN_F13R2_FB6 3487,274456
#define  CAN_F13R2_FB7 3488,274552
#define  CAN_F13R2_FB8 3489,274648
#define  CAN_F13R2_FB9 3490,274744
#define  CAN_F13R2_FB10 3491,274840
#define  CAN_F13R2_FB11 3492,274937
#define  CAN_F13R2_FB12 3493,275034
#define  CAN_F13R2_FB13 3494,275131
#define  CAN_F13R2_FB14 3495,275228
#define  CAN_F13R2_FB15 3496,275325
#define  CAN_F13R2_FB16 3497,275422
#define  CAN_F13R2_FB17 3498,275519
#define  CAN_F13R2_FB18 3499,275616
#define  CAN_F13R2_FB19 3500,275713
#define  CAN_F13R2_FB20 3501,275810
#define  CAN_F13R2_FB21 3502,275907
#define  CAN_F13R2_FB22 3503,276004
#define  CAN_F13R2_FB23 3504,276101
#define  CAN_F13R2_FB24 3505,276198
#define  CAN_F13R2_FB25 3506,276295
#define  CAN_F13R2_FB26 3507,276392
#define  CAN_F13R2_FB27 3508,276489
#define  CAN_F13R2_FB28 3509,276586
#define  CAN_F13R2_FB29 3510,276683
#define  CAN_F13R2_FB30 3511,276780
#define  CAN_F13R2_FB31 3512,276877
#define  CRC_DR_DR 3520,277468
#define  CRC_IDR_IDR 3523,277648
#define  CRC_CR_RESET 3526,277850
#define  CRC_CR_POLSIZE 3527,277962
#define  CRC_CR_POLSIZE_0 3528,278060
#define  CRC_CR_POLSIZE_1 3529,278159
#define  CRC_CR_REV_IN 3530,278258
#define  CRC_CR_REV_IN_0 3531,278366
#define  CRC_CR_REV_IN_1 3532,278449
#define  CRC_CR_REV_OUT 3533,278532
#define  CRC_INIT_INIT 3536,278726
#define  CRC_POL_POL 3539,278910
#define  DAC_CR_EN1 3546,279510
#define  DAC_CR_BOFF1 3547,279614
#define  DAC_CR_TEN1 3548,279733
#define  DAC_CR_TSEL1 3550,279847
#define  DAC_CR_TSEL1_0 3551,279975
#define  DAC_CR_TSEL1_1 3552,280065
#define  DAC_CR_TSEL1_2 3553,280155
#define  DAC_CR_WAVE1 3555,280247
#define  DAC_CR_WAVE1_0 3556,280395
#define  DAC_CR_WAVE1_1 3557,280485
#define  DAC_CR_MAMP1 3559,280577
#define  DAC_CR_MAMP1_0 3560,280711
#define  DAC_CR_MAMP1_1 3561,280801
#define  DAC_CR_MAMP1_2 3562,280891
#define  DAC_CR_MAMP1_3 3563,280981
#define  DAC_CR_DMAEN1 3565,281073
#define  DAC_CR_EN2 3566,281181
#define  DAC_CR_BOFF2 3567,281285
#define  DAC_CR_TEN2 3568,281404
#define  DAC_CR_TSEL2 3570,281518
#define  DAC_CR_TSEL2_0 3571,281646
#define  DAC_CR_TSEL2_1 3572,281736
#define  DAC_CR_TSEL2_2 3573,281826
#define  DAC_CR_WAVE2 3575,281918
#define  DAC_CR_WAVE2_0 3576,282066
#define  DAC_CR_WAVE2_1 3577,282156
#define  DAC_CR_MAMP2 3579,282248
#define  DAC_CR_MAMP2_0 3580,282382
#define  DAC_CR_MAMP2_1 3581,282472
#define  DAC_CR_MAMP2_2 3582,282562
#define  DAC_CR_MAMP2_3 3583,282652
#define  DAC_CR_DMAEN2 3585,282744
#define  DAC_SWTRIGR_SWTRIG1 3588,282937
#define  DAC_SWTRIGR_SWTRIG2 3589,283051
#define  DAC_DHR12R1_DACC1DHR 3592,283249
#define  DAC_DHR12L1_DACC1DHR 3595,283456
#define  DAC_DHR8R1_DACC1DHR 3598,283662
#define  DAC_DHR12R2_DACC2DHR 3601,283868
#define  DAC_DHR12L2_DACC2DHR 3604,284075
#define  DAC_DHR8R2_DACC2DHR 3607,284281
#define  DAC_DHR12RD_DACC1DHR 3610,284487
#define  DAC_DHR12RD_DACC2DHR 3611,284610
#define  DAC_DHR12LD_DACC1DHR 3614,284817
#define  DAC_DHR12LD_DACC2DHR 3615,284939
#define  DAC_DHR8RD_DACC1DHR 3618,285145
#define  DAC_DHR8RD_DACC2DHR 3619,285267
#define  DAC_DOR1_DACC1DOR 3622,285473
#define  DAC_DOR2_DACC2DOR 3625,285666
#define  DAC_SR_DMAUDR1 3628,285859
#define  DAC_SR_DMAUDR2 3629,285974
#define  DBGMCU_IDCODE_DEV_ID 3637,286583
#define  DBGMCU_IDCODE_REV_ID 3638,286652
#define  DBGMCU_CR_DBG_SLEEP 3641,286805
#define  DBGMCU_CR_DBG_STOP 3642,286874
#define  DBGMCU_CR_DBG_STANDBY 3643,286943
#define  DBGMCU_CR_TRACE_IOEN 3644,287012
#define  DBGMCU_CR_TRACE_MODE 3646,287083
#define  DBGMCU_CR_TRACE_MODE_0 3647,287152
#define  DBGMCU_CR_TRACE_MODE_1 3648,287233
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3651,287398
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3652,287467
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3653,287536
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3654,287605
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3655,287674
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3656,287743
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3657,287812
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3658,287881
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3659,287950
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3660,288023
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 3661,288096
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3664,288253
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3665,288322
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3666,288391
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3667,288460
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3668,288529
#define  DMA_ISR_GIF1 3676,289092
#define  DMA_ISR_TCIF1 3677,289208
#define  DMA_ISR_HTIF1 3678,289325
#define  DMA_ISR_TEIF1 3679,289438
#define  DMA_ISR_GIF2 3680,289552
#define  DMA_ISR_TCIF2 3681,289668
#define  DMA_ISR_HTIF2 3682,289785
#define  DMA_ISR_TEIF2 3683,289898
#define  DMA_ISR_GIF3 3684,290012
#define  DMA_ISR_TCIF3 3685,290128
#define  DMA_ISR_HTIF3 3686,290245
#define  DMA_ISR_TEIF3 3687,290358
#define  DMA_ISR_GIF4 3688,290472
#define  DMA_ISR_TCIF4 3689,290588
#define  DMA_ISR_HTIF4 3690,290705
#define  DMA_ISR_TEIF4 3691,290818
#define  DMA_ISR_GIF5 3692,290932
#define  DMA_ISR_TCIF5 3693,291048
#define  DMA_ISR_HTIF5 3694,291165
#define  DMA_ISR_TEIF5 3695,291278
#define  DMA_ISR_GIF6 3696,291392
#define  DMA_ISR_TCIF6 3697,291508
#define  DMA_ISR_HTIF6 3698,291625
#define  DMA_ISR_TEIF6 3699,291738
#define  DMA_ISR_GIF7 3700,291852
#define  DMA_ISR_TCIF7 3701,291968
#define  DMA_ISR_HTIF7 3702,292085
#define  DMA_ISR_TEIF7 3703,292198
#define  DMA_IFCR_CGIF1 3706,292396
#define  DMA_IFCR_CTCIF1 3707,292513
#define  DMA_IFCR_CHTIF1 3708,292631
#define  DMA_IFCR_CTEIF1 3709,292745
#define  DMA_IFCR_CGIF2 3710,292860
#define  DMA_IFCR_CTCIF2 3711,292977
#define  DMA_IFCR_CHTIF2 3712,293095
#define  DMA_IFCR_CTEIF2 3713,293209
#define  DMA_IFCR_CGIF3 3714,293324
#define  DMA_IFCR_CTCIF3 3715,293441
#define  DMA_IFCR_CHTIF3 3716,293559
#define  DMA_IFCR_CTEIF3 3717,293673
#define  DMA_IFCR_CGIF4 3718,293788
#define  DMA_IFCR_CTCIF4 3719,293905
#define  DMA_IFCR_CHTIF4 3720,294023
#define  DMA_IFCR_CTEIF4 3721,294137
#define  DMA_IFCR_CGIF5 3722,294252
#define  DMA_IFCR_CTCIF5 3723,294369
#define  DMA_IFCR_CHTIF5 3724,294487
#define  DMA_IFCR_CTEIF5 3725,294601
#define  DMA_IFCR_CGIF6 3726,294716
#define  DMA_IFCR_CTCIF6 3727,294833
#define  DMA_IFCR_CHTIF6 3728,294951
#define  DMA_IFCR_CTEIF6 3729,295065
#define  DMA_IFCR_CGIF7 3730,295180
#define  DMA_IFCR_CTCIF7 3731,295297
#define  DMA_IFCR_CHTIF7 3732,295415
#define  DMA_IFCR_CTEIF7 3733,295529
#define  DMA_CCR_EN 3736,295728
#define  DMA_CCR_TCIE 3737,295848
#define  DMA_CCR_HTIE 3738,295968
#define  DMA_CCR_TEIE 3739,296088
#define  DMA_CCR_DIR 3740,296208
#define  DMA_CCR_CIRC 3741,296328
#define  DMA_CCR_PINC 3742,296448
#define  DMA_CCR_MINC 3743,296568
#define  DMA_CCR_PSIZE 3745,296690
#define  DMA_CCR_PSIZE_0 3746,296810
#define  DMA_CCR_PSIZE_1 3747,296930
#define  DMA_CCR_MSIZE 3749,297052
#define  DMA_CCR_MSIZE_0 3750,297172
#define  DMA_CCR_MSIZE_1 3751,297292
#define  DMA_CCR_PL 3753,297414
#define  DMA_CCR_PL_0 3754,297534
#define  DMA_CCR_PL_1 3755,297654
#define  DMA_CCR_MEM2MEM 3757,297776
#define  DMA_CNDTR_NDT 3760,297980
#define  DMA_CPAR_PA 3763,298184
#define  DMA_CMAR_MA 3766,298388
#define  EXTI_IMR_MR0 3774,299002
#define  EXTI_IMR_MR1 3775,299111
#define  EXTI_IMR_MR2 3776,299220
#define  EXTI_IMR_MR3 3777,299329
#define  EXTI_IMR_MR4 3778,299438
#define  EXTI_IMR_MR5 3779,299547
#define  EXTI_IMR_MR6 3780,299656
#define  EXTI_IMR_MR7 3781,299765
#define  EXTI_IMR_MR8 3782,299874
#define  EXTI_IMR_MR9 3783,299983
#define  EXTI_IMR_MR10 3784,300092
#define  EXTI_IMR_MR11 3785,300202
#define  EXTI_IMR_MR12 3786,300312
#define  EXTI_IMR_MR13 3787,300422
#define  EXTI_IMR_MR14 3788,300532
#define  EXTI_IMR_MR15 3789,300642
#define  EXTI_IMR_MR16 3790,300752
#define  EXTI_IMR_MR17 3791,300862
#define  EXTI_IMR_MR18 3792,300972
#define  EXTI_IMR_MR19 3793,301082
#define  EXTI_IMR_MR20 3794,301192
#define  EXTI_IMR_MR21 3795,301302
#define  EXTI_IMR_MR22 3796,301412
#define  EXTI_IMR_MR23 3797,301522
#define  EXTI_IMR_MR24 3798,301632
#define  EXTI_IMR_MR25 3799,301742
#define  EXTI_IMR_MR26 3800,301852
#define  EXTI_IMR_MR27 3801,301962
#define  EXTI_IMR_MR28 3802,302072
#define  EXTI_EMR_MR0 3805,302266
#define  EXTI_EMR_MR1 3806,302371
#define  EXTI_EMR_MR2 3807,302476
#define  EXTI_EMR_MR3 3808,302581
#define  EXTI_EMR_MR4 3809,302686
#define  EXTI_EMR_MR5 3810,302791
#define  EXTI_EMR_MR6 3811,302896
#define  EXTI_EMR_MR7 3812,303001
#define  EXTI_EMR_MR8 3813,303106
#define  EXTI_EMR_MR9 3814,303211
#define  EXTI_EMR_MR10 3815,303316
#define  EXTI_EMR_MR11 3816,303422
#define  EXTI_EMR_MR12 3817,303528
#define  EXTI_EMR_MR13 3818,303634
#define  EXTI_EMR_MR14 3819,303740
#define  EXTI_EMR_MR15 3820,303846
#define  EXTI_EMR_MR16 3821,303952
#define  EXTI_EMR_MR17 3822,304058
#define  EXTI_EMR_MR18 3823,304164
#define  EXTI_EMR_MR19 3824,304270
#define  EXTI_EMR_MR20 3825,304376
#define  EXTI_EMR_MR21 3826,304482
#define  EXTI_EMR_MR22 3827,304588
#define  EXTI_EMR_MR23 3828,304694
#define  EXTI_EMR_MR24 3829,304800
#define  EXTI_EMR_MR25 3830,304906
#define  EXTI_EMR_MR26 3831,305012
#define  EXTI_EMR_MR27 3832,305118
#define  EXTI_EMR_MR28 3833,305224
#define  EXTI_RTSR_TR0 3836,305414
#define  EXTI_RTSR_TR1 3837,305547
#define  EXTI_RTSR_TR2 3838,305680
#define  EXTI_RTSR_TR3 3839,305813
#define  EXTI_RTSR_TR4 3840,305946
#define  EXTI_RTSR_TR5 3841,306079
#define  EXTI_RTSR_TR6 3842,306212
#define  EXTI_RTSR_TR7 3843,306345
#define  EXTI_RTSR_TR8 3844,306478
#define  EXTI_RTSR_TR9 3845,306611
#define  EXTI_RTSR_TR10 3846,306744
#define  EXTI_RTSR_TR11 3847,306878
#define  EXTI_RTSR_TR12 3848,307012
#define  EXTI_RTSR_TR13 3849,307146
#define  EXTI_RTSR_TR14 3850,307280
#define  EXTI_RTSR_TR15 3851,307414
#define  EXTI_RTSR_TR16 3852,307548
#define  EXTI_RTSR_TR17 3853,307682
#define  EXTI_RTSR_TR18 3854,307816
#define  EXTI_RTSR_TR19 3855,307950
#define  EXTI_RTSR_TR20 3856,308084
#define  EXTI_RTSR_TR21 3857,308218
#define  EXTI_RTSR_TR22 3858,308352
#define  EXTI_RTSR_TR23 3859,308486
#define  EXTI_RTSR_TR24 3860,308620
#define  EXTI_RTSR_TR25 3861,308754
#define  EXTI_RTSR_TR26 3862,308888
#define  EXTI_RTSR_TR27 3863,309022
#define  EXTI_RTSR_TR28 3864,309156
#define  EXTI_FTSR_TR0 3867,309374
#define  EXTI_FTSR_TR1 3868,309508
#define  EXTI_FTSR_TR2 3869,309642
#define  EXTI_FTSR_TR3 3870,309776
#define  EXTI_FTSR_TR4 3871,309910
#define  EXTI_FTSR_TR5 3872,310044
#define  EXTI_FTSR_TR6 3873,310178
#define  EXTI_FTSR_TR7 3874,310312
#define  EXTI_FTSR_TR8 3875,310446
#define  EXTI_FTSR_TR9 3876,310580
#define  EXTI_FTSR_TR10 3877,310714
#define  EXTI_FTSR_TR11 3878,310849
#define  EXTI_FTSR_TR12 3879,310984
#define  EXTI_FTSR_TR13 3880,311119
#define  EXTI_FTSR_TR14 3881,311254
#define  EXTI_FTSR_TR15 3882,311389
#define  EXTI_FTSR_TR16 3883,311524
#define  EXTI_FTSR_TR17 3884,311659
#define  EXTI_FTSR_TR18 3885,311794
#define  EXTI_FTSR_TR19 3886,311929
#define  EXTI_FTSR_TR20 3887,312064
#define  EXTI_FTSR_TR21 3888,312199
#define  EXTI_FTSR_TR22 3889,312334
#define  EXTI_FTSR_TR23 3890,312469
#define  EXTI_FTSR_TR24 3891,312604
#define  EXTI_FTSR_TR25 3892,312739
#define  EXTI_FTSR_TR26 3893,312874
#define  EXTI_FTSR_TR27 3894,313009
#define  EXTI_FTSR_TR28 3895,313144
#define  EXTI_SWIER_SWIER0 3898,313363
#define  EXTI_SWIER_SWIER1 3899,313476
#define  EXTI_SWIER_SWIER2 3900,313589
#define  EXTI_SWIER_SWIER3 3901,313702
#define  EXTI_SWIER_SWIER4 3902,313815
#define  EXTI_SWIER_SWIER5 3903,313928
#define  EXTI_SWIER_SWIER6 3904,314041
#define  EXTI_SWIER_SWIER7 3905,314154
#define  EXTI_SWIER_SWIER8 3906,314267
#define  EXTI_SWIER_SWIER9 3907,314380
#define  EXTI_SWIER_SWIER10 3908,314493
#define  EXTI_SWIER_SWIER11 3909,314607
#define  EXTI_SWIER_SWIER12 3910,314721
#define  EXTI_SWIER_SWIER13 3911,314835
#define  EXTI_SWIER_SWIER14 3912,314949
#define  EXTI_SWIER_SWIER15 3913,315063
#define  EXTI_SWIER_SWIER16 3914,315177
#define  EXTI_SWIER_SWIER17 3915,315291
#define  EXTI_SWIER_SWIER18 3916,315405
#define  EXTI_SWIER_SWIER19 3917,315519
#define  EXTI_SWIER_SWIER20 3918,315633
#define  EXTI_SWIER_SWIER21 3919,315747
#define  EXTI_SWIER_SWIER22 3920,315861
#define  EXTI_SWIER_SWIER23 3921,315975
#define  EXTI_SWIER_SWIER24 3922,316089
#define  EXTI_SWIER_SWIER25 3923,316203
#define  EXTI_SWIER_SWIER26 3924,316317
#define  EXTI_SWIER_SWIER27 3925,316431
#define  EXTI_SWIER_SWIER28 3926,316545
#define  EXTI_PR_PR0 3929,316743
#define  EXTI_PR_PR1 3930,316850
#define  EXTI_PR_PR2 3931,316957
#define  EXTI_PR_PR3 3932,317064
#define  EXTI_PR_PR4 3933,317171
#define  EXTI_PR_PR5 3934,317278
#define  EXTI_PR_PR6 3935,317385
#define  EXTI_PR_PR7 3936,317492
#define  EXTI_PR_PR8 3937,317599
#define  EXTI_PR_PR9 3938,317706
#define  EXTI_PR_PR10 3939,317813
#define  EXTI_PR_PR11 3940,317921
#define  EXTI_PR_PR12 3941,318029
#define  EXTI_PR_PR13 3942,318137
#define  EXTI_PR_PR14 3943,318245
#define  EXTI_PR_PR15 3944,318353
#define  EXTI_PR_PR16 3945,318461
#define  EXTI_PR_PR17 3946,318569
#define  EXTI_PR_PR18 3947,318677
#define  EXTI_PR_PR19 3948,318785
#define  EXTI_PR_PR20 3949,318893
#define  EXTI_PR_PR21 3950,319001
#define  EXTI_PR_PR22 3951,319109
#define  EXTI_PR_PR23 3952,319217
#define  EXTI_PR_PR24 3953,319325
#define  EXTI_PR_PR25 3954,319433
#define  EXTI_PR_PR26 3955,319541
#define  EXTI_PR_PR27 3956,319649
#define  EXTI_PR_PR28 3957,319757
#define  FLASH_ACR_LATENCY 3965,320359
#define  FLASH_ACR_LATENCY_0 3966,320471
#define  FLASH_ACR_LATENCY_1 3967,320561
#define  FLASH_ACR_HLFCYA 3969,320653
#define  FLASH_ACR_PRFTBE 3970,320768
#define  FLASH_ACR_PRFTBS 3971,320875
#define  FLASH_KEYR_FKEYR 3974,321023
#define  RDP_KEY 3976,321118
#define  FLASH_KEY1 3977,321210
#define  FLASH_KEY2 3978,321304
#define  FLASH_OPTKEYR_OPTKEYR 3981,321482
#define  FLASH_OPTKEY1 3983,321584
#define  FLASH_OPTKEY2 3984,321685
#define  FLASH_SR_BSY 3987,321869
#define  FLASH_SR_PGERR 3988,321958
#define  FLASH_SR_WRPERR 3989,322060
#define  FLASH_SR_EOP 3990,322167
#define  FLASH_CR_PG 3993,322352
#define  FLASH_CR_PER 3994,322448
#define  FLASH_CR_MER 3995,322543
#define  FLASH_CR_OPTPG 3996,322638
#define  FLASH_CR_OPTER 3997,322746
#define  FLASH_CR_STRT 3998,322848
#define  FLASH_CR_LOCK 3999,322938
#define  FLASH_CR_OPTWRE 4000,323027
#define  FLASH_CR_ERRIE 4001,323137
#define  FLASH_CR_EOPIE 4002,323244
#define  FLASH_CR_OBL_LAUNCH 4003,323362
#define  FLASH_AR_FAR 4006,323556
#define  FLASH_OBR_OPTERR 4009,323738
#define  FLASH_OBR_RDPRT1 4010,323840
#define  FLASH_OBR_RDPRT2 4011,323948
#define  FLASH_OBR_USER 4013,324058
#define  FLASH_OBR_IWDG_SW 4014,324160
#define  FLASH_OBR_nRST_STOP 4015,324252
#define  FLASH_OBR_nRST_STDBY 4016,324346
#define  FLASH_WRPR_WRP 4019,324525
#define  OB_RDP_RDP 4024,324791
#define  OB_RDP_nRDP 4025,324903
#define  OB_USER_USER 4028,325112
#define  OB_USER_nUSER 4029,325213
#define  OB_WRP0_WRP0 4032,325411
#define  OB_WRP0_nWRP0 4033,325538
#define  OB_WRP1_WRP1 4036,325762
#define  OB_WRP1_nWRP1 4037,325889
#define  OB_WRP2_WRP2 4040,326113
#define  OB_WRP2_nWRP2 4041,326240
#define  OB_WRP3_WRP3 4044,326464
#define  OB_WRP3_nWRP3 4045,326591
#define GPIO_MODER_MODER0 4052,327223
#define GPIO_MODER_MODER0_0 4053,327282
#define GPIO_MODER_MODER0_1 4054,327341
#define GPIO_MODER_MODER1 4055,327400
#define GPIO_MODER_MODER1_0 4056,327459
#define GPIO_MODER_MODER1_1 4057,327518
#define GPIO_MODER_MODER2 4058,327577
#define GPIO_MODER_MODER2_0 4059,327636
#define GPIO_MODER_MODER2_1 4060,327695
#define GPIO_MODER_MODER3 4061,327754
#define GPIO_MODER_MODER3_0 4062,327813
#define GPIO_MODER_MODER3_1 4063,327872
#define GPIO_MODER_MODER4 4064,327931
#define GPIO_MODER_MODER4_0 4065,327990
#define GPIO_MODER_MODER4_1 4066,328049
#define GPIO_MODER_MODER5 4067,328108
#define GPIO_MODER_MODER5_0 4068,328167
#define GPIO_MODER_MODER5_1 4069,328226
#define GPIO_MODER_MODER6 4070,328285
#define GPIO_MODER_MODER6_0 4071,328344
#define GPIO_MODER_MODER6_1 4072,328403
#define GPIO_MODER_MODER7 4073,328462
#define GPIO_MODER_MODER7_0 4074,328521
#define GPIO_MODER_MODER7_1 4075,328580
#define GPIO_MODER_MODER8 4076,328639
#define GPIO_MODER_MODER8_0 4077,328698
#define GPIO_MODER_MODER8_1 4078,328757
#define GPIO_MODER_MODER9 4079,328816
#define GPIO_MODER_MODER9_0 4080,328875
#define GPIO_MODER_MODER9_1 4081,328934
#define GPIO_MODER_MODER10 4082,328993
#define GPIO_MODER_MODER10_0 4083,329052
#define GPIO_MODER_MODER10_1 4084,329111
#define GPIO_MODER_MODER11 4085,329170
#define GPIO_MODER_MODER11_0 4086,329229
#define GPIO_MODER_MODER11_1 4087,329288
#define GPIO_MODER_MODER12 4088,329347
#define GPIO_MODER_MODER12_0 4089,329406
#define GPIO_MODER_MODER12_1 4090,329465
#define GPIO_MODER_MODER13 4091,329524
#define GPIO_MODER_MODER13_0 4092,329583
#define GPIO_MODER_MODER13_1 4093,329642
#define GPIO_MODER_MODER14 4094,329701
#define GPIO_MODER_MODER14_0 4095,329760
#define GPIO_MODER_MODER14_1 4096,329819
#define GPIO_MODER_MODER15 4097,329878
#define GPIO_MODER_MODER15_0 4098,329937
#define GPIO_MODER_MODER15_1 4099,329996
#define GPIO_OTYPER_OT_0 4103,330141
#define GPIO_OTYPER_OT_1 4104,330200
#define GPIO_OTYPER_OT_2 4105,330259
#define GPIO_OTYPER_OT_3 4106,330318
#define GPIO_OTYPER_OT_4 4107,330377
#define GPIO_OTYPER_OT_5 4108,330436
#define GPIO_OTYPER_OT_6 4109,330495
#define GPIO_OTYPER_OT_7 4110,330554
#define GPIO_OTYPER_OT_8 4111,330613
#define GPIO_OTYPER_OT_9 4112,330672
#define GPIO_OTYPER_OT_10 4113,330731
#define GPIO_OTYPER_OT_11 4114,330790
#define GPIO_OTYPER_OT_12 4115,330849
#define GPIO_OTYPER_OT_13 4116,330908
#define GPIO_OTYPER_OT_14 4117,330967
#define GPIO_OTYPER_OT_15 4118,331026
#define GPIO_OSPEEDER_OSPEEDR0 4122,331171
#define GPIO_OSPEEDER_OSPEEDR0_0 4123,331230
#define GPIO_OSPEEDER_OSPEEDR0_1 4124,331289
#define GPIO_OSPEEDER_OSPEEDR1 4125,331348
#define GPIO_OSPEEDER_OSPEEDR1_0 4126,331407
#define GPIO_OSPEEDER_OSPEEDR1_1 4127,331466
#define GPIO_OSPEEDER_OSPEEDR2 4128,331525
#define GPIO_OSPEEDER_OSPEEDR2_0 4129,331584
#define GPIO_OSPEEDER_OSPEEDR2_1 4130,331643
#define GPIO_OSPEEDER_OSPEEDR3 4131,331702
#define GPIO_OSPEEDER_OSPEEDR3_0 4132,331761
#define GPIO_OSPEEDER_OSPEEDR3_1 4133,331820
#define GPIO_OSPEEDER_OSPEEDR4 4134,331879
#define GPIO_OSPEEDER_OSPEEDR4_0 4135,331938
#define GPIO_OSPEEDER_OSPEEDR4_1 4136,331997
#define GPIO_OSPEEDER_OSPEEDR5 4137,332056
#define GPIO_OSPEEDER_OSPEEDR5_0 4138,332115
#define GPIO_OSPEEDER_OSPEEDR5_1 4139,332174
#define GPIO_OSPEEDER_OSPEEDR6 4140,332233
#define GPIO_OSPEEDER_OSPEEDR6_0 4141,332292
#define GPIO_OSPEEDER_OSPEEDR6_1 4142,332351
#define GPIO_OSPEEDER_OSPEEDR7 4143,332410
#define GPIO_OSPEEDER_OSPEEDR7_0 4144,332469
#define GPIO_OSPEEDER_OSPEEDR7_1 4145,332528
#define GPIO_OSPEEDER_OSPEEDR8 4146,332587
#define GPIO_OSPEEDER_OSPEEDR8_0 4147,332646
#define GPIO_OSPEEDER_OSPEEDR8_1 4148,332705
#define GPIO_OSPEEDER_OSPEEDR9 4149,332764
#define GPIO_OSPEEDER_OSPEEDR9_0 4150,332823
#define GPIO_OSPEEDER_OSPEEDR9_1 4151,332882
#define GPIO_OSPEEDER_OSPEEDR10 4152,332941
#define GPIO_OSPEEDER_OSPEEDR10_0 4153,333000
#define GPIO_OSPEEDER_OSPEEDR10_1 4154,333059
#define GPIO_OSPEEDER_OSPEEDR11 4155,333118
#define GPIO_OSPEEDER_OSPEEDR11_0 4156,333177
#define GPIO_OSPEEDER_OSPEEDR11_1 4157,333236
#define GPIO_OSPEEDER_OSPEEDR12 4158,333295
#define GPIO_OSPEEDER_OSPEEDR12_0 4159,333354
#define GPIO_OSPEEDER_OSPEEDR12_1 4160,333413
#define GPIO_OSPEEDER_OSPEEDR13 4161,333472
#define GPIO_OSPEEDER_OSPEEDR13_0 4162,333531
#define GPIO_OSPEEDER_OSPEEDR13_1 4163,333590
#define GPIO_OSPEEDER_OSPEEDR14 4164,333649
#define GPIO_OSPEEDER_OSPEEDR14_0 4165,333708
#define GPIO_OSPEEDER_OSPEEDR14_1 4166,333767
#define GPIO_OSPEEDER_OSPEEDR15 4167,333826
#define GPIO_OSPEEDER_OSPEEDR15_0 4168,333885
#define GPIO_OSPEEDER_OSPEEDR15_1 4169,333944
#define GPIO_PUPDR_PUPDR0 4172,334110
#define GPIO_PUPDR_PUPDR0_0 4173,334169
#define GPIO_PUPDR_PUPDR0_1 4174,334228
#define GPIO_PUPDR_PUPDR1 4175,334287
#define GPIO_PUPDR_PUPDR1_0 4176,334346
#define GPIO_PUPDR_PUPDR1_1 4177,334405
#define GPIO_PUPDR_PUPDR2 4178,334464
#define GPIO_PUPDR_PUPDR2_0 4179,334523
#define GPIO_PUPDR_PUPDR2_1 4180,334582
#define GPIO_PUPDR_PUPDR3 4181,334641
#define GPIO_PUPDR_PUPDR3_0 4182,334700
#define GPIO_PUPDR_PUPDR3_1 4183,334759
#define GPIO_PUPDR_PUPDR4 4184,334818
#define GPIO_PUPDR_PUPDR4_0 4185,334877
#define GPIO_PUPDR_PUPDR4_1 4186,334936
#define GPIO_PUPDR_PUPDR5 4187,334995
#define GPIO_PUPDR_PUPDR5_0 4188,335054
#define GPIO_PUPDR_PUPDR5_1 4189,335113
#define GPIO_PUPDR_PUPDR6 4190,335172
#define GPIO_PUPDR_PUPDR6_0 4191,335231
#define GPIO_PUPDR_PUPDR6_1 4192,335290
#define GPIO_PUPDR_PUPDR7 4193,335349
#define GPIO_PUPDR_PUPDR7_0 4194,335408
#define GPIO_PUPDR_PUPDR7_1 4195,335467
#define GPIO_PUPDR_PUPDR8 4196,335526
#define GPIO_PUPDR_PUPDR8_0 4197,335585
#define GPIO_PUPDR_PUPDR8_1 4198,335644
#define GPIO_PUPDR_PUPDR9 4199,335703
#define GPIO_PUPDR_PUPDR9_0 4200,335762
#define GPIO_PUPDR_PUPDR9_1 4201,335821
#define GPIO_PUPDR_PUPDR10 4202,335880
#define GPIO_PUPDR_PUPDR10_0 4203,335939
#define GPIO_PUPDR_PUPDR10_1 4204,335998
#define GPIO_PUPDR_PUPDR11 4205,336057
#define GPIO_PUPDR_PUPDR11_0 4206,336116
#define GPIO_PUPDR_PUPDR11_1 4207,336175
#define GPIO_PUPDR_PUPDR12 4208,336234
#define GPIO_PUPDR_PUPDR12_0 4209,336293
#define GPIO_PUPDR_PUPDR12_1 4210,336352
#define GPIO_PUPDR_PUPDR13 4211,336411
#define GPIO_PUPDR_PUPDR13_0 4212,336470
#define GPIO_PUPDR_PUPDR13_1 4213,336529
#define GPIO_PUPDR_PUPDR14 4214,336588
#define GPIO_PUPDR_PUPDR14_0 4215,336647
#define GPIO_PUPDR_PUPDR14_1 4216,336706
#define GPIO_PUPDR_PUPDR15 4217,336765
#define GPIO_PUPDR_PUPDR15_0 4218,336824
#define GPIO_PUPDR_PUPDR15_1 4219,336883
#define GPIO_IDR_0 4222,337026
#define GPIO_IDR_1 4223,337085
#define GPIO_IDR_2 4224,337144
#define GPIO_IDR_3 4225,337203
#define GPIO_IDR_4 4226,337262
#define GPIO_IDR_5 4227,337321
#define GPIO_IDR_6 4228,337380
#define GPIO_IDR_7 4229,337439
#define GPIO_IDR_8 4230,337498
#define GPIO_IDR_9 4231,337557
#define GPIO_IDR_10 4232,337616
#define GPIO_IDR_11 4233,337675
#define GPIO_IDR_12 4234,337734
#define GPIO_IDR_13 4235,337793
#define GPIO_IDR_14 4236,337852
#define GPIO_IDR_15 4237,337911
#define GPIO_ODR_0 4240,338054
#define GPIO_ODR_1 4241,338113
#define GPIO_ODR_2 4242,338172
#define GPIO_ODR_3 4243,338231
#define GPIO_ODR_4 4244,338290
#define GPIO_ODR_5 4245,338349
#define GPIO_ODR_6 4246,338408
#define GPIO_ODR_7 4247,338467
#define GPIO_ODR_8 4248,338526
#define GPIO_ODR_9 4249,338585
#define GPIO_ODR_10 4250,338644
#define GPIO_ODR_11 4251,338703
#define GPIO_ODR_12 4252,338762
#define GPIO_ODR_13 4253,338821
#define GPIO_ODR_14 4254,338880
#define GPIO_ODR_15 4255,338939
#define GPIO_BSRR_BS_0 4258,339082
#define GPIO_BSRR_BS_1 4259,339141
#define GPIO_BSRR_BS_2 4260,339200
#define GPIO_BSRR_BS_3 4261,339259
#define GPIO_BSRR_BS_4 4262,339318
#define GPIO_BSRR_BS_5 4263,339377
#define GPIO_BSRR_BS_6 4264,339436
#define GPIO_BSRR_BS_7 4265,339495
#define GPIO_BSRR_BS_8 4266,339554
#define GPIO_BSRR_BS_9 4267,339613
#define GPIO_BSRR_BS_10 4268,339672
#define GPIO_BSRR_BS_11 4269,339731
#define GPIO_BSRR_BS_12 4270,339790
#define GPIO_BSRR_BS_13 4271,339849
#define GPIO_BSRR_BS_14 4272,339908
#define GPIO_BSRR_BS_15 4273,339967
#define GPIO_BSRR_BR_0 4274,340026
#define GPIO_BSRR_BR_1 4275,340085
#define GPIO_BSRR_BR_2 4276,340144
#define GPIO_BSRR_BR_3 4277,340203
#define GPIO_BSRR_BR_4 4278,340262
#define GPIO_BSRR_BR_5 4279,340321
#define GPIO_BSRR_BR_6 4280,340380
#define GPIO_BSRR_BR_7 4281,340439
#define GPIO_BSRR_BR_8 4282,340498
#define GPIO_BSRR_BR_9 4283,340557
#define GPIO_BSRR_BR_10 4284,340616
#define GPIO_BSRR_BR_11 4285,340675
#define GPIO_BSRR_BR_12 4286,340734
#define GPIO_BSRR_BR_13 4287,340793
#define GPIO_BSRR_BR_14 4288,340852
#define GPIO_BSRR_BR_15 4289,340911
#define GPIO_LCKR_LCK0 4292,341054
#define GPIO_LCKR_LCK1 4293,341113
#define GPIO_LCKR_LCK2 4294,341172
#define GPIO_LCKR_LCK3 4295,341231
#define GPIO_LCKR_LCK4 4296,341290
#define GPIO_LCKR_LCK5 4297,341349
#define GPIO_LCKR_LCK6 4298,341408
#define GPIO_LCKR_LCK7 4299,341467
#define GPIO_LCKR_LCK8 4300,341526
#define GPIO_LCKR_LCK9 4301,341585
#define GPIO_LCKR_LCK10 4302,341644
#define GPIO_LCKR_LCK11 4303,341703
#define GPIO_LCKR_LCK12 4304,341762
#define GPIO_LCKR_LCK13 4305,341821
#define GPIO_LCKR_LCK14 4306,341880
#define GPIO_LCKR_LCK15 4307,341939
#define GPIO_LCKR_LCKK 4308,341998
#define GPIO_AFRL_AFRL0 4311,342141
#define GPIO_AFRL_AFRL1 4312,342200
#define GPIO_AFRL_AFRL2 4313,342259
#define GPIO_AFRL_AFRL3 4314,342318
#define GPIO_AFRL_AFRL4 4315,342377
#define GPIO_AFRL_AFRL5 4316,342436
#define GPIO_AFRL_AFRL6 4317,342495
#define GPIO_AFRL_AFRL7 4318,342554
#define GPIO_AFRH_AFRH0 4321,342697
#define GPIO_AFRH_AFRH1 4322,342756
#define GPIO_AFRH_AFRH2 4323,342815
#define GPIO_AFRH_AFRH3 4324,342874
#define GPIO_AFRH_AFRH4 4325,342933
#define GPIO_AFRH_AFRH5 4326,342992
#define GPIO_AFRH_AFRH6 4327,343051
#define GPIO_AFRH_AFRH7 4328,343110
#define GPIO_BRR_BR_0 4331,343253
#define GPIO_BRR_BR_1 4332,343312
#define GPIO_BRR_BR_2 4333,343371
#define GPIO_BRR_BR_3 4334,343430
#define GPIO_BRR_BR_4 4335,343489
#define GPIO_BRR_BR_5 4336,343548
#define GPIO_BRR_BR_6 4337,343607
#define GPIO_BRR_BR_7 4338,343666
#define GPIO_BRR_BR_8 4339,343725
#define GPIO_BRR_BR_9 4340,343784
#define GPIO_BRR_BR_10 4341,343843
#define GPIO_BRR_BR_11 4342,343902
#define GPIO_BRR_BR_12 4343,343961
#define GPIO_BRR_BR_13 4344,344020
#define GPIO_BRR_BR_14 4345,344079
#define GPIO_BRR_BR_15 4346,344138
#define  I2C_CR1_PE 4354,344690
#define  I2C_CR1_TXIE 4355,344792
#define  I2C_CR1_RXIE 4356,344896
#define  I2C_CR1_ADDRIE 4357,345000
#define  I2C_CR1_NACKIE 4358,345115
#define  I2C_CR1_STOPIE 4359,345230
#define  I2C_CR1_TCIE 4360,345346
#define  I2C_CR1_ERRIE 4361,345465
#define  I2C_CR1_DFN 4362,345573
#define  I2C_CR1_ANFOFF 4363,345678
#define  I2C_CR1_SWRST 4364,345786
#define  I2C_CR1_TXDMAEN 4365,345885
#define  I2C_CR1_RXDMAEN 4366,346002
#define  I2C_CR1_SBC 4367,346116
#define  I2C_CR1_NOSTRETCH 4368,346219
#define  I2C_CR1_WUPEN 4369,346328
#define  I2C_CR1_GCEN 4370,346436
#define  I2C_CR1_SMBHEN 4371,346540
#define  I2C_CR1_SMBDEN 4372,346650
#define  I2C_CR1_ALERTEN 4373,346770
#define  I2C_CR1_PECEN 4374,346873
#define  I2C_CR2_SADD 4377,347051
#define  I2C_CR2_RD_WRN 4378,347163
#define  I2C_CR2_ADD10 4379,347280
#define  I2C_CR2_HEAD10R 4380,347401
#define  I2C_CR2_START 4381,347541
#define  I2C_CR2_STOP 4382,347642
#define  I2C_CR2_NACK 4383,347756
#define  I2C_CR2_NBYTES 4384,347869
#define  I2C_CR2_RELOAD 4385,347969
#define  I2C_CR2_AUTOEND 4386,348072
#define  I2C_CR2_PECBYTE 4387,348189
#define  I2C_OAR1_OA1 4390,348383
#define  I2C_OAR1_OA1MODE 4391,348491
#define  I2C_OAR1_OA1EN 4392,348601
#define  I2C_OAR2_OA2 4395,348790
#define  I2C_OAR2_OA2MSK 4396,348898
#define  I2C_OAR2_OA2EN 4397,349002
#define  I2C_TIMINGR_SCLL 4400,349191
#define  I2C_TIMINGR_SCLH 4401,349304
#define  I2C_TIMINGR_SDADEL 4402,349418
#define  I2C_TIMINGR_SCLDEL 4403,349517
#define  I2C_TIMINGR_PRESC 4404,349617
#define  I2C_TIMEOUTR_TIMEOUTA 4407,349803
#define  I2C_TIMEOUTR_TIDLE 4408,349901
#define  I2C_TIMEOUTR_TIMOUTEN 4409,350014
#define  I2C_TIMEOUTR_TIMEOUTB 4410,350119
#define  I2C_TIMEOUTR_TEXTEN 4411,350216
#define  I2C_ISR_TXE 4414,350414
#define  I2C_ISR_TXIS 4415,350527
#define  I2C_ISR_RXNE 4416,350637
#define  I2C_ISR_ADDR 4417,350753
#define  I2C_ISR_NACKF 4418,350865
#define  I2C_ISR_STOPF 4419,350968
#define  I2C_ISR_TC 4420,351072
#define  I2C_ISR_TCR 4421,351188
#define  I2C_ISR_BERR 4422,351297
#define  I2C_ISR_ARLO 4423,351391
#define  I2C_ISR_OVR 4424,351492
#define  I2C_ISR_PECERR 4425,351593
#define  I2C_ISR_TIMEOUT 4426,351700
#define  I2C_ISR_ALERT 4427,351815
#define  I2C_ISR_BUSY 4428,351911
#define  I2C_ISR_DIR 4429,352004
#define  I2C_ISR_ADDCODE 4430,352120
#define  I2C_ICR_ADDRCF 4433,352320
#define  I2C_ICR_NACKCF 4434,352431
#define  I2C_ICR_STOPCF 4435,352531
#define  I2C_ICR_BERRCF 4436,352641
#define  I2C_ICR_ARLOCF 4437,352746
#define  I2C_ICR_OVRCF 4438,352858
#define  I2C_ICR_PECCF 4439,352970
#define  I2C_ICR_TIMOUTCF 4440,353075
#define  I2C_ICR_ALERTCF 4441,353178
#define  I2C_PECR_PEC 4444,353363
#define  I2C_RXDR_RXDATA 4447,353545
#define  I2C_TXDR_TXDATA 4450,353733
#define  IWDG_KR_KEY 4459,354333
#define  IWDG_PR_PR 4462,354536
#define  IWDG_PR_PR_0 4463,354648
#define  IWDG_PR_PR_1 4464,354738
#define  IWDG_PR_PR_2 4465,354828
#define  IWDG_RLR_RL 4468,355002
#define  IWDG_SR_PVU 4471,355200
#define  IWDG_SR_RVU 4472,355316
#define  IWDG_SR_WVU 4473,355437
#define  IWDG_WINR_WIN 4476,355642
#define  PWR_CR_LPSDSR 4484,356250
#define  PWR_CR_PDDS 4485,356367
#define  PWR_CR_CWUF 4486,356465
#define  PWR_CR_CSBF 4487,356560
#define  PWR_CR_PVDE 4488,356656
#define  PWR_CR_PLS 4490,356765
#define  PWR_CR_PLS_0 4491,356878
#define  PWR_CR_PLS_1 4492,356961
#define  PWR_CR_PLS_2 4493,357044
#define  PWR_CR_PLS_LEV0 4496,357162
#define  PWR_CR_PLS_LEV1 4497,357251
#define  PWR_CR_PLS_LEV2 4498,357340
#define  PWR_CR_PLS_LEV3 4499,357429
#define  PWR_CR_PLS_LEV4 4500,357518
#define  PWR_CR_PLS_LEV5 4501,357607
#define  PWR_CR_PLS_LEV6 4502,357696
#define  PWR_CR_PLS_LEV7 4503,357785
#define  PWR_CR_DBP 4505,357876
#define  PWR_CSR_WUF 4508,358076
#define  PWR_CSR_SBF 4509,358165
#define  PWR_CSR_PVDO 4510,358255
#define  PWR_CSR_VREFINTRDYF 4511,358343
#define  PWR_CSR_EWUP1 4513,358470
#define  PWR_CSR_EWUP2 4514,358565
#define  PWR_CSR_EWUP3 4515,358660
#define  RCC_CR_HSION 4523,359249
#define  RCC_CR_HSIRDY 4524,359318
#define  RCC_CR_HSITRIM 4526,359389
#define  RCC_CR_HSITRIM_0 4527,359458
#define  RCC_CR_HSITRIM_1 4528,359539
#define  RCC_CR_HSITRIM_2 4529,359620
#define  RCC_CR_HSITRIM_3 4530,359701
#define  RCC_CR_HSITRIM_4 4531,359782
#define  RCC_CR_HSICAL 4533,359865
#define  RCC_CR_HSICAL_0 4534,359934
#define  RCC_CR_HSICAL_1 4535,360015
#define  RCC_CR_HSICAL_2 4536,360096
#define  RCC_CR_HSICAL_3 4537,360177
#define  RCC_CR_HSICAL_4 4538,360258
#define  RCC_CR_HSICAL_5 4539,360339
#define  RCC_CR_HSICAL_6 4540,360420
#define  RCC_CR_HSICAL_7 4541,360501
#define  RCC_CR_HSEON 4543,360584
#define  RCC_CR_HSERDY 4544,360653
#define  RCC_CR_HSEBYP 4545,360722
#define  RCC_CR_CSSON 4546,360791
#define  RCC_CR_PLLON 4548,360862
#define  RCC_CR_PLLRDY 4549,360931
#define  RCC_CFGR_SW 4553,361110
#define  RCC_CFGR_SW_0 4554,361229
#define  RCC_CFGR_SW_1 4555,361319
#define  RCC_CFGR_SW_HSI 4557,361411
#define  RCC_CFGR_SW_HSE 4558,361524
#define  RCC_CFGR_SW_PLL 4559,361637
#define  RCC_CFGR_SWS 4562,361779
#define  RCC_CFGR_SWS_0 4563,361906
#define  RCC_CFGR_SWS_1 4564,361996
#define  RCC_CFGR_SWS_HSI 4566,362088
#define  RCC_CFGR_SWS_HSE 4567,362208
#define  RCC_CFGR_SWS_PLL 4568,362328
#define  RCC_CFGR_HPRE 4571,362467
#define  RCC_CFGR_HPRE_0 4572,362582
#define  RCC_CFGR_HPRE_1 4573,362672
#define  RCC_CFGR_HPRE_2 4574,362762
#define  RCC_CFGR_HPRE_3 4575,362852
#define  RCC_CFGR_HPRE_DIV1 4577,362944
#define  RCC_CFGR_HPRE_DIV2 4578,363047
#define  RCC_CFGR_HPRE_DIV4 4579,363151
#define  RCC_CFGR_HPRE_DIV8 4580,363255
#define  RCC_CFGR_HPRE_DIV16 4581,363359
#define  RCC_CFGR_HPRE_DIV64 4582,363464
#define  RCC_CFGR_HPRE_DIV128 4583,363569
#define  RCC_CFGR_HPRE_DIV256 4584,363675
#define  RCC_CFGR_HPRE_DIV512 4585,363781
#define  RCC_CFGR_PPRE1 4588,363918
#define  RCC_CFGR_PPRE1_0 4589,364034
#define  RCC_CFGR_PPRE1_1 4590,364124
#define  RCC_CFGR_PPRE1_2 4591,364214
#define  RCC_CFGR_PPRE1_DIV1 4593,364306
#define  RCC_CFGR_PPRE1_DIV2 4594,364407
#define  RCC_CFGR_PPRE1_DIV4 4595,364509
#define  RCC_CFGR_PPRE1_DIV8 4596,364611
#define  RCC_CFGR_PPRE1_DIV16 4597,364713
#define  RCC_CFGR_PPRE2 4600,364847
#define  RCC_CFGR_PPRE2_0 4601,364963
#define  RCC_CFGR_PPRE2_1 4602,365053
#define  RCC_CFGR_PPRE2_2 4603,365143
#define  RCC_CFGR_PPRE2_DIV1 4605,365235
#define  RCC_CFGR_PPRE2_DIV2 4606,365336
#define  RCC_CFGR_PPRE2_DIV4 4607,365438
#define  RCC_CFGR_PPRE2_DIV8 4608,365540
#define  RCC_CFGR_PPRE2_DIV16 4609,365642
#define  RCC_CFGR_PLLSRC 4611,365747
#define  RCC_CFGR_PLLXTPRE 4613,365856
#define  RCC_CFGR_PLLMULL 4616,365998
#define  RCC_CFGR_PLLMULL_0 4617,366127
#define  RCC_CFGR_PLLMULL_1 4618,366217
#define  RCC_CFGR_PLLMULL_2 4619,366307
#define  RCC_CFGR_PLLMULL_3 4620,366397
#define  RCC_CFGR_PLLSRC_HSI_Div2 4622,366489
#define  RCC_CFGR_PLLSRC_PREDIV1 4623,366631
#define  RCC_CFGR_PLLXTPRE_PREDIV1 4625,366766
#define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 4626,366890
#define  RCC_CFGR_PLLMULL2 4628,367017
#define  RCC_CFGR_PLLMULL3 4629,367119
#define  RCC_CFGR_PLLMULL4 4630,367221
#define  RCC_CFGR_PLLMULL5 4631,367323
#define  RCC_CFGR_PLLMULL6 4632,367425
#define  RCC_CFGR_PLLMULL7 4633,367527
#define  RCC_CFGR_PLLMULL8 4634,367629
#define  RCC_CFGR_PLLMULL9 4635,367731
#define  RCC_CFGR_PLLMULL10 4636,367833
#define  RCC_CFGR_PLLMULL11 4637,367935
#define  RCC_CFGR_PLLMULL12 4638,368038
#define  RCC_CFGR_PLLMULL13 4639,368141
#define  RCC_CFGR_PLLMULL14 4640,368244
#define  RCC_CFGR_PLLMULL15 4641,368347
#define  RCC_CFGR_PLLMULL16 4642,368450
#define  RCC_CFGR_USBPRE 4645,368582
#define  RCC_CFGR_I2SSRC 4648,368709
#define  RCC_CFGR_MCO 4651,368858
#define  RCC_CFGR_MCO_0 4652,368987
#define  RCC_CFGR_MCO_1 4653,369077
#define  RCC_CFGR_MCO_2 4654,369167
#define  RCC_CFGR_MCO_NOCLOCK 4656,369259
#define  RCC_CFGR_MCO_LSI 4657,369352
#define  RCC_CFGR_MCO_LSE 4658,369469
#define  RCC_CFGR_MCO_SYSCLK 4659,369586
#define  RCC_CFGR_MCO_HSI 4660,369706
#define  RCC_CFGR_MCO_HSE 4661,369823
#define  RCC_CFGR_MCO_PLL 4662,369941
#define  RCC_CFGR_MCOF 4664,370073
#define  RCC_CIR_LSIRDYF 4667,370277
#define  RCC_CIR_LSERDYF 4668,370386
#define  RCC_CIR_HSIRDYF 4669,370495
#define  RCC_CIR_HSERDYF 4670,370604
#define  RCC_CIR_PLLRDYF 4671,370713
#define  RCC_CIR_CSSF 4672,370822
#define  RCC_CIR_LSIRDYIE 4673,370943
#define  RCC_CIR_LSERDYIE 4674,371054
#define  RCC_CIR_HSIRDYIE 4675,371165
#define  RCC_CIR_HSERDYIE 4676,371276
#define  RCC_CIR_PLLRDYIE 4677,371387
#define  RCC_CIR_LSIRDYC 4678,371498
#define  RCC_CIR_LSERDYC 4679,371608
#define  RCC_CIR_HSIRDYC 4680,371718
#define  RCC_CIR_HSERDYC 4681,371828
#define  RCC_CIR_PLLRDYC 4682,371938
#define  RCC_CIR_CSSC 4683,372048
#define  RCC_APB2RSTR_SYSCFGRST 4686,372255
#define  RCC_APB2RSTR_TIM1RST 4687,372352
#define  RCC_APB2RSTR_SPI1RST 4688,372447
#define  RCC_APB2RSTR_TIM8RST 4689,372542
#define  RCC_APB2RSTR_USART1RST 4690,372637
#define  RCC_APB2RSTR_TIM15RST 4691,372734
#define  RCC_APB2RSTR_TIM16RST 4692,372830
#define  RCC_APB2RSTR_TIM17RST 4693,372926
#define  RCC_APB1RSTR_TIM2RST 4696,373108
#define  RCC_APB1RSTR_TIM3RST 4697,373206
#define  RCC_APB1RSTR_TIM4RST 4698,373304
#define  RCC_APB1RSTR_TIM6RST 4699,373402
#define  RCC_APB1RSTR_TIM7RST 4700,373500
#define  RCC_APB1RSTR_WWDGRST 4701,373598
#define  RCC_APB1RSTR_SPI2RST 4702,373704
#define  RCC_APB1RSTR_SPI3RST 4703,373799
#define  RCC_APB1RSTR_USART2RST 4704,373894
#define  RCC_APB1RSTR_USART3RST 4705,373992
#define  RCC_APB1RSTR_UART4RST 4706,374090
#define  RCC_APB1RSTR_UART5RST 4707,374187
#define  RCC_APB1RSTR_I2C1RST 4708,374284
#define  RCC_APB1RSTR_I2C2RST 4709,374380
#define  RCC_APB1RSTR_USBRST 4710,374476
#define  RCC_APB1RSTR_CAN1RST 4711,374570
#define  RCC_APB1RSTR_PWRRST 4712,374664
#define  RCC_APB1RSTR_DACRST 4713,374758
#define  RCC_AHBENR_DMA1EN 4716,374936
#define  RCC_AHBENR_DMA2EN 4717,375038
#define  RCC_AHBENR_SRAMEN 4718,375140
#define  RCC_AHBENR_FLITFEN 4719,375252
#define  RCC_AHBENR_CRCEN 4720,375355
#define  RCC_AHBENR_GPIOAEN 4721,375456
#define  RCC_AHBENR_GPIOBEN 4722,375559
#define  RCC_AHBENR_GPIOCEN 4723,375662
#define  RCC_AHBENR_GPIODEN 4724,375765
#define  RCC_AHBENR_GPIOEEN 4725,375868
#define  RCC_AHBENR_GPIOFEN 4726,375971
#define  RCC_AHBENR_TSEN 4727,376074
#define  RCC_AHBENR_ADC12EN 4728,376174
#define  RCC_AHBENR_ADC34EN 4729,376282
#define  RCC_APB2ENR_SYSCFGEN 4732,376474
#define  RCC_APB2ENR_TIM1EN 4733,376578
#define  RCC_APB2ENR_SPI1EN 4734,376680
#define  RCC_APB2ENR_TIM8EN 4735,376782
#define  RCC_APB2ENR_USART1EN 4736,376884
#define  RCC_APB2ENR_TIM15EN 4737,376988
#define  RCC_APB2ENR_TIM16EN 4738,377091
#define  RCC_APB2ENR_TIM17EN 4739,377194
#define  RCC_APB1ENR_TIM2EN 4742,377382
#define  RCC_APB1ENR_TIM3EN 4743,377487
#define  RCC_APB1ENR_TIM4EN 4744,377592
#define  RCC_APB1ENR_TIM6EN 4745,377697
#define  RCC_APB1ENR_TIM7EN 4746,377802
#define  RCC_APB1ENR_WWDGEN 4747,377907
#define  RCC_APB1ENR_SPI2EN 4748,378020
#define  RCC_APB1ENR_SPI3EN 4749,378122
#define  RCC_APB1ENR_USART2EN 4750,378224
#define  RCC_APB1ENR_USART3EN 4751,378329
#define  RCC_APB1ENR_UART3EN 4752,378434
#define  RCC_APB1ENR_UART4EN 4753,378538
#define  RCC_APB1ENR_I2C1EN 4754,378642
#define  RCC_APB1ENR_I2C2EN 4755,378745
#define  RCC_APB1ENR_USBEN 4756,378848
#define  RCC_APB1ENR_CAN1EN 4757,378949
#define  RCC_APB1ENR_PWREN 4758,379050
#define  RCC_APB1ENR_DACEN 4759,379151
#define  RCC_BDCR_LSEON 4762,379336
#define  RCC_BDCR_LSERDY 4763,379457
#define  RCC_BDCR_LSEBYP 4764,379577
#define  RCC_BDCR_LSEDRV 4766,379700
#define  RCC_BDCR_LSEDRV_0 4767,379829
#define  RCC_BDCR_LSEDRV_1 4768,379919
#define  RCC_BDCR_RTCSEL 4771,380013
#define  RCC_BDCR_RTCSEL_0 4772,380143
#define  RCC_BDCR_RTCSEL_1 4773,380233
#define  RCC_BDCR_RTCSEL_NOCLOCK 4776,380352
#define  RCC_BDCR_RTCSEL_LSE 4777,380445
#define  RCC_BDCR_RTCSEL_LSI 4778,380568
#define  RCC_BDCR_RTCSEL_HSE 4779,380691
#define  RCC_BDCR_RTCEN 4781,380830
#define  RCC_BDCR_BDRST 4782,380931
#define  RCC_CSR_LSION 4785,381129
#define  RCC_CSR_LSIRDY 4786,381250
#define  RCC_CSR_RMVF 4787,381370
#define  RCC_CSR_OBLRSTF 4788,381472
#define  RCC_CSR_PINRSTF 4789,381571
#define  RCC_CSR_PORRSTF 4790,381670
#define  RCC_CSR_SFTRSTF 4791,381773
#define  RCC_CSR_IWDGRSTF 4792,381877
#define  RCC_CSR_WWDGRSTF 4793,381993
#define  RCC_CSR_LPWRRSTF 4794,382104
#define  RCC_AHBRSTR_GPIOARST 4797,382293
#define  RCC_AHBRSTR_GPIOBRST 4798,382390
#define  RCC_AHBRSTR_GPIOCRST 4799,382487
#define  RCC_AHBRSTR_GPIODRST 4800,382584
#define  RCC_AHBRSTR_GPIOFRST 4801,382681
#define  RCC_AHBRSTR_TSRST 4802,382778
#define  RCC_AHBRSTR_ADC12RST 4803,382872
#define  RCC_AHBRSTR_ADC34RST 4804,382975
#define  RCC_CFGR2_PREDIV1 4808,383193
#define  RCC_CFGR2_PREDIV1_0 4809,383295
#define  RCC_CFGR2_PREDIV1_1 4810,383385
#define  RCC_CFGR2_PREDIV1_2 4811,383475
#define  RCC_CFGR2_PREDIV1_3 4812,383565
#define  RCC_CFGR2_PREDIV1_DIV1 4814,383657
#define  RCC_CFGR2_PREDIV1_DIV2 4815,383773
#define  RCC_CFGR2_PREDIV1_DIV3 4816,383890
#define  RCC_CFGR2_PREDIV1_DIV4 4817,384007
#define  RCC_CFGR2_PREDIV1_DIV5 4818,384124
#define  RCC_CFGR2_PREDIV1_DIV6 4819,384241
#define  RCC_CFGR2_PREDIV1_DIV7 4820,384358
#define  RCC_CFGR2_PREDIV1_DIV8 4821,384475
#define  RCC_CFGR2_PREDIV1_DIV9 4822,384592
#define  RCC_CFGR2_PREDIV1_DIV10 4823,384709
#define  RCC_CFGR2_PREDIV1_DIV11 4824,384827
#define  RCC_CFGR2_PREDIV1_DIV12 4825,384945
#define  RCC_CFGR2_PREDIV1_DIV13 4826,385063
#define  RCC_CFGR2_PREDIV1_DIV14 4827,385181
#define  RCC_CFGR2_PREDIV1_DIV15 4828,385299
#define  RCC_CFGR2_PREDIV1_DIV16 4829,385417
#define  RCC_CFGR2_ADCPRE12 4832,385569
#define  RCC_CFGR2_ADCPRE12_0 4833,385672
#define  RCC_CFGR2_ADCPRE12_1 4834,385762
#define  RCC_CFGR2_ADCPRE12_2 4835,385852
#define  RCC_CFGR2_ADCPRE12_3 4836,385942
#define  RCC_CFGR2_ADCPRE12_4 4837,386032
#define  RCC_CFGR2_ADCPRE12_NO 4839,386124
#define  RCC_CFGR2_ADCPRE12_DIV1 4840,386254
#define  RCC_CFGR2_ADCPRE12_DIV2 4841,386367
#define  RCC_CFGR2_ADCPRE12_DIV4 4842,386480
#define  RCC_CFGR2_ADCPRE12_DIV6 4843,386593
#define  RCC_CFGR2_ADCPRE12_DIV8 4844,386706
#define  RCC_CFGR2_ADCPRE12_DIV10 4845,386819
#define  RCC_CFGR2_ADCPRE12_DIV12 4846,386933
#define  RCC_CFGR2_ADCPRE12_DIV16 4847,387047
#define  RCC_CFGR2_ADCPRE12_DIV32 4848,387161
#define  RCC_CFGR2_ADCPRE12_DIV64 4849,387275
#define  RCC_CFGR2_ADCPRE12_DIV128 4850,387389
#define  RCC_CFGR2_ADCPRE12_DIV256 4851,387504
#define  RCC_CFGR2_ADCPRE34 4854,387653
#define  RCC_CFGR2_ADCPRE34_0 4855,387757
#define  RCC_CFGR2_ADCPRE34_1 4856,387847
#define  RCC_CFGR2_ADCPRE34_2 4857,387937
#define  RCC_CFGR2_ADCPRE34_3 4858,388027
#define  RCC_CFGR2_ADCPRE34_4 4859,388117
#define  RCC_CFGR2_ADCPRE34_NO 4861,388209
#define  RCC_CFGR2_ADCPRE34_DIV1 4862,388339
#define  RCC_CFGR2_ADCPRE34_DIV2 4863,388452
#define  RCC_CFGR2_ADCPRE34_DIV4 4864,388565
#define  RCC_CFGR2_ADCPRE34_DIV6 4865,388678
#define  RCC_CFGR2_ADCPRE34_DIV8 4866,388791
#define  RCC_CFGR2_ADCPRE34_DIV10 4867,388904
#define  RCC_CFGR2_ADCPRE34_DIV12 4868,389018
#define  RCC_CFGR2_ADCPRE34_DIV16 4869,389132
#define  RCC_CFGR2_ADCPRE34_DIV32 4870,389246
#define  RCC_CFGR2_ADCPRE34_DIV64 4871,389360
#define  RCC_CFGR2_ADCPRE34_DIV128 4872,389474
#define  RCC_CFGR2_ADCPRE34_DIV256 4873,389589
#define  RCC_CFGR3_USART1SW 4876,389788
#define  RCC_CFGR3_USART1SW_0 4877,389891
#define  RCC_CFGR3_USART1SW_1 4878,389981
#define  RCC_CFGR3_I2CSW 4880,390073
#define  RCC_CFGR3_I2C1SW 4881,390168
#define  RCC_CFGR3_I2C2SW 4882,390265
#define  RCC_CFGR3_TIMSW 4884,390363
#define  RCC_CFGR3_TIM1SW 4885,390458
#define  RCC_CFGR3_TIM8SW 4886,390555
#define  RCC_CFGR3_USART2SW 4888,390653
#define  RCC_CFGR3_USART2SW_0 4889,390756
#define  RCC_CFGR3_USART2SW_1 4890,390846
#define  RCC_CFGR3_USART3SW 4892,390938
#define  RCC_CFGR3_USART3SW_0 4893,391041
#define  RCC_CFGR3_USART3SW_1 4894,391131
#define  RCC_CFGR3_UART4SW 4896,391223
#define  RCC_CFGR3_UART4SW_0 4897,391325
#define  RCC_CFGR3_UART4SW_1 4898,391415
#define  RCC_CFGR3_UART5SW 4900,391507
#define  RCC_CFGR3_UART5SW_0 4901,391609
#define  RCC_CFGR3_UART5SW_1 4902,391699
#define RTC_TR_PM 4910,392283
#define RTC_TR_HT 4911,392352
#define RTC_TR_HT_0 4912,392421
#define RTC_TR_HT_1 4913,392490
#define RTC_TR_HU 4914,392559
#define RTC_TR_HU_0 4915,392628
#define RTC_TR_HU_1 4916,392697
#define RTC_TR_HU_2 4917,392766
#define RTC_TR_HU_3 4918,392835
#define RTC_TR_MNT 4919,392904
#define RTC_TR_MNT_0 4920,392973
#define RTC_TR_MNT_1 4921,393042
#define RTC_TR_MNT_2 4922,393111
#define RTC_TR_MNU 4923,393180
#define RTC_TR_MNU_0 4924,393249
#define RTC_TR_MNU_1 4925,393318
#define RTC_TR_MNU_2 4926,393387
#define RTC_TR_MNU_3 4927,393456
#define RTC_TR_ST 4928,393525
#define RTC_TR_ST_0 4929,393594
#define RTC_TR_ST_1 4930,393663
#define RTC_TR_ST_2 4931,393732
#define RTC_TR_SU 4932,393801
#define RTC_TR_SU_0 4933,393870
#define RTC_TR_SU_1 4934,393939
#define RTC_TR_SU_2 4935,394008
#define RTC_TR_SU_3 4936,394077
#define RTC_DR_YT 4939,394230
#define RTC_DR_YT_0 4940,394299
#define RTC_DR_YT_1 4941,394368
#define RTC_DR_YT_2 4942,394437
#define RTC_DR_YT_3 4943,394506
#define RTC_DR_YU 4944,394575
#define RTC_DR_YU_0 4945,394644
#define RTC_DR_YU_1 4946,394713
#define RTC_DR_YU_2 4947,394782
#define RTC_DR_YU_3 4948,394851
#define RTC_DR_WDU 4949,394920
#define RTC_DR_WDU_0 4950,394989
#define RTC_DR_WDU_1 4951,395058
#define RTC_DR_WDU_2 4952,395127
#define RTC_DR_MT 4953,395196
#define RTC_DR_MU 4954,395265
#define RTC_DR_MU_0 4955,395334
#define RTC_DR_MU_1 4956,395403
#define RTC_DR_MU_2 4957,395472
#define RTC_DR_MU_3 4958,395541
#define RTC_DR_DT 4959,395610
#define RTC_DR_DT_0 4960,395679
#define RTC_DR_DT_1 4961,395748
#define RTC_DR_DU 4962,395817
#define RTC_DR_DU_0 4963,395886
#define RTC_DR_DU_1 4964,395955
#define RTC_DR_DU_2 4965,396024
#define RTC_DR_DU_3 4966,396093
#define RTC_CR_COE 4969,396246
#define RTC_CR_OSEL 4970,396315
#define RTC_CR_OSEL_0 4971,396384
#define RTC_CR_OSEL_1 4972,396453
#define RTC_CR_POL 4973,396522
#define RTC_CR_COSEL 4974,396591
#define RTC_CR_BCK 4975,396660
#define RTC_CR_SUB1H 4976,396729
#define RTC_CR_ADD1H 4977,396798
#define RTC_CR_TSIE 4978,396867
#define RTC_CR_WUTIE 4979,396936
#define RTC_CR_ALRBIE 4980,397005
#define RTC_CR_ALRAIE 4981,397074
#define RTC_CR_TSE 4982,397143
#define RTC_CR_WUTE 4983,397212
#define RTC_CR_ALRBE 4984,397281
#define RTC_CR_ALRAE 4985,397350
#define RTC_CR_FMT 4986,397419
#define RTC_CR_BYPSHAD 4987,397488
#define RTC_CR_REFCKON 4988,397557
#define RTC_CR_TSEDGE 4989,397626
#define RTC_CR_WUCKSEL 4990,397695
#define RTC_CR_WUCKSEL_0 4991,397764
#define RTC_CR_WUCKSEL_1 4992,397833
#define RTC_CR_WUCKSEL_2 4993,397902
#define RTC_ISR_RECALPF 4996,398055
#define RTC_ISR_TAMP3F 4997,398124
#define RTC_ISR_TAMP2F 4998,398193
#define RTC_ISR_TAMP1F 4999,398262
#define RTC_ISR_TSOVF 5000,398331
#define RTC_ISR_TSF 5001,398400
#define RTC_ISR_WUTF 5002,398469
#define RTC_ISR_ALRBF 5003,398538
#define RTC_ISR_ALRAF 5004,398607
#define RTC_ISR_INIT 5005,398676
#define RTC_ISR_INITF 5006,398745
#define RTC_ISR_RSF 5007,398814
#define RTC_ISR_INITS 5008,398883
#define RTC_ISR_SHPF 5009,398952
#define RTC_ISR_WUTWF 5010,399021
#define RTC_ISR_ALRBWF 5011,399090
#define RTC_ISR_ALRAWF 5012,399159
#define RTC_PRER_PREDIV_A 5015,399312
#define RTC_PRER_PREDIV_S 5016,399381
#define RTC_WUTR_WUT 5019,399534
#define RTC_ALRMAR_MSK4 5022,399687
#define RTC_ALRMAR_WDSEL 5023,399756
#define RTC_ALRMAR_DT 5024,399825
#define RTC_ALRMAR_DT_0 5025,399894
#define RTC_ALRMAR_DT_1 5026,399963
#define RTC_ALRMAR_DU 5027,400032
#define RTC_ALRMAR_DU_0 5028,400101
#define RTC_ALRMAR_DU_1 5029,400170
#define RTC_ALRMAR_DU_2 5030,400239
#define RTC_ALRMAR_DU_3 5031,400308
#define RTC_ALRMAR_MSK3 5032,400377
#define RTC_ALRMAR_PM 5033,400446
#define RTC_ALRMAR_HT 5034,400515
#define RTC_ALRMAR_HT_0 5035,400584
#define RTC_ALRMAR_HT_1 5036,400653
#define RTC_ALRMAR_HU 5037,400722
#define RTC_ALRMAR_HU_0 5038,400791
#define RTC_ALRMAR_HU_1 5039,400860
#define RTC_ALRMAR_HU_2 5040,400929
#define RTC_ALRMAR_HU_3 5041,400998
#define RTC_ALRMAR_MSK2 5042,401067
#define RTC_ALRMAR_MNT 5043,401136
#define RTC_ALRMAR_MNT_0 5044,401205
#define RTC_ALRMAR_MNT_1 5045,401274
#define RTC_ALRMAR_MNT_2 5046,401343
#define RTC_ALRMAR_MNU 5047,401412
#define RTC_ALRMAR_MNU_0 5048,401481
#define RTC_ALRMAR_MNU_1 5049,401550
#define RTC_ALRMAR_MNU_2 5050,401619
#define RTC_ALRMAR_MNU_3 5051,401688
#define RTC_ALRMAR_MSK1 5052,401757
#define RTC_ALRMAR_ST 5053,401826
#define RTC_ALRMAR_ST_0 5054,401895
#define RTC_ALRMAR_ST_1 5055,401964
#define RTC_ALRMAR_ST_2 5056,402033
#define RTC_ALRMAR_SU 5057,402102
#define RTC_ALRMAR_SU_0 5058,402171
#define RTC_ALRMAR_SU_1 5059,402240
#define RTC_ALRMAR_SU_2 5060,402309
#define RTC_ALRMAR_SU_3 5061,402378
#define RTC_ALRMBR_MSK4 5064,402531
#define RTC_ALRMBR_WDSEL 5065,402600
#define RTC_ALRMBR_DT 5066,402669
#define RTC_ALRMBR_DT_0 5067,402738
#define RTC_ALRMBR_DT_1 5068,402807
#define RTC_ALRMBR_DU 5069,402876
#define RTC_ALRMBR_DU_0 5070,402945
#define RTC_ALRMBR_DU_1 5071,403014
#define RTC_ALRMBR_DU_2 5072,403083
#define RTC_ALRMBR_DU_3 5073,403152
#define RTC_ALRMBR_MSK3 5074,403221
#define RTC_ALRMBR_PM 5075,403290
#define RTC_ALRMBR_HT 5076,403359
#define RTC_ALRMBR_HT_0 5077,403428
#define RTC_ALRMBR_HT_1 5078,403497
#define RTC_ALRMBR_HU 5079,403566
#define RTC_ALRMBR_HU_0 5080,403635
#define RTC_ALRMBR_HU_1 5081,403704
#define RTC_ALRMBR_HU_2 5082,403773
#define RTC_ALRMBR_HU_3 5083,403842
#define RTC_ALRMBR_MSK2 5084,403911
#define RTC_ALRMBR_MNT 5085,403980
#define RTC_ALRMBR_MNT_0 5086,404049
#define RTC_ALRMBR_MNT_1 5087,404118
#define RTC_ALRMBR_MNT_2 5088,404187
#define RTC_ALRMBR_MNU 5089,404256
#define RTC_ALRMBR_MNU_0 5090,404325
#define RTC_ALRMBR_MNU_1 5091,404394
#define RTC_ALRMBR_MNU_2 5092,404463
#define RTC_ALRMBR_MNU_3 5093,404532
#define RTC_ALRMBR_MSK1 5094,404601
#define RTC_ALRMBR_ST 5095,404670
#define RTC_ALRMBR_ST_0 5096,404739
#define RTC_ALRMBR_ST_1 5097,404808
#define RTC_ALRMBR_ST_2 5098,404877
#define RTC_ALRMBR_SU 5099,404946
#define RTC_ALRMBR_SU_0 5100,405015
#define RTC_ALRMBR_SU_1 5101,405084
#define RTC_ALRMBR_SU_2 5102,405153
#define RTC_ALRMBR_SU_3 5103,405222
#define RTC_WPR_KEY 5106,405375
#define RTC_SSR_SS 5109,405528
#define RTC_SHIFTR_SUBFS 5112,405681
#define RTC_SHIFTR_ADD1S 5113,405750
#define RTC_TSTR_PM 5116,405903
#define RTC_TSTR_HT 5117,405972
#define RTC_TSTR_HT_0 5118,406041
#define RTC_TSTR_HT_1 5119,406110
#define RTC_TSTR_HU 5120,406179
#define RTC_TSTR_HU_0 5121,406248
#define RTC_TSTR_HU_1 5122,406317
#define RTC_TSTR_HU_2 5123,406386
#define RTC_TSTR_HU_3 5124,406455
#define RTC_TSTR_MNT 5125,406524
#define RTC_TSTR_MNT_0 5126,406593
#define RTC_TSTR_MNT_1 5127,406662
#define RTC_TSTR_MNT_2 5128,406731
#define RTC_TSTR_MNU 5129,406800
#define RTC_TSTR_MNU_0 5130,406869
#define RTC_TSTR_MNU_1 5131,406938
#define RTC_TSTR_MNU_2 5132,407007
#define RTC_TSTR_MNU_3 5133,407076
#define RTC_TSTR_ST 5134,407145
#define RTC_TSTR_ST_0 5135,407214
#define RTC_TSTR_ST_1 5136,407283
#define RTC_TSTR_ST_2 5137,407352
#define RTC_TSTR_SU 5138,407421
#define RTC_TSTR_SU_0 5139,407490
#define RTC_TSTR_SU_1 5140,407559
#define RTC_TSTR_SU_2 5141,407628
#define RTC_TSTR_SU_3 5142,407697
#define RTC_TSDR_WDU 5145,407850
#define RTC_TSDR_WDU_0 5146,407919
#define RTC_TSDR_WDU_1 5147,407988
#define RTC_TSDR_WDU_2 5148,408057
#define RTC_TSDR_MT 5149,408126
#define RTC_TSDR_MU 5150,408195
#define RTC_TSDR_MU_0 5151,408264
#define RTC_TSDR_MU_1 5152,408333
#define RTC_TSDR_MU_2 5153,408402
#define RTC_TSDR_MU_3 5154,408471
#define RTC_TSDR_DT 5155,408540
#define RTC_TSDR_DT_0 5156,408609
#define RTC_TSDR_DT_1 5157,408678
#define RTC_TSDR_DU 5158,408747
#define RTC_TSDR_DU_0 5159,408816
#define RTC_TSDR_DU_1 5160,408885
#define RTC_TSDR_DU_2 5161,408954
#define RTC_TSDR_DU_3 5162,409023
#define RTC_TSSSR_SS 5165,409176
#define RTC_CALR_CALP 5168,409328
#define RTC_CALR_CALW8 5169,409397
#define RTC_CALR_CALW16 5170,409466
#define RTC_CALR_CALM 5171,409535
#define RTC_CALR_CALM_0 5172,409604
#define RTC_CALR_CALM_1 5173,409673
#define RTC_CALR_CALM_2 5174,409742
#define RTC_CALR_CALM_3 5175,409811
#define RTC_CALR_CALM_4 5176,409880
#define RTC_CALR_CALM_5 5177,409949
#define RTC_CALR_CALM_6 5178,410018
#define RTC_CALR_CALM_7 5179,410087
#define RTC_CALR_CALM_8 5180,410156
#define RTC_TAFCR_ALARMOUTTYPE 5183,410309
#define RTC_TAFCR_TAMPPUDIS 5184,410378
#define RTC_TAFCR_TAMPPRCH 5185,410447
#define RTC_TAFCR_TAMPPRCH_0 5186,410516
#define RTC_TAFCR_TAMPPRCH_1 5187,410585
#define RTC_TAFCR_TAMPFLT 5188,410654
#define RTC_TAFCR_TAMPFLT_0 5189,410723
#define RTC_TAFCR_TAMPFLT_1 5190,410792
#define RTC_TAFCR_TAMPFREQ 5191,410861
#define RTC_TAFCR_TAMPFREQ_0 5192,410930
#define RTC_TAFCR_TAMPFREQ_1 5193,410999
#define RTC_TAFCR_TAMPFREQ_2 5194,411068
#define RTC_TAFCR_TAMPTS 5195,411137
#define RTC_TAFCR_TAMP3TRG 5196,411206
#define RTC_TAFCR_TAMP3E 5197,411275
#define RTC_TAFCR_TAMP2TRG 5198,411344
#define RTC_TAFCR_TAMP2E 5199,411413
#define RTC_TAFCR_TAMPIE 5200,411482
#define RTC_TAFCR_TAMP1TRG 5201,411551
#define RTC_TAFCR_TAMP1E 5202,411620
#define RTC_ALRMASSR_MASKSS 5205,411773
#define RTC_ALRMASSR_MASKSS_0 5206,411842
#define RTC_ALRMASSR_MASKSS_1 5207,411911
#define RTC_ALRMASSR_MASKSS_2 5208,411980
#define RTC_ALRMASSR_MASKSS_3 5209,412049
#define RTC_ALRMASSR_SS 5210,412118
#define RTC_ALRMBSSR_MASKSS 5213,412271
#define RTC_ALRMBSSR_MASKSS_0 5214,412340
#define RTC_ALRMBSSR_MASKSS_1 5215,412409
#define RTC_ALRMBSSR_MASKSS_2 5216,412478
#define RTC_ALRMBSSR_MASKSS_3 5217,412547
#define RTC_ALRMBSSR_SS 5218,412616
#define RTC_BKP0R 5221,412769
#define RTC_BKP1R 5224,412922
#define RTC_BKP2R 5227,413075
#define RTC_BKP3R 5230,413228
#define RTC_BKP4R 5233,413381
#define RTC_BKP5R 5236,413534
#define RTC_BKP6R 5239,413687
#define RTC_BKP7R 5242,413840
#define RTC_BKP8R 5245,413993
#define RTC_BKP9R 5248,414146
#define RTC_BKP10R 5251,414299
#define RTC_BKP11R 5254,414452
#define RTC_BKP12R 5257,414605
#define RTC_BKP13R 5260,414758
#define RTC_BKP14R 5263,414911
#define RTC_BKP15R 5266,415064
#define  SPI_CR1_CPHA 5274,415627
#define  SPI_CR1_CPOL 5275,415723
#define  SPI_CR1_MSTR 5276,415822
#define  SPI_CR1_BR 5278,415925
#define  SPI_CR1_BR_0 5279,416042
#define  SPI_CR1_BR_1 5280,416132
#define  SPI_CR1_BR_2 5281,416222
#define  SPI_CR1_SPE 5283,416314
#define  SPI_CR1_LSBFIRST 5284,416409
#define  SPI_CR1_SSI 5285,416506
#define  SPI_CR1_SSM 5286,416612
#define  SPI_CR1_RXONLY 5287,416722
#define  SPI_CR1_CRCL 5288,416819
#define  SPI_CR1_CRCNEXT 5289,416914
#define  SPI_CR1_CRCEN 5290,417016
#define  SPI_CR1_BIDIOE 5291,417132
#define  SPI_CR1_BIDIMODE 5292,417252
#define  SPI_CR2_RXDMAEN 5295,417451
#define  SPI_CR2_TXDMAEN 5296,417556
#define  SPI_CR2_SSOE 5297,417661
#define  SPI_CR2_NSSP 5298,417762
#define  SPI_CR2_FRF 5299,417874
#define  SPI_CR2_ERRIE 5300,417978
#define  SPI_CR2_RXNEIE 5301,418085
#define  SPI_CR2_TXEIE 5302,418206
#define  SPI_CR2_DS 5304,418325
#define  SPI_CR2_DS_0 5305,418427
#define  SPI_CR2_DS_1 5306,418517
#define  SPI_CR2_DS_2 5307,418607
#define  SPI_CR2_DS_3 5308,418697
#define  SPI_CR2_FRXTH 5310,418789
#define  SPI_CR2_LDMARX 5311,418898
#define  SPI_CR2_LDMATX 5312,419014
#define  SPI_SR_RXNE 5315,419217
#define  SPI_SR_TXE 5316,419326
#define  SPI_SR_CRCERR 5317,419432
#define  SPI_SR_MODF 5318,419531
#define  SPI_SR_OVR 5319,419626
#define  SPI_SR_BSY 5320,419723
#define  SPI_SR_FRE 5321,419817
#define  SPI_SR_FRLVL 5322,419923
#define  SPI_SR_FRLVL_0 5323,420028
#define  SPI_SR_FRLVL_1 5324,420118
#define  SPI_SR_FTLVL 5325,420208
#define  SPI_SR_FTLVL_0 5326,420316
#define  SPI_SR_FTLVL_1 5327,420406
#define  SPI_DR_DR 5330,420582
#define  SPI_CRCPR_CRCPOLY 5333,420764
#define  SPI_RXCRCR_RXCRC 5336,420956
#define  SPI_TXCRCR_TXCRC 5339,421140
#define  SPI_I2SCFGR_CHLEN 5342,421324
#define  SPI_I2SCFGR_DATLEN 5344,421459
#define  SPI_I2SCFGR_DATLEN_0 5345,421591
#define  SPI_I2SCFGR_DATLEN_1 5346,421680
#define  SPI_I2SCFGR_CKPOL 5348,421771
#define  SPI_I2SCFGR_I2SSTD 5350,421884
#define  SPI_I2SCFGR_I2SSTD_0 5351,422009
#define  SPI_I2SCFGR_I2SSTD_1 5352,422098
#define  SPI_I2SCFGR_PCMSYNC 5354,422189
#define  SPI_I2SCFGR_I2SCFG 5356,422300
#define  SPI_I2SCFGR_I2SCFG_0 5357,422425
#define  SPI_I2SCFGR_I2SCFG_1 5358,422514
#define  SPI_I2SCFGR_I2SE 5360,422605
#define  SPI_I2SCFGR_I2SMOD 5361,422699
#define  SPI_I2SPR_I2SDIV 5364,422885
#define  SPI_I2SPR_ODD 5365,422989
#define  SPI_I2SPR_MCKOE 5366,423101
#define SYSCFG_CFGR1_MEM_MODE 5374,423705
#define SYSCFG_CFGR1_MEM_MODE_0 5375,423808
#define SYSCFG_CFGR1_MEM_MODE_1 5376,423890
#define SYSCFG_CFGR1_USB_IT_RMP 5377,423972
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5378,424068
#define SYSCFG_CFGR1_DAC_TRIG_RMP 5379,424167
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5380,424261
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5381,424361
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5382,424456
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP 5383,424551
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP 5384,424652
#define SYSCFG_CFGR1_I2C_PB6_FMP 5385,424753
#define SYSCFG_CFGR1_I2C_PB7_FMP 5386,424852
#define SYSCFG_CFGR1_I2C_PB8_FMP 5387,424951
#define SYSCFG_CFGR1_I2C_PB9_FMP 5388,425050
#define SYSCFG_CFGR1_I2C1_FMP 5389,425149
#define SYSCFG_CFGR1_I2C2_FMP 5390,425245
#define SYSCFG_CFGR1_ENCODER_MODE 5391,425341
#define SYSCFG_CFGR1_ENCODER_MODE_0 5392,425430
#define SYSCFG_CFGR1_ENCODER_MODE_1 5393,425521
#define SYSCFG_CFGR1_FPU_IE 5394,425612
#define SYSCFG_CFGR1_FPU_IE_0 5395,425725
#define SYSCFG_CFGR1_FPU_IE_1 5396,425840
#define SYSCFG_CFGR1_FPU_IE_2 5397,425955
#define SYSCFG_CFGR1_FPU_IE_3 5398,426070
#define SYSCFG_CFGR1_FPU_IE_4 5399,426185
#define SYSCFG_CFGR1_FPU_IE_5 5400,426300
#define SYSCFG_RCR_PAGE0 5403,426499
#define SYSCFG_RCR_PAGE1 5404,426600
#define SYSCFG_RCR_PAGE2 5405,426701
#define SYSCFG_RCR_PAGE3 5406,426802
#define SYSCFG_RCR_PAGE4 5407,426903
#define SYSCFG_RCR_PAGE5 5408,427004
#define SYSCFG_RCR_PAGE6 5409,427105
#define SYSCFG_RCR_PAGE7 5410,427206
#define SYSCFG_EXTICR1_EXTI0 5413,427391
#define SYSCFG_EXTICR1_EXTI1 5414,427480
#define SYSCFG_EXTICR1_EXTI2 5415,427569
#define SYSCFG_EXTICR1_EXTI3 5416,427658
#define SYSCFG_EXTICR1_EXTI0_PA 5421,427797
#define SYSCFG_EXTICR1_EXTI0_PB 5422,427875
#define SYSCFG_EXTICR1_EXTI0_PC 5423,427953
#define SYSCFG_EXTICR1_EXTI0_PD 5424,428031
#define SYSCFG_EXTICR1_EXTI0_PE 5425,428109
#define SYSCFG_EXTICR1_EXTI0_PF 5426,428187
#define SYSCFG_EXTICR1_EXTI1_PA 5431,428315
#define SYSCFG_EXTICR1_EXTI1_PB 5432,428393
#define SYSCFG_EXTICR1_EXTI1_PC 5433,428471
#define SYSCFG_EXTICR1_EXTI1_PD 5434,428549
#define SYSCFG_EXTICR1_EXTI1_PE 5435,428627
#define SYSCFG_EXTICR1_EXTI1_PF 5436,428705
#define SYSCFG_EXTICR1_EXTI2_PA 5441,428833
#define SYSCFG_EXTICR1_EXTI2_PB 5442,428911
#define SYSCFG_EXTICR1_EXTI2_PC 5443,428989
#define SYSCFG_EXTICR1_EXTI2_PD 5444,429067
#define SYSCFG_EXTICR1_EXTI2_PE 5445,429145
#define SYSCFG_EXTICR1_EXTI2_PF 5446,429223
#define SYSCFG_EXTICR1_EXTI3_PA 5451,429351
#define SYSCFG_EXTICR1_EXTI3_PB 5452,429429
#define SYSCFG_EXTICR1_EXTI3_PC 5453,429507
#define SYSCFG_EXTICR1_EXTI3_PD 5454,429585
#define SYSCFG_EXTICR1_EXTI3_PE 5455,429663
#define SYSCFG_EXTIRCR_EXTI4 5458,429825
#define SYSCFG_EXTIRCR_EXTI5 5459,429914
#define SYSCFG_EXTIRCR_EXTI6 5460,430003
#define SYSCFG_EXTIRCR_EXTI7 5461,430092
#define SYSCFG_EXTIRCR_EXTI4_PA 5466,430231
#define SYSCFG_EXTIRCR_EXTI4_PB 5467,430309
#define SYSCFG_EXTIRCR_EXTI4_PC 5468,430387
#define SYSCFG_EXTIRCR_EXTI4_PD 5469,430465
#define SYSCFG_EXTIRCR_EXTI4_PE 5470,430543
#define SYSCFG_EXTIRCR_EXTI4_PF 5471,430621
#define SYSCFG_EXTIRCR_EXTI5_PA 5476,430749
#define SYSCFG_EXTIRCR_EXTI5_PB 5477,430827
#define SYSCFG_EXTIRCR_EXTI5_PC 5478,430905
#define SYSCFG_EXTIRCR_EXTI5_PD 5479,430983
#define SYSCFG_EXTIRCR_EXTI5_PE 5480,431061
#define SYSCFG_EXTIRCR_EXTI5_PF 5481,431139
#define SYSCFG_EXTIRCR_EXTI6_PA 5486,431267
#define SYSCFG_EXTIRCR_EXTI6_PB 5487,431345
#define SYSCFG_EXTIRCR_EXTI6_PC 5488,431423
#define SYSCFG_EXTIRCR_EXTI6_PD 5489,431501
#define SYSCFG_EXTIRCR_EXTI6_PE 5490,431579
#define SYSCFG_EXTIRCR_EXTI6_PF 5491,431657
#define SYSCFG_EXTIRCR_EXTI7_PA 5496,431785
#define SYSCFG_EXTIRCR_EXTI7_PB 5497,431863
#define SYSCFG_EXTIRCR_EXTI7_PC 5498,431941
#define SYSCFG_EXTIRCR_EXTI7_PD 5499,432019
#define SYSCFG_EXTIRCR_EXTI7_PE 5500,432097
#define SYSCFG_EXTICR3_EXTI8 5503,432259
#define SYSCFG_EXTICR3_EXTI9 5504,432348
#define SYSCFG_EXTICR3_EXTI10 5505,432437
#define SYSCFG_EXTICR3_EXTI11 5506,432527
#define SYSCFG_EXTICR3_EXTI8_PA 5511,432667
#define SYSCFG_EXTICR3_EXTI8_PB 5512,432745
#define SYSCFG_EXTICR3_EXTI8_PC 5513,432823
#define SYSCFG_EXTICR3_EXTI8_PD 5514,432901
#define SYSCFG_EXTICR3_EXTI8_PE 5515,432979
#define SYSCFG_EXTICR3_EXTI9_PA 5520,433107
#define SYSCFG_EXTICR3_EXTI9_PB 5521,433185
#define SYSCFG_EXTICR3_EXTI9_PC 5522,433263
#define SYSCFG_EXTICR3_EXTI9_PD 5523,433341
#define SYSCFG_EXTICR3_EXTI9_PE 5524,433419
#define SYSCFG_EXTICR3_EXTI9_PF 5525,433497
#define SYSCFG_EXTICR3_EXTI10_PA 5530,433626
#define SYSCFG_EXTICR3_EXTI10_PB 5531,433705
#define SYSCFG_EXTICR3_EXTI10_PC 5532,433784
#define SYSCFG_EXTICR3_EXTI10_PD 5533,433863
#define SYSCFG_EXTICR3_EXTI10_PE 5534,433942
#define SYSCFG_EXTICR3_EXTI10_PF 5535,434021
#define SYSCFG_EXTICR3_EXTI11_PA 5540,434151
#define SYSCFG_EXTICR3_EXTI11_PB 5541,434230
#define SYSCFG_EXTICR3_EXTI11_PC 5542,434309
#define SYSCFG_EXTICR3_EXTI11_PD 5543,434388
#define SYSCFG_EXTICR3_EXTI11_PE 5544,434467
#define SYSCFG_EXTICR4_EXTI12 5547,434632
#define SYSCFG_EXTICR4_EXTI13 5548,434722
#define SYSCFG_EXTICR4_EXTI14 5549,434812
#define SYSCFG_EXTICR4_EXTI15 5550,434902
#define SYSCFG_EXTICR4_EXTI12_PA 5555,435043
#define SYSCFG_EXTICR4_EXTI12_PB 5556,435122
#define SYSCFG_EXTICR4_EXTI12_PC 5557,435201
#define SYSCFG_EXTICR4_EXTI12_PD 5558,435280
#define SYSCFG_EXTICR4_EXTI12_PE 5559,435359
#define SYSCFG_EXTICR4_EXTI13_PA 5564,435489
#define SYSCFG_EXTICR4_EXTI13_PB 5565,435568
#define SYSCFG_EXTICR4_EXTI13_PC 5566,435647
#define SYSCFG_EXTICR4_EXTI13_PD 5567,435726
#define SYSCFG_EXTICR4_EXTI13_PE 5568,435805
#define SYSCFG_EXTICR4_EXTI14_PA 5573,435935
#define SYSCFG_EXTICR4_EXTI14_PB 5574,436014
#define SYSCFG_EXTICR4_EXTI14_PC 5575,436093
#define SYSCFG_EXTICR4_EXTI14_PD 5576,436172
#define SYSCFG_EXTICR4_EXTI14_PE 5577,436251
#define SYSCFG_EXTICR4_EXTI15_PA 5582,436381
#define SYSCFG_EXTICR4_EXTI15_PB 5583,436460
#define SYSCFG_EXTICR4_EXTI15_PC 5584,436539
#define SYSCFG_EXTICR4_EXTI15_PD 5585,436618
#define SYSCFG_EXTICR4_EXTI15_PE 5586,436697
#define SYSCFG_CFGR2_LOCKUP_LOCK 5589,436860
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5590,437083
#define SYSCFG_CFGR2_PVD_LOCK 5591,437247
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5592,437424
#define SYSCFG_CFGR2_SRAM_PE 5593,437545
#define  TIM_CR1_CEN 5602,438143
#define  TIM_CR1_UDIS 5603,438241
#define  TIM_CR1_URS 5604,438339
#define  TIM_CR1_OPM 5605,438444
#define  TIM_CR1_DIR 5606,438542
#define  TIM_CR1_CMS 5608,438637
#define  TIM_CR1_CMS_0 5609,438766
#define  TIM_CR1_CMS_1 5610,438855
#define  TIM_CR1_ARPE 5612,438946
#define  TIM_CR1_CKD 5614,439058
#define  TIM_CR1_CKD_0 5615,439172
#define  TIM_CR1_CKD_1 5616,439261
#define  TIM_CR1_UIFREMAP 5618,439352
#define  TIM_CR2_CCPC 5621,439547
#define  TIM_CR2_CCUS 5622,439668
#define  TIM_CR2_CCDS 5623,439796
#define  TIM_CR2_MMS 5625,439915
#define  TIM_CR2_MMS_0 5626,440040
#define  TIM_CR2_MMS_1 5627,440133
#define  TIM_CR2_MMS_2 5628,440226
#define  TIM_CR2_TI1S 5630,440321
#define  TIM_CR2_OIS1 5631,440422
#define  TIM_CR2_OIS1N 5632,440542
#define  TIM_CR2_OIS2 5633,440663
#define  TIM_CR2_OIS2N 5634,440783
#define  TIM_CR2_OIS3 5635,440904
#define  TIM_CR2_OIS3N 5636,441024
#define  TIM_CR2_OIS4 5637,441145
#define  TIM_CR2_OIS5 5638,441265
#define  TIM_CR2_OIS6 5639,441385
#define  TIM_CR2_MMS2 5641,441507
#define  TIM_CR2_MMS2_0 5642,441632
#define  TIM_CR2_MMS2_1 5643,441725
#define  TIM_CR2_MMS2_2 5644,441818
#define  TIM_CR2_MMS2_3 5645,441911
#define  TIM_SMCR_SMS 5648,442088
#define  TIM_SMCR_SMS_0 5649,442212
#define  TIM_SMCR_SMS_1 5650,442305
#define  TIM_SMCR_SMS_2 5651,442398
#define  TIM_SMCR_SMS_3 5652,442491
#define  TIM_SMCR_OCCS 5654,442586
#define  TIM_SMCR_TS 5656,442698
#define  TIM_SMCR_TS_0 5657,442818
#define  TIM_SMCR_TS_1 5658,442911
#define  TIM_SMCR_TS_2 5659,443004
#define  TIM_SMCR_MSM 5661,443099
#define  TIM_SMCR_ETF 5663,443206
#define  TIM_SMCR_ETF_0 5664,443333
#define  TIM_SMCR_ETF_1 5665,443426
#define  TIM_SMCR_ETF_2 5666,443519
#define  TIM_SMCR_ETF_3 5667,443612
#define  TIM_SMCR_ETPS 5669,443707
#define  TIM_SMCR_ETPS_0 5670,443838
#define  TIM_SMCR_ETPS_1 5671,443931
#define  TIM_SMCR_ECE 5673,444026
#define  TIM_SMCR_ETP 5674,444135
#define  TIM_DIER_UIE 5677,444332
#define  TIM_DIER_CC1IE 5678,444439
#define  TIM_DIER_CC2IE 5679,444557
#define  TIM_DIER_CC3IE 5680,444675
#define  TIM_DIER_CC4IE 5681,444793
#define  TIM_DIER_COMIE 5682,444911
#define  TIM_DIER_TIE 5683,445015
#define  TIM_DIER_BIE 5684,445123
#define  TIM_DIER_UDE 5685,445229
#define  TIM_DIER_CC1DE 5686,445338
#define  TIM_DIER_CC2DE 5687,445458
#define  TIM_DIER_CC3DE 5688,445578
#define  TIM_DIER_CC4DE 5689,445698
#define  TIM_DIER_COMDE 5690,445818
#define  TIM_DIER_TDE 5691,445924
#define  TIM_SR_UIF 5694,446118
#define  TIM_SR_CC1IF 5695,446227
#define  TIM_SR_CC2IF 5696,446347
#define  TIM_SR_CC3IF 5697,446467
#define  TIM_SR_CC4IF 5698,446587
#define  TIM_SR_COMIF 5699,446707
#define  TIM_SR_TIF 5700,446813
#define  TIM_SR_BIF 5701,446923
#define  TIM_SR_B2IF 5702,447031
#define  TIM_SR_CC1OF 5703,447140
#define  TIM_SR_CC2OF 5704,447262
#define  TIM_SR_CC3OF 5705,447384
#define  TIM_SR_CC4OF 5706,447506
#define  TIM_SR_CC5IF 5707,447628
#define  TIM_SR_CC6IF 5708,447748
#define  TIM_EGR_UG 5712,447954
#define  TIM_EGR_CC1G 5713,448058
#define  TIM_EGR_CC2G 5714,448173
#define  TIM_EGR_CC3G 5715,448288
#define  TIM_EGR_CC4G 5716,448403
#define  TIM_EGR_COMG 5717,448518
#define  TIM_EGR_TG 5718,448646
#define  TIM_EGR_BG 5719,448751
#define  TIM_EGR_B2G 5720,448854
#define  TIM_CCMR1_CC1S 5724,449043
#define  TIM_CCMR1_CC1S_0 5725,449175
#define  TIM_CCMR1_CC1S_1 5726,449268
#define  TIM_CCMR1_OC1FE 5728,449363
#define  TIM_CCMR1_OC1PE 5729,449479
#define  TIM_CCMR1_OC1M 5731,449600
#define  TIM_CCMR1_OC1M_0 5732,449726
#define  TIM_CCMR1_OC1M_1 5733,449819
#define  TIM_CCMR1_OC1M_2 5734,449912
#define  TIM_CCMR1_OC1M_3 5735,450005
#define  TIM_CCMR1_OC1CE 5737,450100
#define  TIM_CCMR1_CC2S 5739,450218
#define  TIM_CCMR1_CC2S_0 5740,450350
#define  TIM_CCMR1_CC2S_1 5741,450443
#define  TIM_CCMR1_OC2FE 5743,450538
#define  TIM_CCMR1_OC2PE 5744,450654
#define  TIM_CCMR1_OC2M 5746,450775
#define  TIM_CCMR1_OC2M_0 5747,450901
#define  TIM_CCMR1_OC2M_1 5748,450994
#define  TIM_CCMR1_OC2M_2 5749,451087
#define  TIM_CCMR1_OC2M_3 5750,451180
#define  TIM_CCMR1_OC2CE 5752,451275
#define  TIM_CCMR1_IC1PSC 5756,451478
#define  TIM_CCMR1_IC1PSC_0 5757,451610
#define  TIM_CCMR1_IC1PSC_1 5758,451703
#define  TIM_CCMR1_IC1F 5760,451798
#define  TIM_CCMR1_IC1F_0 5761,451925
#define  TIM_CCMR1_IC1F_1 5762,452018
#define  TIM_CCMR1_IC1F_2 5763,452111
#define  TIM_CCMR1_IC1F_3 5764,452204
#define  TIM_CCMR1_IC2PSC 5766,452299
#define  TIM_CCMR1_IC2PSC_0 5767,452431
#define  TIM_CCMR1_IC2PSC_1 5768,452524
#define  TIM_CCMR1_IC2F 5770,452619
#define  TIM_CCMR1_IC2F_0 5771,452746
#define  TIM_CCMR1_IC2F_1 5772,452839
#define  TIM_CCMR1_IC2F_2 5773,452932
#define  TIM_CCMR1_IC2F_3 5774,453025
#define  TIM_CCMR2_CC3S 5777,453202
#define  TIM_CCMR2_CC3S_0 5778,453334
#define  TIM_CCMR2_CC3S_1 5779,453427
#define  TIM_CCMR2_OC3FE 5781,453522
#define  TIM_CCMR2_OC3PE 5782,453638
#define  TIM_CCMR2_OC3M 5784,453759
#define  TIM_CCMR2_OC3M_0 5785,453885
#define  TIM_CCMR2_OC3M_1 5786,453978
#define  TIM_CCMR2_OC3M_2 5787,454071
#define  TIM_CCMR2_OC3M_3 5788,454164
#define  TIM_CCMR2_OC3CE 5790,454259
#define  TIM_CCMR2_CC4S 5792,454378
#define  TIM_CCMR2_CC4S_0 5793,454510
#define  TIM_CCMR2_CC4S_1 5794,454603
#define  TIM_CCMR2_OC4FE 5796,454698
#define  TIM_CCMR2_OC4PE 5797,454814
#define  TIM_CCMR2_OC4M 5799,454935
#define  TIM_CCMR2_OC4M_0 5800,455061
#define  TIM_CCMR2_OC4M_1 5801,455154
#define  TIM_CCMR2_OC4M_2 5802,455247
#define  TIM_CCMR2_OC4M_3 5803,455340
#define  TIM_CCMR2_OC4CE 5805,455435
#define  TIM_CCMR2_IC3PSC 5809,455638
#define  TIM_CCMR2_IC3PSC_0 5810,455770
#define  TIM_CCMR2_IC3PSC_1 5811,455863
#define  TIM_CCMR2_IC3F 5813,455958
#define  TIM_CCMR2_IC3F_0 5814,456085
#define  TIM_CCMR2_IC3F_1 5815,456178
#define  TIM_CCMR2_IC3F_2 5816,456271
#define  TIM_CCMR2_IC3F_3 5817,456364
#define  TIM_CCMR2_IC4PSC 5819,456459
#define  TIM_CCMR2_IC4PSC_0 5820,456591
#define  TIM_CCMR2_IC4PSC_1 5821,456684
#define  TIM_CCMR2_IC4F 5823,456779
#define  TIM_CCMR2_IC4F_0 5824,456906
#define  TIM_CCMR2_IC4F_1 5825,456999
#define  TIM_CCMR2_IC4F_2 5826,457092
#define  TIM_CCMR2_IC4F_3 5827,457185
#define  TIM_CCER_CC1E 5830,457362
#define  TIM_CCER_CC1P 5831,457481
#define  TIM_CCER_CC1NE 5832,457602
#define  TIM_CCER_CC1NP 5833,457735
#define  TIM_CCER_CC2E 5834,457870
#define  TIM_CCER_CC2P 5835,457989
#define  TIM_CCER_CC2NE 5836,458110
#define  TIM_CCER_CC2NP 5837,458243
#define  TIM_CCER_CC3E 5838,458378
#define  TIM_CCER_CC3P 5839,458497
#define  TIM_CCER_CC3NE 5840,458618
#define  TIM_CCER_CC3NP 5841,458751
#define  TIM_CCER_CC4E 5842,458886
#define  TIM_CCER_CC4P 5843,459005
#define  TIM_CCER_CC4NP 5844,459126
#define  TIM_CCER_CC5E 5845,459261
#define  TIM_CCER_CC5P 5846,459380
#define  TIM_CCER_CC6E 5847,459501
#define  TIM_CCER_CC6P 5848,459620
#define  TIM_CNT_CNT 5850,459823
#define  TIM_CNT_UIFCPY 5851,459924
#define  TIM_PSC_PSC 5853,460148
#define  TIM_ARR_ARR 5856,460331
#define  TIM_RCR_REP 5859,460527
#define  TIM_CCR1_CCR1 5862,460719
#define  TIM_CCR2_CCR2 5865,460910
#define  TIM_CCR3_CCR3 5868,461101
#define  TIM_CCR4_CCR4 5871,461292
#define  TIM_CCR5_CCR5 5874,461483
#define  TIM_CCR5_GC5C1 5875,461590
#define  TIM_CCR5_GC5C2 5876,461703
#define  TIM_CCR5_GC5C3 5877,461816
#define  TIM_CCR6_CCR6 5880,462013
#define  TIM_BDTR_DTG 5883,462204
#define  TIM_BDTR_DTG_0 5884,462334
#define  TIM_BDTR_DTG_1 5885,462427
#define  TIM_BDTR_DTG_2 5886,462520
#define  TIM_BDTR_DTG_3 5887,462613
#define  TIM_BDTR_DTG_4 5888,462706
#define  TIM_BDTR_DTG_5 5889,462799
#define  TIM_BDTR_DTG_6 5890,462892
#define  TIM_BDTR_DTG_7 5891,462985
#define  TIM_BDTR_LOCK 5893,463080
#define  TIM_BDTR_LOCK_0 5894,463203
#define  TIM_BDTR_LOCK_1 5895,463296
#define  TIM_BDTR_OSSI 5897,463391
#define  TIM_BDTR_OSSR 5898,463512
#define  TIM_BDTR_BKE 5899,463632
#define  TIM_BDTR_BKP 5900,463743
#define  TIM_BDTR_AOE 5901,463856
#define  TIM_BDTR_MOE 5902,463967
#define  TIM_BDTR_BKF 5904,464075
#define  TIM_BDTR_BK2F 5905,464186
#define  TIM_BDTR_BK2E 5907,464299
#define  TIM_BDTR_BK2P 5908,464410
#define  TIM_DCR_DBA 5911,464607
#define  TIM_DCR_DBA_0 5912,464723
#define  TIM_DCR_DBA_1 5913,464812
#define  TIM_DCR_DBA_2 5914,464901
#define  TIM_DCR_DBA_3 5915,464990
#define  TIM_DCR_DBA_4 5916,465079
#define  TIM_DCR_DBL 5918,465170
#define  TIM_DCR_DBL_0 5919,465286
#define  TIM_DCR_DBL_1 5920,465375
#define  TIM_DCR_DBL_2 5921,465464
#define  TIM_DCR_DBL_3 5922,465553
#define  TIM_DCR_DBL_4 5923,465642
#define  TIM_DMAR_DMAB 5926,465815
#define TIM16_OR_TI1_RMP 5929,466016
#define TIM16_OR_TI1_RMP_0 5930,466139
#define TIM16_OR_TI1_RMP_1 5931,466228
#define TIM1_OR_ETR_RMP 5934,466402
#define TIM1_OR_ETR_RMP_0 5935,466520
#define TIM1_OR_ETR_RMP_1 5936,466609
#define TIM1_OR_ETR_RMP_2 5937,466698
#define TIM1_OR_ETR_RMP_3 5938,466787
#define TIM8_OR_ETR_RMP 5941,466961
#define TIM8_OR_ETR_RMP_0 5942,467079
#define TIM8_OR_ETR_RMP_1 5943,467168
#define TIM8_OR_ETR_RMP_2 5944,467257
#define TIM8_OR_ETR_RMP_3 5945,467346
#define  TIM_CCMR3_OC5FE 5948,467519
#define  TIM_CCMR3_OC5PE 5949,467635
#define  TIM_CCMR3_OC5M 5951,467756
#define  TIM_CCMR3_OC5M_0 5952,467882
#define  TIM_CCMR3_OC5M_1 5953,467975
#define  TIM_CCMR3_OC5M_2 5954,468068
#define  TIM_CCMR3_OC5M_3 5955,468161
#define  TIM_CCMR3_OC5CE 5957,468256
#define  TIM_CCMR3_OC6FE 5959,468375
#define  TIM_CCMR3_OC6PE 5960,468491
#define  TIM_CCMR3_OC6M 5962,468612
#define  TIM_CCMR3_OC6M_0 5963,468738
#define  TIM_CCMR3_OC6M_1 5964,468831
#define  TIM_CCMR3_OC6M_2 5965,468924
#define  TIM_CCMR3_OC6M_3 5966,469017
#define  TIM_CCMR3_OC6CE 5968,469112
#define  USART_CR1_UE 5976,469723
#define  USART_CR1_UESM 5977,469824
#define  USART_CR1_RE 5978,469938
#define  USART_CR1_TE 5979,470042
#define  USART_CR1_IDLEIE 5980,470149
#define  USART_CR1_RXNEIE 5981,470259
#define  USART_CR1_TCIE 5982,470369
#define  USART_CR1_TXEIE 5983,470496
#define  USART_CR1_PEIE 5984,470605
#define  USART_CR1_PS 5985,470713
#define  USART_CR1_PCE 5986,470818
#define  USART_CR1_WAKE 5987,470928
#define  USART_CR1_M 5988,471039
#define  USART_CR1_MME 5989,471139
#define  USART_CR1_CMIE 5990,471244
#define  USART_CR1_OVER8 5991,471365
#define  USART_CR1_DEDT 5992,471490
#define  USART_CR1_DEDT_0 5993,471626
#define  USART_CR1_DEDT_1 5994,471720
#define  USART_CR1_DEDT_2 5995,471814
#define  USART_CR1_DEDT_3 5996,471908
#define  USART_CR1_DEDT_4 5997,472002
#define  USART_CR1_DEAT 5998,472096
#define  USART_CR1_DEAT_0 5999,472230
#define  USART_CR1_DEAT_1 6000,472324
#define  USART_CR1_DEAT_2 6001,472418
#define  USART_CR1_DEAT_3 6002,472512
#define  USART_CR1_DEAT_4 6003,472606
#define  USART_CR1_RTOIE 6004,472700
#define  USART_CR1_EOBIE 6005,472822
#define  USART_CR2_ADDM7 6008,473024
#define  USART_CR2_LBDL 6009,473145
#define  USART_CR2_LBDIE 6010,473260
#define  USART_CR2_LBCL 6011,473385
#define  USART_CR2_CPHA 6012,473494
#define  USART_CR2_CPOL 6013,473594
#define  USART_CR2_CLKEN 6014,473697
#define  USART_CR2_STOP 6015,473798
#define  USART_CR2_STOP_0 6016,473913
#define  USART_CR2_STOP_1 6017,474007
#define  USART_CR2_LINEN 6018,474101
#define  USART_CR2_SWAP 6019,474205
#define  USART_CR2_RXINV 6020,474309
#define  USART_CR2_TXINV 6021,474427
#define  USART_CR2_DATAINV 6022,474545
#define  USART_CR2_MSBFIRST 6023,474655
#define  USART_CR2_ABREN 6024,474770
#define  USART_CR2_ABRMODE 6025,474879
#define  USART_CR2_ABRMODE_0 6026,475006
#define  USART_CR2_ABRMODE_1 6027,475100
#define  USART_CR2_RTOEN 6028,475194
#define  USART_CR2_ADD 6029,475307
#define  USART_CR3_EIE 6032,475505
#define  USART_CR3_IREN 6033,475616
#define  USART_CR3_IRLP 6034,475721
#define  USART_CR3_HDSEL 6035,475824
#define  USART_CR3_NACK 6036,475934
#define  USART_CR3_SCEN 6037,476044
#define  USART_CR3_DMAR 6038,476154
#define  USART_CR3_DMAT 6039,476262
#define  USART_CR3_RTSE 6040,476373
#define  USART_CR3_CTSE 6041,476472
#define  USART_CR3_CTSIE 6042,476571
#define  USART_CR3_ONEBIT 6043,476680
#define  USART_CR3_OVRDIS 6044,476797
#define  USART_CR3_DDRE 6045,476901
#define  USART_CR3_DEM 6046,477020
#define  USART_CR3_DEP 6047,477127
#define  USART_CR3_SCARCNT 6048,477248
#define  USART_CR3_SCARCNT_0 6049,477383
#define  USART_CR3_SCARCNT_1 6050,477477
#define  USART_CR3_SCARCNT_2 6051,477571
#define  USART_CR3_WUS 6052,477665
#define  USART_CR3_WUS_0 6053,477802
#define  USART_CR3_WUS_1 6054,477896
#define  USART_CR3_WUFIE 6055,477990
#define  USART_BRR_DIV_FRACTION 6058,478187
#define  USART_BRR_DIV_MANTISSA 6059,478296
#define  USART_GTPR_PSC 6062,478489
#define  USART_GTPR_GT 6063,478609
#define  USART_RTOR_RTO 6067,478815
#define  USART_RTOR_BLEN 6068,478927
#define  USART_RQR_ABRRQ 6071,479112
#define  USART_RQR_SBKRQ 6072,479223
#define  USART_RQR_MMRQ 6073,479330
#define  USART_RQR_RXFRQ 6074,479436
#define  USART_RQR_TXFRQ 6075,479551
#define  USART_ISR_PE 6078,479751
#define  USART_ISR_FE 6079,479852
#define  USART_ISR_NE 6080,479954
#define  USART_ISR_ORE 6081,480062
#define  USART_ISR_IDLE 6082,480164
#define  USART_ISR_RXNE 6083,480271
#define  USART_ISR_TC 6084,480388
#define  USART_ISR_TXE 6085,480498
#define  USART_ISR_LBD 6086,480615
#define  USART_ISR_CTSIF 6087,480728
#define  USART_ISR_CTS 6088,480835
#define  USART_ISR_RTOF 6089,480932
#define  USART_ISR_EOBF 6090,481038
#define  USART_ISR_ABRE 6091,481144
#define  USART_ISR_ABRF 6092,481253
#define  USART_ISR_BUSY 6093,481361
#define  USART_ISR_CMF 6094,481459
#define  USART_ISR_SBKF 6095,481568
#define  USART_ISR_RWU 6096,481672
#define  USART_ISR_WUF 6097,481796
#define  USART_ISR_TEACK 6098,481912
#define  USART_ISR_REACK 6099,482033
#define  USART_ICR_PECF 6102,482237
#define  USART_ICR_FECF 6103,482349
#define  USART_ICR_NCF 6104,482462
#define  USART_ICR_ORECF 6105,482576
#define  USART_ICR_IDLECF 6106,482689
#define  USART_ICR_TCCF 6107,482807
#define  USART_ICR_LBDCF 6108,482928
#define  USART_ICR_CTSCF 6109,483047
#define  USART_ICR_RTOCF 6110,483160
#define  USART_ICR_EOBCF 6111,483277
#define  USART_ICR_CMCF 6112,483389
#define  USART_ICR_WUCF 6113,483504
#define  USART_RDR_RDR 6116,483710
#define  USART_TDR_TDR 6119,483917
#define  WWDG_CR_T 6127,484535
#define  WWDG_CR_T0 6128,484659
#define  WWDG_CR_T1 6129,484748
#define  WWDG_CR_T2 6130,484837
#define  WWDG_CR_T3 6131,484926
#define  WWDG_CR_T4 6132,485015
#define  WWDG_CR_T5 6133,485104
#define  WWDG_CR_T6 6134,485193
#define  WWDG_CR_WDGA 6136,485284
#define  WWDG_CFR_W 6139,485466
#define  WWDG_CFR_W0 6140,485582
#define  WWDG_CFR_W1 6141,485671
#define  WWDG_CFR_W2 6142,485760
#define  WWDG_CFR_W3 6143,485849
#define  WWDG_CFR_W4 6144,485938
#define  WWDG_CFR_W5 6145,486027
#define  WWDG_CFR_W6 6146,486116
#define  WWDG_CFR_WDGTB 6148,486207
#define  WWDG_CFR_WDGTB0 6149,486319
#define  WWDG_CFR_WDGTB1 6150,486408
#define  WWDG_CFR_EWI 6152,486499
#define  WWDG_SR_EWIF 6155,486689
#define SET_BIT(6173,486991
#define CLEAR_BIT(6175,487041
#define READ_BIT(6177,487092
#define CLEAR_REG(6179,487141
#define WRITE_REG(6181,487190
#define READ_REG(6183,487239
#define MODIFY_REG(6185,487280

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/system_stm32f30x.h,37
#define __SYSTEM_STM32F30X_H40,1352

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c,221
#define VECT_TAB_OFFSET 121,5783
  uint32_t SystemCoreClock 139,6107
  __I uint8_t AHBPrescTable[AHBPrescTable141,6149
void SystemInit(168,6667
void SystemCoreClockUpdate 247,9910
static void SetSysClock(299,11732

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmInstr.h,2282
#define __CORE_CMINSTR_H25,1030
#define __NOP 46,1630
#define __WFI 54,1837
#define __WFE 62,2066
#define __SEV 69,2235
#define __ISB(78,2553
#define __DSB(86,2812
#define __DMB(94,3064
#define __REV 104,3319
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(114,3581
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(128,3960
#define __ROR 143,4418
#define __RBIT 155,4702
#define __LDREXB(165,4967
#define __LDREXH(175,5250
#define __LDREXW(185,5533
#define __STREXB(197,5891
#define __STREXH(209,6244
#define __STREXW(221,6597
#define __CLREX 229,6785
#define __SSAT 240,7072
#define __USAT 251,7363
#define __CLZ 261,7646
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(286,8285
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(297,8545
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(308,8827
__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(318,9049
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(330,9420
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(341,9727
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(352,10027
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(365,10330
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(381,10738
__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(397,11189
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(414,11719
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(431,12137
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(447,12551
__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(463,12977
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(479,13406
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(497,13908
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(515,14444
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(533,14982
__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(547,15354
#define __SSAT(561,15696
#define __USAT(577,16128
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(592,16552

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4.h,27423
#define __CORE_CM4_H_GENERIC32,1199
#define __CM4_CMSIS_VERSION_MAIN 56,2080
#define __CM4_CMSIS_VERSION_SUB 57,2197
#define __CM4_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
      #define __FPU_USED 95,4348
      #define __FPU_USED 98,4497
    #define __FPU_USED 101,4552
      #define __FPU_USED 107,4684
      #define __FPU_USED 110,4833
    #define __FPU_USED 113,4888
      #define __FPU_USED 119,5028
      #define __FPU_USED 122,5177
    #define __FPU_USED 125,5232
      #define __FPU_USED 131,5388
      #define __FPU_USED 134,5537
    #define __FPU_USED 137,5592
    #define __FPU_USED 142,5725
#define __CORE_CM4_H_DEPENDANT155,6251
    #define __CM4_REV 160,6387
    #define __FPU_PRESENT 165,6544
    #define __MPU_PRESENT 170,6702
    #define __NVIC_PRIO_BITS 175,6863
    #define __Vendor_SysTickConfig 180,7033
  #define   __I 194,7517
  #define   __I 196,7622
#define     __O 198,7728
#define     __IO 199,7826
    uint32_t _reserved0:_reserved0233,8807
    uint32_t _reserved0:_reserved0235,8912
    uint32_t GE:GE236,9010
    uint32_t _reserved1:_reserved1237,9108
    uint32_t Q:Q239,9214
    uint32_t V:V240,9312
    uint32_t C:C241,9410
    uint32_t Z:Z242,9508
    uint32_t N:N243,9606
  } b;244,9704
  uint32_t w;245,9802
} APSR_Type;246,9900
    uint32_t ISR:ISR255,10036
    uint32_t _reserved0:_reserved0256,10134
  } b;257,10232
  uint32_t w;258,10330
} IPSR_Type;259,10428
    uint32_t ISR:ISR268,10571
    uint32_t _reserved0:_reserved0270,10695
    uint32_t _reserved0:_reserved0272,10800
    uint32_t GE:GE273,10898
    uint32_t _reserved1:_reserved1274,10996
    uint32_t T:T276,11102
    uint32_t IT:IT277,11200
    uint32_t Q:Q278,11298
    uint32_t V:V279,11396
    uint32_t C:C280,11494
    uint32_t Z:Z281,11592
    uint32_t N:N282,11690
  } b;283,11788
  uint32_t w;284,11886
} xPSR_Type;285,11984
    uint32_t nPRIV:nPRIV294,12107
    uint32_t SPSEL:SPSEL295,12205
    uint32_t FPCA:FPCA296,12303
    uint32_t _reserved0:_reserved0297,12401
  } b;298,12499
  uint32_t w;299,12597
} CONTROL_Type;300,12695
  __IO uint32_t ISER[ISER315,13042
       uint32_t RESERVED0[RESERVED0316,13153
  __IO uint32_t ICER[ICER317,13185
       uint32_t RSERVED1[RSERVED1318,13296
  __IO uint32_t ISPR[ISPR319,13327
       uint32_t RESERVED2[RESERVED2320,13438
  __IO uint32_t ICPR[ICPR321,13470
       uint32_t RESERVED3[RESERVED3322,13581
  __IO uint32_t IABR[IABR323,13613
       uint32_t RESERVED4[RESERVED4324,13724
  __IO uint8_t  IP[IP325,13756
       uint32_t RESERVED5[RESERVED5326,13867
  __O  uint32_t STIR;327,13900
}  NVIC_Type;328,14011
#define NVIC_STIR_INTID_Pos 331,14085
#define NVIC_STIR_INTID_Msk 332,14208
  __I  uint32_t CPUID;347,14637
  __IO uint32_t ICSR;348,14762
  __IO uint32_t VTOR;349,14887
  __IO uint32_t AIRCR;350,15012
  __IO uint32_t SCR;351,15137
  __IO uint32_t CCR;352,15262
  __IO uint8_t  SHP[SHP353,15387
  __IO uint32_t SHCSR;354,15512
  __IO uint32_t CFSR;355,15637
  __IO uint32_t HFSR;356,15762
  __IO uint32_t DFSR;357,15887
  __IO uint32_t MMFAR;358,16012
  __IO uint32_t BFAR;359,16137
  __IO uint32_t AFSR;360,16262
  __I  uint32_t PFR[PFR361,16387
  __I  uint32_t DFR;362,16512
  __I  uint32_t ADR;363,16637
  __I  uint32_t MMFR[MMFR364,16762
  __I  uint32_t ISAR[ISAR365,16887
       uint32_t RESERVED0[RESERVED0366,17012
  __IO uint32_t CPACR;367,17043
} SCB_Type;368,17168
#define SCB_CPUID_IMPLEMENTER_Pos 371,17221
#define SCB_CPUID_IMPLEMENTER_Msk 372,17352
#define SCB_CPUID_VARIANT_Pos 374,17481
#define SCB_CPUID_VARIANT_Msk 375,17608
#define SCB_CPUID_ARCHITECTURE_Pos 377,17733
#define SCB_CPUID_ARCHITECTURE_Msk 378,17865
#define SCB_CPUID_PARTNO_Pos 380,17995
#define SCB_CPUID_PARTNO_Msk 381,18121
#define SCB_CPUID_REVISION_Pos 383,18245
#define SCB_CPUID_REVISION_Msk 384,18373
#define SCB_ICSR_NMIPENDSET_Pos 387,18555
#define SCB_ICSR_NMIPENDSET_Msk 388,18684
#define SCB_ICSR_PENDSVSET_Pos 390,18811
#define SCB_ICSR_PENDSVSET_Msk 391,18939
#define SCB_ICSR_PENDSVCLR_Pos 393,19065
#define SCB_ICSR_PENDSVCLR_Msk 394,19193
#define SCB_ICSR_PENDSTSET_Pos 396,19319
#define SCB_ICSR_PENDSTSET_Msk 397,19447
#define SCB_ICSR_PENDSTCLR_Pos 399,19573
#define SCB_ICSR_PENDSTCLR_Msk 400,19701
#define SCB_ICSR_ISRPREEMPT_Pos 402,19827
#define SCB_ICSR_ISRPREEMPT_Msk 403,19956
#define SCB_ICSR_ISRPENDING_Pos 405,20083
#define SCB_ICSR_ISRPENDING_Msk 406,20212
#define SCB_ICSR_VECTPENDING_Pos 408,20339
#define SCB_ICSR_VECTPENDING_Msk 409,20469
#define SCB_ICSR_RETTOBASE_Pos 411,20597
#define SCB_ICSR_RETTOBASE_Msk 412,20725
#define SCB_ICSR_VECTACTIVE_Pos 414,20851
#define SCB_ICSR_VECTACTIVE_Msk 415,20980
#define SCB_VTOR_TBLOFF_Pos 418,21159
#define SCB_VTOR_TBLOFF_Msk 419,21284
#define SCB_AIRCR_VECTKEY_Pos 422,21479
#define SCB_AIRCR_VECTKEY_Msk 423,21606
#define SCB_AIRCR_VECTKEYSTAT_Pos 425,21731
#define SCB_AIRCR_VECTKEYSTAT_Msk 426,21862
#define SCB_AIRCR_ENDIANESS_Pos 428,21991
#define SCB_AIRCR_ENDIANESS_Msk 429,22120
#define SCB_AIRCR_PRIGROUP_Pos 431,22247
#define SCB_AIRCR_PRIGROUP_Msk 432,22375
#define SCB_AIRCR_SYSRESETREQ_Pos 434,22501
#define SCB_AIRCR_SYSRESETREQ_Msk 435,22632
#define SCB_AIRCR_VECTCLRACTIVE_Pos 437,22761
#define SCB_AIRCR_VECTCLRACTIVE_Msk 438,22894
#define SCB_AIRCR_VECTRESET_Pos 440,23025
#define SCB_AIRCR_VECTRESET_Msk 441,23154
#define SCB_SCR_SEVONPEND_Pos 444,23328
#define SCB_SCR_SEVONPEND_Msk 445,23455
#define SCB_SCR_SLEEPDEEP_Pos 447,23580
#define SCB_SCR_SLEEPDEEP_Msk 448,23707
#define SCB_SCR_SLEEPONEXIT_Pos 450,23832
#define SCB_SCR_SLEEPONEXIT_Msk 451,23961
#define SCB_CCR_STKALIGN_Pos 454,24142
#define SCB_CCR_STKALIGN_Msk 455,24268
#define SCB_CCR_BFHFNMIGN_Pos 457,24392
#define SCB_CCR_BFHFNMIGN_Msk 458,24519
#define SCB_CCR_DIV_0_TRP_Pos 460,24644
#define SCB_CCR_DIV_0_TRP_Msk 461,24771
#define SCB_CCR_UNALIGN_TRP_Pos 463,24896
#define SCB_CCR_UNALIGN_TRP_Msk 464,25025
#define SCB_CCR_USERSETMPEND_Pos 466,25152
#define SCB_CCR_USERSETMPEND_Msk 467,25282
#define SCB_CCR_NONBASETHRDENA_Pos 469,25410
#define SCB_CCR_NONBASETHRDENA_Msk 470,25542
#define SCB_SHCSR_USGFAULTENA_Pos 473,25737
#define SCB_SHCSR_USGFAULTENA_Msk 474,25868
#define SCB_SHCSR_BUSFAULTENA_Pos 476,25997
#define SCB_SHCSR_BUSFAULTENA_Msk 477,26128
#define SCB_SHCSR_MEMFAULTENA_Pos 479,26257
#define SCB_SHCSR_MEMFAULTENA_Msk 480,26388
#define SCB_SHCSR_SVCALLPENDED_Pos 482,26517
#define SCB_SHCSR_SVCALLPENDED_Msk 483,26649
#define SCB_SHCSR_BUSFAULTPENDED_Pos 485,26779
#define SCB_SHCSR_BUSFAULTPENDED_Msk 486,26913
#define SCB_SHCSR_MEMFAULTPENDED_Pos 488,27045
#define SCB_SHCSR_MEMFAULTPENDED_Msk 489,27179
#define SCB_SHCSR_USGFAULTPENDED_Pos 491,27311
#define SCB_SHCSR_USGFAULTPENDED_Msk 492,27445
#define SCB_SHCSR_SYSTICKACT_Pos 494,27577
#define SCB_SHCSR_SYSTICKACT_Msk 495,27707
#define SCB_SHCSR_PENDSVACT_Pos 497,27835
#define SCB_SHCSR_PENDSVACT_Msk 498,27964
#define SCB_SHCSR_MONITORACT_Pos 500,28091
#define SCB_SHCSR_MONITORACT_Msk 501,28221
#define SCB_SHCSR_SVCALLACT_Pos 503,28349
#define SCB_SHCSR_SVCALLACT_Msk 504,28478
#define SCB_SHCSR_USGFAULTACT_Pos 506,28605
#define SCB_SHCSR_USGFAULTACT_Msk 507,28736
#define SCB_SHCSR_BUSFAULTACT_Pos 509,28865
#define SCB_SHCSR_BUSFAULTACT_Msk 510,28996
#define SCB_SHCSR_MEMFAULTACT_Pos 512,29125
#define SCB_SHCSR_MEMFAULTACT_Msk 513,29256
#define SCB_CFSR_USGFAULTSR_Pos 516,29444
#define SCB_CFSR_USGFAULTSR_Msk 517,29590
#define SCB_CFSR_BUSFAULTSR_Pos 519,29734
#define SCB_CFSR_BUSFAULTSR_Msk 520,29878
#define SCB_CFSR_MEMFAULTSR_Pos 522,30020
#define SCB_CFSR_MEMFAULTSR_Msk 523,30174
#define SCB_HFSR_DEBUGEVT_Pos 526,30377
#define SCB_HFSR_DEBUGEVT_Msk 527,30504
#define SCB_HFSR_FORCED_Pos 529,30629
#define SCB_HFSR_FORCED_Msk 530,30754
#define SCB_HFSR_VECTTBL_Pos 532,30877
#define SCB_HFSR_VECTTBL_Msk 533,31003
#define SCB_DFSR_EXTERNAL_Pos 536,31178
#define SCB_DFSR_EXTERNAL_Msk 537,31305
#define SCB_DFSR_VCATCH_Pos 539,31430
#define SCB_DFSR_VCATCH_Msk 540,31555
#define SCB_DFSR_DWTTRAP_Pos 542,31678
#define SCB_DFSR_DWTTRAP_Msk 543,31804
#define SCB_DFSR_BKPT_Pos 545,31928
#define SCB_DFSR_BKPT_Msk 546,32051
#define SCB_DFSR_HALTED_Pos 548,32172
#define SCB_DFSR_HALTED_Msk 549,32297
       uint32_t RESERVED0[RESERVED0564,32769
  __I  uint32_t ICTR;565,32800
  __IO uint32_t ACTLR;566,32911
} SCnSCB_Type;567,33022
#define SCnSCB_ICTR_INTLINESNUM_Pos 570,33094
#define SCnSCB_ICTR_INTLINESNUM_Msk 571,33217
#define SCnSCB_ACTLR_DISOOFP_Pos 574,33384
#define SCnSCB_ACTLR_DISOOFP_Msk 575,33504
#define SCnSCB_ACTLR_DISFPCA_Pos 577,33622
#define SCnSCB_ACTLR_DISFPCA_Msk 578,33742
#define SCnSCB_ACTLR_DISFOLD_Pos 580,33860
#define SCnSCB_ACTLR_DISFOLD_Msk 581,33980
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 583,34098
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 584,34221
#define SCnSCB_ACTLR_DISMCYCINT_Pos 586,34342
#define SCnSCB_ACTLR_DISMCYCINT_Msk 587,34465
  __IO uint32_t CTRL;602,34892
  __IO uint32_t LOAD;603,34999
  __IO uint32_t VAL;604,35106
  __I  uint32_t CALIB;605,35213
} SysTick_Type;606,35320
#define SysTick_CTRL_COUNTFLAG_Pos 609,35392
#define SysTick_CTRL_COUNTFLAG_Msk 610,35524
#define SysTick_CTRL_CLKSOURCE_Pos 612,35654
#define SysTick_CTRL_CLKSOURCE_Msk 613,35786
#define SysTick_CTRL_TICKINT_Pos 615,35916
#define SysTick_CTRL_TICKINT_Msk 616,36046
#define SysTick_CTRL_ENABLE_Pos 618,36174
#define SysTick_CTRL_ENABLE_Msk 619,36303
#define SysTick_LOAD_RELOAD_Pos 622,36473
#define SysTick_LOAD_RELOAD_Msk 623,36602
#define SysTick_VAL_CURRENT_Pos 626,36773
#define SysTick_VAL_CURRENT_Msk 627,36902
#define SysTick_CALIB_NOREF_Pos 630,37077
#define SysTick_CALIB_NOREF_Msk 631,37206
#define SysTick_CALIB_SKEW_Pos 633,37333
#define SysTick_CALIB_SKEW_Msk 634,37461
#define SysTick_CALIB_TENMS_Pos 636,37587
#define SysTick_CALIB_TENMS_Msk 637,37716
    __O  uint8_t    u8;654,38211
    __O  uint16_t   u16;655,38324
    __O  uint32_t   u32;656,38437
  }  PORT 657,38550
       uint32_t RESERVED0[RESERVED0658,38663
  __IO uint32_t TER;659,38696
       uint32_t RESERVED1[RESERVED1660,38809
  __IO uint32_t TPR;661,38841
       uint32_t RESERVED2[RESERVED2662,38954
  __IO uint32_t TCR;663,38986
} ITM_Type;664,39099
#define ITM_TPR_PRIVMASK_Pos 667,39162
#define ITM_TPR_PRIVMASK_Msk 668,39285
#define ITM_TCR_BUSY_Pos 671,39452
#define ITM_TCR_BUSY_Msk 672,39571
#define ITM_TCR_TraceBusID_Pos 674,39688
#define ITM_TCR_TraceBusID_Msk 675,39808
#define ITM_TCR_GTSFREQ_Pos 677,39926
#define ITM_TCR_GTSFREQ_Msk 678,40067
#define ITM_TCR_TSPrescale_Pos 680,40206
#define ITM_TCR_TSPrescale_Msk 681,40331
#define ITM_TCR_SWOENA_Pos 683,40454
#define ITM_TCR_SWOENA_Msk 684,40575
#define ITM_TCR_TXENA_Pos 686,40694
#define ITM_TCR_TXENA_Msk 687,40814
#define ITM_TCR_SYNCENA_Pos 689,40932
#define ITM_TCR_SYNCENA_Msk 690,41054
#define ITM_TCR_TSENA_Pos 692,41174
#define ITM_TCR_TSENA_Msk 693,41294
#define ITM_TCR_ITMENA_Pos 695,41412
#define ITM_TCR_ITMENA_Msk 696,41541
  __IO uint32_t CTRL;711,42000
  __IO uint32_t CYCCNT;712,42113
  __IO uint32_t CPICNT;713,42226
  __IO uint32_t EXCCNT;714,42339
  __IO uint32_t SLEEPCNT;715,42452
  __IO uint32_t LSUCNT;716,42565
  __IO uint32_t FOLDCNT;717,42678
  __I  uint32_t PCSR;718,42791
  __IO uint32_t COMP0;719,42904
  __IO uint32_t MASK0;720,43017
  __IO uint32_t FUNCTION0;721,43130
       uint32_t RESERVED0[RESERVED0722,43243
  __IO uint32_t COMP1;723,43274
  __IO uint32_t MASK1;724,43387
  __IO uint32_t FUNCTION1;725,43500
       uint32_t RESERVED1[RESERVED1726,43613
  __IO uint32_t COMP2;727,43644
  __IO uint32_t MASK2;728,43757
  __IO uint32_t FUNCTION2;729,43870
       uint32_t RESERVED2[RESERVED2730,43983
  __IO uint32_t COMP3;731,44014
  __IO uint32_t MASK3;732,44127
  __IO uint32_t FUNCTION3;733,44240
} DWT_Type;734,44353
#define DWT_CTRL_NUMCOMP_Pos 737,44408
#define DWT_CTRL_NUMCOMP_Msk 738,44531
#define DWT_CTRL_NOTRCPKT_Pos 740,44652
#define DWT_CTRL_NOTRCPKT_Msk 741,44776
#define DWT_CTRL_NOEXTTRIG_Pos 743,44898
#define DWT_CTRL_NOEXTTRIG_Msk 744,45023
#define DWT_CTRL_NOCYCCNT_Pos 746,45146
#define DWT_CTRL_NOCYCCNT_Msk 747,45270
#define DWT_CTRL_NOPRFCNT_Pos 749,45392
#define DWT_CTRL_NOPRFCNT_Msk 750,45516
#define DWT_CTRL_CYCEVTENA_Pos 752,45638
#define DWT_CTRL_CYCEVTENA_Msk 753,45763
#define DWT_CTRL_FOLDEVTENA_Pos 755,45886
#define DWT_CTRL_FOLDEVTENA_Msk 756,46012
#define DWT_CTRL_LSUEVTENA_Pos 758,46136
#define DWT_CTRL_LSUEVTENA_Msk 759,46261
#define DWT_CTRL_SLEEPEVTENA_Pos 761,46384
#define DWT_CTRL_SLEEPEVTENA_Msk 762,46511
#define DWT_CTRL_EXCEVTENA_Pos 764,46636
#define DWT_CTRL_EXCEVTENA_Msk 765,46761
#define DWT_CTRL_CPIEVTENA_Pos 767,46884
#define DWT_CTRL_CPIEVTENA_Msk 768,47009
#define DWT_CTRL_EXCTRCENA_Pos 770,47132
#define DWT_CTRL_EXCTRCENA_Msk 771,47257
#define DWT_CTRL_PCSAMPLENA_Pos 773,47380
#define DWT_CTRL_PCSAMPLENA_Msk 774,47506
#define DWT_CTRL_SYNCTAP_Pos 776,47630
#define DWT_CTRL_SYNCTAP_Msk 777,47753
#define DWT_CTRL_CYCTAP_Pos 779,47874
#define DWT_CTRL_CYCTAP_Msk 780,47996
#define DWT_CTRL_POSTINIT_Pos 782,48116
#define DWT_CTRL_POSTINIT_Msk 783,48240
#define DWT_CTRL_POSTPRESET_Pos 785,48362
#define DWT_CTRL_POSTPRESET_Msk 786,48488
#define DWT_CTRL_CYCCNTENA_Pos 788,48612
#define DWT_CTRL_CYCCNTENA_Msk 789,48737
#define DWT_CPICNT_CPICNT_Pos 792,48902
#define DWT_CPICNT_CPICNT_Msk 793,49026
#define DWT_EXCCNT_EXCCNT_Pos 796,49205
#define DWT_EXCCNT_EXCCNT_Msk 797,49329
#define DWT_SLEEPCNT_SLEEPCNT_Pos 800,49495
#define DWT_SLEEPCNT_SLEEPCNT_Msk 801,49623
#define DWT_LSUCNT_LSUCNT_Pos 804,49791
#define DWT_LSUCNT_LSUCNT_Msk 805,49915
#define DWT_FOLDCNT_FOLDCNT_Pos 808,50094
#define DWT_FOLDCNT_FOLDCNT_Msk 809,50220
#define DWT_MASK_MASK_Pos 812,50392
#define DWT_MASK_MASK_Msk 813,50512
#define DWT_FUNCTION_MATCHED_Pos 816,50682
#define DWT_FUNCTION_MATCHED_Msk 817,50809
#define DWT_FUNCTION_DATAVADDR1_Pos 819,50934
#define DWT_FUNCTION_DATAVADDR1_Msk 820,51064
#define DWT_FUNCTION_DATAVADDR0_Pos 822,51192
#define DWT_FUNCTION_DATAVADDR0_Msk 823,51322
#define DWT_FUNCTION_DATAVSIZE_Pos 825,51450
#define DWT_FUNCTION_DATAVSIZE_Msk 826,51579
#define DWT_FUNCTION_LNK1ENA_Pos 828,51706
#define DWT_FUNCTION_LNK1ENA_Msk 829,51833
#define DWT_FUNCTION_DATAVMATCH_Pos 831,51958
#define DWT_FUNCTION_DATAVMATCH_Msk 832,52088
#define DWT_FUNCTION_CYCMATCH_Pos 834,52216
#define DWT_FUNCTION_CYCMATCH_Msk 835,52344
#define DWT_FUNCTION_EMITRANGE_Pos 837,52470
#define DWT_FUNCTION_EMITRANGE_Msk 838,52599
#define DWT_FUNCTION_FUNCTION_Pos 840,52726
#define DWT_FUNCTION_FUNCTION_Msk 841,52854
  __IO uint32_t SSPSR;856,53297
  __IO uint32_t CSPSR;857,53410
       uint32_t RESERVED0[RESERVED0858,53517
  __IO uint32_t ACPR;859,53548
       uint32_t RESERVED1[RESERVED1860,53657
  __IO uint32_t SPPR;861,53689
       uint32_t RESERVED2[RESERVED2862,53791
  __I  uint32_t FFSR;863,53824
  __IO uint32_t FFCR;864,53931
  __I  uint32_t FSCR;865,54039
       uint32_t RESERVED3[RESERVED3866,54153
  __I  uint32_t TRIGGER;867,54186
  __I  uint32_t FIFO0;868,54265
  __I  uint32_t ITATBCTR2;869,54357
       uint32_t RESERVED4[RESERVED4870,54438
  __I  uint32_t ITATBCTR0;871,54469
  __I  uint32_t FIFO1;872,54550
  __IO uint32_t ITCTRL;873,54642
       uint32_t RESERVED5[RESERVED5874,54738
  __IO uint32_t CLAIMSET;875,54770
  __IO uint32_t CLAIMCLR;876,54855
       uint32_t RESERVED7[RESERVED7877,54942
  __I  uint32_t DEVID;878,54973
  __I  uint32_t DEVTYPE;879,55055
} TPI_Type;880,55139
#define TPI_ACPR_PRESCALER_Pos 883,55215
#define TPI_ACPR_PRESCALER_Msk 884,55340
#define TPI_SPPR_TXMODE_Pos 887,55517
#define TPI_SPPR_TXMODE_Msk 888,55639
#define TPI_FFSR_FtNonStop_Pos 891,55818
#define TPI_FFSR_FtNonStop_Msk 892,55943
#define TPI_FFSR_TCPresent_Pos 894,56066
#define TPI_FFSR_TCPresent_Msk 895,56191
#define TPI_FFSR_FtStopped_Pos 897,56314
#define TPI_FFSR_FtStopped_Msk 898,56439
#define TPI_FFSR_FlInProg_Pos 900,56562
#define TPI_FFSR_FlInProg_Msk 901,56686
#define TPI_FFCR_TrigIn_Pos 904,56868
#define TPI_FFCR_TrigIn_Msk 905,56990
#define TPI_FFCR_EnFCont_Pos 907,57110
#define TPI_FFCR_EnFCont_Msk 908,57233
#define TPI_TRIGGER_TRIGGER_Pos 911,57394
#define TPI_TRIGGER_TRIGGER_Msk 912,57520
#define TPI_FIFO0_ITM_ATVALID_Pos 915,57705
#define TPI_FIFO0_ITM_ATVALID_Msk 916,57833
#define TPI_FIFO0_ITM_bytecount_Pos 918,57959
#define TPI_FIFO0_ITM_bytecount_Msk 919,58089
#define TPI_FIFO0_ETM_ATVALID_Pos 921,58217
#define TPI_FIFO0_ETM_ATVALID_Msk 922,58345
#define TPI_FIFO0_ETM_bytecount_Pos 924,58471
#define TPI_FIFO0_ETM_bytecount_Msk 925,58601
#define TPI_FIFO0_ETM2_Pos 927,58729
#define TPI_FIFO0_ETM2_Msk 928,58850
#define TPI_FIFO0_ETM1_Pos 930,58969
#define TPI_FIFO0_ETM1_Msk 931,59090
#define TPI_FIFO0_ETM0_Pos 933,59209
#define TPI_FIFO0_ETM0_Msk 934,59330
#define TPI_ITATBCTR2_ATREADY_Pos 937,59491
#define TPI_ITATBCTR2_ATREADY_Msk 938,59619
#define TPI_FIFO1_ITM_ATVALID_Pos 941,59806
#define TPI_FIFO1_ITM_ATVALID_Msk 942,59934
#define TPI_FIFO1_ITM_bytecount_Pos 944,60060
#define TPI_FIFO1_ITM_bytecount_Msk 945,60190
#define TPI_FIFO1_ETM_ATVALID_Pos 947,60318
#define TPI_FIFO1_ETM_ATVALID_Msk 948,60446
#define TPI_FIFO1_ETM_bytecount_Pos 950,60572
#define TPI_FIFO1_ETM_bytecount_Msk 951,60702
#define TPI_FIFO1_ITM2_Pos 953,60830
#define TPI_FIFO1_ITM2_Msk 954,60951
#define TPI_FIFO1_ITM1_Pos 956,61070
#define TPI_FIFO1_ITM1_Msk 957,61191
#define TPI_FIFO1_ITM0_Pos 959,61310
#define TPI_FIFO1_ITM0_Msk 960,61431
#define TPI_ITATBCTR0_ATREADY_Pos 963,61592
#define TPI_ITATBCTR0_ATREADY_Msk 964,61720
#define TPI_ITCTRL_Mode_Pos 967,61903
#define TPI_ITCTRL_Mode_Msk 968,62025
#define TPI_DEVID_NRZVALID_Pos 971,62183
#define TPI_DEVID_NRZVALID_Msk 972,62308
#define TPI_DEVID_MANCVALID_Pos 974,62431
#define TPI_DEVID_MANCVALID_Msk 975,62557
#define TPI_DEVID_PTINVALID_Pos 977,62681
#define TPI_DEVID_PTINVALID_Msk 978,62807
#define TPI_DEVID_MinBufSz_Pos 980,62931
#define TPI_DEVID_MinBufSz_Msk 981,63056
#define TPI_DEVID_AsynClkIn_Pos 983,63179
#define TPI_DEVID_AsynClkIn_Msk 984,63305
#define TPI_DEVID_NrTraceInput_Pos 986,63429
#define TPI_DEVID_NrTraceInput_Msk 987,63558
#define TPI_DEVTYPE_SubType_Pos 990,63725
#define TPI_DEVTYPE_SubType_Msk 991,63851
#define TPI_DEVTYPE_MajorType_Pos 993,63975
#define TPI_DEVTYPE_MajorType_Msk 994,64103
  __I  uint32_t TYPE;1010,64569
  __IO uint32_t CTRL;1011,64687
  __IO uint32_t RNR;1012,64805
  __IO uint32_t RBAR;1013,64923
  __IO uint32_t RASR;1014,65041
  __IO uint32_t RBAR_A1;1015,65159
  __IO uint32_t RASR_A1;1016,65277
  __IO uint32_t RBAR_A2;1017,65395
  __IO uint32_t RASR_A2;1018,65513
  __IO uint32_t RBAR_A3;1019,65631
  __IO uint32_t RASR_A3;1020,65749
} MPU_Type;1021,65867
#define MPU_TYPE_IREGION_Pos 1024,65907
#define MPU_TYPE_IREGION_Msk 1025,66033
#define MPU_TYPE_DREGION_Pos 1027,66157
#define MPU_TYPE_DREGION_Msk 1028,66283
#define MPU_TYPE_SEPARATE_Pos 1030,66407
#define MPU_TYPE_SEPARATE_Msk 1031,66534
#define MPU_CTRL_PRIVDEFENA_Pos 1034,66687
#define MPU_CTRL_PRIVDEFENA_Msk 1035,66816
#define MPU_CTRL_HFNMIENA_Pos 1037,66943
#define MPU_CTRL_HFNMIENA_Msk 1038,67070
#define MPU_CTRL_ENABLE_Pos 1040,67195
#define MPU_CTRL_ENABLE_Msk 1041,67320
#define MPU_RNR_REGION_Pos 1044,67477
#define MPU_RNR_REGION_Msk 1045,67601
#define MPU_RBAR_ADDR_Pos 1048,67763
#define MPU_RBAR_ADDR_Msk 1049,67886
#define MPU_RBAR_VALID_Pos 1051,68007
#define MPU_RBAR_VALID_Msk 1052,68131
#define MPU_RBAR_REGION_Pos 1054,68253
#define MPU_RBAR_REGION_Msk 1055,68378
#define MPU_RASR_ATTRS_Pos 1058,68547
#define MPU_RASR_ATTRS_Msk 1059,68692
#define MPU_RASR_SRD_Pos 1061,68835
#define MPU_RASR_SRD_Msk 1062,68972
#define MPU_RASR_SIZE_Pos 1064,69107
#define MPU_RASR_SIZE_Msk 1065,69243
#define MPU_RASR_ENABLE_Pos 1067,69377
#define MPU_RASR_ENABLE_Msk 1068,69513
       uint32_t RESERVED0[RESERVED01085,69989
  __IO uint32_t FPCCR;1086,70020
  __IO uint32_t FPCAR;1087,70145
  __IO uint32_t FPDSCR;1088,70270
  __I  uint32_t MVFR0;1089,70395
  __I  uint32_t MVFR1;1090,70520
} FPU_Type;1091,70645
#define FPU_FPCCR_ASPEN_Pos 1094,70707
#define FPU_FPCCR_ASPEN_Msk 1095,70832
#define FPU_FPCCR_LSPEN_Pos 1097,70955
#define FPU_FPCCR_LSPEN_Msk 1098,71076
#define FPU_FPCCR_MONRDY_Pos 1100,71199
#define FPU_FPCCR_MONRDY_Msk 1101,71321
#define FPU_FPCCR_BFRDY_Pos 1103,71445
#define FPU_FPCCR_BFRDY_Msk 1104,71566
#define FPU_FPCCR_MMRDY_Pos 1106,71689
#define FPU_FPCCR_MMRDY_Msk 1107,71810
#define FPU_FPCCR_HFRDY_Pos 1109,71933
#define FPU_FPCCR_HFRDY_Msk 1110,72054
#define FPU_FPCCR_THREAD_Pos 1112,72177
#define FPU_FPCCR_THREAD_Msk 1113,72311
#define FPU_FPCCR_USER_Pos 1115,72450
#define FPU_FPCCR_USER_Msk 1116,72585
#define FPU_FPCCR_LSPACT_Pos 1118,72718
#define FPU_FPCCR_LSPACT_Msk 1119,72868
#define FPU_FPCAR_ADDRESS_Pos 1122,73063
#define FPU_FPCAR_ADDRESS_Msk 1123,73190
#define FPU_FPDSCR_AHP_Pos 1126,73369
#define FPU_FPDSCR_AHP_Msk 1127,73493
#define FPU_FPDSCR_DN_Pos 1129,73615
#define FPU_FPDSCR_DN_Msk 1130,73738
#define FPU_FPDSCR_FZ_Pos 1132,73859
#define FPU_FPDSCR_FZ_Msk 1133,73982
#define FPU_FPDSCR_RMode_Pos 1135,74103
#define FPU_FPDSCR_RMode_Msk 1136,74229
#define FPU_MVFR0_FP_rounding_modes_Pos 1139,74392
#define FPU_MVFR0_FP_rounding_modes_Msk 1140,74530
#define FPU_MVFR0_Short_vectors_Pos 1142,74666
#define FPU_MVFR0_Short_vectors_Msk 1143,74800
#define FPU_MVFR0_Square_root_Pos 1145,74932
#define FPU_MVFR0_Square_root_Msk 1146,75064
#define FPU_MVFR0_Divide_Pos 1148,75194
#define FPU_MVFR0_Divide_Msk 1149,75321
#define FPU_MVFR0_FP_excep_trapping_Pos 1151,75446
#define FPU_MVFR0_FP_excep_trapping_Msk 1152,75588
#define FPU_MVFR0_Double_precision_Pos 1154,75728
#define FPU_MVFR0_Double_precision_Msk 1155,75865
#define FPU_MVFR0_Single_precision_Pos 1157,76000
#define FPU_MVFR0_Single_precision_Msk 1158,76137
#define FPU_MVFR0_A_SIMD_registers_Pos 1160,76272
#define FPU_MVFR0_A_SIMD_registers_Msk 1161,76409
#define FPU_MVFR1_FP_fused_MAC_Pos 1164,76583
#define FPU_MVFR1_FP_fused_MAC_Msk 1165,76716
#define FPU_MVFR1_FP_HPFP_Pos 1167,76847
#define FPU_MVFR1_FP_HPFP_Msk 1168,76975
#define FPU_MVFR1_D_NaN_mode_Pos 1170,77101
#define FPU_MVFR1_D_NaN_mode_Msk 1171,77232
#define FPU_MVFR1_FtZ_mode_Pos 1173,77361
#define FPU_MVFR1_FtZ_mode_Msk 1174,77490
  __IO uint32_t DHCSR;1190,77941
  __O  uint32_t DCRSR;1191,78057
  __IO uint32_t DCRDR;1192,78173
  __IO uint32_t DEMCR;1193,78289
} CoreDebug_Type;1194,78405
#define CoreDebug_DHCSR_DBGKEY_Pos 1197,78475
#define CoreDebug_DHCSR_DBGKEY_Msk 1198,78607
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1200,78737
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1201,78873
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1203,79007
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1204,79144
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1206,79279
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1207,79413
#define CoreDebug_DHCSR_S_SLEEP_Pos 1209,79545
#define CoreDebug_DHCSR_S_SLEEP_Msk 1210,79678
#define CoreDebug_DHCSR_S_HALT_Pos 1212,79809
#define CoreDebug_DHCSR_S_HALT_Msk 1213,79941
#define CoreDebug_DHCSR_S_REGRDY_Pos 1215,80071
#define CoreDebug_DHCSR_S_REGRDY_Msk 1216,80205
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1218,80337
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1219,80474
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1221,80609
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1222,80745
#define CoreDebug_DHCSR_C_STEP_Pos 1224,80879
#define CoreDebug_DHCSR_C_STEP_Msk 1225,81011
#define CoreDebug_DHCSR_C_HALT_Pos 1227,81141
#define CoreDebug_DHCSR_C_HALT_Msk 1228,81273
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1230,81403
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1231,81538
#define CoreDebug_DCRSR_REGWnR_Pos 1234,81716
#define CoreDebug_DCRSR_REGWnR_Msk 1235,81848
#define CoreDebug_DCRSR_REGSEL_Pos 1237,81978
#define CoreDebug_DCRSR_REGSEL_Msk 1238,82110
#define CoreDebug_DEMCR_TRCENA_Pos 1241,82292
#define CoreDebug_DEMCR_TRCENA_Msk 1242,82424
#define CoreDebug_DEMCR_MON_REQ_Pos 1244,82554
#define CoreDebug_DEMCR_MON_REQ_Msk 1245,82687
#define CoreDebug_DEMCR_MON_STEP_Pos 1247,82818
#define CoreDebug_DEMCR_MON_STEP_Msk 1248,82952
#define CoreDebug_DEMCR_MON_PEND_Pos 1250,83084
#define CoreDebug_DEMCR_MON_PEND_Msk 1251,83218
#define CoreDebug_DEMCR_MON_EN_Pos 1253,83350
#define CoreDebug_DEMCR_MON_EN_Msk 1254,83482
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1256,83612
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1257,83748
#define CoreDebug_DEMCR_VC_INTERR_Pos 1259,83882
#define CoreDebug_DEMCR_VC_INTERR_Msk 1260,84017
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1262,84150
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1263,84285
#define CoreDebug_DEMCR_VC_STATERR_Pos 1265,84418
#define CoreDebug_DEMCR_VC_STATERR_Msk 1266,84554
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1268,84688
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1269,84823
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1271,84956
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1272,85092
#define CoreDebug_DEMCR_VC_MMERR_Pos 1274,85226
#define CoreDebug_DEMCR_VC_MMERR_Msk 1275,85360
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1277,85492
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1278,85630
#define SCS_BASE 1290,86029
#define ITM_BASE 1291,86143
#define DWT_BASE 1292,86257
#define TPI_BASE 1293,86371
#define CoreDebug_BASE 1294,86485
#define SysTick_BASE 1295,86599
#define NVIC_BASE 1296,86713
#define SCB_BASE 1297,86827
#define SCnSCB 1299,86943
#define SCB 1300,87057
#define SysTick 1301,87171
#define NVIC 1302,87285
#define ITM 1303,87399
#define DWT 1304,87513
#define TPI 1305,87627
#define CoreDebug 1306,87741
  #define MPU_BASE 1309,87883
  #define MPU 1310,87997
  #define FPU_BASE 1314,88147
  #define FPU 1315,88261
__STATIC_INLINE void NVIC_SetPriorityGrouping(1352,89598
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1372,90554
__STATIC_INLINE void NVIC_EnableIRQ(1384,90952
__STATIC_INLINE void NVIC_DisableIRQ(1397,91466
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1413,91962
__STATIC_INLINE void NVIC_SetPendingIRQ(1425,92347
__STATIC_INLINE void NVIC_ClearPendingIRQ(1437,92711
__STATIC_INLINE uint32_t NVIC_GetActive(1452,93180
__STATIC_INLINE void NVIC_SetPriority(1467,93635
__STATIC_INLINE uint32_t NVIC_GetPriority(1487,94489
__STATIC_INLINE uint32_t NVIC_EncodePriority 1509,95529
__STATIC_INLINE void NVIC_DecodePriority 1537,96897
__STATIC_INLINE void NVIC_SystemReset(1555,97728
__STATIC_INLINE uint32_t SysTick_Config(1594,99422
#define                 ITM_RXBUFFER_EMPTY 1621,100652
__STATIC_INLINE uint32_t ITM_SendChar 1634,101186
__STATIC_INLINE int32_t ITM_ReceiveChar 1653,101738
__STATIC_INLINE int32_t ITM_CheckChar 1672,102281

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_math.h,15312
#define _ARM_MATH_H252,9755
#define __CMSIS_GENERIC 254,9778
#undef  __CMSIS_GENERIC 267,10158
#define DELTA_Q31 280,10417
#define DELTA_Q15 281,10447
#define INDEX_MASK 282,10473
#define PI	283,10507
#define TABLE_SIZE	289,10633
#define TABLE_SPACING_Q31	290,10659
#define TABLE_SPACING_Q15	291,10695
#define INPUT_SPACING	298,10926
      ARM_MATH_SUCCESS 307,11072
      ARM_MATH_ARGUMENT_ERROR 308,11131
      ARM_MATH_LENGTH_ERROR 309,11217
      ARM_MATH_SIZE_MISMATCH 310,11302
      ARM_MATH_NANINF 311,11407
      ARM_MATH_SINGULAR 312,11501
      ARM_MATH_TEST_FAILURE 313,11637
    } arm_status;314,11700
  typedef int8_t q7_t;319,11790
  typedef int16_t q15_t;324,11887
  typedef int32_t q31_t;329,11986
  typedef int64_t q63_t;334,12085
  typedef float float32_t;339,12179
  typedef double float64_t;344,12275
#define __SIMD32(349,12377
#define __PKHBT(355,12548
#define __PACKq7(366,12848
#define __PACKq7(372,13146
  __STATIC_INLINE q31_t clip_q63_to_q31(383,13501
  __STATIC_INLINE q15_t clip_q63_to_q15(393,13734
  __STATIC_INLINE q7_t clip_q31_to_q7(403,13970
  __STATIC_INLINE q15_t clip_q31_to_q15(413,14198
  __STATIC_INLINE q63_t mult32x64(424,14465
#define __CLZ 434,14704
  __STATIC_INLINE uint32_t __CLZ(446,14967
  __STATIC_INLINE uint32_t arm_recip_q31(467,15294
  __STATIC_INLINE uint32_t arm_recip_q15(518,16479
  __STATIC_INLINE q31_t __SSAT(571,17627
  __STATIC_INLINE q31_t __QADD8(619,18340
  __STATIC_INLINE q31_t __QSUB8(645,18965
  __STATIC_INLINE q31_t __QADD16(674,19629
  __STATIC_INLINE q31_t __SHADD16(697,20022
  __STATIC_INLINE q31_t __QSUB16(720,20409
  __STATIC_INLINE q31_t __SHSUB16(742,20800
  __STATIC_INLINE q31_t __QASX(764,21178
  __STATIC_INLINE q31_t __SHASX(780,21531
  __STATIC_INLINE q31_t __QSAX(803,21902
  __STATIC_INLINE q31_t __SHSAX(819,22255
  __STATIC_INLINE q31_t __SMUSDX(841,22626
  __STATIC_INLINE q31_t __SMUADX(853,22877
  __STATIC_INLINE q31_t __QADD(865,23126
  __STATIC_INLINE q31_t __QSUB(875,23328
  __STATIC_INLINE q31_t __SMLAD(885,23531
  __STATIC_INLINE q31_t __SMLADX(898,23798
  __STATIC_INLINE q31_t __SMLSDX(911,24071
  __STATIC_INLINE q63_t __SMLALD(924,24344
  __STATIC_INLINE q63_t __SMLALDX(937,24616
  __STATIC_INLINE q31_t __SMUAD(950,24884
  __STATIC_INLINE q31_t __SMUSD(962,25128
    uint16_t numTaps;982,25456
    q7_t *pState;pState983,25539
    q7_t *pCoeffs;pCoeffs984,25657
  } arm_fir_instance_q7;985,25759
    uint16_t numTaps;992,25880
    q15_t *pState;pState993,25964
    q15_t *pCoeffs;pCoeffs994,26083
  } arm_fir_instance_q15;995,26186
    uint16_t numTaps;1002,26308
    q31_t *pState;pState1003,26392
    q31_t *pCoeffs;pCoeffs1004,26511
  } arm_fir_instance_q31;1005,26615
    uint16_t numTaps;1012,26748
    float32_t *pState;pState1013,26828
    float32_t *pCoeffs;pCoeffs1014,26943
  } arm_fir_instance_f32;1015,27043
    int8_t numStages;1176,32666
    q15_t *pState;pState1177,32778
    q15_t *pCoeffs;pCoeffs1178,32897
    int8_t postShift;1179,33010
  } arm_biquad_casd_df1_inst_q15;1181,33109
    uint32_t numStages;1189,33252
    q31_t *pState;pState1190,33363
    q31_t *pCoeffs;pCoeffs1191,33481
    uint8_t postShift;1192,33593
  } arm_biquad_casd_df1_inst_q31;1194,33691
    uint32_t numStages;1201,33843
    float32_t *pState;pState1202,33957
    float32_t *pCoeffs;pCoeffs1203,34078
  } arm_biquad_casd_df1_inst_f32;1206,34197
    uint16_t numRows;1343,39294
    uint16_t numCols;1344,39363
    float32_t *pData;pData1345,39432
  } arm_matrix_instance_f32;1346,39501
    uint16_t numRows;1354,39634
    uint16_t numCols;1355,39703
    q15_t *pData;pData1356,39772
  } arm_matrix_instance_q15;1358,39843
    uint16_t numRows;1366,39976
    uint16_t numCols;1367,40045
    q31_t *pData;pData1368,40114
  } arm_matrix_instance_q31;1370,40185
    q15_t A0;1670,51807
	q15_t A1;1672,51892
	q15_t A2;1673,51904
    q31_t A1;1675,51924
    q15_t state[state1677,52003
    q15_t Kp;1678,52067
    q15_t Ki;1679,52123
    q15_t Kd;1680,52175
  } arm_pid_instance_q15;1681,52229
    q31_t A0;1688,52352
    q31_t A1;1689,52424
    q31_t A2;1690,52492
    q31_t state[state1691,52554
    q31_t Kp;1692,52617
    q31_t Ki;1693,52674
    q31_t Kd;1694,52727
  } arm_pid_instance_q31;1696,52784
    float32_t A0;1703,52918
    float32_t A1;1704,52992
    float32_t A2;1705,53062
    float32_t state[state1706,53126
    float32_t Kp;1707,53191
    float32_t Ki;1708,53255
    float32_t Kd;1709,53315
  } arm_pid_instance_f32;1710,53377
    uint32_t nValues;1777,55329
    float32_t x1;1778,55378
    float32_t xSpacing;1779,55422
    float32_t *pYData;pYData1780,55472
  } arm_linear_interp_instance_f32;1781,55546
    uint16_t numRows;1789,55712
    uint16_t numCols;1790,55777
    float32_t *pData;pData1791,55845
  } arm_bilinear_interp_instance_f32;1792,55902
    uint16_t numRows;1800,56060
    uint16_t numCols;1801,56125
    q31_t *pData;pData1802,56193
  } arm_bilinear_interp_instance_q31;1803,56246
    uint16_t numRows;1811,56404
    uint16_t numCols;1812,56469
    q15_t *pData;pData1813,56537
  } arm_bilinear_interp_instance_q15;1814,56590
    uint16_t numRows;1822,56748
    uint16_t numCols;1823,56814
    q7_t *pData;pData1824,56882
  } arm_bilinear_interp_instance_q7;1825,56935
    uint16_t  fftLen;1895,58879
    uint8_t   ifftFlag;1896,58944
    uint8_t   bitReverseFlag;1897,59064
    q15_t     *pTwiddle;pTwiddle1898,59202
    uint16_t  *pBitRevTable;pBitRevTable1899,59284
    uint16_t  twidCoefModifier;1900,59364
    uint16_t  bitRevFactor;1901,59509
  } arm_cfft_radix4_instance_q15;1902,59645
    uint16_t    fftLen;1910,59786
    uint8_t     ifftFlag;1911,59851
    uint8_t     bitReverseFlag;1912,59971
    q31_t       *pTwiddle;pTwiddle1913,60109
    uint16_t    *pBitRevTable;pBitRevTable1914,60191
    uint16_t    twidCoefModifier;1915,60271
    uint16_t    bitRevFactor;1916,60416
  } arm_cfft_radix4_instance_q31;1917,60552
    uint16_t     fftLen;1925,60704
    uint8_t      ifftFlag;1926,60771
    uint8_t      bitReverseFlag;1927,60893
    float32_t    *pTwiddle;pTwiddle1928,61033
    uint16_t     *pBitRevTable;pBitRevTable1929,61117
    uint16_t     twidCoefModifier;1930,61199
    uint16_t     bitRevFactor;1931,61346
	float32_t    onebyfftLen;1932,61484
  } arm_cfft_radix4_instance_f32;1933,61548
    uint32_t fftLenReal;2162,70879
    uint32_t fftLenBy2;2163,70958
    uint8_t  ifftFlagR;2164,71040
	uint8_t  bitReverseFlagR;2165,71171
    uint32_t twidCoefRModifier;2166,71317
    q15_t    *pTwiddleAReal;pTwiddleAReal2167,71471
    q15_t    *pTwiddleBReal;pTwiddleBReal2168,71567
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2169,71663
  } arm_rfft_instance_q15;2170,71751
    uint32_t fftLenReal;2178,71885
    uint32_t fftLenBy2;2179,71966
    uint8_t  ifftFlagR;2180,72050
	uint8_t  bitReverseFlagR;2181,72183
    uint32_t twidCoefRModifier;2182,72331
    q31_t    *pTwiddleAReal;pTwiddleAReal2183,72487
    q31_t    *pTwiddleBReal;pTwiddleBReal2184,72585
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2185,72683
  } arm_rfft_instance_q31;2186,72776
    uint32_t  fftLenReal;2194,72921
    uint16_t  fftLenBy2;2195,73002
    uint8_t   ifftFlagR;2196,73086
    uint8_t   bitReverseFlagR;2197,73219
	uint32_t  twidCoefRModifier;2198,73370
    float32_t *pTwiddleAReal;pTwiddleAReal2199,73523
    float32_t *pTwiddleBReal;pTwiddleBReal2200,73621
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2201,73719
  } arm_rfft_instance_f32;2202,73812
    uint16_t N;2300,78011
    uint16_t Nby2;2301,78080
    float32_t normalize;2302,78161
    float32_t *pTwiddle;pTwiddle2303,78230
    float32_t *pCosFactor;pCosFactor2304,78315
    arm_rfft_instance_f32 *pRfft;pRfft2305,78395
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2306,78478
  } arm_dct4_instance_f32;2307,78564
    uint16_t N;2347,80150
    uint16_t Nby2;2348,80219
    q31_t normalize;2349,80300
    q31_t *pTwiddle;pTwiddle2350,80369
    q31_t *pCosFactor;pCosFactor2351,80454
    arm_rfft_instance_q31 *pRfft;pRfft2352,80534
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2353,80617
  } arm_dct4_instance_q31;2354,80703
    uint16_t N;2394,82194
    uint16_t Nby2;2395,82263
    q15_t normalize;2396,82344
    q15_t *pTwiddle;pTwiddle2397,82413
    q15_t *pCosFactor;pCosFactor2398,82498
    arm_rfft_instance_q15 *pRfft;pRfft2399,82578
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2400,82661
  } arm_dct4_instance_q15;2401,82747
    uint8_t M;3220,109610
    uint16_t numTaps;3221,109674
    q15_t *pCoeffs;pCoeffs3222,109757
    q15_t *pState;pState3223,109867
  } arm_fir_decimate_instance_q15;3224,109993
    uint8_t M;3232,110129
    uint16_t numTaps;3233,110189
    q31_t *pCoeffs;pCoeffs3234,110268
    q31_t *pState;pState3235,110374
  } arm_fir_decimate_instance_q31;3237,110498
    uint8_t M;3245,110645
    uint16_t numTaps;3246,110713
    float32_t *pCoeffs;pCoeffs3247,110800
    float32_t *pState;pState3248,110914
  } arm_fir_decimate_instance_f32;3250,111046
    uint8_t L;3401,116518
    uint16_t phaseLength;3402,116580
    q15_t *pCoeffs;pCoeffs3403,116668
    q15_t *pState;pState3404,116784
  } arm_fir_interpolate_instance_q15;3405,116913
    uint8_t L;3413,117055
    uint16_t phaseLength;3414,117117
    q31_t *pCoeffs;pCoeffs3415,117205
    q31_t *pState;pState3416,117322
  } arm_fir_interpolate_instance_q31;3417,117452
    uint8_t L;3425,117605
    uint16_t phaseLength;3426,117666
    float32_t *pCoeffs;pCoeffs3427,117753
    float32_t *pState;pState3428,117869
  } arm_fir_interpolate_instance_f32;3429,117996
    uint8_t numStages;3545,122739
    q63_t *pState;pState3546,122850
    q31_t *pCoeffs;pCoeffs3547,122968
    uint8_t postShift;3548,123080
  } arm_biquad_cas_df1_32x64_ins_q31;3550,123178
    uint8_t   numStages;3592,124536
    float32_t *pState;pState3593,124649
    float32_t *pCoeffs;pCoeffs3594,124769
  } arm_biquad_cascade_df2T_instance_f32;3595,124883
    uint16_t numStages;3637,126237
    q15_t *pState;pState3638,126320
    q15_t *pCoeffs;pCoeffs3639,126448
  } arm_fir_lattice_instance_q15;3640,126573
    uint16_t numStages;3648,126713
    q31_t *pState;pState3649,126796
    q31_t *pCoeffs;pCoeffs3650,126924
  } arm_fir_lattice_instance_q31;3651,127049
    uint16_t numStages;3659,127200
    float32_t *pState;pState3660,127275
    float32_t *pCoeffs;pCoeffs3661,127395
  } arm_fir_lattice_instance_f32;3662,127512
    uint16_t numStages;3760,130917
    q15_t *pState;pState3761,131006
    q15_t *pkCoeffs;pkCoeffs3762,131143
    q15_t *pvCoeffs;pvCoeffs3763,131278
  } arm_iir_lattice_instance_q15;3764,131411
    uint16_t numStages;3771,131549
    q31_t *pState;pState3772,131638
    q31_t *pkCoeffs;pkCoeffs3773,131775
    q31_t *pvCoeffs;pvCoeffs3774,131910
  } arm_iir_lattice_instance_q31;3775,132043
    uint16_t numStages;3782,132192
    float32_t *pState;pState3783,132281
    float32_t *pkCoeffs;pkCoeffs3784,132418
    float32_t *pvCoeffs;pvCoeffs3785,132553
  } arm_iir_lattice_instance_f32;3786,132686
    uint16_t numTaps;3900,136787
    float32_t *pState;pState3901,136859
    float32_t *pCoeffs;pCoeffs3902,136973
    float32_t mu;3903,137072
  } arm_lms_instance_f32;3904,137158
    uint16_t numTaps;3950,138615
    q15_t *pState;pState3951,138687
    q15_t *pCoeffs;pCoeffs3952,138801
    q15_t mu;3953,138900
    uint32_t postShift;3954,138986
  } arm_lms_instance_q15;3955,139055
    uint16_t numTaps;4005,140533
    q31_t *pState;pState4006,140605
    q31_t *pCoeffs;pCoeffs4007,140719
    q31_t mu;4008,140818
    uint32_t postShift;4009,140904
  } arm_lms_instance_q31;4011,140975
    uint16_t  numTaps;4059,142462
    float32_t *pState;pState4060,142535
    float32_t *pCoeffs;pCoeffs4061,142650
    float32_t mu;4062,142750
    float32_t energy;4063,142835
    float32_t x0;4064,142898
  } arm_lms_norm_instance_f32;4065,142961
    uint16_t numTaps;4111,144487
    q31_t *pState;pState4112,144560
    q31_t *pCoeffs;pCoeffs4113,144675
    q31_t mu;4114,144775
    uint8_t postShift;4115,144862
    q31_t *recipTable;recipTable4116,144932
    q31_t energy;4117,145013
    q31_t x0;4118,145077
  } arm_lms_norm_instance_q31;4119,145141
    uint16_t numTaps;4167,146696
    q15_t *pState;pState4168,146768
    q15_t *pCoeffs;pCoeffs4169,146883
    q15_t mu;4170,146983
    uint8_t postShift;4171,147069
    q15_t *recipTable;recipTable4172,147138
    q15_t energy;4173,147218
    q15_t x0;4174,147281
  } arm_lms_norm_instance_q15;4175,147344
    uint16_t numTaps;4325,152412
    uint16_t stateIndex;4326,152493
    float32_t *pState;pState4327,152606
    float32_t *pCoeffs;pCoeffs4328,152728
    uint16_t maxDelay;4329,152835
    int32_t *pTapDelay;pTapDelay4330,152927
  } arm_fir_sparse_instance_f32;4331,153040
    uint16_t numTaps;4339,153178
    uint16_t stateIndex;4340,153259
    q31_t *pState;pState4341,153372
    q31_t *pCoeffs;pCoeffs4342,153494
    uint16_t maxDelay;4343,153601
    int32_t *pTapDelay;pTapDelay4344,153693
  } arm_fir_sparse_instance_q31;4345,153806
    uint16_t numTaps;4353,153944
    uint16_t stateIndex;4354,154025
    q15_t *pState;pState4355,154138
    q15_t *pCoeffs;pCoeffs4356,154260
    uint16_t maxDelay;4357,154367
    int32_t *pTapDelay;pTapDelay4358,154459
  } arm_fir_sparse_instance_q15;4359,154572
    uint16_t numTaps;4367,154709
    uint16_t stateIndex;4368,154790
    q7_t *pState;pState4369,154903
    q7_t *pCoeffs;pCoeffs4370,155025
    uint16_t maxDelay;4371,155132
    int32_t *pTapDelay;pTapDelay4372,155224
  } arm_fir_sparse_instance_q7;4373,155337
  __STATIC_INLINE float32_t arm_pid_f32(4715,167807
  __STATIC_INLINE q31_t arm_pid_q31(4750,169118
  __STATIC_INLINE q15_t arm_pid_q15(4798,170662
  __STATIC_INLINE void arm_clarke_f32(4909,174239
  __STATIC_INLINE void arm_clarke_q31(4938,175410
  __STATIC_INLINE void arm_inv_clarke_f32(5013,177969
  __STATIC_INLINE void arm_inv_clarke_q31(5042,179132
  __STATIC_INLINE void arm_park_f32(5129,182462
  __STATIC_INLINE void arm_park_q31(5163,183785
  __STATIC_INLINE void arm_inv_park_f32(5248,187029
  __STATIC_INLINE void arm_inv_park_q31(5283,188378
  __STATIC_INLINE float32_t arm_linear_interp_f32(5381,191805
  __STATIC_INLINE q31_t arm_linear_interp_q31(5440,193485
  __STATIC_INLINE q15_t arm_linear_interp_q15(5500,195302
  __STATIC_INLINE q7_t arm_linear_interp_q7(5557,197015
  __STATIC_INLINE arm_status  arm_sqrt_f32(5699,200849
  __STATIC_INLINE void arm_circularWrite_f32(5758,202441
  __STATIC_INLINE void arm_circularRead_f32(5803,203462
  __STATIC_INLINE void arm_circularWrite_q15(5858,204683
  __STATIC_INLINE void arm_circularRead_q15(5903,205689
  __STATIC_INLINE void arm_circularWrite_q7(5960,206903
  __STATIC_INLINE void arm_circularRead_q7(6005,207898
  __STATIC_INLINE float32_t arm_bilinear_interp_f32(6746,230016
  __STATIC_INLINE q31_t arm_bilinear_interp_q31(6813,231871
  __STATIC_INLINE q15_t arm_bilinear_interp_q15(6889,234759
  __STATIC_INLINE q7_t arm_bilinear_interp_q7(6969,237724

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm0.h,6573
#define __CORE_CM0_H_GENERIC32,1198
#define __CM0_CMSIS_VERSION_MAIN 56,2079
#define __CM0_CMSIS_VERSION_SUB 57,2196
#define __CM0_CMSIS_VERSION 58,2313
#define __CORTEX_M 61,2505
  #define __ASM 65,2654
  #define __INLINE 66,2771
  #define __STATIC_INLINE 67,2888
  #define __ASM 70,2964
  #define __INLINE 71,3081
  #define __STATIC_INLINE 72,3235
  #define __ASM 75,3307
  #define __INLINE 76,3424
  #define __STATIC_INLINE 77,3541
  #define __ASM 80,3616
  #define __INLINE 81,3733
  #define __STATIC_INLINE 82,3850
#define __FPU_USED 88,4006
#define __CORE_CM0_H_DEPENDANT118,5034
    #define __CM0_REV 123,5170
    #define __NVIC_PRIO_BITS 128,5330
    #define __Vendor_SysTickConfig 133,5500
  #define   __I 147,5984
  #define   __I 149,6089
#define     __O 151,6195
#define     __IO 152,6293
    uint32_t _reserved0:_reserved0183,7203
    uint32_t _reserved0:_reserved0185,7308
    uint32_t GE:GE186,7406
    uint32_t _reserved1:_reserved1187,7504
    uint32_t Q:Q189,7610
    uint32_t V:V190,7708
    uint32_t C:C191,7806
    uint32_t Z:Z192,7904
    uint32_t N:N193,8002
  } b;194,8100
  uint32_t w;195,8198
} APSR_Type;196,8296
    uint32_t ISR:ISR205,8432
    uint32_t _reserved0:_reserved0206,8530
  } b;207,8628
  uint32_t w;208,8726
} IPSR_Type;209,8824
    uint32_t ISR:ISR218,8967
    uint32_t _reserved0:_reserved0220,9091
    uint32_t _reserved0:_reserved0222,9196
    uint32_t GE:GE223,9294
    uint32_t _reserved1:_reserved1224,9392
    uint32_t T:T226,9498
    uint32_t IT:IT227,9596
    uint32_t Q:Q228,9694
    uint32_t V:V229,9792
    uint32_t C:C230,9890
    uint32_t Z:Z231,9988
    uint32_t N:N232,10086
  } b;233,10184
  uint32_t w;234,10282
} xPSR_Type;235,10380
    uint32_t nPRIV:nPRIV244,10503
    uint32_t SPSEL:SPSEL245,10601
    uint32_t FPCA:FPCA246,10699
    uint32_t _reserved0:_reserved0247,10797
  } b;248,10895
  uint32_t w;249,10993
} CONTROL_Type;250,11091
  __IO uint32_t ISER[ISER265,11438
       uint32_t RESERVED0[RESERVED0266,11549
  __IO uint32_t ICER[ICER267,11581
       uint32_t RSERVED1[RSERVED1268,11693
  __IO uint32_t ISPR[ISPR269,11724
       uint32_t RESERVED2[RESERVED2270,11836
  __IO uint32_t ICPR[ICPR271,11868
       uint32_t RESERVED3[RESERVED3272,11980
       uint32_t RESERVED4[RESERVED4273,12012
  __IO uint32_t IP[IP274,12044
}  NVIC_Type;275,12156
  __I  uint32_t CPUID;290,12481
  __IO uint32_t ICSR;291,12606
       uint32_t RESERVED0;292,12731
  __IO uint32_t AIRCR;293,12759
  __IO uint32_t SCR;294,12884
  __IO uint32_t CCR;295,13009
       uint32_t RESERVED1;296,13134
  __IO uint32_t SHP[SHP297,13162
  __IO uint32_t SHCSR;298,13287
} SCB_Type;299,13412
#define SCB_CPUID_IMPLEMENTER_Pos 302,13465
#define SCB_CPUID_IMPLEMENTER_Msk 303,13596
#define SCB_CPUID_VARIANT_Pos 305,13725
#define SCB_CPUID_VARIANT_Msk 306,13852
#define SCB_CPUID_ARCHITECTURE_Pos 308,13977
#define SCB_CPUID_ARCHITECTURE_Msk 309,14109
#define SCB_CPUID_PARTNO_Pos 311,14239
#define SCB_CPUID_PARTNO_Msk 312,14365
#define SCB_CPUID_REVISION_Pos 314,14489
#define SCB_CPUID_REVISION_Msk 315,14617
#define SCB_ICSR_NMIPENDSET_Pos 318,14799
#define SCB_ICSR_NMIPENDSET_Msk 319,14928
#define SCB_ICSR_PENDSVSET_Pos 321,15055
#define SCB_ICSR_PENDSVSET_Msk 322,15183
#define SCB_ICSR_PENDSVCLR_Pos 324,15309
#define SCB_ICSR_PENDSVCLR_Msk 325,15437
#define SCB_ICSR_PENDSTSET_Pos 327,15563
#define SCB_ICSR_PENDSTSET_Msk 328,15691
#define SCB_ICSR_PENDSTCLR_Pos 330,15817
#define SCB_ICSR_PENDSTCLR_Msk 331,15945
#define SCB_ICSR_ISRPREEMPT_Pos 333,16071
#define SCB_ICSR_ISRPREEMPT_Msk 334,16200
#define SCB_ICSR_ISRPENDING_Pos 336,16327
#define SCB_ICSR_ISRPENDING_Msk 337,16456
#define SCB_ICSR_VECTPENDING_Pos 339,16583
#define SCB_ICSR_VECTPENDING_Msk 340,16713
#define SCB_ICSR_VECTACTIVE_Pos 342,16841
#define SCB_ICSR_VECTACTIVE_Msk 343,16970
#define SCB_AIRCR_VECTKEY_Pos 346,17169
#define SCB_AIRCR_VECTKEY_Msk 347,17296
#define SCB_AIRCR_VECTKEYSTAT_Pos 349,17421
#define SCB_AIRCR_VECTKEYSTAT_Msk 350,17552
#define SCB_AIRCR_ENDIANESS_Pos 352,17681
#define SCB_AIRCR_ENDIANESS_Msk 353,17810
#define SCB_AIRCR_SYSRESETREQ_Pos 355,17937
#define SCB_AIRCR_SYSRESETREQ_Msk 356,18068
#define SCB_AIRCR_VECTCLRACTIVE_Pos 358,18197
#define SCB_AIRCR_VECTCLRACTIVE_Msk 359,18330
#define SCB_SCR_SEVONPEND_Pos 362,18508
#define SCB_SCR_SEVONPEND_Msk 363,18635
#define SCB_SCR_SLEEPDEEP_Pos 365,18760
#define SCB_SCR_SLEEPDEEP_Msk 366,18887
#define SCB_SCR_SLEEPONEXIT_Pos 368,19012
#define SCB_SCR_SLEEPONEXIT_Msk 369,19141
#define SCB_CCR_STKALIGN_Pos 372,19322
#define SCB_CCR_STKALIGN_Msk 373,19448
#define SCB_CCR_UNALIGN_TRP_Pos 375,19572
#define SCB_CCR_UNALIGN_TRP_Msk 376,19701
#define SCB_SHCSR_SVCALLPENDED_Pos 379,19893
#define SCB_SHCSR_SVCALLPENDED_Msk 380,20025
  __IO uint32_t CTRL;395,20456
  __IO uint32_t LOAD;396,20563
  __IO uint32_t VAL;397,20670
  __I  uint32_t CALIB;398,20777
} SysTick_Type;399,20884
#define SysTick_CTRL_COUNTFLAG_Pos 402,20956
#define SysTick_CTRL_COUNTFLAG_Msk 403,21088
#define SysTick_CTRL_CLKSOURCE_Pos 405,21218
#define SysTick_CTRL_CLKSOURCE_Msk 406,21350
#define SysTick_CTRL_TICKINT_Pos 408,21480
#define SysTick_CTRL_TICKINT_Msk 409,21610
#define SysTick_CTRL_ENABLE_Pos 411,21738
#define SysTick_CTRL_ENABLE_Msk 412,21867
#define SysTick_LOAD_RELOAD_Pos 415,22037
#define SysTick_LOAD_RELOAD_Msk 416,22166
#define SysTick_VAL_CURRENT_Pos 419,22337
#define SysTick_VAL_CURRENT_Msk 420,22466
#define SysTick_CALIB_NOREF_Pos 423,22641
#define SysTick_CALIB_NOREF_Msk 424,22770
#define SysTick_CALIB_SKEW_Pos 426,22897
#define SysTick_CALIB_SKEW_Msk 427,23025
#define SysTick_CALIB_TENMS_Pos 429,23151
#define SysTick_CALIB_TENMS_Msk 430,23280
#define SCS_BASE 452,24054
#define SysTick_BASE 453,24167
#define NVIC_BASE 454,24280
#define SCB_BASE 455,24393
#define SCB 457,24508
#define SysTick 458,24622
#define NVIC 459,24736
#define _BIT_SHIFT(487,25746
#define _SHP_IDX(488,25828
#define _IP_IDX(489,25910
__STATIC_INLINE void NVIC_EnableIRQ(498,26213
__STATIC_INLINE void NVIC_DisableIRQ(510,26548
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(526,26998
__STATIC_INLINE void NVIC_SetPendingIRQ(538,27330
__STATIC_INLINE void NVIC_ClearPendingIRQ(550,27644
__STATIC_INLINE void NVIC_SetPriority(565,28053
__STATIC_INLINE uint32_t NVIC_GetPriority(587,28959
__STATIC_INLINE void NVIC_SystemReset(601,29468
__STATIC_INLINE uint32_t SysTick_Config(639,31050

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc000.h,8505
#define __CORE_SC000_H_GENERIC32,1198
#define __SC000_CMSIS_VERSION_MAIN 56,2079
#define __SC000_CMSIS_VERSION_SUB 57,2196
#define __SC000_CMSIS_VERSION 58,2313
#define __CORTEX_SC 61,2509
  #define __ASM 65,2658
  #define __INLINE 66,2775
  #define __STATIC_INLINE 67,2892
  #define __ASM 70,2968
  #define __INLINE 71,3085
  #define __STATIC_INLINE 72,3239
  #define __ASM 75,3311
  #define __INLINE 76,3428
  #define __STATIC_INLINE 77,3545
  #define __ASM 80,3620
  #define __INLINE 81,3737
  #define __STATIC_INLINE 82,3854
#define __FPU_USED 88,4010
#define __CORE_SC000_H_DEPENDANT118,5042
    #define __SC000_REV 123,5182
    #define __MPU_PRESENT 128,5341
    #define __NVIC_PRIO_BITS 133,5502
    #define __Vendor_SysTickConfig 138,5672
  #define   __I 152,6156
  #define   __I 154,6261
#define     __O 156,6367
#define     __IO 157,6465
    uint32_t _reserved0:_reserved0189,7394
    uint32_t _reserved0:_reserved0191,7499
    uint32_t GE:GE192,7597
    uint32_t _reserved1:_reserved1193,7695
    uint32_t Q:Q195,7801
    uint32_t V:V196,7899
    uint32_t C:C197,7997
    uint32_t Z:Z198,8095
    uint32_t N:N199,8193
  } b;200,8291
  uint32_t w;201,8389
} APSR_Type;202,8487
    uint32_t ISR:ISR211,8623
    uint32_t _reserved0:_reserved0212,8721
  } b;213,8819
  uint32_t w;214,8917
} IPSR_Type;215,9015
    uint32_t ISR:ISR224,9158
    uint32_t _reserved0:_reserved0226,9282
    uint32_t _reserved0:_reserved0228,9387
    uint32_t GE:GE229,9485
    uint32_t _reserved1:_reserved1230,9583
    uint32_t T:T232,9689
    uint32_t IT:IT233,9787
    uint32_t Q:Q234,9885
    uint32_t V:V235,9983
    uint32_t C:C236,10081
    uint32_t Z:Z237,10179
    uint32_t N:N238,10277
  } b;239,10375
  uint32_t w;240,10473
} xPSR_Type;241,10571
    uint32_t nPRIV:nPRIV250,10694
    uint32_t SPSEL:SPSEL251,10792
    uint32_t FPCA:FPCA252,10890
    uint32_t _reserved0:_reserved0253,10988
  } b;254,11086
  uint32_t w;255,11184
} CONTROL_Type;256,11282
  __IO uint32_t ISER[ISER271,11629
       uint32_t RESERVED0[RESERVED0272,11740
  __IO uint32_t ICER[ICER273,11772
       uint32_t RSERVED1[RSERVED1274,11884
  __IO uint32_t ISPR[ISPR275,11915
       uint32_t RESERVED2[RESERVED2276,12027
  __IO uint32_t ICPR[ICPR277,12059
       uint32_t RESERVED3[RESERVED3278,12171
       uint32_t RESERVED4[RESERVED4279,12203
  __IO uint32_t IP[IP280,12235
}  NVIC_Type;281,12347
  __I  uint32_t CPUID;296,12672
  __IO uint32_t ICSR;297,12797
  __IO uint32_t VTOR;298,12922
  __IO uint32_t AIRCR;299,13047
  __IO uint32_t SCR;300,13172
  __IO uint32_t CCR;301,13297
       uint32_t RESERVED0[RESERVED0302,13422
  __IO uint32_t SHP[SHP303,13453
  __IO uint32_t SHCSR;304,13578
       uint32_t RESERVED1[RESERVED1305,13703
  __IO uint32_t SFCR;306,13736
} SCB_Type;307,13861
#define SCB_CPUID_IMPLEMENTER_Pos 310,13914
#define SCB_CPUID_IMPLEMENTER_Msk 311,14045
#define SCB_CPUID_VARIANT_Pos 313,14174
#define SCB_CPUID_VARIANT_Msk 314,14301
#define SCB_CPUID_ARCHITECTURE_Pos 316,14426
#define SCB_CPUID_ARCHITECTURE_Msk 317,14558
#define SCB_CPUID_PARTNO_Pos 319,14688
#define SCB_CPUID_PARTNO_Msk 320,14814
#define SCB_CPUID_REVISION_Pos 322,14938
#define SCB_CPUID_REVISION_Msk 323,15066
#define SCB_ICSR_NMIPENDSET_Pos 326,15248
#define SCB_ICSR_NMIPENDSET_Msk 327,15377
#define SCB_ICSR_PENDSVSET_Pos 329,15504
#define SCB_ICSR_PENDSVSET_Msk 330,15632
#define SCB_ICSR_PENDSVCLR_Pos 332,15758
#define SCB_ICSR_PENDSVCLR_Msk 333,15886
#define SCB_ICSR_PENDSTSET_Pos 335,16012
#define SCB_ICSR_PENDSTSET_Msk 336,16140
#define SCB_ICSR_PENDSTCLR_Pos 338,16266
#define SCB_ICSR_PENDSTCLR_Msk 339,16394
#define SCB_ICSR_ISRPREEMPT_Pos 341,16520
#define SCB_ICSR_ISRPREEMPT_Msk 342,16649
#define SCB_ICSR_ISRPENDING_Pos 344,16776
#define SCB_ICSR_ISRPENDING_Msk 345,16905
#define SCB_ICSR_VECTPENDING_Pos 347,17032
#define SCB_ICSR_VECTPENDING_Msk 348,17162
#define SCB_ICSR_VECTACTIVE_Pos 350,17290
#define SCB_ICSR_VECTACTIVE_Msk 351,17419
#define SCB_VTOR_TBLOFF_Pos 354,17602
#define SCB_VTOR_TBLOFF_Msk 355,17727
#define SCB_AIRCR_VECTKEY_Pos 358,17922
#define SCB_AIRCR_VECTKEY_Msk 359,18049
#define SCB_AIRCR_VECTKEYSTAT_Pos 361,18174
#define SCB_AIRCR_VECTKEYSTAT_Msk 362,18305
#define SCB_AIRCR_ENDIANESS_Pos 364,18434
#define SCB_AIRCR_ENDIANESS_Msk 365,18563
#define SCB_AIRCR_SYSRESETREQ_Pos 367,18690
#define SCB_AIRCR_SYSRESETREQ_Msk 368,18821
#define SCB_AIRCR_VECTCLRACTIVE_Pos 370,18950
#define SCB_AIRCR_VECTCLRACTIVE_Msk 371,19083
#define SCB_SCR_SEVONPEND_Pos 374,19261
#define SCB_SCR_SEVONPEND_Msk 375,19388
#define SCB_SCR_SLEEPDEEP_Pos 377,19513
#define SCB_SCR_SLEEPDEEP_Msk 378,19640
#define SCB_SCR_SLEEPONEXIT_Pos 380,19765
#define SCB_SCR_SLEEPONEXIT_Msk 381,19894
#define SCB_CCR_STKALIGN_Pos 384,20075
#define SCB_CCR_STKALIGN_Msk 385,20201
#define SCB_CCR_UNALIGN_TRP_Pos 387,20325
#define SCB_CCR_UNALIGN_TRP_Msk 388,20454
#define SCB_SHCSR_SVCALLPENDED_Pos 391,20646
#define SCB_SHCSR_SVCALLPENDED_Msk 392,20778
#define SCB_SFCR_UNIBRTIMING_Pos 395,20958
#define SCB_SFCR_UNIBRTIMING_Msk 396,21088
#define SCB_SFCR_SECKEY_Pos 398,21216
#define SCB_SFCR_SECKEY_Msk 399,21341
       uint32_t RESERVED0[RESERVED0414,21813
  __IO uint32_t ACTLR;415,21844
} SCnSCB_Type;416,21947
#define SCnSCB_ACTLR_DISMCYCINT_Pos 419,22011
#define SCnSCB_ACTLR_DISMCYCINT_Msk 420,22134
  __IO uint32_t CTRL;435,22561
  __IO uint32_t LOAD;436,22668
  __IO uint32_t VAL;437,22775
  __I  uint32_t CALIB;438,22882
} SysTick_Type;439,22989
#define SysTick_CTRL_COUNTFLAG_Pos 442,23061
#define SysTick_CTRL_COUNTFLAG_Msk 443,23193
#define SysTick_CTRL_CLKSOURCE_Pos 445,23323
#define SysTick_CTRL_CLKSOURCE_Msk 446,23455
#define SysTick_CTRL_TICKINT_Pos 448,23585
#define SysTick_CTRL_TICKINT_Msk 449,23715
#define SysTick_CTRL_ENABLE_Pos 451,23843
#define SysTick_CTRL_ENABLE_Msk 452,23972
#define SysTick_LOAD_RELOAD_Pos 455,24142
#define SysTick_LOAD_RELOAD_Msk 456,24271
#define SysTick_VAL_CURRENT_Pos 459,24442
#define SysTick_VAL_CURRENT_Msk 460,24571
#define SysTick_CALIB_NOREF_Pos 463,24746
#define SysTick_CALIB_NOREF_Msk 464,24875
#define SysTick_CALIB_SKEW_Pos 466,25002
#define SysTick_CALIB_SKEW_Msk 467,25130
#define SysTick_CALIB_TENMS_Pos 469,25256
#define SysTick_CALIB_TENMS_Msk 470,25385
  __I  uint32_t TYPE;485,25849
  __IO uint32_t CTRL;486,25967
  __IO uint32_t RNR;487,26085
  __IO uint32_t RBAR;488,26203
  __IO uint32_t RASR;489,26321
} MPU_Type;490,26439
#define MPU_TYPE_IREGION_Pos 493,26479
#define MPU_TYPE_IREGION_Msk 494,26605
#define MPU_TYPE_DREGION_Pos 496,26729
#define MPU_TYPE_DREGION_Msk 497,26855
#define MPU_TYPE_SEPARATE_Pos 499,26979
#define MPU_TYPE_SEPARATE_Msk 500,27106
#define MPU_CTRL_PRIVDEFENA_Pos 503,27259
#define MPU_CTRL_PRIVDEFENA_Msk 504,27388
#define MPU_CTRL_HFNMIENA_Pos 506,27515
#define MPU_CTRL_HFNMIENA_Msk 507,27642
#define MPU_CTRL_ENABLE_Pos 509,27767
#define MPU_CTRL_ENABLE_Msk 510,27892
#define MPU_RNR_REGION_Pos 513,28049
#define MPU_RNR_REGION_Msk 514,28173
#define MPU_RBAR_ADDR_Pos 517,28335
#define MPU_RBAR_ADDR_Msk 518,28458
#define MPU_RBAR_VALID_Pos 520,28579
#define MPU_RBAR_VALID_Msk 521,28703
#define MPU_RBAR_REGION_Pos 523,28825
#define MPU_RBAR_REGION_Msk 524,28950
#define MPU_RASR_ATTRS_Pos 527,29119
#define MPU_RASR_ATTRS_Msk 528,29264
#define MPU_RASR_SRD_Pos 530,29407
#define MPU_RASR_SRD_Msk 531,29544
#define MPU_RASR_SIZE_Pos 533,29679
#define MPU_RASR_SIZE_Msk 534,29815
#define MPU_RASR_ENABLE_Pos 536,29949
#define MPU_RASR_ENABLE_Msk 537,30085
#define SCS_BASE 560,30870
#define SysTick_BASE 561,30983
#define NVIC_BASE 562,31096
#define SCB_BASE 563,31209
#define SCnSCB 565,31324
#define SCB 566,31438
#define SysTick 567,31552
#define NVIC 568,31666
  #define MPU_BASE 571,31808
  #define MPU 572,31922
#define _BIT_SHIFT(600,32938
#define _SHP_IDX(601,33020
#define _IP_IDX(602,33102
__STATIC_INLINE void NVIC_EnableIRQ(611,33405
__STATIC_INLINE void NVIC_DisableIRQ(623,33740
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(639,34190
__STATIC_INLINE void NVIC_SetPendingIRQ(651,34522
__STATIC_INLINE void NVIC_ClearPendingIRQ(663,34836
__STATIC_INLINE void NVIC_SetPriority(678,35245
__STATIC_INLINE uint32_t NVIC_GetPriority(700,36151
__STATIC_INLINE void NVIC_SystemReset(714,36656
__STATIC_INLINE uint32_t SysTick_Config(752,38238

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc300.h,23961
#define __CORE_SC300_H_GENERIC32,1199
#define __SC300_CMSIS_VERSION_MAIN 56,2081
#define __SC300_CMSIS_VERSION_SUB 57,2198
#define __SC300_CMSIS_VERSION 58,2315
#define __CORTEX_SC 61,2511
  #define __ASM 65,2660
  #define __INLINE 66,2777
  #define __STATIC_INLINE 67,2894
  #define __ASM 70,2970
  #define __INLINE 71,3087
  #define __STATIC_INLINE 72,3241
  #define __ASM 75,3313
  #define __INLINE 76,3430
  #define __STATIC_INLINE 77,3547
  #define __ASM 80,3622
  #define __INLINE 81,3739
  #define __STATIC_INLINE 82,3856
#define __FPU_USED 88,4012
#define __CORE_SC300_H_DEPENDANT118,5044
    #define __SC300_REV 123,5184
    #define __MPU_PRESENT 128,5345
    #define __NVIC_PRIO_BITS 133,5506
    #define __Vendor_SysTickConfig 138,5676
  #define   __I 152,6160
  #define   __I 154,6265
#define     __O 156,6371
#define     __IO 157,6469
    uint32_t _reserved0:_reserved0190,7423
    uint32_t _reserved0:_reserved0192,7528
    uint32_t GE:GE193,7626
    uint32_t _reserved1:_reserved1194,7724
    uint32_t Q:Q196,7830
    uint32_t V:V197,7928
    uint32_t C:C198,8026
    uint32_t Z:Z199,8124
    uint32_t N:N200,8222
  } b;201,8320
  uint32_t w;202,8418
} APSR_Type;203,8516
    uint32_t ISR:ISR212,8652
    uint32_t _reserved0:_reserved0213,8750
  } b;214,8848
  uint32_t w;215,8946
} IPSR_Type;216,9044
    uint32_t ISR:ISR225,9187
    uint32_t _reserved0:_reserved0227,9311
    uint32_t _reserved0:_reserved0229,9416
    uint32_t GE:GE230,9514
    uint32_t _reserved1:_reserved1231,9612
    uint32_t T:T233,9718
    uint32_t IT:IT234,9816
    uint32_t Q:Q235,9914
    uint32_t V:V236,10012
    uint32_t C:C237,10110
    uint32_t Z:Z238,10208
    uint32_t N:N239,10306
  } b;240,10404
  uint32_t w;241,10502
} xPSR_Type;242,10600
    uint32_t nPRIV:nPRIV251,10723
    uint32_t SPSEL:SPSEL252,10821
    uint32_t FPCA:FPCA253,10919
    uint32_t _reserved0:_reserved0254,11017
  } b;255,11115
  uint32_t w;256,11213
} CONTROL_Type;257,11311
  __IO uint32_t ISER[ISER272,11658
       uint32_t RESERVED0[RESERVED0273,11769
  __IO uint32_t ICER[ICER274,11801
       uint32_t RSERVED1[RSERVED1275,11912
  __IO uint32_t ISPR[ISPR276,11943
       uint32_t RESERVED2[RESERVED2277,12054
  __IO uint32_t ICPR[ICPR278,12086
       uint32_t RESERVED3[RESERVED3279,12197
  __IO uint32_t IABR[IABR280,12229
       uint32_t RESERVED4[RESERVED4281,12340
  __IO uint8_t  IP[IP282,12372
       uint32_t RESERVED5[RESERVED5283,12483
  __O  uint32_t STIR;284,12516
}  NVIC_Type;285,12627
#define NVIC_STIR_INTID_Pos 288,12701
#define NVIC_STIR_INTID_Msk 289,12824
  __I  uint32_t CPUID;304,13253
  __IO uint32_t ICSR;305,13378
  __IO uint32_t VTOR;306,13503
  __IO uint32_t AIRCR;307,13628
  __IO uint32_t SCR;308,13753
  __IO uint32_t CCR;309,13878
  __IO uint8_t  SHP[SHP310,14003
  __IO uint32_t SHCSR;311,14128
  __IO uint32_t CFSR;312,14253
  __IO uint32_t HFSR;313,14378
  __IO uint32_t DFSR;314,14503
  __IO uint32_t MMFAR;315,14628
  __IO uint32_t BFAR;316,14753
  __IO uint32_t AFSR;317,14878
  __I  uint32_t PFR[PFR318,15003
  __I  uint32_t DFR;319,15128
  __I  uint32_t ADR;320,15253
  __I  uint32_t MMFR[MMFR321,15378
  __I  uint32_t ISAR[ISAR322,15503
       uint32_t RESERVED0[RESERVED0323,15628
  __IO uint32_t CPACR;324,15659
} SCB_Type;325,15784
#define SCB_CPUID_IMPLEMENTER_Pos 328,15837
#define SCB_CPUID_IMPLEMENTER_Msk 329,15968
#define SCB_CPUID_VARIANT_Pos 331,16097
#define SCB_CPUID_VARIANT_Msk 332,16224
#define SCB_CPUID_ARCHITECTURE_Pos 334,16349
#define SCB_CPUID_ARCHITECTURE_Msk 335,16481
#define SCB_CPUID_PARTNO_Pos 337,16611
#define SCB_CPUID_PARTNO_Msk 338,16737
#define SCB_CPUID_REVISION_Pos 340,16861
#define SCB_CPUID_REVISION_Msk 341,16989
#define SCB_ICSR_NMIPENDSET_Pos 344,17171
#define SCB_ICSR_NMIPENDSET_Msk 345,17300
#define SCB_ICSR_PENDSVSET_Pos 347,17427
#define SCB_ICSR_PENDSVSET_Msk 348,17555
#define SCB_ICSR_PENDSVCLR_Pos 350,17681
#define SCB_ICSR_PENDSVCLR_Msk 351,17809
#define SCB_ICSR_PENDSTSET_Pos 353,17935
#define SCB_ICSR_PENDSTSET_Msk 354,18063
#define SCB_ICSR_PENDSTCLR_Pos 356,18189
#define SCB_ICSR_PENDSTCLR_Msk 357,18317
#define SCB_ICSR_ISRPREEMPT_Pos 359,18443
#define SCB_ICSR_ISRPREEMPT_Msk 360,18572
#define SCB_ICSR_ISRPENDING_Pos 362,18699
#define SCB_ICSR_ISRPENDING_Msk 363,18828
#define SCB_ICSR_VECTPENDING_Pos 365,18955
#define SCB_ICSR_VECTPENDING_Msk 366,19085
#define SCB_ICSR_RETTOBASE_Pos 368,19213
#define SCB_ICSR_RETTOBASE_Msk 369,19341
#define SCB_ICSR_VECTACTIVE_Pos 371,19467
#define SCB_ICSR_VECTACTIVE_Msk 372,19596
#define SCB_VTOR_TBLBASE_Pos 375,19775
#define SCB_VTOR_TBLBASE_Msk 376,19901
#define SCB_VTOR_TBLOFF_Pos 378,20025
#define SCB_VTOR_TBLOFF_Msk 379,20150
#define SCB_AIRCR_VECTKEY_Pos 382,20345
#define SCB_AIRCR_VECTKEY_Msk 383,20472
#define SCB_AIRCR_VECTKEYSTAT_Pos 385,20597
#define SCB_AIRCR_VECTKEYSTAT_Msk 386,20728
#define SCB_AIRCR_ENDIANESS_Pos 388,20857
#define SCB_AIRCR_ENDIANESS_Msk 389,20986
#define SCB_AIRCR_PRIGROUP_Pos 391,21113
#define SCB_AIRCR_PRIGROUP_Msk 392,21241
#define SCB_AIRCR_SYSRESETREQ_Pos 394,21367
#define SCB_AIRCR_SYSRESETREQ_Msk 395,21498
#define SCB_AIRCR_VECTCLRACTIVE_Pos 397,21627
#define SCB_AIRCR_VECTCLRACTIVE_Msk 398,21760
#define SCB_AIRCR_VECTRESET_Pos 400,21891
#define SCB_AIRCR_VECTRESET_Msk 401,22020
#define SCB_SCR_SEVONPEND_Pos 404,22194
#define SCB_SCR_SEVONPEND_Msk 405,22321
#define SCB_SCR_SLEEPDEEP_Pos 407,22446
#define SCB_SCR_SLEEPDEEP_Msk 408,22573
#define SCB_SCR_SLEEPONEXIT_Pos 410,22698
#define SCB_SCR_SLEEPONEXIT_Msk 411,22827
#define SCB_CCR_STKALIGN_Pos 414,23008
#define SCB_CCR_STKALIGN_Msk 415,23134
#define SCB_CCR_BFHFNMIGN_Pos 417,23258
#define SCB_CCR_BFHFNMIGN_Msk 418,23385
#define SCB_CCR_DIV_0_TRP_Pos 420,23510
#define SCB_CCR_DIV_0_TRP_Msk 421,23637
#define SCB_CCR_UNALIGN_TRP_Pos 423,23762
#define SCB_CCR_UNALIGN_TRP_Msk 424,23891
#define SCB_CCR_USERSETMPEND_Pos 426,24018
#define SCB_CCR_USERSETMPEND_Msk 427,24148
#define SCB_CCR_NONBASETHRDENA_Pos 429,24276
#define SCB_CCR_NONBASETHRDENA_Msk 430,24408
#define SCB_SHCSR_USGFAULTENA_Pos 433,24603
#define SCB_SHCSR_USGFAULTENA_Msk 434,24734
#define SCB_SHCSR_BUSFAULTENA_Pos 436,24863
#define SCB_SHCSR_BUSFAULTENA_Msk 437,24994
#define SCB_SHCSR_MEMFAULTENA_Pos 439,25123
#define SCB_SHCSR_MEMFAULTENA_Msk 440,25254
#define SCB_SHCSR_SVCALLPENDED_Pos 442,25383
#define SCB_SHCSR_SVCALLPENDED_Msk 443,25515
#define SCB_SHCSR_BUSFAULTPENDED_Pos 445,25645
#define SCB_SHCSR_BUSFAULTPENDED_Msk 446,25779
#define SCB_SHCSR_MEMFAULTPENDED_Pos 448,25911
#define SCB_SHCSR_MEMFAULTPENDED_Msk 449,26045
#define SCB_SHCSR_USGFAULTPENDED_Pos 451,26177
#define SCB_SHCSR_USGFAULTPENDED_Msk 452,26311
#define SCB_SHCSR_SYSTICKACT_Pos 454,26443
#define SCB_SHCSR_SYSTICKACT_Msk 455,26573
#define SCB_SHCSR_PENDSVACT_Pos 457,26701
#define SCB_SHCSR_PENDSVACT_Msk 458,26830
#define SCB_SHCSR_MONITORACT_Pos 460,26957
#define SCB_SHCSR_MONITORACT_Msk 461,27087
#define SCB_SHCSR_SVCALLACT_Pos 463,27215
#define SCB_SHCSR_SVCALLACT_Msk 464,27344
#define SCB_SHCSR_USGFAULTACT_Pos 466,27471
#define SCB_SHCSR_USGFAULTACT_Msk 467,27602
#define SCB_SHCSR_BUSFAULTACT_Pos 469,27731
#define SCB_SHCSR_BUSFAULTACT_Msk 470,27862
#define SCB_SHCSR_MEMFAULTACT_Pos 472,27991
#define SCB_SHCSR_MEMFAULTACT_Msk 473,28122
#define SCB_CFSR_USGFAULTSR_Pos 476,28310
#define SCB_CFSR_USGFAULTSR_Msk 477,28456
#define SCB_CFSR_BUSFAULTSR_Pos 479,28600
#define SCB_CFSR_BUSFAULTSR_Msk 480,28744
#define SCB_CFSR_MEMFAULTSR_Pos 482,28886
#define SCB_CFSR_MEMFAULTSR_Msk 483,29040
#define SCB_HFSR_DEBUGEVT_Pos 486,29243
#define SCB_HFSR_DEBUGEVT_Msk 487,29370
#define SCB_HFSR_FORCED_Pos 489,29495
#define SCB_HFSR_FORCED_Msk 490,29620
#define SCB_HFSR_VECTTBL_Pos 492,29743
#define SCB_HFSR_VECTTBL_Msk 493,29869
#define SCB_DFSR_EXTERNAL_Pos 496,30044
#define SCB_DFSR_EXTERNAL_Msk 497,30171
#define SCB_DFSR_VCATCH_Pos 499,30296
#define SCB_DFSR_VCATCH_Msk 500,30421
#define SCB_DFSR_DWTTRAP_Pos 502,30544
#define SCB_DFSR_DWTTRAP_Msk 503,30670
#define SCB_DFSR_BKPT_Pos 505,30794
#define SCB_DFSR_BKPT_Msk 506,30917
#define SCB_DFSR_HALTED_Pos 508,31038
#define SCB_DFSR_HALTED_Msk 509,31163
       uint32_t RESERVED0[RESERVED0524,31635
  __I  uint32_t ICTR;525,31666
       uint32_t RESERVED1[RESERVED1526,31777
} SCnSCB_Type;527,31808
#define SCnSCB_ICTR_INTLINESNUM_Pos 530,31880
#define SCnSCB_ICTR_INTLINESNUM_Msk 531,32003
  __IO uint32_t CTRL;546,32430
  __IO uint32_t LOAD;547,32537
  __IO uint32_t VAL;548,32644
  __I  uint32_t CALIB;549,32751
} SysTick_Type;550,32858
#define SysTick_CTRL_COUNTFLAG_Pos 553,32930
#define SysTick_CTRL_COUNTFLAG_Msk 554,33062
#define SysTick_CTRL_CLKSOURCE_Pos 556,33192
#define SysTick_CTRL_CLKSOURCE_Msk 557,33324
#define SysTick_CTRL_TICKINT_Pos 559,33454
#define SysTick_CTRL_TICKINT_Msk 560,33584
#define SysTick_CTRL_ENABLE_Pos 562,33712
#define SysTick_CTRL_ENABLE_Msk 563,33841
#define SysTick_LOAD_RELOAD_Pos 566,34011
#define SysTick_LOAD_RELOAD_Msk 567,34140
#define SysTick_VAL_CURRENT_Pos 570,34311
#define SysTick_VAL_CURRENT_Msk 571,34440
#define SysTick_CALIB_NOREF_Pos 574,34615
#define SysTick_CALIB_NOREF_Msk 575,34744
#define SysTick_CALIB_SKEW_Pos 577,34871
#define SysTick_CALIB_SKEW_Msk 578,34999
#define SysTick_CALIB_TENMS_Pos 580,35125
#define SysTick_CALIB_TENMS_Msk 581,35254
    __O  uint8_t    u8;598,35749
    __O  uint16_t   u16;599,35862
    __O  uint32_t   u32;600,35975
  }  PORT 601,36088
       uint32_t RESERVED0[RESERVED0602,36201
  __IO uint32_t TER;603,36234
       uint32_t RESERVED1[RESERVED1604,36347
  __IO uint32_t TPR;605,36379
       uint32_t RESERVED2[RESERVED2606,36492
  __IO uint32_t TCR;607,36524
} ITM_Type;608,36637
#define ITM_TPR_PRIVMASK_Pos 611,36700
#define ITM_TPR_PRIVMASK_Msk 612,36823
#define ITM_TCR_BUSY_Pos 615,36990
#define ITM_TCR_BUSY_Msk 616,37109
#define ITM_TCR_TraceBusID_Pos 618,37226
#define ITM_TCR_TraceBusID_Msk 619,37346
#define ITM_TCR_GTSFREQ_Pos 621,37464
#define ITM_TCR_GTSFREQ_Msk 622,37605
#define ITM_TCR_TSPrescale_Pos 624,37744
#define ITM_TCR_TSPrescale_Msk 625,37869
#define ITM_TCR_SWOENA_Pos 627,37992
#define ITM_TCR_SWOENA_Msk 628,38113
#define ITM_TCR_TXENA_Pos 630,38232
#define ITM_TCR_TXENA_Msk 631,38352
#define ITM_TCR_SYNCENA_Pos 633,38470
#define ITM_TCR_SYNCENA_Msk 634,38592
#define ITM_TCR_TSENA_Pos 636,38712
#define ITM_TCR_TSENA_Msk 637,38832
#define ITM_TCR_ITMENA_Pos 639,38950
#define ITM_TCR_ITMENA_Msk 640,39079
  __IO uint32_t CTRL;655,39538
  __IO uint32_t CYCCNT;656,39651
  __IO uint32_t CPICNT;657,39764
  __IO uint32_t EXCCNT;658,39877
  __IO uint32_t SLEEPCNT;659,39990
  __IO uint32_t LSUCNT;660,40103
  __IO uint32_t FOLDCNT;661,40216
  __I  uint32_t PCSR;662,40329
  __IO uint32_t COMP0;663,40442
  __IO uint32_t MASK0;664,40555
  __IO uint32_t FUNCTION0;665,40668
       uint32_t RESERVED0[RESERVED0666,40781
  __IO uint32_t COMP1;667,40812
  __IO uint32_t MASK1;668,40925
  __IO uint32_t FUNCTION1;669,41038
       uint32_t RESERVED1[RESERVED1670,41151
  __IO uint32_t COMP2;671,41182
  __IO uint32_t MASK2;672,41295
  __IO uint32_t FUNCTION2;673,41408
       uint32_t RESERVED2[RESERVED2674,41521
  __IO uint32_t COMP3;675,41552
  __IO uint32_t MASK3;676,41665
  __IO uint32_t FUNCTION3;677,41778
} DWT_Type;678,41891
#define DWT_CTRL_NUMCOMP_Pos 681,41946
#define DWT_CTRL_NUMCOMP_Msk 682,42069
#define DWT_CTRL_NOTRCPKT_Pos 684,42190
#define DWT_CTRL_NOTRCPKT_Msk 685,42314
#define DWT_CTRL_NOEXTTRIG_Pos 687,42436
#define DWT_CTRL_NOEXTTRIG_Msk 688,42561
#define DWT_CTRL_NOCYCCNT_Pos 690,42684
#define DWT_CTRL_NOCYCCNT_Msk 691,42808
#define DWT_CTRL_NOPRFCNT_Pos 693,42930
#define DWT_CTRL_NOPRFCNT_Msk 694,43054
#define DWT_CTRL_CYCEVTENA_Pos 696,43176
#define DWT_CTRL_CYCEVTENA_Msk 697,43301
#define DWT_CTRL_FOLDEVTENA_Pos 699,43424
#define DWT_CTRL_FOLDEVTENA_Msk 700,43550
#define DWT_CTRL_LSUEVTENA_Pos 702,43674
#define DWT_CTRL_LSUEVTENA_Msk 703,43799
#define DWT_CTRL_SLEEPEVTENA_Pos 705,43922
#define DWT_CTRL_SLEEPEVTENA_Msk 706,44049
#define DWT_CTRL_EXCEVTENA_Pos 708,44174
#define DWT_CTRL_EXCEVTENA_Msk 709,44299
#define DWT_CTRL_CPIEVTENA_Pos 711,44422
#define DWT_CTRL_CPIEVTENA_Msk 712,44547
#define DWT_CTRL_EXCTRCENA_Pos 714,44670
#define DWT_CTRL_EXCTRCENA_Msk 715,44795
#define DWT_CTRL_PCSAMPLENA_Pos 717,44918
#define DWT_CTRL_PCSAMPLENA_Msk 718,45044
#define DWT_CTRL_SYNCTAP_Pos 720,45168
#define DWT_CTRL_SYNCTAP_Msk 721,45291
#define DWT_CTRL_CYCTAP_Pos 723,45412
#define DWT_CTRL_CYCTAP_Msk 724,45534
#define DWT_CTRL_POSTINIT_Pos 726,45654
#define DWT_CTRL_POSTINIT_Msk 727,45778
#define DWT_CTRL_POSTPRESET_Pos 729,45900
#define DWT_CTRL_POSTPRESET_Msk 730,46026
#define DWT_CTRL_CYCCNTENA_Pos 732,46150
#define DWT_CTRL_CYCCNTENA_Msk 733,46275
#define DWT_CPICNT_CPICNT_Pos 736,46440
#define DWT_CPICNT_CPICNT_Msk 737,46564
#define DWT_EXCCNT_EXCCNT_Pos 740,46743
#define DWT_EXCCNT_EXCCNT_Msk 741,46867
#define DWT_SLEEPCNT_SLEEPCNT_Pos 744,47033
#define DWT_SLEEPCNT_SLEEPCNT_Msk 745,47161
#define DWT_LSUCNT_LSUCNT_Pos 748,47329
#define DWT_LSUCNT_LSUCNT_Msk 749,47453
#define DWT_FOLDCNT_FOLDCNT_Pos 752,47632
#define DWT_FOLDCNT_FOLDCNT_Msk 753,47758
#define DWT_MASK_MASK_Pos 756,47930
#define DWT_MASK_MASK_Msk 757,48050
#define DWT_FUNCTION_MATCHED_Pos 760,48220
#define DWT_FUNCTION_MATCHED_Msk 761,48347
#define DWT_FUNCTION_DATAVADDR1_Pos 763,48472
#define DWT_FUNCTION_DATAVADDR1_Msk 764,48602
#define DWT_FUNCTION_DATAVADDR0_Pos 766,48730
#define DWT_FUNCTION_DATAVADDR0_Msk 767,48860
#define DWT_FUNCTION_DATAVSIZE_Pos 769,48988
#define DWT_FUNCTION_DATAVSIZE_Msk 770,49117
#define DWT_FUNCTION_LNK1ENA_Pos 772,49244
#define DWT_FUNCTION_LNK1ENA_Msk 773,49371
#define DWT_FUNCTION_DATAVMATCH_Pos 775,49496
#define DWT_FUNCTION_DATAVMATCH_Msk 776,49626
#define DWT_FUNCTION_CYCMATCH_Pos 778,49754
#define DWT_FUNCTION_CYCMATCH_Msk 779,49882
#define DWT_FUNCTION_EMITRANGE_Pos 781,50008
#define DWT_FUNCTION_EMITRANGE_Msk 782,50137
#define DWT_FUNCTION_FUNCTION_Pos 784,50264
#define DWT_FUNCTION_FUNCTION_Msk 785,50392
  __IO uint32_t SSPSR;800,50835
  __IO uint32_t CSPSR;801,50948
       uint32_t RESERVED0[RESERVED0802,51055
  __IO uint32_t ACPR;803,51086
       uint32_t RESERVED1[RESERVED1804,51195
  __IO uint32_t SPPR;805,51227
       uint32_t RESERVED2[RESERVED2806,51329
  __I  uint32_t FFSR;807,51362
  __IO uint32_t FFCR;808,51469
  __I  uint32_t FSCR;809,51577
       uint32_t RESERVED3[RESERVED3810,51691
  __I  uint32_t TRIGGER;811,51724
  __I  uint32_t FIFO0;812,51803
  __I  uint32_t ITATBCTR2;813,51895
       uint32_t RESERVED4[RESERVED4814,51976
  __I  uint32_t ITATBCTR0;815,52007
  __I  uint32_t FIFO1;816,52088
  __IO uint32_t ITCTRL;817,52180
       uint32_t RESERVED5[RESERVED5818,52276
  __IO uint32_t CLAIMSET;819,52308
  __IO uint32_t CLAIMCLR;820,52393
       uint32_t RESERVED7[RESERVED7821,52480
  __I  uint32_t DEVID;822,52511
  __I  uint32_t DEVTYPE;823,52593
} TPI_Type;824,52677
#define TPI_ACPR_PRESCALER_Pos 827,52753
#define TPI_ACPR_PRESCALER_Msk 828,52878
#define TPI_SPPR_TXMODE_Pos 831,53055
#define TPI_SPPR_TXMODE_Msk 832,53177
#define TPI_FFSR_FtNonStop_Pos 835,53356
#define TPI_FFSR_FtNonStop_Msk 836,53481
#define TPI_FFSR_TCPresent_Pos 838,53604
#define TPI_FFSR_TCPresent_Msk 839,53729
#define TPI_FFSR_FtStopped_Pos 841,53852
#define TPI_FFSR_FtStopped_Msk 842,53977
#define TPI_FFSR_FlInProg_Pos 844,54100
#define TPI_FFSR_FlInProg_Msk 845,54224
#define TPI_FFCR_TrigIn_Pos 848,54406
#define TPI_FFCR_TrigIn_Msk 849,54528
#define TPI_FFCR_EnFCont_Pos 851,54648
#define TPI_FFCR_EnFCont_Msk 852,54771
#define TPI_TRIGGER_TRIGGER_Pos 855,54932
#define TPI_TRIGGER_TRIGGER_Msk 856,55058
#define TPI_FIFO0_ITM_ATVALID_Pos 859,55243
#define TPI_FIFO0_ITM_ATVALID_Msk 860,55371
#define TPI_FIFO0_ITM_bytecount_Pos 862,55497
#define TPI_FIFO0_ITM_bytecount_Msk 863,55627
#define TPI_FIFO0_ETM_ATVALID_Pos 865,55755
#define TPI_FIFO0_ETM_ATVALID_Msk 866,55883
#define TPI_FIFO0_ETM_bytecount_Pos 868,56009
#define TPI_FIFO0_ETM_bytecount_Msk 869,56139
#define TPI_FIFO0_ETM2_Pos 871,56267
#define TPI_FIFO0_ETM2_Msk 872,56388
#define TPI_FIFO0_ETM1_Pos 874,56507
#define TPI_FIFO0_ETM1_Msk 875,56628
#define TPI_FIFO0_ETM0_Pos 877,56747
#define TPI_FIFO0_ETM0_Msk 878,56868
#define TPI_ITATBCTR2_ATREADY_Pos 881,57029
#define TPI_ITATBCTR2_ATREADY_Msk 882,57157
#define TPI_FIFO1_ITM_ATVALID_Pos 885,57344
#define TPI_FIFO1_ITM_ATVALID_Msk 886,57472
#define TPI_FIFO1_ITM_bytecount_Pos 888,57598
#define TPI_FIFO1_ITM_bytecount_Msk 889,57728
#define TPI_FIFO1_ETM_ATVALID_Pos 891,57856
#define TPI_FIFO1_ETM_ATVALID_Msk 892,57984
#define TPI_FIFO1_ETM_bytecount_Pos 894,58110
#define TPI_FIFO1_ETM_bytecount_Msk 895,58240
#define TPI_FIFO1_ITM2_Pos 897,58368
#define TPI_FIFO1_ITM2_Msk 898,58489
#define TPI_FIFO1_ITM1_Pos 900,58608
#define TPI_FIFO1_ITM1_Msk 901,58729
#define TPI_FIFO1_ITM0_Pos 903,58848
#define TPI_FIFO1_ITM0_Msk 904,58969
#define TPI_ITATBCTR0_ATREADY_Pos 907,59130
#define TPI_ITATBCTR0_ATREADY_Msk 908,59258
#define TPI_ITCTRL_Mode_Pos 911,59441
#define TPI_ITCTRL_Mode_Msk 912,59563
#define TPI_DEVID_NRZVALID_Pos 915,59721
#define TPI_DEVID_NRZVALID_Msk 916,59846
#define TPI_DEVID_MANCVALID_Pos 918,59969
#define TPI_DEVID_MANCVALID_Msk 919,60095
#define TPI_DEVID_PTINVALID_Pos 921,60219
#define TPI_DEVID_PTINVALID_Msk 922,60345
#define TPI_DEVID_MinBufSz_Pos 924,60469
#define TPI_DEVID_MinBufSz_Msk 925,60594
#define TPI_DEVID_AsynClkIn_Pos 927,60717
#define TPI_DEVID_AsynClkIn_Msk 928,60843
#define TPI_DEVID_NrTraceInput_Pos 930,60967
#define TPI_DEVID_NrTraceInput_Msk 931,61096
#define TPI_DEVTYPE_SubType_Pos 934,61263
#define TPI_DEVTYPE_SubType_Msk 935,61389
#define TPI_DEVTYPE_MajorType_Pos 937,61513
#define TPI_DEVTYPE_MajorType_Msk 938,61641
  __I  uint32_t TYPE;954,62107
  __IO uint32_t CTRL;955,62225
  __IO uint32_t RNR;956,62343
  __IO uint32_t RBAR;957,62461
  __IO uint32_t RASR;958,62579
  __IO uint32_t RBAR_A1;959,62697
  __IO uint32_t RASR_A1;960,62815
  __IO uint32_t RBAR_A2;961,62933
  __IO uint32_t RASR_A2;962,63051
  __IO uint32_t RBAR_A3;963,63169
  __IO uint32_t RASR_A3;964,63287
} MPU_Type;965,63405
#define MPU_TYPE_IREGION_Pos 968,63445
#define MPU_TYPE_IREGION_Msk 969,63571
#define MPU_TYPE_DREGION_Pos 971,63695
#define MPU_TYPE_DREGION_Msk 972,63821
#define MPU_TYPE_SEPARATE_Pos 974,63945
#define MPU_TYPE_SEPARATE_Msk 975,64072
#define MPU_CTRL_PRIVDEFENA_Pos 978,64225
#define MPU_CTRL_PRIVDEFENA_Msk 979,64354
#define MPU_CTRL_HFNMIENA_Pos 981,64481
#define MPU_CTRL_HFNMIENA_Msk 982,64608
#define MPU_CTRL_ENABLE_Pos 984,64733
#define MPU_CTRL_ENABLE_Msk 985,64858
#define MPU_RNR_REGION_Pos 988,65015
#define MPU_RNR_REGION_Msk 989,65139
#define MPU_RBAR_ADDR_Pos 992,65301
#define MPU_RBAR_ADDR_Msk 993,65424
#define MPU_RBAR_VALID_Pos 995,65545
#define MPU_RBAR_VALID_Msk 996,65669
#define MPU_RBAR_REGION_Pos 998,65791
#define MPU_RBAR_REGION_Msk 999,65916
#define MPU_RASR_ATTRS_Pos 1002,66085
#define MPU_RASR_ATTRS_Msk 1003,66230
#define MPU_RASR_SRD_Pos 1005,66373
#define MPU_RASR_SRD_Msk 1006,66510
#define MPU_RASR_SIZE_Pos 1008,66645
#define MPU_RASR_SIZE_Msk 1009,66781
#define MPU_RASR_ENABLE_Pos 1011,66915
#define MPU_RASR_ENABLE_Msk 1012,67051
  __IO uint32_t DHCSR;1028,67517
  __O  uint32_t DCRSR;1029,67633
  __IO uint32_t DCRDR;1030,67749
  __IO uint32_t DEMCR;1031,67865
} CoreDebug_Type;1032,67981
#define CoreDebug_DHCSR_DBGKEY_Pos 1035,68051
#define CoreDebug_DHCSR_DBGKEY_Msk 1036,68183
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1038,68313
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1039,68449
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1041,68583
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1042,68720
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1044,68855
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1045,68989
#define CoreDebug_DHCSR_S_SLEEP_Pos 1047,69121
#define CoreDebug_DHCSR_S_SLEEP_Msk 1048,69254
#define CoreDebug_DHCSR_S_HALT_Pos 1050,69385
#define CoreDebug_DHCSR_S_HALT_Msk 1051,69517
#define CoreDebug_DHCSR_S_REGRDY_Pos 1053,69647
#define CoreDebug_DHCSR_S_REGRDY_Msk 1054,69781
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1056,69913
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1057,70050
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1059,70185
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1060,70321
#define CoreDebug_DHCSR_C_STEP_Pos 1062,70455
#define CoreDebug_DHCSR_C_STEP_Msk 1063,70587
#define CoreDebug_DHCSR_C_HALT_Pos 1065,70717
#define CoreDebug_DHCSR_C_HALT_Msk 1066,70849
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1068,70979
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1069,71114
#define CoreDebug_DCRSR_REGWnR_Pos 1072,71292
#define CoreDebug_DCRSR_REGWnR_Msk 1073,71424
#define CoreDebug_DCRSR_REGSEL_Pos 1075,71554
#define CoreDebug_DCRSR_REGSEL_Msk 1076,71686
#define CoreDebug_DEMCR_TRCENA_Pos 1079,71868
#define CoreDebug_DEMCR_TRCENA_Msk 1080,72000
#define CoreDebug_DEMCR_MON_REQ_Pos 1082,72130
#define CoreDebug_DEMCR_MON_REQ_Msk 1083,72263
#define CoreDebug_DEMCR_MON_STEP_Pos 1085,72394
#define CoreDebug_DEMCR_MON_STEP_Msk 1086,72528
#define CoreDebug_DEMCR_MON_PEND_Pos 1088,72660
#define CoreDebug_DEMCR_MON_PEND_Msk 1089,72794
#define CoreDebug_DEMCR_MON_EN_Pos 1091,72926
#define CoreDebug_DEMCR_MON_EN_Msk 1092,73058
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1094,73188
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1095,73324
#define CoreDebug_DEMCR_VC_INTERR_Pos 1097,73458
#define CoreDebug_DEMCR_VC_INTERR_Msk 1098,73593
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1100,73726
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1101,73861
#define CoreDebug_DEMCR_VC_STATERR_Pos 1103,73994
#define CoreDebug_DEMCR_VC_STATERR_Msk 1104,74130
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1106,74264
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1107,74399
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1109,74532
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1110,74668
#define CoreDebug_DEMCR_VC_MMERR_Pos 1112,74802
#define CoreDebug_DEMCR_VC_MMERR_Msk 1113,74936
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1115,75068
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1116,75206
#define SCS_BASE 1128,75605
#define ITM_BASE 1129,75719
#define DWT_BASE 1130,75833
#define TPI_BASE 1131,75947
#define CoreDebug_BASE 1132,76061
#define SysTick_BASE 1133,76175
#define NVIC_BASE 1134,76289
#define SCB_BASE 1135,76403
#define SCnSCB 1137,76519
#define SCB 1138,76633
#define SysTick 1139,76747
#define NVIC 1140,76861
#define ITM 1141,76975
#define DWT 1142,77089
#define TPI 1143,77203
#define CoreDebug 1144,77317
  #define MPU_BASE 1147,77459
  #define MPU 1148,77573
__STATIC_INLINE void NVIC_SetPriorityGrouping(1185,78910
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1205,79866
__STATIC_INLINE void NVIC_EnableIRQ(1217,80264
__STATIC_INLINE void NVIC_DisableIRQ(1229,80644
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1245,81140
__STATIC_INLINE void NVIC_SetPendingIRQ(1257,81525
__STATIC_INLINE void NVIC_ClearPendingIRQ(1269,81889
__STATIC_INLINE uint32_t NVIC_GetActive(1284,82358
__STATIC_INLINE void NVIC_SetPriority(1299,82813
__STATIC_INLINE uint32_t NVIC_GetPriority(1319,83667
__STATIC_INLINE uint32_t NVIC_EncodePriority 1341,84707
__STATIC_INLINE void NVIC_DecodePriority 1369,86075
__STATIC_INLINE void NVIC_SystemReset(1387,86906
__STATIC_INLINE uint32_t SysTick_Config(1426,88600
#define                 ITM_RXBUFFER_EMPTY 1453,89830
__STATIC_INLINE uint32_t ITM_SendChar 1466,90364
__STATIC_INLINE int32_t ITM_ReceiveChar 1485,90916
__STATIC_INLINE int32_t ITM_CheckChar 1504,91459

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_common_tables.h,37
#define _ARM_COMMON_TABLES_H 25,827

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm3.h,24416
#define __CORE_CM3_H_GENERIC32,1199
#define __CM3_CMSIS_VERSION_MAIN 56,2080
#define __CM3_CMSIS_VERSION_SUB 57,2197
#define __CM3_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
#define __FPU_USED 92,4198
#define __CORE_CM3_H_DEPENDANT127,5407
    #define __CM3_REV 132,5543
    #define __MPU_PRESENT 137,5700
    #define __NVIC_PRIO_BITS 142,5861
    #define __Vendor_SysTickConfig 147,6031
  #define   __I 161,6515
  #define   __I 163,6620
#define     __O 165,6726
#define     __IO 166,6824
    uint32_t _reserved0:_reserved0199,7782
    uint32_t _reserved0:_reserved0201,7887
    uint32_t GE:GE202,7985
    uint32_t _reserved1:_reserved1203,8083
    uint32_t Q:Q205,8189
    uint32_t V:V206,8287
    uint32_t C:C207,8385
    uint32_t Z:Z208,8483
    uint32_t N:N209,8581
  } b;210,8679
  uint32_t w;211,8777
} APSR_Type;212,8875
    uint32_t ISR:ISR221,9011
    uint32_t _reserved0:_reserved0222,9109
  } b;223,9207
  uint32_t w;224,9305
} IPSR_Type;225,9403
    uint32_t ISR:ISR234,9546
    uint32_t _reserved0:_reserved0236,9670
    uint32_t _reserved0:_reserved0238,9775
    uint32_t GE:GE239,9873
    uint32_t _reserved1:_reserved1240,9971
    uint32_t T:T242,10077
    uint32_t IT:IT243,10175
    uint32_t Q:Q244,10273
    uint32_t V:V245,10371
    uint32_t C:C246,10469
    uint32_t Z:Z247,10567
    uint32_t N:N248,10665
  } b;249,10763
  uint32_t w;250,10861
} xPSR_Type;251,10959
    uint32_t nPRIV:nPRIV260,11082
    uint32_t SPSEL:SPSEL261,11180
    uint32_t FPCA:FPCA262,11278
    uint32_t _reserved0:_reserved0263,11376
  } b;264,11474
  uint32_t w;265,11572
} CONTROL_Type;266,11670
  __IO uint32_t ISER[ISER281,12017
       uint32_t RESERVED0[RESERVED0282,12128
  __IO uint32_t ICER[ICER283,12160
       uint32_t RSERVED1[RSERVED1284,12271
  __IO uint32_t ISPR[ISPR285,12302
       uint32_t RESERVED2[RESERVED2286,12413
  __IO uint32_t ICPR[ICPR287,12445
       uint32_t RESERVED3[RESERVED3288,12556
  __IO uint32_t IABR[IABR289,12588
       uint32_t RESERVED4[RESERVED4290,12699
  __IO uint8_t  IP[IP291,12731
       uint32_t RESERVED5[RESERVED5292,12842
  __O  uint32_t STIR;293,12875
}  NVIC_Type;294,12986
#define NVIC_STIR_INTID_Pos 297,13060
#define NVIC_STIR_INTID_Msk 298,13183
  __I  uint32_t CPUID;313,13612
  __IO uint32_t ICSR;314,13737
  __IO uint32_t VTOR;315,13862
  __IO uint32_t AIRCR;316,13987
  __IO uint32_t SCR;317,14112
  __IO uint32_t CCR;318,14237
  __IO uint8_t  SHP[SHP319,14362
  __IO uint32_t SHCSR;320,14487
  __IO uint32_t CFSR;321,14612
  __IO uint32_t HFSR;322,14737
  __IO uint32_t DFSR;323,14862
  __IO uint32_t MMFAR;324,14987
  __IO uint32_t BFAR;325,15112
  __IO uint32_t AFSR;326,15237
  __I  uint32_t PFR[PFR327,15362
  __I  uint32_t DFR;328,15487
  __I  uint32_t ADR;329,15612
  __I  uint32_t MMFR[MMFR330,15737
  __I  uint32_t ISAR[ISAR331,15862
       uint32_t RESERVED0[RESERVED0332,15987
  __IO uint32_t CPACR;333,16018
} SCB_Type;334,16143
#define SCB_CPUID_IMPLEMENTER_Pos 337,16196
#define SCB_CPUID_IMPLEMENTER_Msk 338,16327
#define SCB_CPUID_VARIANT_Pos 340,16456
#define SCB_CPUID_VARIANT_Msk 341,16583
#define SCB_CPUID_ARCHITECTURE_Pos 343,16708
#define SCB_CPUID_ARCHITECTURE_Msk 344,16840
#define SCB_CPUID_PARTNO_Pos 346,16970
#define SCB_CPUID_PARTNO_Msk 347,17096
#define SCB_CPUID_REVISION_Pos 349,17220
#define SCB_CPUID_REVISION_Msk 350,17348
#define SCB_ICSR_NMIPENDSET_Pos 353,17530
#define SCB_ICSR_NMIPENDSET_Msk 354,17659
#define SCB_ICSR_PENDSVSET_Pos 356,17786
#define SCB_ICSR_PENDSVSET_Msk 357,17914
#define SCB_ICSR_PENDSVCLR_Pos 359,18040
#define SCB_ICSR_PENDSVCLR_Msk 360,18168
#define SCB_ICSR_PENDSTSET_Pos 362,18294
#define SCB_ICSR_PENDSTSET_Msk 363,18422
#define SCB_ICSR_PENDSTCLR_Pos 365,18548
#define SCB_ICSR_PENDSTCLR_Msk 366,18676
#define SCB_ICSR_ISRPREEMPT_Pos 368,18802
#define SCB_ICSR_ISRPREEMPT_Msk 369,18931
#define SCB_ICSR_ISRPENDING_Pos 371,19058
#define SCB_ICSR_ISRPENDING_Msk 372,19187
#define SCB_ICSR_VECTPENDING_Pos 374,19314
#define SCB_ICSR_VECTPENDING_Msk 375,19444
#define SCB_ICSR_RETTOBASE_Pos 377,19572
#define SCB_ICSR_RETTOBASE_Msk 378,19700
#define SCB_ICSR_VECTACTIVE_Pos 380,19826
#define SCB_ICSR_VECTACTIVE_Msk 381,19955
#define SCB_VTOR_TBLBASE_Pos 385,20194
#define SCB_VTOR_TBLBASE_Msk 386,20320
#define SCB_VTOR_TBLOFF_Pos 388,20444
#define SCB_VTOR_TBLOFF_Msk 389,20569
#define SCB_VTOR_TBLOFF_Pos 391,20697
#define SCB_VTOR_TBLOFF_Msk 392,20822
#define SCB_AIRCR_VECTKEY_Pos 396,21025
#define SCB_AIRCR_VECTKEY_Msk 397,21152
#define SCB_AIRCR_VECTKEYSTAT_Pos 399,21277
#define SCB_AIRCR_VECTKEYSTAT_Msk 400,21408
#define SCB_AIRCR_ENDIANESS_Pos 402,21537
#define SCB_AIRCR_ENDIANESS_Msk 403,21666
#define SCB_AIRCR_PRIGROUP_Pos 405,21793
#define SCB_AIRCR_PRIGROUP_Msk 406,21921
#define SCB_AIRCR_SYSRESETREQ_Pos 408,22047
#define SCB_AIRCR_SYSRESETREQ_Msk 409,22178
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,22307
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,22440
#define SCB_AIRCR_VECTRESET_Pos 414,22571
#define SCB_AIRCR_VECTRESET_Msk 415,22700
#define SCB_SCR_SEVONPEND_Pos 418,22874
#define SCB_SCR_SEVONPEND_Msk 419,23001
#define SCB_SCR_SLEEPDEEP_Pos 421,23126
#define SCB_SCR_SLEEPDEEP_Msk 422,23253
#define SCB_SCR_SLEEPONEXIT_Pos 424,23378
#define SCB_SCR_SLEEPONEXIT_Msk 425,23507
#define SCB_CCR_STKALIGN_Pos 428,23688
#define SCB_CCR_STKALIGN_Msk 429,23814
#define SCB_CCR_BFHFNMIGN_Pos 431,23938
#define SCB_CCR_BFHFNMIGN_Msk 432,24065
#define SCB_CCR_DIV_0_TRP_Pos 434,24190
#define SCB_CCR_DIV_0_TRP_Msk 435,24317
#define SCB_CCR_UNALIGN_TRP_Pos 437,24442
#define SCB_CCR_UNALIGN_TRP_Msk 438,24571
#define SCB_CCR_USERSETMPEND_Pos 440,24698
#define SCB_CCR_USERSETMPEND_Msk 441,24828
#define SCB_CCR_NONBASETHRDENA_Pos 443,24956
#define SCB_CCR_NONBASETHRDENA_Msk 444,25088
#define SCB_SHCSR_USGFAULTENA_Pos 447,25283
#define SCB_SHCSR_USGFAULTENA_Msk 448,25414
#define SCB_SHCSR_BUSFAULTENA_Pos 450,25543
#define SCB_SHCSR_BUSFAULTENA_Msk 451,25674
#define SCB_SHCSR_MEMFAULTENA_Pos 453,25803
#define SCB_SHCSR_MEMFAULTENA_Msk 454,25934
#define SCB_SHCSR_SVCALLPENDED_Pos 456,26063
#define SCB_SHCSR_SVCALLPENDED_Msk 457,26195
#define SCB_SHCSR_BUSFAULTPENDED_Pos 459,26325
#define SCB_SHCSR_BUSFAULTPENDED_Msk 460,26459
#define SCB_SHCSR_MEMFAULTPENDED_Pos 462,26591
#define SCB_SHCSR_MEMFAULTPENDED_Msk 463,26725
#define SCB_SHCSR_USGFAULTPENDED_Pos 465,26857
#define SCB_SHCSR_USGFAULTPENDED_Msk 466,26991
#define SCB_SHCSR_SYSTICKACT_Pos 468,27123
#define SCB_SHCSR_SYSTICKACT_Msk 469,27253
#define SCB_SHCSR_PENDSVACT_Pos 471,27381
#define SCB_SHCSR_PENDSVACT_Msk 472,27510
#define SCB_SHCSR_MONITORACT_Pos 474,27637
#define SCB_SHCSR_MONITORACT_Msk 475,27767
#define SCB_SHCSR_SVCALLACT_Pos 477,27895
#define SCB_SHCSR_SVCALLACT_Msk 478,28024
#define SCB_SHCSR_USGFAULTACT_Pos 480,28151
#define SCB_SHCSR_USGFAULTACT_Msk 481,28282
#define SCB_SHCSR_BUSFAULTACT_Pos 483,28411
#define SCB_SHCSR_BUSFAULTACT_Msk 484,28542
#define SCB_SHCSR_MEMFAULTACT_Pos 486,28671
#define SCB_SHCSR_MEMFAULTACT_Msk 487,28802
#define SCB_CFSR_USGFAULTSR_Pos 490,28990
#define SCB_CFSR_USGFAULTSR_Msk 491,29136
#define SCB_CFSR_BUSFAULTSR_Pos 493,29280
#define SCB_CFSR_BUSFAULTSR_Msk 494,29424
#define SCB_CFSR_MEMFAULTSR_Pos 496,29566
#define SCB_CFSR_MEMFAULTSR_Msk 497,29720
#define SCB_HFSR_DEBUGEVT_Pos 500,29923
#define SCB_HFSR_DEBUGEVT_Msk 501,30050
#define SCB_HFSR_FORCED_Pos 503,30175
#define SCB_HFSR_FORCED_Msk 504,30300
#define SCB_HFSR_VECTTBL_Pos 506,30423
#define SCB_HFSR_VECTTBL_Msk 507,30549
#define SCB_DFSR_EXTERNAL_Pos 510,30724
#define SCB_DFSR_EXTERNAL_Msk 511,30851
#define SCB_DFSR_VCATCH_Pos 513,30976
#define SCB_DFSR_VCATCH_Msk 514,31101
#define SCB_DFSR_DWTTRAP_Pos 516,31224
#define SCB_DFSR_DWTTRAP_Msk 517,31350
#define SCB_DFSR_BKPT_Pos 519,31474
#define SCB_DFSR_BKPT_Msk 520,31597
#define SCB_DFSR_HALTED_Pos 522,31718
#define SCB_DFSR_HALTED_Msk 523,31843
       uint32_t RESERVED0[RESERVED0538,32315
  __I  uint32_t ICTR;539,32346
  __IO uint32_t ACTLR;541,32508
       uint32_t RESERVED1[RESERVED1543,32618
} SCnSCB_Type;545,32657
#define SCnSCB_ICTR_INTLINESNUM_Pos 548,32729
#define SCnSCB_ICTR_INTLINESNUM_Msk 549,32852
#define SCnSCB_ACTLR_DISFOLD_Pos 553,33021
#define SCnSCB_ACTLR_DISFOLD_Msk 554,33141
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 556,33259
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 557,33382
#define SCnSCB_ACTLR_DISMCYCINT_Pos 559,33503
#define SCnSCB_ACTLR_DISMCYCINT_Msk 560,33626
  __IO uint32_t CTRL;575,34053
  __IO uint32_t LOAD;576,34160
  __IO uint32_t VAL;577,34267
  __I  uint32_t CALIB;578,34374
} SysTick_Type;579,34481
#define SysTick_CTRL_COUNTFLAG_Pos 582,34553
#define SysTick_CTRL_COUNTFLAG_Msk 583,34685
#define SysTick_CTRL_CLKSOURCE_Pos 585,34815
#define SysTick_CTRL_CLKSOURCE_Msk 586,34947
#define SysTick_CTRL_TICKINT_Pos 588,35077
#define SysTick_CTRL_TICKINT_Msk 589,35207
#define SysTick_CTRL_ENABLE_Pos 591,35335
#define SysTick_CTRL_ENABLE_Msk 592,35464
#define SysTick_LOAD_RELOAD_Pos 595,35634
#define SysTick_LOAD_RELOAD_Msk 596,35763
#define SysTick_VAL_CURRENT_Pos 599,35934
#define SysTick_VAL_CURRENT_Msk 600,36063
#define SysTick_CALIB_NOREF_Pos 603,36238
#define SysTick_CALIB_NOREF_Msk 604,36367
#define SysTick_CALIB_SKEW_Pos 606,36494
#define SysTick_CALIB_SKEW_Msk 607,36622
#define SysTick_CALIB_TENMS_Pos 609,36748
#define SysTick_CALIB_TENMS_Msk 610,36877
    __O  uint8_t    u8;627,37372
    __O  uint16_t   u16;628,37485
    __O  uint32_t   u32;629,37598
  }  PORT 630,37711
       uint32_t RESERVED0[RESERVED0631,37824
  __IO uint32_t TER;632,37857
       uint32_t RESERVED1[RESERVED1633,37970
  __IO uint32_t TPR;634,38002
       uint32_t RESERVED2[RESERVED2635,38115
  __IO uint32_t TCR;636,38147
} ITM_Type;637,38260
#define ITM_TPR_PRIVMASK_Pos 640,38323
#define ITM_TPR_PRIVMASK_Msk 641,38446
#define ITM_TCR_BUSY_Pos 644,38613
#define ITM_TCR_BUSY_Msk 645,38732
#define ITM_TCR_TraceBusID_Pos 647,38849
#define ITM_TCR_TraceBusID_Msk 648,38969
#define ITM_TCR_GTSFREQ_Pos 650,39087
#define ITM_TCR_GTSFREQ_Msk 651,39228
#define ITM_TCR_TSPrescale_Pos 653,39367
#define ITM_TCR_TSPrescale_Msk 654,39492
#define ITM_TCR_SWOENA_Pos 656,39615
#define ITM_TCR_SWOENA_Msk 657,39736
#define ITM_TCR_TXENA_Pos 659,39855
#define ITM_TCR_TXENA_Msk 660,39975
#define ITM_TCR_SYNCENA_Pos 662,40093
#define ITM_TCR_SYNCENA_Msk 663,40215
#define ITM_TCR_TSENA_Pos 665,40335
#define ITM_TCR_TSENA_Msk 666,40455
#define ITM_TCR_ITMENA_Pos 668,40573
#define ITM_TCR_ITMENA_Msk 669,40702
  __IO uint32_t CTRL;684,41161
  __IO uint32_t CYCCNT;685,41274
  __IO uint32_t CPICNT;686,41387
  __IO uint32_t EXCCNT;687,41500
  __IO uint32_t SLEEPCNT;688,41613
  __IO uint32_t LSUCNT;689,41726
  __IO uint32_t FOLDCNT;690,41839
  __I  uint32_t PCSR;691,41952
  __IO uint32_t COMP0;692,42065
  __IO uint32_t MASK0;693,42178
  __IO uint32_t FUNCTION0;694,42291
       uint32_t RESERVED0[RESERVED0695,42404
  __IO uint32_t COMP1;696,42435
  __IO uint32_t MASK1;697,42548
  __IO uint32_t FUNCTION1;698,42661
       uint32_t RESERVED1[RESERVED1699,42774
  __IO uint32_t COMP2;700,42805
  __IO uint32_t MASK2;701,42918
  __IO uint32_t FUNCTION2;702,43031
       uint32_t RESERVED2[RESERVED2703,43144
  __IO uint32_t COMP3;704,43175
  __IO uint32_t MASK3;705,43288
  __IO uint32_t FUNCTION3;706,43401
} DWT_Type;707,43514
#define DWT_CTRL_NUMCOMP_Pos 710,43569
#define DWT_CTRL_NUMCOMP_Msk 711,43692
#define DWT_CTRL_NOTRCPKT_Pos 713,43813
#define DWT_CTRL_NOTRCPKT_Msk 714,43937
#define DWT_CTRL_NOEXTTRIG_Pos 716,44059
#define DWT_CTRL_NOEXTTRIG_Msk 717,44184
#define DWT_CTRL_NOCYCCNT_Pos 719,44307
#define DWT_CTRL_NOCYCCNT_Msk 720,44431
#define DWT_CTRL_NOPRFCNT_Pos 722,44553
#define DWT_CTRL_NOPRFCNT_Msk 723,44677
#define DWT_CTRL_CYCEVTENA_Pos 725,44799
#define DWT_CTRL_CYCEVTENA_Msk 726,44924
#define DWT_CTRL_FOLDEVTENA_Pos 728,45047
#define DWT_CTRL_FOLDEVTENA_Msk 729,45173
#define DWT_CTRL_LSUEVTENA_Pos 731,45297
#define DWT_CTRL_LSUEVTENA_Msk 732,45422
#define DWT_CTRL_SLEEPEVTENA_Pos 734,45545
#define DWT_CTRL_SLEEPEVTENA_Msk 735,45672
#define DWT_CTRL_EXCEVTENA_Pos 737,45797
#define DWT_CTRL_EXCEVTENA_Msk 738,45922
#define DWT_CTRL_CPIEVTENA_Pos 740,46045
#define DWT_CTRL_CPIEVTENA_Msk 741,46170
#define DWT_CTRL_EXCTRCENA_Pos 743,46293
#define DWT_CTRL_EXCTRCENA_Msk 744,46418
#define DWT_CTRL_PCSAMPLENA_Pos 746,46541
#define DWT_CTRL_PCSAMPLENA_Msk 747,46667
#define DWT_CTRL_SYNCTAP_Pos 749,46791
#define DWT_CTRL_SYNCTAP_Msk 750,46914
#define DWT_CTRL_CYCTAP_Pos 752,47035
#define DWT_CTRL_CYCTAP_Msk 753,47157
#define DWT_CTRL_POSTINIT_Pos 755,47277
#define DWT_CTRL_POSTINIT_Msk 756,47401
#define DWT_CTRL_POSTPRESET_Pos 758,47523
#define DWT_CTRL_POSTPRESET_Msk 759,47649
#define DWT_CTRL_CYCCNTENA_Pos 761,47773
#define DWT_CTRL_CYCCNTENA_Msk 762,47898
#define DWT_CPICNT_CPICNT_Pos 765,48063
#define DWT_CPICNT_CPICNT_Msk 766,48187
#define DWT_EXCCNT_EXCCNT_Pos 769,48366
#define DWT_EXCCNT_EXCCNT_Msk 770,48490
#define DWT_SLEEPCNT_SLEEPCNT_Pos 773,48656
#define DWT_SLEEPCNT_SLEEPCNT_Msk 774,48784
#define DWT_LSUCNT_LSUCNT_Pos 777,48952
#define DWT_LSUCNT_LSUCNT_Msk 778,49076
#define DWT_FOLDCNT_FOLDCNT_Pos 781,49255
#define DWT_FOLDCNT_FOLDCNT_Msk 782,49381
#define DWT_MASK_MASK_Pos 785,49553
#define DWT_MASK_MASK_Msk 786,49673
#define DWT_FUNCTION_MATCHED_Pos 789,49843
#define DWT_FUNCTION_MATCHED_Msk 790,49970
#define DWT_FUNCTION_DATAVADDR1_Pos 792,50095
#define DWT_FUNCTION_DATAVADDR1_Msk 793,50225
#define DWT_FUNCTION_DATAVADDR0_Pos 795,50353
#define DWT_FUNCTION_DATAVADDR0_Msk 796,50483
#define DWT_FUNCTION_DATAVSIZE_Pos 798,50611
#define DWT_FUNCTION_DATAVSIZE_Msk 799,50740
#define DWT_FUNCTION_LNK1ENA_Pos 801,50867
#define DWT_FUNCTION_LNK1ENA_Msk 802,50994
#define DWT_FUNCTION_DATAVMATCH_Pos 804,51119
#define DWT_FUNCTION_DATAVMATCH_Msk 805,51249
#define DWT_FUNCTION_CYCMATCH_Pos 807,51377
#define DWT_FUNCTION_CYCMATCH_Msk 808,51505
#define DWT_FUNCTION_EMITRANGE_Pos 810,51631
#define DWT_FUNCTION_EMITRANGE_Msk 811,51760
#define DWT_FUNCTION_FUNCTION_Pos 813,51887
#define DWT_FUNCTION_FUNCTION_Msk 814,52015
  __IO uint32_t SSPSR;829,52458
  __IO uint32_t CSPSR;830,52571
       uint32_t RESERVED0[RESERVED0831,52678
  __IO uint32_t ACPR;832,52709
       uint32_t RESERVED1[RESERVED1833,52818
  __IO uint32_t SPPR;834,52850
       uint32_t RESERVED2[RESERVED2835,52952
  __I  uint32_t FFSR;836,52985
  __IO uint32_t FFCR;837,53092
  __I  uint32_t FSCR;838,53200
       uint32_t RESERVED3[RESERVED3839,53314
  __I  uint32_t TRIGGER;840,53347
  __I  uint32_t FIFO0;841,53426
  __I  uint32_t ITATBCTR2;842,53518
       uint32_t RESERVED4[RESERVED4843,53599
  __I  uint32_t ITATBCTR0;844,53630
  __I  uint32_t FIFO1;845,53711
  __IO uint32_t ITCTRL;846,53803
       uint32_t RESERVED5[RESERVED5847,53899
  __IO uint32_t CLAIMSET;848,53931
  __IO uint32_t CLAIMCLR;849,54016
       uint32_t RESERVED7[RESERVED7850,54103
  __I  uint32_t DEVID;851,54134
  __I  uint32_t DEVTYPE;852,54216
} TPI_Type;853,54300
#define TPI_ACPR_PRESCALER_Pos 856,54376
#define TPI_ACPR_PRESCALER_Msk 857,54501
#define TPI_SPPR_TXMODE_Pos 860,54678
#define TPI_SPPR_TXMODE_Msk 861,54800
#define TPI_FFSR_FtNonStop_Pos 864,54979
#define TPI_FFSR_FtNonStop_Msk 865,55104
#define TPI_FFSR_TCPresent_Pos 867,55227
#define TPI_FFSR_TCPresent_Msk 868,55352
#define TPI_FFSR_FtStopped_Pos 870,55475
#define TPI_FFSR_FtStopped_Msk 871,55600
#define TPI_FFSR_FlInProg_Pos 873,55723
#define TPI_FFSR_FlInProg_Msk 874,55847
#define TPI_FFCR_TrigIn_Pos 877,56029
#define TPI_FFCR_TrigIn_Msk 878,56151
#define TPI_FFCR_EnFCont_Pos 880,56271
#define TPI_FFCR_EnFCont_Msk 881,56394
#define TPI_TRIGGER_TRIGGER_Pos 884,56555
#define TPI_TRIGGER_TRIGGER_Msk 885,56681
#define TPI_FIFO0_ITM_ATVALID_Pos 888,56866
#define TPI_FIFO0_ITM_ATVALID_Msk 889,56994
#define TPI_FIFO0_ITM_bytecount_Pos 891,57120
#define TPI_FIFO0_ITM_bytecount_Msk 892,57250
#define TPI_FIFO0_ETM_ATVALID_Pos 894,57378
#define TPI_FIFO0_ETM_ATVALID_Msk 895,57506
#define TPI_FIFO0_ETM_bytecount_Pos 897,57632
#define TPI_FIFO0_ETM_bytecount_Msk 898,57762
#define TPI_FIFO0_ETM2_Pos 900,57890
#define TPI_FIFO0_ETM2_Msk 901,58011
#define TPI_FIFO0_ETM1_Pos 903,58130
#define TPI_FIFO0_ETM1_Msk 904,58251
#define TPI_FIFO0_ETM0_Pos 906,58370
#define TPI_FIFO0_ETM0_Msk 907,58491
#define TPI_ITATBCTR2_ATREADY_Pos 910,58652
#define TPI_ITATBCTR2_ATREADY_Msk 911,58780
#define TPI_FIFO1_ITM_ATVALID_Pos 914,58967
#define TPI_FIFO1_ITM_ATVALID_Msk 915,59095
#define TPI_FIFO1_ITM_bytecount_Pos 917,59221
#define TPI_FIFO1_ITM_bytecount_Msk 918,59351
#define TPI_FIFO1_ETM_ATVALID_Pos 920,59479
#define TPI_FIFO1_ETM_ATVALID_Msk 921,59607
#define TPI_FIFO1_ETM_bytecount_Pos 923,59733
#define TPI_FIFO1_ETM_bytecount_Msk 924,59863
#define TPI_FIFO1_ITM2_Pos 926,59991
#define TPI_FIFO1_ITM2_Msk 927,60112
#define TPI_FIFO1_ITM1_Pos 929,60231
#define TPI_FIFO1_ITM1_Msk 930,60352
#define TPI_FIFO1_ITM0_Pos 932,60471
#define TPI_FIFO1_ITM0_Msk 933,60592
#define TPI_ITATBCTR0_ATREADY_Pos 936,60753
#define TPI_ITATBCTR0_ATREADY_Msk 937,60881
#define TPI_ITCTRL_Mode_Pos 940,61064
#define TPI_ITCTRL_Mode_Msk 941,61186
#define TPI_DEVID_NRZVALID_Pos 944,61344
#define TPI_DEVID_NRZVALID_Msk 945,61469
#define TPI_DEVID_MANCVALID_Pos 947,61592
#define TPI_DEVID_MANCVALID_Msk 948,61718
#define TPI_DEVID_PTINVALID_Pos 950,61842
#define TPI_DEVID_PTINVALID_Msk 951,61968
#define TPI_DEVID_MinBufSz_Pos 953,62092
#define TPI_DEVID_MinBufSz_Msk 954,62217
#define TPI_DEVID_AsynClkIn_Pos 956,62340
#define TPI_DEVID_AsynClkIn_Msk 957,62466
#define TPI_DEVID_NrTraceInput_Pos 959,62590
#define TPI_DEVID_NrTraceInput_Msk 960,62719
#define TPI_DEVTYPE_SubType_Pos 963,62886
#define TPI_DEVTYPE_SubType_Msk 964,63012
#define TPI_DEVTYPE_MajorType_Pos 966,63136
#define TPI_DEVTYPE_MajorType_Msk 967,63264
  __I  uint32_t TYPE;983,63730
  __IO uint32_t CTRL;984,63848
  __IO uint32_t RNR;985,63966
  __IO uint32_t RBAR;986,64084
  __IO uint32_t RASR;987,64202
  __IO uint32_t RBAR_A1;988,64320
  __IO uint32_t RASR_A1;989,64438
  __IO uint32_t RBAR_A2;990,64556
  __IO uint32_t RASR_A2;991,64674
  __IO uint32_t RBAR_A3;992,64792
  __IO uint32_t RASR_A3;993,64910
} MPU_Type;994,65028
#define MPU_TYPE_IREGION_Pos 997,65068
#define MPU_TYPE_IREGION_Msk 998,65194
#define MPU_TYPE_DREGION_Pos 1000,65318
#define MPU_TYPE_DREGION_Msk 1001,65444
#define MPU_TYPE_SEPARATE_Pos 1003,65568
#define MPU_TYPE_SEPARATE_Msk 1004,65695
#define MPU_CTRL_PRIVDEFENA_Pos 1007,65848
#define MPU_CTRL_PRIVDEFENA_Msk 1008,65977
#define MPU_CTRL_HFNMIENA_Pos 1010,66104
#define MPU_CTRL_HFNMIENA_Msk 1011,66231
#define MPU_CTRL_ENABLE_Pos 1013,66356
#define MPU_CTRL_ENABLE_Msk 1014,66481
#define MPU_RNR_REGION_Pos 1017,66638
#define MPU_RNR_REGION_Msk 1018,66762
#define MPU_RBAR_ADDR_Pos 1021,66924
#define MPU_RBAR_ADDR_Msk 1022,67047
#define MPU_RBAR_VALID_Pos 1024,67168
#define MPU_RBAR_VALID_Msk 1025,67292
#define MPU_RBAR_REGION_Pos 1027,67414
#define MPU_RBAR_REGION_Msk 1028,67539
#define MPU_RASR_ATTRS_Pos 1031,67708
#define MPU_RASR_ATTRS_Msk 1032,67853
#define MPU_RASR_SRD_Pos 1034,67996
#define MPU_RASR_SRD_Msk 1035,68133
#define MPU_RASR_SIZE_Pos 1037,68268
#define MPU_RASR_SIZE_Msk 1038,68404
#define MPU_RASR_ENABLE_Pos 1040,68538
#define MPU_RASR_ENABLE_Msk 1041,68674
  __IO uint32_t DHCSR;1057,69140
  __O  uint32_t DCRSR;1058,69256
  __IO uint32_t DCRDR;1059,69372
  __IO uint32_t DEMCR;1060,69488
} CoreDebug_Type;1061,69604
#define CoreDebug_DHCSR_DBGKEY_Pos 1064,69674
#define CoreDebug_DHCSR_DBGKEY_Msk 1065,69806
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1067,69936
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1068,70072
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1070,70206
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1071,70343
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1073,70478
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1074,70612
#define CoreDebug_DHCSR_S_SLEEP_Pos 1076,70744
#define CoreDebug_DHCSR_S_SLEEP_Msk 1077,70877
#define CoreDebug_DHCSR_S_HALT_Pos 1079,71008
#define CoreDebug_DHCSR_S_HALT_Msk 1080,71140
#define CoreDebug_DHCSR_S_REGRDY_Pos 1082,71270
#define CoreDebug_DHCSR_S_REGRDY_Msk 1083,71404
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1085,71536
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1086,71673
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1088,71808
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1089,71944
#define CoreDebug_DHCSR_C_STEP_Pos 1091,72078
#define CoreDebug_DHCSR_C_STEP_Msk 1092,72210
#define CoreDebug_DHCSR_C_HALT_Pos 1094,72340
#define CoreDebug_DHCSR_C_HALT_Msk 1095,72472
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1097,72602
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1098,72737
#define CoreDebug_DCRSR_REGWnR_Pos 1101,72915
#define CoreDebug_DCRSR_REGWnR_Msk 1102,73047
#define CoreDebug_DCRSR_REGSEL_Pos 1104,73177
#define CoreDebug_DCRSR_REGSEL_Msk 1105,73309
#define CoreDebug_DEMCR_TRCENA_Pos 1108,73491
#define CoreDebug_DEMCR_TRCENA_Msk 1109,73623
#define CoreDebug_DEMCR_MON_REQ_Pos 1111,73753
#define CoreDebug_DEMCR_MON_REQ_Msk 1112,73886
#define CoreDebug_DEMCR_MON_STEP_Pos 1114,74017
#define CoreDebug_DEMCR_MON_STEP_Msk 1115,74151
#define CoreDebug_DEMCR_MON_PEND_Pos 1117,74283
#define CoreDebug_DEMCR_MON_PEND_Msk 1118,74417
#define CoreDebug_DEMCR_MON_EN_Pos 1120,74549
#define CoreDebug_DEMCR_MON_EN_Msk 1121,74681
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1123,74811
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1124,74947
#define CoreDebug_DEMCR_VC_INTERR_Pos 1126,75081
#define CoreDebug_DEMCR_VC_INTERR_Msk 1127,75216
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1129,75349
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1130,75484
#define CoreDebug_DEMCR_VC_STATERR_Pos 1132,75617
#define CoreDebug_DEMCR_VC_STATERR_Msk 1133,75753
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1135,75887
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1136,76022
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1138,76155
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1139,76291
#define CoreDebug_DEMCR_VC_MMERR_Pos 1141,76425
#define CoreDebug_DEMCR_VC_MMERR_Msk 1142,76559
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1144,76691
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1145,76829
#define SCS_BASE 1157,77228
#define ITM_BASE 1158,77342
#define DWT_BASE 1159,77456
#define TPI_BASE 1160,77570
#define CoreDebug_BASE 1161,77684
#define SysTick_BASE 1162,77798
#define NVIC_BASE 1163,77912
#define SCB_BASE 1164,78026
#define SCnSCB 1166,78142
#define SCB 1167,78256
#define SysTick 1168,78370
#define NVIC 1169,78484
#define ITM 1170,78598
#define DWT 1171,78712
#define TPI 1172,78826
#define CoreDebug 1173,78940
  #define MPU_BASE 1176,79082
  #define MPU 1177,79196
__STATIC_INLINE void NVIC_SetPriorityGrouping(1214,80533
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1234,81489
__STATIC_INLINE void NVIC_EnableIRQ(1246,81887
__STATIC_INLINE void NVIC_DisableIRQ(1258,82267
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1274,82763
__STATIC_INLINE void NVIC_SetPendingIRQ(1286,83148
__STATIC_INLINE void NVIC_ClearPendingIRQ(1298,83512
__STATIC_INLINE uint32_t NVIC_GetActive(1313,83981
__STATIC_INLINE void NVIC_SetPriority(1328,84436
__STATIC_INLINE uint32_t NVIC_GetPriority(1348,85290
__STATIC_INLINE uint32_t NVIC_EncodePriority 1370,86330
__STATIC_INLINE void NVIC_DecodePriority 1398,87698
__STATIC_INLINE void NVIC_SystemReset(1416,88529
__STATIC_INLINE uint32_t SysTick_Config(1455,90223
#define                 ITM_RXBUFFER_EMPTY 1482,91453
__STATIC_INLINE uint32_t ITM_SendChar 1495,91987
__STATIC_INLINE int32_t ITM_ReceiveChar 1514,92539
__STATIC_INLINE int32_t ITM_CheckChar 1533,93082

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmFunc.h,2604
#define __CORE_CMFUNC_H25,1027
__STATIC_INLINE uint32_t __get_CONTROL(50,1755
__STATIC_INLINE void __set_CONTROL(63,2065
__STATIC_INLINE uint32_t __get_IPSR(76,2364
__STATIC_INLINE uint32_t __get_APSR(89,2642
__STATIC_INLINE uint32_t __get_xPSR(102,2920
__STATIC_INLINE uint32_t __get_PSP(115,3225
__STATIC_INLINE void __set_PSP(128,3573
__STATIC_INLINE uint32_t __get_MSP(141,3916
__STATIC_INLINE void __set_MSP(154,4252
__STATIC_INLINE uint32_t __get_PRIMASK(167,4613
__STATIC_INLINE void __set_PRIMASK(180,4911
#define __enable_fault_irq 194,5254
#define __disable_fault_irq 202,5470
__STATIC_INLINE uint32_t  __get_BASEPRI(211,5703
__STATIC_INLINE void __set_BASEPRI(224,6015
__STATIC_INLINE uint32_t __get_FAULTMASK(237,6339
__STATIC_INLINE void __set_FAULTMASK(250,6649
__STATIC_INLINE uint32_t __get_FPSCR(267,7093
__STATIC_INLINE void __set_FPSCR(284,7495
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(315,8314
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(326,8594
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(338,8869
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(353,9226
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(365,9531
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(380,9861
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(395,10191
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(410,10548
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(425,10939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(437,11273
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(452,11654
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(464,12009
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(479,12354
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(492,12701
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(503,12980
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(515,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(530,13640
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(542,13956
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(557,14313
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(573,14745
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(592,15199

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4_simd.h,6019
#define __CORE_CM4_SIMD_H29,1062
#define __SADD8 47,1715
#define __QADD8 48,1766
#define __SHADD8 49,1817
#define __UADD8 50,1869
#define __UQADD8 51,1920
#define __UHADD8 52,1972
#define __SSUB8 53,2024
#define __QSUB8 54,2075
#define __SHSUB8 55,2126
#define __USUB8 56,2178
#define __UQSUB8 57,2229
#define __UHSUB8 58,2281
#define __SADD16 59,2333
#define __QADD16 60,2385
#define __SHADD16 61,2437
#define __UADD16 62,2490
#define __UQADD16 63,2542
#define __UHADD16 64,2595
#define __SSUB16 65,2648
#define __QSUB16 66,2700
#define __SHSUB16 67,2752
#define __USUB16 68,2805
#define __UQSUB16 69,2857
#define __UHSUB16 70,2910
#define __SASX 71,2963
#define __QASX 72,3013
#define __SHASX 73,3063
#define __UASX 74,3114
#define __UQASX 75,3164
#define __UHASX 76,3215
#define __SSAX 77,3266
#define __QSAX 78,3316
#define __SHSAX 79,3366
#define __USAX 80,3417
#define __UQSAX 81,3467
#define __UHSAX 82,3518
#define __USAD8 83,3569
#define __USADA8 84,3620
#define __SSAT16 85,3672
#define __USAT16 86,3724
#define __UXTB16 87,3776
#define __UXTAB16 88,3828
#define __SXTB16 89,3881
#define __SXTAB16 90,3933
#define __SMUAD 91,3986
#define __SMUADX 92,4037
#define __SMLAD 93,4089
#define __SMLADX 94,4140
#define __SMLALD 95,4192
#define __SMLALDX 96,4244
#define __SMUSD 97,4297
#define __SMUSDX 98,4348
#define __SMLSD 99,4400
#define __SMLSDX 100,4451
#define __SMLSLD 101,4503
#define __SMLSLDX 102,4555
#define __SEL 103,4608
#define __QADD 104,4657
#define __QSUB 105,4707
#define __PKHBT(107,4759
#define __PKHTB(110,4953
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(142,6103
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(150,6331
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(158,6559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(166,6789
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(174,7017
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(182,7247
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(191,7479
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(199,7707
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(207,7935
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(215,8165
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(223,8393
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(231,8623
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(240,8855
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(248,9085
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(256,9315
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(264,9547
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(272,9777
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(280,10009
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(288,10241
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(296,10471
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(304,10701
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(312,10933
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(320,11163
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(328,11395
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(336,11627
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(344,11853
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(352,12079
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(360,12307
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(368,12533
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(376,12761
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(384,12989
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(392,13215
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(400,13441
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(408,13669
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(416,13895
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(424,14123
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(432,14351
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(440,14579
#define __SSAT16(448,14838
#define __USAT16(455,15037
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(462,15234
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(470,15434
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(478,15666
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(486,15866
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 494,16098
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 502,16328
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 510,16559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 518,16817
#define __SMLALD(526,17077
#define __SMLALDX(533,17477
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 540,17879
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 548,18109
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 556,18340
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 564,18598
#define __SMLSLD(572,18858
#define __SMLSLDX(579,19238
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 586,19620
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(594,19846
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(602,20070
#define __PKHBT(610,20296
#define __PKHTB(617,20536

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.c,688
GPIO_TypeDef* GPIO_PORT[GPIO_PORT73,2071
const uint16_t GPIO_PIN[GPIO_PIN76,2304
const uint32_t GPIO_CLK[GPIO_CLK78,2454
GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT82,2680
const uint16_t BUTTON_PIN[BUTTON_PIN84,2747
const uint32_t BUTTON_CLK[BUTTON_CLK86,2808
const uint16_t BUTTON_EXTI_LINE[BUTTON_EXTI_LINE88,2873
const uint8_t BUTTON_PORT_SOURCE[BUTTON_PORT_SOURCE90,2945
const uint8_t BUTTON_PIN_SOURCE[BUTTON_PIN_SOURCE92,3033
const uint8_t BUTTON_IRQn[BUTTON_IRQn93,3110
void STM_EVAL_LEDInit(126,3716
void STM_EVAL_LEDOn(156,4557
void STM_EVAL_LEDOff(175,4973
void STM_EVAL_LEDToggle(194,5393
void STM_EVAL_PBInit(210,5986
uint32_t STM_EVAL_PBGetState(254,7640

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.h,5200
#define __STM32F3_DISCOVERY_L3GD20_H32,1327
  uint8_t Power_Mode;60,1789
  uint8_t Output_DataRate;61,1871
  uint8_t Axes_Enable;62,1938
  uint8_t Band_Width;63,2003
  uint8_t BlockData_Update;64,2076
  uint8_t Endianness;65,2147
  uint8_t Full_Scale;66,2222
}L3GD20_InitTypeDef;L3GD20_InitTypeDef67,2296
  uint8_t HighPassFilter_Mode_Selection;72,2377
  uint8_t HighPassFilter_CutOff_Frequency;73,2451
}L3GD20_FilterConfigTypeDef;L3GD20_FilterConfigTypeDef74,2539
  uint8_t Latch_Request;79,2621
  uint8_t Interrupt_Axes;80,2722
  uint8_t Interrupt_ActiveEdge;81,2800
}L3GD20_InterruptConfigTypeDef;L3GD20_InterruptConfigTypeDef82,2876
#define READWRITE_CMD 98,3061
#define MULTIPLEBYTE_CMD 100,3155
#define DUMMY_BYTE 102,3306
#define L3GD20_FLAG_TIMEOUT 116,4124
#define L3GD20_SPI 121,4236
#define L3GD20_SPI_CLK 122,4283
#define L3GD20_SPI_SCK_PIN 124,4347
#define L3GD20_SPI_SCK_GPIO_PORT 125,4429
#define L3GD20_SPI_SCK_GPIO_CLK 126,4511
#define L3GD20_SPI_SCK_SOURCE 127,4573
#define L3GD20_SPI_SCK_AF 128,4631
#define L3GD20_SPI_MISO_PIN 130,4685
#define L3GD20_SPI_MISO_GPIO_PORT 131,4766
#define L3GD20_SPI_MISO_GPIO_CLK 132,4848
#define L3GD20_SPI_MISO_SOURCE 133,4910
#define L3GD20_SPI_MISO_AF 134,4968
#define L3GD20_SPI_MOSI_PIN 136,5022
#define L3GD20_SPI_MOSI_GPIO_PORT 137,5103
#define L3GD20_SPI_MOSI_GPIO_CLK 138,5185
#define L3GD20_SPI_MOSI_SOURCE 139,5247
#define L3GD20_SPI_MOSI_AF 140,5305
#define L3GD20_SPI_CS_PIN 142,5359
#define L3GD20_SPI_CS_GPIO_PORT 143,5441
#define L3GD20_SPI_CS_GPIO_CLK 144,5523
#define L3GD20_SPI_INT1_PIN 146,5587
#define L3GD20_SPI_INT1_GPIO_PORT 147,5669
#define L3GD20_SPI_INT1_GPIO_CLK 148,5751
#define L3GD20_SPI_INT1_EXTI_LINE 149,5813
#define L3GD20_SPI_INT1_EXTI_PORT_SOURCE 150,5866
#define L3GD20_SPI_INT1_EXTI_PIN_SOURCE 151,5929
#define L3GD20_SPI_INT1_EXTI_IRQn 152,5987
#define L3GD20_SPI_INT2_PIN 154,6043
#define L3GD20_SPI_INT2_GPIO_PORT 155,6125
#define L3GD20_SPI_INT2_GPIO_CLK 156,6207
#define L3GD20_SPI_INT2_EXTI_LINE 157,6269
#define L3GD20_SPI_INT2_EXTI_PORT_SOURCE 158,6322
#define L3GD20_SPI_INT2_EXTI_PIN_SOURCE 159,6385
#define L3GD20_SPI_INT2_EXTI_IRQn 160,6443
#define L3GD20_WHO_AM_I_ADDR 165,6745
#define L3GD20_CTRL_REG1_ADDR 166,6827
#define L3GD20_CTRL_REG2_ADDR 167,6897
#define L3GD20_CTRL_REG3_ADDR 168,6967
#define L3GD20_CTRL_REG4_ADDR 169,7037
#define L3GD20_CTRL_REG5_ADDR 170,7107
#define L3GD20_REFERENCE_REG_ADDR 171,7177
#define L3GD20_OUT_TEMP_ADDR 172,7247
#define L3GD20_STATUS_REG_ADDR 173,7316
#define L3GD20_OUT_X_L_ADDR 174,7383
#define L3GD20_OUT_X_H_ADDR 175,7452
#define L3GD20_OUT_Y_L_ADDR 176,7521
#define L3GD20_OUT_Y_H_ADDR 177,7590
#define L3GD20_OUT_Z_L_ADDR 178,7659
#define L3GD20_OUT_Z_H_ADDR 179,7728
#define L3GD20_FIFO_CTRL_REG_ADDR 180,7798
#define L3GD20_FIFO_SRC_REG_ADDR 181,7871
#define L3GD20_INT1_CFG_ADDR 183,7942
#define L3GD20_INT1_SRC_ADDR 184,8028
#define L3GD20_INT1_TSH_XH_ADDR 185,8107
#define L3GD20_INT1_TSH_XL_ADDR 186,8191
#define L3GD20_INT1_TSH_YH_ADDR 187,8275
#define L3GD20_INT1_TSH_YL_ADDR 188,8359
#define L3GD20_INT1_TSH_ZH_ADDR 189,8443
#define L3GD20_INT1_TSH_ZL_ADDR 190,8527
#define L3GD20_INT1_DURATION_ADDR 191,8611
#define I_AM_L3GD20	197,8942
#define L3GD20_MODE_POWERDOWN 202,9037
#define L3GD20_MODE_ACTIVE 203,9090
#define L3GD20_OUTPUT_DATARATE_1 211,9220
#define L3GD20_OUTPUT_DATARATE_2 212,9273
#define L3GD20_OUTPUT_DATARATE_3 213,9326
#define L3GD20_OUTPUT_DATARATE_4 214,9379
#define L3GD20_X_ENABLE 222,9498
#define L3GD20_Y_ENABLE 223,9550
#define L3GD20_Z_ENABLE 224,9602
#define L3GD20_AXES_ENABLE 225,9654
#define L3GD20_AXES_DISABLE 226,9706
#define L3GD20_BANDWIDTH_1 234,9829
#define L3GD20_BANDWIDTH_2 235,9881
#define L3GD20_BANDWIDTH_3 236,9933
#define L3GD20_BANDWIDTH_4 237,9985
#define L3GD20_FULLSCALE_250 245,10109
#define L3GD20_FULLSCALE_500 246,10169
#define L3GD20_FULLSCALE_2000 247,10229
#define L3GD20_BlockDataUpdate_Continous 255,10363
#define L3GD20_BlockDataUpdate_Single 256,10423
#define L3GD20_BLE_LSB 264,10559
#define L3GD20_BLE_MSB	265,10619
#define L3GD20_HIGHPASSFILTER_DISABLE 273,10758
#define L3GD20_HIGHPASSFILTER_ENABLE	274,10818
#define L3GD20_INT1INTERRUPT_DISABLE 282,10953
#define L3GD20_INT1INTERRUPT_ENABLE	283,11013
#define L3GD20_INT2INTERRUPT_DISABLE 291,11145
#define L3GD20_INT2INTERRUPT_ENABLE	292,11205
#define L3GD20_INT1INTERRUPT_LOW_EDGE 300,11341
#define L3GD20_INT1INTERRUPT_HIGH_EDGE 301,11401
#define L3GD20_BOOT_NORMALMODE 309,11534
#define L3GD20_BOOT_REBOOTMEMORY 310,11594
#define L3GD20_HPM_NORMAL_MODE_RES 318,11733
#define L3GD20_HPM_REF_SIGNAL 319,11793
#define L3GD20_HPM_NORMAL_MODE 320,11853
#define L3GD20_HPM_AUTORESET_INT 321,11913
#define L3GD20_HPFCF_0 329,12055
#define L3GD20_HPFCF_1 330,12097
#define L3GD20_HPFCF_2 331,12139
#define L3GD20_HPFCF_3 332,12181
#define L3GD20_HPFCF_4 333,12223
#define L3GD20_HPFCF_5 334,12265
#define L3GD20_HPFCF_6 335,12307
#define L3GD20_HPFCF_7 336,12349
#define L3GD20_HPFCF_8 337,12391
#define L3GD20_HPFCF_9 338,12433
#define L3GD20_CS_LOW(347,12568
#define L3GD20_CS_HIGH(348,12658

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.h,1390
#define __STM32F3_DISCOVERY_H31,1326
  LED3 57,1816
  LED4 58,1829
  LED5 59,1842
  LED6 60,1855
  LED7 61,1868
  LED8 62,1881
  LED9 63,1894
  LED10 64,1907
} Led_TypeDef;65,1920
  BUTTON_USER 69,1958
} Button_TypeDef;70,1978
  BUTTON_MODE_GPIO 74,2019
  BUTTON_MODE_EXTI 75,2044
} ButtonMode_TypeDef;76,2068
#define LEDn 88,2260
#define LED6_PIN 90,2306
#define LED6_GPIO_PORT 91,2360
#define LED6_GPIO_CLK 92,2408
#define LED8_PIN 94,2474
#define LED8_GPIO_PORT 95,2528
#define LED8_GPIO_CLK 96,2576
#define LED10_PIN 98,2644
#define LED10_GPIO_PORT 99,2698
#define LED10_GPIO_CLK 100,2746
#define LED9_PIN 102,2814
#define LED9_GPIO_PORT 103,2868
#define LED9_GPIO_CLK 104,2916
#define LED7_PIN 106,2983
#define LED7_GPIO_PORT 107,3037
#define LED7_GPIO_CLK 108,3085
#define LED5_PIN 110,3150
#define LED5_GPIO_PORT 111,3204
#define LED5_GPIO_CLK 112,3252
#define LED3_PIN 114,3317
#define LED3_GPIO_PORT 115,3370
#define LED3_GPIO_CLK 116,3418
#define LED4_PIN 118,3483
#define LED4_GPIO_PORT 119,3536
#define LED4_GPIO_CLK 120,3584
#define BUTTONn 128,3739
#define USER_BUTTON_PIN 133,3827
#define USER_BUTTON_GPIO_PORT 134,3878
#define USER_BUTTON_GPIO_CLK 135,3924
#define USER_BUTTON_EXTI_LINE 136,3984
#define USER_BUTTON_EXTI_PORT_SOURCE 137,4035
#define USER_BUTTON_EXTI_PIN_SOURCE 138,4096
#define USER_BUTTON_EXTI_IRQn 139,4152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.c,762
__IO uint32_t  LSM303DLHC_Timeout 71,1916
void LSM303DLHC_AccInit(94,2458
void LSM303DLHC_AccRebootCmd(120,3508
void LSM303DLHC_AccFilterConfig(140,4147
void LSM303DLHC_AccFilterCmd(167,5254
void LSM303DLHC_AccFilterClickCmd(190,5965
void LSM303DLHC_AccIT1Config(219,7008
void LSM303DLHC_AccIT2Config(256,8190
void LSM303DLHC_AccINT1InterruptConfig(286,8939
void LSM303DLHC_AccINT2InterruptConfig(314,9688
void LSM303DLHC_AccClickITConfig(342,10437
uint8_t LSM303DLHC_AccGetDataStatus(368,11072
void LSM303DLHC_MagInit(384,11528
uint8_t LSM303DLHC_MagGetDataStatus(415,12701
uint16_t LSM303DLHC_Write(432,13250
uint16_t LSM303DLHC_Read(495,15747
static void LSM303DLHC_LowLevel_Init(568,18218
uint32_t LSM303DLHC_TIMEOUT_UserCallback(658,21740

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.c,511
__IO uint32_t  L3GD20Timeout 71,1884
void L3GD20_Init(95,2437
void L3GD20_RebootCmd(121,3378
void L3GD20_INT1InterruptConfig(141,3970
void L3GD20_INT1InterruptCmd(176,5097
void L3GD20_INT2InterruptCmd(198,5700
void L3GD20_FilterConfig(218,6279
void L3GD20_FilterCmd(243,7131
uint8_t L3GD20_GetDataStatus(263,7597
void L3GD20_Write(280,8075
void L3GD20_Read(314,9201
static void L3GD20_LowLevel_Init(347,10107
static uint8_t L3GD20_SendByte(434,13626
uint32_t L3GD20_TIMEOUT_UserCallback(463,14476

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.h,9254
#define __STM32F3_DISCOVERY_LSM303DLHC_H32,1339
  uint8_t Power_Mode;64,1869
  uint8_t AccOutput_DataRate;65,1945
  uint8_t Axes_Enable;66,2012
  uint8_t High_Resolution;67,2077
  uint8_t BlockData_Update;68,2165
  uint8_t Endianness;69,2236
  uint8_t AccFull_Scale;70,2311
}LSM303DLHCAcc_InitTypeDef;LSM303DLHCAcc_InitTypeDef71,2385
  uint8_t HighPassFilter_Mode_Selection;76,2481
  uint8_t HighPassFilter_CutOff_Frequency;77,2555
  uint8_t HighPassFilter_AOI1;78,2643
  uint8_t HighPassFilter_AOI2;79,2751
}LSM303DLHCAcc_FilterConfigTypeDef;LSM303DLHCAcc_FilterConfigTypeDef80,2859
  uint8_t Temperature_Sensor;85,2946
  uint8_t MagOutput_DataRate;86,3032
  uint8_t Working_Mode;87,3098
  uint8_t MagFull_Scale;88,3165
}LSM303DLHCMag_InitTypeDef;LSM303DLHCMag_InitTypeDef89,3238
#define LSM303DLHC_OK 97,3367
#define LSM303DLHC_FAIL 98,3427
#define LSM303DLHC_FLAG_TIMEOUT 112,4261
#define LSM303DLHC_LONG_TIMEOUT 113,4325
#define LSM303DLHC_I2C 117,4469
#define LSM303DLHC_I2C_CLK 118,4520
#define LSM303DLHC_I2C_SCK_PIN 120,4588
#define LSM303DLHC_I2C_SCK_GPIO_PORT 121,4674
#define LSM303DLHC_I2C_SCK_GPIO_CLK 122,4760
#define LSM303DLHC_I2C_SCK_SOURCE 123,4826
#define LSM303DLHC_I2C_SCK_AF 124,4888
#define LSM303DLHC_I2C_SDA_PIN 126,4946
#define LSM303DLHC_I2C_SDA_GPIO_PORT 127,5031
#define LSM303DLHC_I2C_SDA_GPIO_CLK 128,5117
#define LSM303DLHC_I2C_SDA_SOURCE 129,5183
#define LSM303DLHC_I2C_SDA_AF 130,5245
#define LSM303DLHC_DRDY_PIN 132,5303
#define LSM303DLHC_DRDY_GPIO_PORT 133,5389
#define LSM303DLHC_DRDY_GPIO_CLK 134,5475
#define LSM303DLHC_DRDY_EXTI_LINE 135,5541
#define LSM303DLHC_DRDY_EXTI_PORT_SOURCE 136,5598
#define LSM303DLHC_DRDY_EXTI_PIN_SOURCE 137,5665
#define LSM303DLHC_DRDY_EXTI_IRQn 138,5727
#define LSM303DLHC_I2C_INT1_PIN 140,5790
#define LSM303DLHC_I2C_INT1_GPIO_PORT 141,5876
#define LSM303DLHC_I2C_INT1_GPIO_CLK 142,5962
#define LSM303DLHC_I2C_INT1_EXTI_LINE 143,6028
#define LSM303DLHC_I2C_INT1_EXTI_PORT_SOURCE 144,6085
#define LSM303DLHC_I2C_INT1_EXTI_PIN_SOURCE 145,6152
#define LSM303DLHC_I2C_INT1_EXTI_IRQn 146,6214
#define LSM303DLHC_I2C_INT2_PIN 148,6274
#define LSM303DLHC_I2C_INT2_GPIO_PORT 149,6360
#define LSM303DLHC_I2C_INT2_GPIO_CLK 150,6446
#define LSM303DLHC_I2C_INT2_EXTI_LINE 151,6512
#define LSM303DLHC_I2C_INT2_EXTI_PORT_SOURCE 152,6569
#define LSM303DLHC_I2C_INT2_EXTI_PIN_SOURCE 153,6636
#define LSM303DLHC_I2C_INT2_EXTI_IRQn 154,6700
#define LSM303DLHC_CTRL_REG1_A 160,7038
#define LSM303DLHC_CTRL_REG2_A 161,7128
#define LSM303DLHC_CTRL_REG3_A 162,7218
#define LSM303DLHC_CTRL_REG4_A 163,7308
#define LSM303DLHC_CTRL_REG5_A 164,7398
#define LSM303DLHC_CTRL_REG6_A 165,7488
#define LSM303DLHC_REFERENCE_A 166,7578
#define LSM303DLHC_STATUS_REG_A 167,7668
#define LSM303DLHC_OUT_X_L_A 168,7755
#define LSM303DLHC_OUT_X_H_A 169,7844
#define LSM303DLHC_OUT_Y_L_A 170,7933
#define LSM303DLHC_OUT_Y_H_A 171,8022
#define LSM303DLHC_OUT_Z_L_A 172,8111
#define LSM303DLHC_OUT_Z_H_A 173,8200
#define LSM303DLHC_FIFO_CTRL_REG_A 174,8290
#define LSM303DLHC_FIFO_SRC_REG_A 175,8383
#define LSM303DLHC_INT1_CFG_A 177,8474
#define LSM303DLHC_INT1_SOURCE_A 178,8580
#define LSM303DLHC_INT1_THS_A 179,8679
#define LSM303DLHC_INT1_DURATION_A 180,8781
#define LSM303DLHC_INT2_CFG_A 182,8884
#define LSM303DLHC_INT2_SOURCE_A 183,8990
#define LSM303DLHC_INT2_THS_A 184,9089
#define LSM303DLHC_INT2_DURATION_A 185,9191
#define LSM303DLHC_CLICK_CFG_A 187,9294
#define LSM303DLHC_CLICK_SOURCE_A 188,9394
#define LSM303DLHC_CLICK_THS_A 189,9489
#define LSM303DLHC_TIME_LIMIT_A 191,9589
#define LSM303DLHC_TIME_LATENCY_A 192,9680
#define LSM303DLHC_TIME_WINDOW_A 193,9773
#define LSM303DLHC_CRA_REG_M 196,9899
#define LSM303DLHC_CRB_REG_M 197,9991
#define LSM303DLHC_MR_REG_M 198,10083
#define LSM303DLHC_OUT_X_H_M 199,10176
#define LSM303DLHC_OUT_X_L_M 200,10267
#define LSM303DLHC_OUT_Z_H_M 201,10358
#define LSM303DLHC_OUT_Z_L_M 202,10449
#define LSM303DLHC_OUT_Y_H_M 203,10541
#define LSM303DLHC_OUT_Y_L_M 204,10632
#define LSM303DLHC_SR_REG_M 206,10725
#define LSM303DLHC_IRA_REG_M 207,10814
#define LSM303DLHC_IRB_REG_M 208,10900
#define LSM303DLHC_IRC_REG_M 209,10986
#define LSM303DLHC_TEMP_OUT_H_M 211,11074
#define LSM303DLHC_TEMP_OUT_L_M 212,11168
#define ACC_I2C_ADDRESS 217,11510
#define MAG_I2C_ADDRESS 218,11561
#define LSM303DLHC_NORMAL_MODE 223,11669
#define LSM303DLHC_LOWPOWER_MODE 224,11728
#define LSM303DLHC_ODR_1_HZ 232,11868
#define LSM303DLHC_ODR_10_HZ 233,11961
#define LSM303DLHC_ODR_25_HZ 234,12055
#define LSM303DLHC_ODR_50_HZ 235,12149
#define LSM303DLHC_ODR_100_HZ 236,12243
#define LSM303DLHC_ODR_200_HZ 237,12338
#define LSM303DLHC_ODR_400_HZ 238,12433
#define LSM303DLHC_ODR_1620_HZ_LP 239,12528
#define LSM303DLHC_ODR_1344_HZ 240,12647
#define LSM303DLHC_X_ENABLE 249,12860
#define LSM303DLHC_Y_ENABLE 250,12920
#define LSM303DLHC_Z_ENABLE 251,12980
#define LSM303DLHC_AXES_ENABLE 252,13040
#define LSM303DLHC_AXES_DISABLE 253,13100
#define LSM303DLHC_HR_ENABLE 261,13230
#define LSM303DLHC_HR_DISABLE 262,13290
#define LSM303DLHC_FULLSCALE_2G 270,13426
#define LSM303DLHC_FULLSCALE_4G 271,13500
#define LSM303DLHC_FULLSCALE_8G 272,13574
#define LSM303DLHC_FULLSCALE_16G 273,13648
#define LSM303DLHC_BlockUpdate_Continous 281,13800
#define LSM303DLHC_BlockUpdate_Single 282,13885
#define LSM303DLHC_BLE_LSB 290,14103
#define LSM303DLHC_BLE_MSB	291,14211
#define LSM303DLHC_BOOT_NORMALMODE 299,14388
#define LSM303DLHC_BOOT_REBOOTMEMORY 300,14448
#define LSM303DLHC_HPM_NORMAL_MODE_RES 308,14591
#define LSM303DLHC_HPM_REF_SIGNAL 309,14651
#define LSM303DLHC_HPM_NORMAL_MODE 310,14711
#define LSM303DLHC_HPM_AUTORESET_INT 311,14771
#define LSM303DLHC_HPFCF_8 319,14917
#define LSM303DLHC_HPFCF_16 320,14977
#define LSM303DLHC_HPFCF_32 321,15037
#define LSM303DLHC_HPFCF_64 322,15097
#define LSM303DLHC_HIGHPASSFILTER_DISABLE 330,15243
#define LSM303DLHC_HIGHPASSFILTER_ENABLE 331,15303
#define LSM303DLHC_HPF_CLICK_DISABLE 339,15453
#define LSM303DLHC_HPF_CLICK_ENABLE	340,15513
#define LSM303DLHC_HPF_AOI1_DISABLE 348,15660
#define LSM303DLHC_HPF_AOI1_ENABLE	349,15720
#define LSM303DLHC_HPF_AOI2_DISABLE 357,15868
#define LSM303DLHC_HPF_AOI2_ENABLE	358,15928
#define LSM303DLHC_IT1_CLICK 366,16085
#define LSM303DLHC_IT1_AOI1 367,16145
#define LSM303DLHC_IT1_AOI2 368,16205
#define LSM303DLHC_IT1_DRY1 369,16265
#define LSM303DLHC_IT1_DRY2 370,16325
#define LSM303DLHC_IT1_WTM 371,16385
#define LSM303DLHC_IT1_OVERRUN 372,16445
#define LSM303DLHC_IT2_CLICK 380,16609
#define LSM303DLHC_IT2_INT1 381,16669
#define LSM303DLHC_IT2_INT2 382,16729
#define LSM303DLHC_IT2_BOOT 383,16789
#define LSM303DLHC_IT2_ACT 384,16849
#define LSM303DLHC_IT2_HLACTIVE 385,16909
#define LSM303DLHC_OR_COMBINATION 393,17051
#define LSM303DLHC_AND_COMBINATION	394,17151
#define LSM303DLHC_MOV_RECOGNITION 395,17251
#define LSM303DLHC_POS_RECOGNITION	396,17344
#define LSM303DLHC_Z_HIGH 404,17503
#define LSM303DLHC_Z_LOW	405,17592
#define LSM303DLHC_Y_HIGH 406,17679
#define LSM303DLHC_Y_LOW	407,17768
#define LSM303DLHC_X_HIGH 408,17855
#define LSM303DLHC_X_LOW	409,17944
#define LSM303DLHC_Z_DOUBLE_CLICK 417,18105
#define LSM303DLHC_Z_SINGLE_CLICK	418,18194
#define LSM303DLHC_Y_DOUBLE_CLICK 419,18283
#define LSM303DLHC_Y_SINGLE_CLICK	420,18372
#define LSM303DLHC_X_DOUBLE_CLICK 421,18461
#define LSM303DLHC_X_SINGLE_CLICK	422,18550
#define LSM303DLHC_INT1INTERRUPT_DISABLE 430,18721
#define LSM303DLHC_INT1INTERRUPT_ENABLE	431,18781
#define LSM303DLHC_INT1INTERRUPT_LOW_EDGE 439,18925
#define LSM303DLHC_INT1INTERRUPT_HIGH_EDGE 440,18985
#define LSM303DLHC_ODR_0_75_HZ 448,19111
#define LSM303DLHC_ODR_1_5_HZ 449,19209
#define LSM303DLHC_ODR_3_0_HZ 450,19306
#define LSM303DLHC_ODR_7_5_HZ 451,19401
#define LSM303DLHC_ODR_15_HZ 452,19498
#define LSM303DLHC_ODR_30_HZ 453,19594
#define LSM303DLHC_ODR_75_HZ 454,19690
#define LSM303DLHC_ODR_220_HZ 455,19786
#define  LSM303DLHC_FS_1_3_GA 463,19950
#define  LSM303DLHC_FS_1_9_GA 464,20045
#define  LSM303DLHC_FS_2_5_GA 465,20140
#define  LSM303DLHC_FS_4_0_GA 466,20235
#define  LSM303DLHC_FS_4_7_GA 467,20330
#define  LSM303DLHC_FS_5_6_GA 468,20425
#define  LSM303DLHC_FS_8_1_GA 469,20520
#define LSM303DLHC_M_SENSITIVITY_XY_1_3Ga 478,20708
#define LSM303DLHC_M_SENSITIVITY_XY_1_9Ga 479,20834
#define LSM303DLHC_M_SENSITIVITY_XY_2_5Ga 480,20960
#define LSM303DLHC_M_SENSITIVITY_XY_4Ga 481,21086
#define LSM303DLHC_M_SENSITIVITY_XY_4_7Ga 482,21210
#define LSM303DLHC_M_SENSITIVITY_XY_5_6Ga 483,21336
#define LSM303DLHC_M_SENSITIVITY_XY_8_1Ga 484,21462
#define LSM303DLHC_M_SENSITIVITY_Z_1_3Ga 485,21588
#define LSM303DLHC_M_SENSITIVITY_Z_1_9Ga 486,21712
#define LSM303DLHC_M_SENSITIVITY_Z_2_5Ga 487,21836
#define LSM303DLHC_M_SENSITIVITY_Z_4Ga 488,21960
#define LSM303DLHC_M_SENSITIVITY_Z_4_7Ga 489,22082
#define LSM303DLHC_M_SENSITIVITY_Z_5_6Ga 490,22206
#define LSM303DLHC_M_SENSITIVITY_Z_8_1Ga 491,22330
#define LSM303DLHC_CONTINUOS_CONVERSION 499,22520
#define LSM303DLHC_SINGLE_CONVERSION 500,22620
#define LSM303DLHC_SLEEP 501,22716
#define LSM303DLHC_TEMPSENSOR_ENABLE 509,22897
#define LSM303DLHC_TEMPSENSOR_DISABLE 510,22989

../driver/src/f3d_led.c,165
static int leds[leds31,334
void f3d_led_init(34,463
void f3d_led_on(53,1064
void f3d_led_off(61,1247
void f3d_led_all_on(69,1430
void f3d_led_all_off(74,1511

../driver/src/f3d_button.c,63
void f3d_button_init(50,1121
uint8_t f3d_button_read(62,1467

../driver/src/f3d_gyro.c,201
void f3d_gyro_interface_init(49,1116
void f3d_gyro_init(101,3170
void f3d_gyro_read(130,3876
void f3d_gyro_write(154,4690
static uint8_t f3d_gyro_sendbyte(170,5127
void f3d_gyro_getdata(179,5483

../driver/src/f3d_uart.c,93
void f3d_uart_init(40,563
int putchar(75,1750
int getchar(80,1876
int getchar_nb(88,2031

../driver/src/f3d_lcd_sd.c,39
void f3d_lcd_sd_interface_init(38,546

../driver/inc/f3d_gyro.h,180
#define L3G_Sensitivity_250dps 49,1117
#define L3G_Sensitivity_500dps 50,1167
#define L3G_Sensitivity_2000dps 51,1217
#define GYRO_CS_LOW(53,1268
#define GYRO_CS_HIGH(54,1327

../driver/inc/f3d_lcd_sd.h,55
#define LCD_CS_LOW(38,539
#define LCD_CS_HIGH(39,598

../driver/inc/f3d_uart.h,0

../driver/inc/f3d_button.h,0

../driver/inc/f3d_led.h,0

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_conf.h,99
#define __STM32F30X_CONF_H30,1252
  #define assert_param(73,2918
  #define assert_param(77,3156

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.h,25
#define __MAIN_H30,1230

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.c,275
void NMI_Handler(57,2332
void HardFault_Handler(66,2468
void MemManage_Handler(79,2698
void BusFault_Handler(92,2927
void UsageFault_Handler(105,3153
void SVC_Handler(118,3378
void DebugMon_Handler(127,3517
void PendSV_Handler(136,3655
void SysTick_Handler(145,3789

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/system_stm32f30x.c,261
#define VECT_TAB_OFFSET 104,4528
#define PLL_SOURCE_HSE_BYPASS 111,4976
  uint32_t SystemCoreClock 130,5415
  __I uint8_t AHBPrescTable[AHBPrescTable132,5457
void SystemInit(159,5975
void SystemCoreClockUpdate 238,9218
static void SetSysClock(290,11025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.h,33
#define __STM32F30X_IT_H30,1278

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/TrueSTUDIO/GPIO_IOToggle/syscalls.c,538
extern int __io_putchar(42,1312
extern int __io_getchar(43,1368
char *__env[__env47,1464
char **environ environ48,1489
void initialise_monitor_handles(52,1535
int _getpid(56,1578
int _kill(61,1617
void _exit 67,1685
int _read 73,1784
int _write(85,1949
caddr_t _sbrk(96,2113
int _close(119,2504
int _fstat(125,2549
int _isatty(131,2633
int _lseek(136,2676
int _open(141,2736
int _wait(147,2832
int _unlink(153,2895
int _times(159,2959
int _stat(164,3009
int _link(170,3094
int _fork(176,3166
int _execve(182,3222

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.c,125
#define BSRR_VAL 41,1509
GPIO_InitTypeDef        GPIO_InitStructure;44,1698
int main(53,1983
void assert_failed(141,4712

newlib_stubs.c,430
#undef errno24,525
char *__env[__env32,695
char **environ environ33,719
void _exit(37,787
int _close(44,873
int _execve(51,1021
int _fork(60,1203
int _fstat(70,1521
int _getpid(80,1776
int _isatty(88,1924
int _kill(106,2199
int _link(116,2351
int _lseek(125,2486
caddr_t _sbrk(134,2632
int _read(166,3353
int _stat(196,3886
clock_t _times(206,4061
int _unlink(214,4186
int _wait(223,4314
int _write(233,4556

main.c,235
#define TIMER 36,550
void putstring(40,593
int main(47,691
void assert_failed(72,1082
void strategy(79,1217
  enum {RUN,RUN80,1239
  enum {RUN, PAUSE_BUTTON,80,1239
  enum {RUN, PAUSE_BUTTON, PAUSE_SERIAL}PAUSE_SERIAL80,1239

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_conf.h,99
#define __STM32F30X_CONF_H30,1252
  #define assert_param(73,2918
  #define assert_param(77,3156

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.h,25
#define __MAIN_H30,1230

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.c,275
void NMI_Handler(57,2332
void HardFault_Handler(66,2468
void MemManage_Handler(79,2698
void BusFault_Handler(92,2927
void UsageFault_Handler(105,3153
void SVC_Handler(118,3378
void DebugMon_Handler(127,3517
void PendSV_Handler(136,3655
void SysTick_Handler(145,3789

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/system_stm32f30x.c,261
#define VECT_TAB_OFFSET 104,4528
#define PLL_SOURCE_HSE_BYPASS 111,4976
  uint32_t SystemCoreClock 130,5415
  __I uint8_t AHBPrescTable[AHBPrescTable132,5457
void SystemInit(159,5975
void SystemCoreClockUpdate 238,9218
static void SetSysClock(290,11025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.h,33
#define __STM32F30X_IT_H30,1278

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/TrueSTUDIO/GPIO_IOToggle/syscalls.c,538
extern int __io_putchar(42,1312
extern int __io_getchar(43,1368
char *__env[__env47,1464
char **environ environ48,1489
void initialise_monitor_handles(52,1535
int _getpid(56,1578
int _kill(61,1617
void _exit 67,1685
int _read 73,1784
int _write(85,1949
caddr_t _sbrk(96,2113
int _close(119,2504
int _fstat(125,2549
int _isatty(131,2633
int _lseek(136,2676
int _open(141,2736
int _wait(147,2832
int _unlink(153,2895
int _times(159,2959
int _stat(164,3009
int _link(170,3094
int _fork(176,3166
int _execve(182,3222

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.c,125
#define BSRR_VAL 41,1509
GPIO_InitTypeDef        GPIO_InitStructure;44,1698
int main(53,1983
void assert_failed(141,4712

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dbgmcu.c,210
#define IDCODE_DEVID_MASK 45,1739
uint32_t DBGMCU_GetREVID(73,2714
uint32_t DBGMCU_GetDEVID(83,2893
void DBGMCU_Config(115,4004
void DBGMCU_APB1PeriphConfig(152,5679
void DBGMCU_APB2PeriphConfig(181,6814

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_wwdg.c,341
#define CFR_WDGTB_MASK 103,4730
#define CFR_W_MASK 104,4780
#define BIT_MASK 105,4830
void WWDG_DeInit(133,5855
void WWDG_SetPrescaler(149,6456
void WWDG_SetWindowValue(168,7045
void WWDG_EnableIT(191,7631
void WWDG_SetCounter(203,7940
void WWDG_Enable(235,8896
FlagStatus WWDG_GetFlagStatus(263,9664
void WWDG_ClearFlag(283,9977

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_misc.c,210
#define AIRCR_VECTKEY_MASK 71,3045
void NVIC_PriorityGroupConfig(100,4582
void NVIC_Init(118,5324
void NVIC_SetVectorTable(161,7164
void NVIC_SystemLPConfig(180,7870
void SysTick_CLKSourceConfig(204,8607

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_flash.c,1227
#define RDPRT_MASK 91,3966
#define WRP01_MASK 92,4025
#define WRP23_MASK 93,4084
void FLASH_SetLatency(131,5666
void FLASH_HalfCycleAccessCmd(157,6461
void FLASH_PrefetchBufferCmd(178,6960
void FLASH_Unlock(228,8656
void FLASH_Lock(243,8955
FLASH_Status FLASH_ErasePage(261,9786
FLASH_Status FLASH_EraseAllPages(299,11030
FLASH_Status FLASH_ProgramWord(334,12252
FLASH_Status FLASH_ProgramHalfWord(392,14108
void FLASH_OB_Unlock(483,18211
void FLASH_OB_Lock(498,18526
void FLASH_OB_Launch(509,18753
FLASH_Status FLASH_OB_Erase(522,19186
FLASH_Status FLASH_OB_EnableWRP(592,21450
FLASH_Status FLASH_OB_RDPConfig(651,23489
FLASH_Status FLASH_OB_UserConfig(716,25725
FLASH_Status FLASH_OB_BOOTConfig(760,27110
FLASH_Status FLASH_OB_VDDAConfig(802,28448
FLASH_Status FLASH_OB_SRAMParityConfig(844,29746
FLASH_Status FLASH_OB_WriteUser(890,31685
FLASH_Status FLASH_ProgramOptionByteData(934,33265
uint8_t FLASH_OB_GetUser(965,34185
uint32_t FLASH_OB_GetWRP(976,34456
FlagStatus FLASH_OB_GetRDP(987,34757
void FLASH_ITConfig(1027,35831
FlagStatus FLASH_GetFlagStatus(1055,36762
void FLASH_ClearFlag(1083,37559
FLASH_Status FLASH_GetStatus(1098,37950
FLASH_Status FLASH_WaitForLastOperation(1134,38851

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_pwr.c,559
#define PWR_OFFSET 51,1967
#define CR_OFFSET 56,2093
#define DBP_BitNumber 57,2147
#define CR_DBP_BB 58,2186
#define PVDE_BitNumber 61,2318
#define CR_PVDE_BB 62,2357
#define CR_DS_MASK 67,2556
#define CR_PLS_MASK 68,2613
void PWR_DeInit(100,3829
void PWR_BackupAccessCmd(114,4335
void PWR_PVDLevelConfig(158,6171
void PWR_PVDCmd(183,6757
void PWR_WakeUpPinCmd(219,8005
void PWR_EnterSleepMode(351,14131
void PWR_EnterSTOPMode(391,15844
void PWR_EnterSTANDBYMode(438,17306
FlagStatus PWR_GetFlagStatus(488,19037
void PWR_ClearFlag(514,19645

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rtc.c,2336
#define RTC_TR_RESERVED_MASK 255,13923
#define RTC_DR_RESERVED_MASK 256,13979
#define RTC_INIT_MASK 257,14036
#define RTC_RSF_MASK 258,14094
#define RTC_FLAGS_MASK 259,14150
#define INITMODE_TIMEOUT 266,14705
#define SYNCHRO_TIMEOUT 267,14763
#define RECALPF_TIMEOUT 268,14821
#define SHPF_TIMEOUT 269,14879
ErrorStatus RTC_DeInit(326,18026
ErrorStatus RTC_Init(409,20474
void RTC_StructInit(455,21772
void RTC_WriteProtectionCmd(477,22611
ErrorStatus RTC_EnterInitMode(504,23370
void RTC_ExitInitMode(549,24545
ErrorStatus RTC_WaitForSynchro(571,25578
ErrorStatus RTC_RefClockCmd(622,26861
void RTC_BypassShadowCmd(670,28021
ErrorStatus RTC_SetTime(724,29682
void RTC_TimeStructInit(828,32696
void RTC_GetTime(847,33401
uint32_t RTC_GetSubSecond(880,34726
ErrorStatus RTC_SetDate(905,35600
void RTC_DateStructInit(996,38294
void RTC_GetDate(1015,39013
void RTC_SetAlarm(1075,41482
void RTC_AlarmStructInit(1186,45722
void RTC_GetAlarm(1216,47031
ErrorStatus RTC_AlarmCmd(1270,49570
void RTC_AlarmSubSecondConfig(1364,53974
uint32_t RTC_GetAlarmSubSecond(1405,55234
void RTC_WakeUpClockConfig(1453,56878
void RTC_SetWakeUpCounter(1480,57724
uint32_t RTC_GetWakeUpCounter(1501,58276
ErrorStatus RTC_WakeUpCmd(1513,58589
void RTC_DayLightSavingConfig(1589,60830
uint32_t RTC_GetStoreOperation(1616,61669
void RTC_OutputConfig(1654,63164
void RTC_CalibOutputCmd(1697,64439
void RTC_CalibOutputConfig(1729,65373
ErrorStatus RTC_SmoothCalibConfig(1765,66923
void RTC_TimeStampCmd(1841,69492
void RTC_GetTimeStamp(1885,70967
uint32_t RTC_GetTimeStampSubSecond(1929,73137
void RTC_TamperTriggerConfig(1967,74600
void RTC_TamperCmd(1997,75649
void RTC_TamperFilterConfig(2028,76790
void RTC_TamperSamplingFreqConfig(2062,78745
void RTC_TamperPinsPrechargeDuration(2085,79863
void RTC_TimeStampOnTamperDetectionCmd(2105,80604
void RTC_TamperPullUpCmd(2128,81246
void RTC_WriteBackupRegister(2169,82485
uint32_t RTC_ReadBackupRegister(2190,83100
void RTC_OutputTypeConfig(2230,84306
ErrorStatus RTC_SynchroShiftConfig(2268,85723
void RTC_ITConfig(2384,90413
FlagStatus RTC_GetFlagStatus(2434,92382
void RTC_ClearFlag(2472,93490
ITStatus RTC_GetITStatus(2494,94398
void RTC_ClearITPendingBit(2536,95762
static uint8_t RTC_ByteToBcd2(2559,96347
static uint8_t RTC_Bcd2ToByte(2577,96681

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_can.c,1315
#define MCR_DBF 86,4113
#define TMIDxR_TXRQ 89,4229
#define FMR_FINIT 92,4351
#define INAK_TIMEOUT 95,4455
#define SLAK_TIMEOUT 97,4534
#define CAN_FLAGS_TSR 100,4615
#define CAN_FLAGS_RF1R 102,4696
#define CAN_FLAGS_RF0R 104,4777
#define CAN_FLAGS_MSR 106,4857
#define CAN_FLAGS_ESR 108,4937
#define CAN_TXMAILBOX_0 111,5018
#define CAN_TXMAILBOX_1 112,5061
#define CAN_TXMAILBOX_2 113,5104
#define CAN_MODE_MASK 115,5150
void CAN_DeInit(152,6845
uint8_t CAN_Init(172,7626
void CAN_FilterInit(309,11444
void CAN_StructInit(400,15080
void CAN_SlaveStartBank(443,16353
void CAN_DBGFreeze(468,17226
void CAN_TTComModeCmd(497,18181
uint8_t CAN_Transmit(551,20033
uint8_t CAN_TransmitStatus(623,22811
void CAN_CancelTransmit(677,24505
void CAN_Receive(724,25980
void CAN_FIFORelease(773,27928
uint8_t CAN_MessagePending(796,28592
uint8_t CAN_OperatingModeRequest(846,30088
uint8_t CAN_Sleep(927,32248
uint8_t CAN_WakeUp(952,32990
uint8_t CAN_GetLastErrorCode(1014,35147
uint8_t CAN_GetReceiveErrorCounter(1039,36071
uint8_t CAN_GetLSBTransmitErrorCounter(1059,36616
void CAN_ITConfig(1218,45281
FlagStatus CAN_GetFlagStatus(1258,46931
void CAN_ClearFlag(1358,49793
ITStatus CAN_GetITStatus(1418,51974
void CAN_ClearITPendingBit(1522,55617
static ITStatus CheckITStatus(1600,58039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_syscfg.c,825
#define CFGR1_CLEAR_MASK 63,2521
#define SYSCFG_OFFSET 66,2665
#define CFGR1_OFFSET 70,2806
#define USBITRMP_BitNumber 71,2867
#define CFGR1_USBITRMP_BB 72,2911
#define CFGR2_OFFSET 76,3092
#define BYPADDRPAR_BitNumber 77,3153
#define CFGR1_BYPADDRPAR_BB 78,3197
void SYSCFG_DeInit(108,4373
void SYSCFG_MemoryRemapConfig(134,5383
void SYSCFG_DMAChannelRemapConfig(175,7286
void SYSCFG_TriggerRemapConfig(205,8423
void SYSCFG_EncoderRemapConfig(235,9585
void SYSCFG_USBInterruptLineRemapCmd(261,10742
void SYSCFG_I2CFastModePlusConfig(293,12596
void SYSCFG_ITConfig(325,13830
void SYSCFG_EXTILineConfig(351,14661
void SYSCFG_BreakConfig(375,15832
void SYSCFG_BypassParityCheckDisable(390,16264
void SYSCFG_SRAMWRPEnable(403,16696
FlagStatus SYSCFG_GetFlagStatus(419,17262
void SYSCFG_ClearFlag(448,18009

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_adc.c,2777
#define CFGR_CLEAR_Mask 92,4083
#define JSQR_CLEAR_Mask 95,4171
#define CCR_CLEAR_MASK 98,4254
#define JDR_Offset 101,4349
void ADC_DeInit(139,5885
void ADC_Init(168,6895
void ADC_StructInit(218,9008
void ADC_InjectedInit(239,10029
void ADC_InjectedStructInit(276,12072
void ADC_CommonInit(295,13156
void ADC_CommonStructInit(353,15331
void ADC_Cmd(379,16223
void ADC_StartCalibration(402,16787
uint32_t ADC_GetCalibrationValue(416,17126
void ADC_SetCalibrationValue(430,17502
void ADC_SelectCalibrationMode(448,18225
FlagStatus ADC_GetCalibrationStatus(464,18766
void ADC_DisableCmd(489,19392
FlagStatus ADC_GetDisableCmdStatus(504,19789
void ADC_VoltageRegulatorCmd(532,20537
void ADC_SelectDifferentialMode(576,22239
void ADC_SelectQueueOfContextMode(602,23028
void ADC_AutoDelayCmd(627,23721
void ADC_AnalogWatchdogCmd(694,26452
void ADC_AnalogWatchdog1ThresholdsConfig(719,27434
void ADC_AnalogWatchdog2ThresholdsConfig(744,28424
void ADC_AnalogWatchdog3ThresholdsConfig(768,29317
void ADC_AnalogWatchdog1SingleChannelConfig(808,31041
void ADC_AnalogWatchdog2SingleChannelConfig(849,32839
void ADC_AnalogWatchdog3SingleChannelConfig(890,34633
void ADC_TempSensorCmd(948,36897
void ADC_VrefintCmd(989,37928
void ADC_VbatCmd(1030,38914
void ADC_RegularChannelConfig(1162,44082
void ADC_RegularChannelSequencerLengthConfig(1269,47732
void ADC_ExternalTriggerConfig(1309,50060
void ADC_StartConversion(1326,50768
FlagStatus ADC_GetStartConversionStatus(1340,51170
void ADC_StopConversion(1365,51798
void ADC_DiscModeChannelCountConfig(1383,52326
void ADC_DiscModeCmd(1410,53298
uint16_t ADC_GetConversionValue(1432,53966
uint32_t ADC_GetDualModeConversionValue(1449,54694
void ADC_SetChannelOffset1(1497,56484
void ADC_SetChannelOffset2(1540,58320
void ADC_SetChannelOffset3(1583,60156
void ADC_SetChannelOffset4(1626,61992
void ADC_ChannelOffset1Cmd(1649,62755
void ADC_ChannelOffset2Cmd(1674,63422
void ADC_ChannelOffset3Cmd(1699,64089
void ADC_ChannelOffset4Cmd(1724,64756
void ADC_DMACmd(1775,66496
void ADC_DMAConfig(1799,67204
void ADC_InjectedChannelConfig(1880,70916
void ADC_InjectedSequencerLengthConfig(1943,73156
void ADC_ExternalTriggerInjectedConfig(1990,75930
void ADC_StartInjectedConversion(2010,76864
void ADC_StopInjectedConversion(2025,77336
FlagStatus ADC_GetStartInjectedConversionStatus(2039,77771
void ADC_AutoInjectedConvCmd(2068,78603
void ADC_InjectedDiscModeCmd(2094,79461
uint16_t ADC_GetInjectedConversionValue(2122,80498
void ADC_ITConfig(2255,86742
FlagStatus ADC_GetFlagStatus(2292,88206
void ADC_ClearFlag(2332,89681
FlagStatus ADC_GetCommonFlagStatus(2370,91849
void ADC_ClearCommonFlag(2431,94383
ITStatus ADC_GetITStatus(2467,95944
void ADC_ClearITPendingBit(2507,97537

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_gpio.c,430
void GPIO_DeInit(121,5318
void GPIO_Init(174,7048
void GPIO_StructInit(229,9126
void GPIO_PinLockConfig(250,10040
uint8_t GPIO_ReadInputDataBit(296,11298
uint16_t GPIO_ReadInputData(320,11892
uint8_t GPIO_ReadOutputDataBit(337,12477
uint16_t GPIO_ReadOutputData(361,13082
void GPIO_SetBits(378,13647
void GPIO_ResetBits(396,14255
void GPIO_WriteBit(418,15106
void GPIO_Write(442,15760
void GPIO_PinAFConfig(498,18218

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_opamp.c,678
#define OPAMP_CSR_DEFAULT_MASK 109,4557
#define OPAMP_CSR_TIMERMUX_MASK 110,4631
#define OPAMP_CSR_TRIMMING_MASK 111,4705
void OPAMP_DeInit(144,6046
void OPAMP_Init(164,7026
void OPAMP_StructInit(192,8122
void OPAMP_PGAConfig(209,8858
void OPAMP_VrefConfig(239,10241
void OPAMP_VrefConnectNonInvertingInput(271,11399
void OPAMP_VrefConnectADCCmd(297,12403
void OPAMP_TimerControlledMuxConfig(331,13906
void OPAMP_TimerControlledMuxCmd(364,15400
void OPAMP_Cmd(393,16478
uint32_t OPAMP_GetOutputLevel(424,17722
void OPAMP_OffsetTrimModeSelect(458,18846
void OPAMP_OffsetTrimConfig(484,20010
void OPAMP_StartCalibration(517,21293
void OPAMP_LockConfig(562,22797

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_iwdg.c,299
#define KR_KEY_RELOAD 108,5654
#define KR_KEY_ENABLE 109,5699
void IWDG_WriteAccessCmd(140,6998
void IWDG_SetPrescaler(160,7776
void IWDG_SetReload(173,8125
void IWDG_ReloadCounter(186,8454
void IWDG_SetWindowValue(197,8682
void IWDG_Enable(225,9368
FlagStatus IWDG_GetFlagStatus(255,10249

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_usart.c,1940
#define CR1_CLEAR_MASK 97,4398
#define CR2_CLOCK_CLEAR_MASK 102,4696
#define CR3_CLEAR_MASK 106,4928
#define IT_MASK 109,5042
void USART_DeInit(173,8261
void USART_Init(217,9686
void USART_StructInit(338,14133
void USART_ClockInit(359,15103
void USART_ClockStructInit(389,16563
void USART_Cmd(406,17305
void USART_DirectionModeCmd(436,18432
void USART_OverSampling8Cmd(468,19634
void USART_OneBitMethodCmd(496,20650
void USART_MSBFirstCmd(526,21781
void USART_DataInvCmd(560,23175
void USART_InvPinCmd(596,24680
void USART_SWAPPinCmd(629,25975
void USART_ReceiverTimeOutCmd(655,26867
void USART_SetReceiverTimeOut(682,27752
void USART_SetPrescaler(705,28673
void USART_STOPModeCmd(754,30361
void USART_StopModeWakeUpSourceConfig(787,31624
void USART_AutoBaudRateCmd(838,33796
void USART_AutoBaudRateConfig(872,35131
void USART_SendData(915,36782
uint16_t USART_ReceiveData(931,37314
void USART_SetAddress(981,39477
void USART_MuteModeCmd(1000,40177
void USART_MuteModeWakeUpConfig(1028,41219
void USART_AddressDetectionConfig(1048,42075
void USART_LINBreakDetectLengthConfig(1113,45122
void USART_LINCmd(1131,45847
void USART_HalfDuplexCmd(1189,48162
void USART_SetGuardTime(1270,51660
void USART_SmartCardCmd(1289,52346
void USART_SmartCardNACKCmd(1314,53193
void USART_SetAutoRetryCount(1338,54046
void USART_SetBlockLength(1356,54771
void USART_IrDAConfig(1419,57707
void USART_IrDACmd(1437,58366
void USART_DECmd(1495,60680
void USART_DEPolarityConfig(1522,61633
void USART_SetDEAssertionTime(1540,62335
void USART_SetDEDeassertionTime(1560,63226
void USART_DMACmd(1607,65252
void USART_DMAReceptionErrorConfig(1640,66622
void USART_ITConfig(1773,74422
void USART_RequestCmd(1827,76212
void USART_OverrunDetectionConfig(1860,77508
FlagStatus USART_GetFlagStatus(1902,79646
void USART_ClearFlag(1953,81777
ITStatus USART_GetITStatus(1984,83305
void USART_ClearITPendingBit(2056,86013

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_i2c.c,1646
#define CR1_CLEAR_MASK 94,4336
#define CR2_CLEAR_MASK 95,4429
#define TIMING_CLEAR_MASK 96,4522
#define ERROR_IT_MASK 97,4618
#define TC_IT_MASK 98,4717
void I2C_DeInit(145,6852
void I2C_Init(174,7783
void I2C_StructInit(253,10871
void I2C_Cmd(279,11950
void I2C_SoftwareResetCmd(302,12538
void I2C_ITConfig(334,13802
void I2C_StretchClockCmd(360,14553
void I2C_StopModeCmd(385,15250
void I2C_DualAddressCmd(410,15949
void I2C_OwnAddress2Config(444,17221
void I2C_GeneralCallCmd(474,18178
void I2C_SlaveByteControlCmd(499,18873
void I2C_SlaveAddressConfig(524,19629
void I2C_10BitAddressingModeCmd(553,20539
void I2C_AutoEndCmd(618,23169
void I2C_ReloadCmd(643,23852
void I2C_NumberOfBytesConfig(667,24514
void I2C_MasterRequestConfig(696,25470
void I2C_GenerateSTART(722,26263
void I2C_GenerateSTOP(747,26979
void I2C_10BitAddressHeaderCmd(774,27845
void I2C_AcknowledgeConfig(799,28550
uint8_t I2C_GetAddressMatched(822,29158
uint16_t I2C_GetTransferDirection(836,29606
void I2C_TransferHandling(880,31349
void I2C_SMBusAlertCmd(951,34249
void I2C_ClockTimeoutCmd(976,34953
void I2C_ExtendedClockTimeoutCmd(1001,35714
void I2C_IdleClockTimeoutCmd(1027,36488
void I2C_TimeoutAConfig(1052,37225
void I2C_TimeoutBConfig(1079,38008
void I2C_CalculatePEC(1107,38824
void I2C_PECRequestCmd(1132,39526
uint8_t I2C_GetPEC(1155,40143
uint32_t I2C_ReadRegister(1201,41764
void I2C_SendData(1244,43144
uint8_t I2C_ReceiveData(1258,43567
void I2C_DMACmd(1301,45234
FlagStatus I2C_GetFlagStatus(1421,51402
void I2C_ClearFlag(1465,52700
ITStatus I2C_GetITStatus(1495,53927
void I2C_ClearITPendingBit(1559,55759

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dac.c,808
#define CR_CLEAR_MASK 118,5841
#define DUAL_SWTRIG_SET 121,5940
#define DUAL_SWTRIG_RESET 122,5999
#define DHR12R1_OFFSET 125,6089
#define DHR12R2_OFFSET 126,6148
#define DHR12RD_OFFSET 127,6207
#define DOR_OFFSET 130,6295
void DAC_DeInit(158,7302
void DAC_Init(177,8024
void DAC_StructInit(213,9686
void DAC_Cmd(237,10783
void DAC_SoftwareTriggerCmd(265,11661
void DAC_DualSoftwareTriggerCmd(289,12453
void DAC_WaveGenerationCmd(320,13525
void DAC_SetChannel1Data(349,14599
void DAC_SetChannel2Data(374,15487
void DAC_SetDualChannelData(402,16616
uint16_t DAC_GetDataOutputValue(436,17622
void DAC_DMACmd(481,19210
void DAC_ITConfig(529,20908
FlagStatus DAC_GetFlagStatus(561,22099
void DAC_ClearFlag(594,23117
ITStatus DAC_GetITStatus(617,24095
void DAC_ClearITPendingBit(655,25311

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_spi.c,1240
#define CR1_CLEAR_MASK 138,7406
#define CR2_LDMA_MASK 139,7455
#define I2SCFGR_CLEAR_MASK 141,7506
void SPI_I2S_DeInit(190,10153
void SPI_StructInit(226,11178
void SPI_Init(257,12558
void I2S_StructInit(354,17167
void I2S_Init(391,18661
void SPI_Cmd(494,22313
void SPI_TIModeCmd(524,23347
void I2S_Cmd(550,24157
void SPI_DataSizeConfig(587,25654
void SPI_RxFIFOThresholdConfig(614,26641
void SPI_BiDirectionalLineConfig(636,27492
void SPI_NSSInternalSoftwareConfig(664,28458
void I2S_FullDuplexConfig(701,29975
void SPI_SSOutputCmd(752,31933
void SPI_NSSPulseModeCmd(781,32970
void SPI_SendData8(830,34618
void SPI_I2S_SendData16(850,35182
uint8_t SPI_ReceiveData8(863,35565
uint16_t SPI_I2S_ReceiveData16(882,36123
void SPI_CRCLengthConfig(964,40681
void SPI_CalculateCRC(984,41330
void SPI_TransmitCRC(1007,41922
uint16_t SPI_GetCRC(1025,42570
uint16_t SPI_GetCRCPolynomial(1051,43226
void SPI_I2S_DMACmd(1088,44518
void SPI_LastDMATransferCmd(1125,46117
void SPI_I2S_ITConfig(1224,51088
uint16_t SPI_GetTransmissionFIFOStatus(1260,52219
uint16_t SPI_GetReceptionFIFOStatus(1275,52847
FlagStatus SPI_I2S_GetFlagStatus(1298,53907
void SPI_I2S_ClearFlag(1334,55284
ITStatus SPI_I2S_GetITStatus(1358,56359

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_exti.c,302
#define EXTI_LINENONE 95,4601
void EXTI_DeInit(124,5631
void EXTI_Init(154,6655
void EXTI_StructInit(213,9244
void EXTI_GenerateSWInterrupt(228,9808
FlagStatus EXTI_GetFlagStatus(262,10967
void EXTI_ClearFlag(286,11608
ITStatus EXTI_GetITStatus(300,12124
void EXTI_ClearITPendingBit(328,12968

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_crc.c,482
void CRC_DeInit(95,3751
void CRC_ResetDR(114,4257
void CRC_PolynomialSizeSelect(130,4798
void CRC_ReverseInputDataSelect(159,5783
void CRC_ReverseOutputDataCmd(185,6544
void CRC_SetInitRegister(208,7157
void CRC_SetPolynomial(218,7393
uint32_t CRC_CalcCRC(244,8061
uint32_t CRC_CalcCRC16bits(256,8319
uint32_t CRC_CalcCRC8bits(268,8594
uint32_t CRC_CalcBlockCRC(281,8971
uint32_t CRC_GetCRC(297,9284
void CRC_SetIDRegister(323,9970
uint8_t CRC_GetIDRegister(333,10204

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_comp.c,284
#define COMP_CSR_CLEAR_MASK 180,11467
void COMP_DeInit(213,12795
void COMP_Init(241,14332
void COMP_StructInit(283,16601
void COMP_Cmd(310,17977
void COMP_SwitchCmd(340,19121
uint32_t COMP_GetOutputLevel(376,20617
void COMP_WindowCmd(433,22653
void COMP_LockConfig(478,24169

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dma.c,893
#define CCR_CLEAR_MASK 87,4291
#define FLAG_Mask 88,4381
#define DMA1_CHANNEL1_IT_MASK 92,4504
#define DMA1_CHANNEL2_IT_MASK 93,4613
#define DMA1_CHANNEL3_IT_MASK 94,4722
#define DMA1_CHANNEL4_IT_MASK 95,4831
#define DMA1_CHANNEL5_IT_MASK 96,4940
#define DMA1_CHANNEL6_IT_MASK 97,5049
#define DMA1_CHANNEL7_IT_MASK 98,5158
#define DMA2_CHANNEL1_IT_MASK 101,5318
#define DMA2_CHANNEL2_IT_MASK 102,5427
#define DMA2_CHANNEL3_IT_MASK 103,5536
#define DMA2_CHANNEL4_IT_MASK 104,5645
#define DMA2_CHANNEL5_IT_MASK 105,5754
void DMA_DeInit(141,7382
void DMA_Init(235,10282
void DMA_StructInit(293,12960
void DMA_Cmd(328,14562
void DMA_SetCurrDataCounter(387,17065
uint16_t DMA_GetCurrDataCounter(405,17777
void DMA_ITConfig(481,21407
FlagStatus DMA_GetFlagStatus(561,25454
void DMA_ClearFlag(657,29685
ITStatus DMA_GetITStatus(736,33785
void DMA_ClearITPendingBit(832,38196

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_tim.c,4248
#define SMCR_ETR_MASK 136,6349
#define CCMR_OFFSET 137,6397
#define CCER_CCE_SET 138,6444
#define	CCER_CCNE_SET 139,6493
#define CCMR_OC13M_MASK 140,6541
#define CCMR_OC24M_MASK 141,6592
void TIM_DeInit(199,9207
void TIM_TimeBaseInit(267,11409
void TIM_TimeBaseStructInit(319,13111
void TIM_PrescalerConfig(339,14068
void TIM_CounterModeConfig(362,15090
void TIM_SetCounter(388,15806
void TIM_SetAutoreload(403,16261
uint32_t TIM_GetCounter(417,16666
uint16_t TIM_GetPrescaler(431,17045
void TIM_UpdateDisableConfig(447,17529
void TIM_UpdateRequestConfig(476,18580
void TIM_UIFRemap(502,19409
void TIM_ARRPreloadConfig(527,20146
void TIM_SelectOnePulseMode(554,20933
void TIM_SetClockDivision(577,21706
void TIM_Cmd(598,22337
void TIM_OC1Init(676,25488
void TIM_OC2Init(756,28449
void TIM_OC3Init(837,31563
void TIM_OC4Init(917,34656
void TIM_OC5Init(982,36948
void TIM_OC6Init(1046,39210
void TIM_SelectGC5C1(1110,41425
void TIM_SelectGC5C2(1136,42161
void TIM_SelectGC5C3(1163,42899
void TIM_OCStructInit(1187,43508
void TIM_SelectOCxM(1229,45506
void TIM_SetCompare1(1275,46894
void TIM_SetCompare2(1291,47373
void TIM_SetCompare3(1306,47837
void TIM_SetCompare4(1321,48301
void TIM_SetCompare5(1336,48753
void TIM_SetCompare6(1351,49205
void TIM_ForcedOC1Config(1369,49934
void TIM_ForcedOC2Config(1398,50935
void TIM_ForcedOC3Config(1426,51934
void TIM_ForcedOC4Config(1455,52918
void TIM_ForcedOC5Config(1483,53908
void TIM_ForcedOC6Config(1511,54892
void TIM_OC1PreloadConfig(1539,55820
void TIM_OC2PreloadConfig(1569,56757
void TIM_OC3PreloadConfig(1598,57693
void TIM_OC4PreloadConfig(1627,58612
void TIM_OC5PreloadConfig(1656,59539
void TIM_OC6PreloadConfig(1685,60461
void TIM_OC1FastConfig(1714,61448
void TIM_OC2FastConfig(1745,62434
void TIM_OC3FastConfig(1775,63422
void TIM_OC4FastConfig(1805,64393
void TIM_ClearOC1Ref(1835,65391
void TIM_ClearOC2Ref(1865,66345
void TIM_ClearOC3Ref(1894,67299
void TIM_ClearOC4Ref(1923,68236
void TIM_ClearOC5Ref(1952,69181
void TIM_ClearOC6Ref(1981,70121
void TIM_SelectOCREFClear(2010,71141
void TIM_OC1PolarityConfig(2030,71944
void TIM_OC1NPolarityConfig(2057,72805
void TIM_OC2PolarityConfig(2084,73681
void TIM_OC2NPolarityConfig(2111,74547
void TIM_OC3PolarityConfig(2138,75424
void TIM_OC3NPolarityConfig(2165,76288
void TIM_OC4PolarityConfig(2192,77168
void TIM_OC5PolarityConfig(2219,78028
void TIM_OC6PolarityConfig(2246,78888
void TIM_CCxCmd(2279,80089
void TIM_CCxNCmd(2309,81144
void TIM_ICInit(2391,84571
void TIM_ICStructInit(2444,86655
void TIM_PWMIConfig(2463,87479
uint32_t TIM_GetCapture1(2520,89572
uint32_t TIM_GetCapture2(2535,89971
uint32_t TIM_GetCapture3(2549,90352
uint32_t TIM_GetCapture4(2563,90734
void TIM_SetIC1Prescaler(2583,91510
void TIM_SetIC2Prescaler(2608,92436
void TIM_SetIC3Prescaler(2632,93371
void TIM_SetIC4Prescaler(2656,94279
void TIM_BDTRConfig(2709,96345
void TIM_Break1Config(2739,97987
void TIM_Break2Config(2761,98985
void TIM_Break1Cmd(2781,99727
void TIM_Break2Cmd(2806,100387
void TIM_BDTRStructInit(2830,100997
void TIM_CtrlPWMOutputs(2849,101834
void TIM_SelectCOM(2874,102535
void TIM_CCPreloadControl(2899,103236
void TIM_ITConfig(2956,105548
void TIM_GenerateEvent(2994,107101
FlagStatus TIM_GetFlagStatus(3029,108771
void TIM_ClearFlag(3073,110508
ITStatus TIM_GetITStatus(3101,111778
void TIM_ClearITPendingBit(3142,113300
void TIM_DMAConfig(3179,114676
void TIM_DMACmd(3206,115951
void TIM_SelectCCDMA(3232,116740
void TIM_InternalClockConfig(3271,117695
void TIM_ITRxExternalClockConfig(3292,118480
void TIM_TIxExternalClockConfig(3322,119760
void TIM_ETRClockMode1Config(3362,121556
void TIM_ETRClockMode2Config(3409,123482
void TIM_SelectInputTrigger(3476,126541
void TIM_SelectOutputTrigger(3519,128357
void TIM_SelectOutputTrigger2(3557,130726
void TIM_SelectSlaveMode(3584,132191
void TIM_SelectMasterSlaveMode(3607,133077
void TIM_ETRConfig(3637,134432
void TIM_EncoderInterfaceConfig(3695,136766
void TIM_SelectHallSensor(3747,138460
void TIM_RemapConfig(3803,140788
static void TI1_Config(3834,142045
static void TI2_Config(3875,143833
static void TI3_Config(3917,145678
static void TI4_Config(3958,147487

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rcc.c,2305
#define RCC_OFFSET 72,3408
#define CR_OFFSET 77,3537
#define HSION_BitNumber 78,3592
#define CR_HSION_BB 79,3632
#define PLLON_BitNumber 82,3768
#define CR_PLLON_BB 83,3808
#define CSSON_BitNumber 86,3944
#define CR_CSSON_BB 87,3984
#define CFGR_OFFSET 91,4149
#define USBPRE_BitNumber 92,4204
#define CFGR_USBPRE_BB 93,4244
#define I2SSRC_BitNumber 95,4382
#define CFGR_I2SSRC_BB 96,4422
#define BDCR_OFFSET 101,4591
#define RTCEN_BitNumber 102,4646
#define BDCR_RTCEN_BB 103,4686
#define BDRST_BitNumber 106,4824
#define BDCR_BDRST_BB 107,4864
#define CSR_OFFSET 112,5031
#define LSION_BitNumber 113,5086
#define CSR_LSION_BB 114,5126
#define FLAG_MASK 118,5323
#define CFGR_BYTE3_ADDRESS 121,5431
#define CIR_BYTE2_ADDRESS 124,5544
#define CIR_BYTE3_ADDRESS 127,5658
#define CR_BYTE2_ADDRESS 130,5771
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable134,5995
static __I uint16_t ADCPrescTable[ADCPrescTable135,6088
void RCC_DeInit(189,8837
void RCC_HSEConfig(236,10766
ErrorStatus RCC_WaitForHSEStartUp(261,11771
void RCC_AdjustHSICalibrationValue(295,12833
void RCC_HSICmd(329,14130
void RCC_LSEConfig(354,15314
void RCC_LSEDriveConfig(380,16241
void RCC_LSICmd(404,17097
void RCC_PLLConfig(427,18107
void RCC_PLLCmd(451,19057
void RCC_PREDIV1Config(466,19539
void RCC_ClockSecuritySystemCmd(495,20540
void RCC_MCOConfig(518,21555
void RCC_SYSCLKConfig(624,27749
uint8_t RCC_GetSYSCLKSource(652,28526
void RCC_HCLKConfig(677,29697
void RCC_PCLK1Config(708,30587
void RCC_PCLK2Config(738,31516
void RCC_GetClocksFreq(795,34191
void RCC_ADCCLKConfig(1106,45215
void RCC_I2CCLKConfig(1139,46070
void RCC_TIMCLKConfig(1175,47272
void RCC_USARTCLKConfig(1209,48238
void RCC_USBCLKConfig(1254,49549
void RCC_RTCCLKConfig(1285,51130
void RCC_I2SCLKConfig(1304,51886
void RCC_RTCCLKCmd(1320,52408
void RCC_BackupResetCmd(1336,52960
void RCC_AHBPeriphClockCmd(1369,54259
void RCC_APB2PeriphClockCmd(1404,55465
void RCC_APB1PeriphClockCmd(1449,57013
void RCC_AHBPeriphResetCmd(1482,58019
void RCC_APB2PeriphResetCmd(1514,59020
void RCC_APB1PeriphResetCmd(1556,60359
void RCC_ITConfig(1607,62196
FlagStatus RCC_GetFlagStatus(1644,63647
void RCC_ClearFlag(1695,64879
ITStatus RCC_GetITStatus(1713,65557
void RCC_ClearITPendingBit(1745,66473

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h,5698
#define __STM32F30x_SPI_H31,1300
  uint16_t SPI_Direction;56,1741
  uint16_t SPI_Mode;59,1948
  uint16_t SPI_DataSize;62,2125
  uint16_t SPI_CPOL;65,2295
  uint16_t SPI_CPHA;68,2482
  uint16_t SPI_NSS;71,2678
  uint16_t SPI_BaudRatePrescaler;75,2976
  uint16_t SPI_FirstBit;81,3472
  uint16_t SPI_CRCPolynomial;84,3684
}SPI_InitTypeDef;SPI_InitTypeDef85,3784
  uint16_t I2S_Mode;94,3885
  uint16_t I2S_Standard;97,4041
  uint16_t I2S_DataFormat;100,4222
  uint16_t I2S_MCLKOutput;103,4404
  uint32_t I2S_AudioFreq;106,4590
  uint16_t I2S_CPOL;109,4783
}I2S_InitTypeDef;I2S_InitTypeDef111,4956
#define IS_SPI_ALL_PERIPH(119,5115
#define IS_SPI_ALL_PERIPH_EXT(123,5293
#define IS_SPI_23_PERIPH(129,5617
#define IS_SPI_23_PERIPH_EXT(132,5735
#define IS_I2S_EXT_PERIPH(137,5995
#define SPI_Direction_2Lines_FullDuplex 144,6174
#define SPI_Direction_2Lines_RxOnly 145,6234
#define SPI_Direction_1Line_Rx 146,6294
#define SPI_Direction_1Line_Tx 147,6354
#define IS_SPI_DIRECTION_MODE(148,6414
#define SPI_Mode_Master 160,6798
#define SPI_Mode_Slave 161,6858
#define IS_SPI_MODE(162,6918
#define SPI_DataSize_4b 172,7101
#define SPI_DataSize_5b 173,7161
#define SPI_DataSize_6b 174,7221
#define SPI_DataSize_7b 175,7281
#define SPI_DataSize_8b 176,7341
#define SPI_DataSize_9b 177,7401
#define SPI_DataSize_10b 178,7461
#define SPI_DataSize_11b 179,7521
#define SPI_DataSize_12b 180,7581
#define SPI_DataSize_13b 181,7641
#define SPI_DataSize_14b 182,7701
#define SPI_DataSize_15b 183,7761
#define SPI_DataSize_16b 184,7821
#define IS_SPI_DATA_SIZE(185,7881
#define SPI_CRCLength_8b 206,8809
#define SPI_CRCLength_16b 207,8869
#define IS_SPI_CRC_LENGTH(208,8929
#define SPI_CPOL_Low 218,9142
#define SPI_CPOL_High 219,9202
#define IS_SPI_CPOL(220,9262
#define SPI_CPHA_1Edge 230,9444
#define SPI_CPHA_2Edge 231,9504
#define IS_SPI_CPHA(232,9564
#define SPI_NSS_Soft 242,9761
#define SPI_NSS_Hard 243,9821
#define IS_SPI_NSS(244,9881
#define SPI_BaudRatePrescaler_2 254,10063
#define SPI_BaudRatePrescaler_4 255,10123
#define SPI_BaudRatePrescaler_8 256,10183
#define SPI_BaudRatePrescaler_16 257,10243
#define SPI_BaudRatePrescaler_32 258,10303
#define SPI_BaudRatePrescaler_64 259,10363
#define SPI_BaudRatePrescaler_128 260,10423
#define SPI_BaudRatePrescaler_256 261,10483
#define IS_SPI_BAUDRATE_PRESCALER(262,10543
#define SPI_FirstBit_MSB 278,11368
#define SPI_FirstBit_LSB 279,11428
#define IS_SPI_FIRST_BIT(280,11488
#define I2S_Mode_SlaveTx 290,11678
#define I2S_Mode_SlaveRx 291,11738
#define I2S_Mode_MasterTx 292,11798
#define I2S_Mode_MasterRx 293,11858
#define IS_I2S_MODE(294,11918
#define I2S_Standard_Phillips 306,12229
#define I2S_Standard_MSB 307,12289
#define I2S_Standard_LSB 308,12349
#define I2S_Standard_PCMShort 309,12409
#define I2S_Standard_PCMLong 310,12469
#define IS_I2S_STANDARD(311,12529
#define I2S_DataFormat_16b 324,12978
#define I2S_DataFormat_16bextended 325,13038
#define I2S_DataFormat_24b 326,13098
#define I2S_DataFormat_32b 327,13158
#define IS_I2S_DATA_FORMAT(328,13218
#define I2S_MCLKOutput_Enable 340,13591
#define I2S_MCLKOutput_Disable 341,13651
#define IS_I2S_MCLK_OUTPUT(342,13711
#define I2S_AudioFreq_192k 352,13937
#define I2S_AudioFreq_96k 353,13998
#define I2S_AudioFreq_48k 354,14058
#define I2S_AudioFreq_44k 355,14118
#define I2S_AudioFreq_32k 356,14178
#define I2S_AudioFreq_22k 357,14238
#define I2S_AudioFreq_16k 358,14298
#define I2S_AudioFreq_11k 359,14358
#define I2S_AudioFreq_8k 360,14418
#define I2S_AudioFreq_Default 361,14477
#define IS_I2S_AUDIO_FREQ(363,14535
#define I2S_CPOL_Low 374,14816
#define I2S_CPOL_High 375,14876
#define IS_I2S_CPOL(376,14936
#define SPI_RxFIFOThreshold_HF 386,15131
#define SPI_RxFIFOThreshold_QF 387,15191
#define IS_SPI_RX_FIFO_THRESHOLD(388,15251
#define SPI_I2S_DMAReq_Tx 398,15512
#define SPI_I2S_DMAReq_Rx 399,15572
#define IS_SPI_I2S_DMA_REQ(400,15632
#define SPI_LastDMATransfer_TxEvenRxEven 409,15798
#define SPI_LastDMATransfer_TxOddRxEven 410,15861
#define SPI_LastDMATransfer_TxEvenRxOdd 411,15924
#define SPI_LastDMATransfer_TxOddRxOdd 412,15987
#define IS_SPI_LAST_DMA_TRANSFER(413,16050
#define SPI_NSSInternalSoft_Set 424,16526
#define SPI_NSSInternalSoft_Reset 425,16586
#define IS_SPI_NSS_INTERNAL(426,16646
#define SPI_CRC_Tx 436,16892
#define SPI_CRC_Rx 437,16949
#define IS_SPI_CRC(438,17006
#define SPI_Direction_Rx 447,17164
#define SPI_Direction_Tx 448,17224
#define IS_SPI_DIRECTION(449,17284
#define SPI_I2S_IT_TXE 459,17517
#define SPI_I2S_IT_RXNE 460,17574
#define SPI_I2S_IT_ERR 461,17631
#define IS_SPI_I2S_CONFIG_IT(463,17690
#define I2S_IT_UDR 467,17884
#define SPI_IT_MODF 468,17941
#define SPI_I2S_IT_OVR 469,17998
#define SPI_I2S_IT_FRE 470,18055
#define IS_SPI_I2S_GET_IT(472,18114
#define SPI_TransmissionFIFOStatus_Empty 484,18464
#define SPI_TransmissionFIFOStatus_1QuarterFull 485,18535
#define SPI_TransmissionFIFOStatus_HalfFull 486,18607
#define SPI_TransmissionFIFOStatus_Full 487,18679
#define SPI_ReceptionFIFOStatus_Empty 496,18837
#define SPI_ReceptionFIFOStatus_1QuarterFull 497,18905
#define SPI_ReceptionFIFOStatus_HalfFull 498,18974
#define SPI_ReceptionFIFOStatus_Full 499,19043
#define SPI_I2S_FLAG_RXNE 510,19194
#define SPI_I2S_FLAG_TXE 511,19254
#define I2S_FLAG_CHSIDE 512,19314
#define I2S_FLAG_UDR 513,19374
#define SPI_FLAG_CRCERR 514,19434
#define SPI_FLAG_MODF 515,19494
#define SPI_I2S_FLAG_OVR 516,19554
#define SPI_I2S_FLAG_BSY 517,19614
#define SPI_I2S_FLAG_FRE 518,19674
#define IS_SPI_CLEAR_FLAG(522,19740
#define IS_SPI_I2S_GET_FLAG(523,19803
#define IS_SPI_CRC_POLYNOMIAL(536,20338

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dbgmcu.h,802
#define __STM32F30x_DBGMCU_H30,1294
#define DBGMCU_SLEEP 53,1802
#define DBGMCU_STOP 54,1872
#define DBGMCU_STANDBY 55,1942
#define IS_DBGMCU_PERIPH(56,2012
#define DBGMCU_TIM2_STOP 58,2106
#define DBGMCU_TIM3_STOP 59,2167
#define DBGMCU_TIM4_STOP 60,2228
#define DBGMCU_TIM6_STOP 61,2289
#define DBGMCU_TIM7_STOP 62,2350
#define DBGMCU_RTC_STOP 63,2411
#define DBGMCU_WWDG_STOP 64,2472
#define DBGMCU_IWDG_STOP 65,2533
#define DBGMCU_I2C1_SMBUS_TIMEOUT 66,2594
#define DBGMCU_I2C2_SMBUS_TIMEOUT 67,2655
#define DBGMCU_CAN1_STOP 68,2716
#define IS_DBGMCU_APB1PERIPH(70,2779
#define DBGMCU_TIM1_STOP 72,2877
#define DBGMCU_TIM8_STOP 73,2938
#define DBGMCU_TIM15_STOP 74,2999
#define DBGMCU_TIM16_STOP 75,3060
#define DBGMCU_TIM17_STOP 76,3121
#define IS_DBGMCU_APB2PERIPH(77,3182

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_syscfg.h,2755
#define __STM32F30x_SYSCFG_H31,1309
#define EXTI_PortSourceGPIOA 58,1876
#define EXTI_PortSourceGPIOB 59,1928
#define EXTI_PortSourceGPIOC 60,1980
#define EXTI_PortSourceGPIOD 61,2032
#define EXTI_PortSourceGPIOE 62,2084
#define EXTI_PortSourceGPIOF 63,2136
#define IS_EXTI_PORT_SOURCE(65,2190
#define EXTI_PinSource0 78,2779
#define EXTI_PinSource1 79,2831
#define EXTI_PinSource2 80,2883
#define EXTI_PinSource3 81,2935
#define EXTI_PinSource4 82,2987
#define EXTI_PinSource5 83,3039
#define EXTI_PinSource6 84,3091
#define EXTI_PinSource7 85,3143
#define EXTI_PinSource8 86,3195
#define EXTI_PinSource9 87,3247
#define EXTI_PinSource10 88,3299
#define EXTI_PinSource11 89,3351
#define EXTI_PinSource12 90,3403
#define EXTI_PinSource13 91,3455
#define EXTI_PinSource14 92,3507
#define EXTI_PinSource15 93,3559
#define IS_EXTI_PIN_SOURCE(95,3613
#define SYSCFG_MemoryRemap_Flash 118,4942
#define SYSCFG_MemoryRemap_SystemMemory 119,5007
#define SYSCFG_MemoryRemap_SRAM 120,5072
#define IS_SYSCFG_MEMORY_REMAP(123,5141
#define SYSCFG_DMARemap_TIM17 134,5477
#define SYSCFG_DMARemap_TIM16 135,5614
#define SYSCFG_DMARemap_TIM6DAC1 136,5751
#define SYSCFG_DMARemap_TIM7DAC2 137,5902
#define SYSCFG_DMARemap_ADC2ADC4 138,6053
#define IS_SYSCFG_DMA_REMAP(140,6223
#define SYSCFG_TriggerRemap_DACTIM3 153,6701
#define SYSCFG_TriggerRemap_TIM1TIM17 154,6815
#define IS_SYSCFG_TRIGGER_REMAP(156,6933
#define SYSCFG_EncoderRemap_No 166,7187
#define SYSCFG_EncoderRemap_TIM2 167,7283
#define SYSCFG_EncoderRemap_TIM3 168,7415
#define SYSCFG_EncoderRemap_TIM4 169,7547
#define IS_SYSCFG_ENCODER_REMAP(171,7681
#define SYSCFG_I2CFastModePlus_PB6 183,8101
#define SYSCFG_I2CFastModePlus_PB7 184,8206
#define SYSCFG_I2CFastModePlus_PB8 185,8311
#define SYSCFG_I2CFastModePlus_PB9 186,8416
#define SYSCFG_I2CFastModePlus_I2C1 187,8521
#define SYSCFG_I2CFastModePlus_I2C2 188,8632
#define IS_SYSCFG_I2C_FMP(190,8745
#define SYSCFG_IT_IXC 204,9285
#define SYSCFG_IT_IDC 205,9409
#define SYSCFG_IT_OFC 206,9508
#define SYSCFG_IT_UFC 207,9601
#define SYSCFG_IT_DZC 208,9695
#define SYSCFG_IT_IOC 209,9794
#define IS_SYSCFG_IT(211,9898
#define SYSCFG_Break_PVD 220,10049
#define SYSCFG_Break_SRAMParity 221,10276
#define SYSCFG_Break_Lockup 222,10444
#define IS_SYSCFG_LOCK_CONFIG(224,10615
#define SYSCFG_SRAMWRP_Page0 235,10930
#define SYSCFG_SRAMWRP_Page1 236,11036
#define SYSCFG_SRAMWRP_Page2 237,11142
#define SYSCFG_SRAMWRP_Page3 238,11248
#define SYSCFG_SRAMWRP_Page4 239,11354
#define SYSCFG_SRAMWRP_Page5 240,11460
#define SYSCFG_SRAMWRP_Page6 241,11566
#define SYSCFG_SRAMWRP_Page7 242,11672
#define IS_SYSCFG_PAGE(244,11780
#define SYSCFG_FLAG_PE 254,11964
#define IS_SYSCFG_FLAG(256,12025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dma.h,4922
#define __STM32F30X_DMA_H31,1299
  uint32_t DMA_PeripheralBaseAddr;55,1737
  uint32_t DMA_MemoryBaseAddr;57,1853
  uint32_t DMA_DIR;59,1969
  uint16_t DMA_BufferSize;62,2184
  uint32_t DMA_PeripheralInc;66,2524
  uint32_t DMA_MemoryInc;69,2754
  uint32_t DMA_PeripheralDataSize;72,2980
  uint32_t DMA_MemoryDataSize;75,3174
  uint32_t DMA_Mode;78,3364
  uint32_t DMA_Priority;83,3776
  uint32_t DMA_M2M;86,3988
}DMA_InitTypeDef;DMA_InitTypeDef88,4217
#define IS_DMA_ALL_PERIPH(96,4378
#define DMA_DIR_PeripheralSRC 113,5264
#define DMA_DIR_PeripheralDST 114,5331
#define IS_DMA_DIR(116,5389
#define DMA_PeripheralInc_Disable 127,5600
#define DMA_PeripheralInc_Enable 128,5667
#define IS_DMA_PERIPHERAL_INC_STATE(130,5726
#define DMA_MemoryInc_Disable 140,5980
#define DMA_MemoryInc_Enable 141,6047
#define IS_DMA_MEMORY_INC_STATE(143,6106
#define DMA_PeripheralDataSize_Byte 153,6341
#define DMA_PeripheralDataSize_HalfWord 154,6408
#define DMA_PeripheralDataSize_Word 155,6468
#define IS_DMA_PERIPHERAL_DATA_SIZE(157,6530
#define DMA_MemoryDataSize_Byte 168,6871
#define DMA_MemoryDataSize_HalfWord 169,6938
#define DMA_MemoryDataSize_Word 170,6998
#define IS_DMA_MEMORY_DATA_SIZE(172,7060
#define DMA_Mode_Normal 183,7381
#define DMA_Mode_Circular 184,7448
#define IS_DMA_MODE(186,7507
#define DMA_Priority_VeryHigh 195,7669
#define DMA_Priority_High 196,7724
#define DMA_Priority_Medium 197,7781
#define DMA_Priority_Low 198,7838
#define IS_DMA_PRIORITY(200,7907
#define DMA_M2M_Disable 212,8282
#define DMA_M2M_Enable 213,8349
#define IS_DMA_M2M_STATE(215,8411
#define DMA_IT_TC 225,8586
#define DMA_IT_HT 226,8653
#define DMA_IT_TE 227,8720
#define IS_DMA_CONFIG_IT(228,8787
#define DMA1_IT_GL1 230,8869
#define DMA1_IT_TC1 231,8936
#define DMA1_IT_HT1 232,9003
#define DMA1_IT_TE1 233,9070
#define DMA1_IT_GL2 234,9137
#define DMA1_IT_TC2 235,9204
#define DMA1_IT_HT2 236,9271
#define DMA1_IT_TE2 237,9338
#define DMA1_IT_GL3 238,9405
#define DMA1_IT_TC3 239,9472
#define DMA1_IT_HT3 240,9539
#define DMA1_IT_TE3 241,9606
#define DMA1_IT_GL4 242,9673
#define DMA1_IT_TC4 243,9740
#define DMA1_IT_HT4 244,9807
#define DMA1_IT_TE4 245,9874
#define DMA1_IT_GL5 246,9941
#define DMA1_IT_TC5 247,10008
#define DMA1_IT_HT5 248,10075
#define DMA1_IT_TE5 249,10142
#define DMA1_IT_GL6 250,10209
#define DMA1_IT_TC6 251,10276
#define DMA1_IT_HT6 252,10343
#define DMA1_IT_TE6 253,10410
#define DMA1_IT_GL7 254,10477
#define DMA1_IT_TC7 255,10544
#define DMA1_IT_HT7 256,10611
#define DMA1_IT_TE7 257,10678
#define DMA2_IT_GL1 259,10747
#define DMA2_IT_TC1 260,10814
#define DMA2_IT_HT1 261,10881
#define DMA2_IT_TE1 262,10948
#define DMA2_IT_GL2 263,11015
#define DMA2_IT_TC2 264,11082
#define DMA2_IT_HT2 265,11149
#define DMA2_IT_TE2 266,11216
#define DMA2_IT_GL3 267,11283
#define DMA2_IT_TC3 268,11350
#define DMA2_IT_HT3 269,11417
#define DMA2_IT_TE3 270,11484
#define DMA2_IT_GL4 271,11551
#define DMA2_IT_TC4 272,11618
#define DMA2_IT_HT4 273,11685
#define DMA2_IT_TE4 274,11752
#define DMA2_IT_GL5 275,11819
#define DMA2_IT_TC5 276,11886
#define DMA2_IT_HT5 277,11953
#define DMA2_IT_TE5 278,12020
#define IS_DMA_CLEAR_IT(280,12089
#define IS_DMA_GET_IT(282,12205
#define DMA1_FLAG_GL1 315,14199
#define DMA1_FLAG_TC1 316,14266
#define DMA1_FLAG_HT1 317,14333
#define DMA1_FLAG_TE1 318,14400
#define DMA1_FLAG_GL2 319,14467
#define DMA1_FLAG_TC2 320,14534
#define DMA1_FLAG_HT2 321,14601
#define DMA1_FLAG_TE2 322,14668
#define DMA1_FLAG_GL3 323,14735
#define DMA1_FLAG_TC3 324,14802
#define DMA1_FLAG_HT3 325,14869
#define DMA1_FLAG_TE3 326,14936
#define DMA1_FLAG_GL4 327,15003
#define DMA1_FLAG_TC4 328,15070
#define DMA1_FLAG_HT4 329,15137
#define DMA1_FLAG_TE4 330,15204
#define DMA1_FLAG_GL5 331,15271
#define DMA1_FLAG_TC5 332,15338
#define DMA1_FLAG_HT5 333,15405
#define DMA1_FLAG_TE5 334,15472
#define DMA1_FLAG_GL6 335,15539
#define DMA1_FLAG_TC6 336,15606
#define DMA1_FLAG_HT6 337,15673
#define DMA1_FLAG_TE6 338,15740
#define DMA1_FLAG_GL7 339,15807
#define DMA1_FLAG_TC7 340,15874
#define DMA1_FLAG_HT7 341,15941
#define DMA1_FLAG_TE7 342,16008
#define DMA2_FLAG_GL1 344,16077
#define DMA2_FLAG_TC1 345,16144
#define DMA2_FLAG_HT1 346,16211
#define DMA2_FLAG_TE1 347,16278
#define DMA2_FLAG_GL2 348,16345
#define DMA2_FLAG_TC2 349,16412
#define DMA2_FLAG_HT2 350,16479
#define DMA2_FLAG_TE2 351,16546
#define DMA2_FLAG_GL3 352,16613
#define DMA2_FLAG_TC3 353,16680
#define DMA2_FLAG_HT3 354,16747
#define DMA2_FLAG_TE3 355,16814
#define DMA2_FLAG_GL4 356,16881
#define DMA2_FLAG_TC4 357,16948
#define DMA2_FLAG_HT4 358,17015
#define DMA2_FLAG_TE4 359,17082
#define DMA2_FLAG_GL5 360,17149
#define DMA2_FLAG_TC5 361,17216
#define DMA2_FLAG_HT5 362,17283
#define DMA2_FLAG_TE5 363,17350
#define IS_DMA_CLEAR_FLAG(365,17419
#define IS_DMA_GET_FLAG(367,17545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_iwdg.h,631
#define __STM32F30X_IWDG_H31,1305
#define IWDG_WriteAccess_Enable 59,1855
#define IWDG_WriteAccess_Disable 60,1911
#define IS_IWDG_WRITE_ACCESS(61,1967
#define IWDG_Prescaler_4 71,2196
#define IWDG_Prescaler_8 72,2249
#define IWDG_Prescaler_16 73,2302
#define IWDG_Prescaler_32 74,2355
#define IWDG_Prescaler_64 75,2408
#define IWDG_Prescaler_128 76,2461
#define IWDG_Prescaler_256 77,2514
#define IS_IWDG_PRESCALER(78,2567
#define IWDG_FLAG_PVU 93,3180
#define IWDG_FLAG_RVU 94,3236
#define IWDG_FLAG_WVU 95,3292
#define IS_IWDG_FLAG(96,3348
#define IS_IWDG_RELOAD(105,3564
#define IS_IWDG_WINDOW_VALUE(114,3693

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_can.h,5894
#define __STM32F30x_CAN_H31,1300
#define IS_CAN_ALL_PERIPH(50,1663
  uint16_t CAN_Prescaler;57,1795
  uint8_t CAN_Mode;60,1937
  uint8_t CAN_SJW;63,2101
  uint8_t CAN_BS1;68,2444
  uint8_t CAN_BS2;72,2679
  FunctionalState CAN_TTCM;75,2880
  FunctionalState CAN_ABOM;78,3066
  FunctionalState CAN_AWUM;81,3248
  FunctionalState CAN_NART;84,3425
  FunctionalState CAN_RFLM;87,3612
  FunctionalState CAN_TXFP;90,3790
} CAN_InitTypeDef;92,3964
  uint16_t CAN_FilterIdHigh;99,4067
  uint16_t CAN_FilterIdLow;103,4381
  uint16_t CAN_FilterMaskIdHigh;107,4696
  uint16_t CAN_FilterMaskIdLow;112,5095
  uint16_t CAN_FilterFIFOAssignment;117,5495
  uint8_t CAN_FilterNumber;120,5712
  uint8_t CAN_FilterMode;122,5832
  uint8_t CAN_FilterScale;125,6026
  FunctionalState CAN_FilterActivation;128,6204
} CAN_FilterInitTypeDef;130,6385
  uint32_t StdId;137,6495
  uint32_t ExtId;140,6635
  uint8_t IDE;143,6780
  uint8_t RTR;147,6995
  uint8_t DLC;151,7217
  uint8_t Data[Data155,7404
} CanTxMsg;157,7521
  uint32_t StdId;164,7618
  uint32_t ExtId;167,7758
  uint8_t IDE;170,7903
  uint8_t RTR;174,8115
  uint8_t DLC;178,8320
  uint8_t Data[Data181,8477
  uint8_t FMI;184,8593
} CanRxMsg;187,8805
#define CAN_InitStatus_Failed 199,9005
#define CAN_InitStatus_Success 200,9099
#define CANINITFAILED 204,9215
#define CANINITOK 205,9263
#define CAN_Mode_Normal 214,9384
#define CAN_Mode_LoopBack 215,9458
#define CAN_Mode_Silent 216,9534
#define CAN_Mode_Silent_LoopBack 217,9608
#define IS_CAN_MODE(219,9707
#define CAN_OperatingMode_Initialization 232,10037
#define CAN_OperatingMode_Normal 233,10124
#define CAN_OperatingMode_Sleep 234,10203
#define IS_CAN_OPERATING_MODE(237,10285
#define CAN_ModeStatus_Failed 249,10593
#define CAN_ModeStatus_Success 250,10704
#define CAN_SJW_1tq 258,10903
#define CAN_SJW_2tq 259,10980
#define CAN_SJW_3tq 260,11057
#define CAN_SJW_4tq 261,11134
#define IS_CAN_SJW(263,11213
#define CAN_BS1_1tq 272,11453
#define CAN_BS1_2tq 273,11530
#define CAN_BS1_3tq 274,11607
#define CAN_BS1_4tq 275,11684
#define CAN_BS1_5tq 276,11761
#define CAN_BS1_6tq 277,11838
#define CAN_BS1_7tq 278,11915
#define CAN_BS1_8tq 279,11992
#define CAN_BS1_9tq 280,12069
#define CAN_BS1_10tq 281,12146
#define CAN_BS1_11tq 282,12224
#define CAN_BS1_12tq 283,12302
#define CAN_BS1_13tq 284,12380
#define CAN_BS1_14tq 285,12458
#define CAN_BS1_15tq 286,12536
#define CAN_BS1_16tq 287,12614
#define IS_CAN_BS1(289,12694
#define CAN_BS2_1tq 297,12828
#define CAN_BS2_2tq 298,12905
#define CAN_BS2_3tq 299,12982
#define CAN_BS2_4tq 300,13059
#define CAN_BS2_5tq 301,13136
#define CAN_BS2_6tq 302,13213
#define CAN_BS2_7tq 303,13290
#define CAN_BS2_8tq 304,13367
#define IS_CAN_BS2(306,13446
#define IS_CAN_PRESCALER(314,13565
#define IS_CAN_FILTER_NUMBER(322,13717
#define CAN_FilterMode_IdMask 330,13839
#define CAN_FilterMode_IdList 331,13922
#define IS_CAN_FILTER_MODE(333,14007
#define CAN_FilterScale_16bit 342,14219
#define CAN_FilterScale_32bit 343,14299
#define IS_CAN_FILTER_SCALE(345,14380
#define CAN_Filter_FIFO0 354,14596
#define CAN_Filter_FIFO1 355,14697
#define IS_CAN_FILTER_FIFO(356,14798
#define CAN_FilterFIFO0 360,14954
#define CAN_FilterFIFO1 361,14997
#define IS_CAN_BANKNUMBER(369,15127
#define IS_CAN_TRANSMITMAILBOX(377,15270
#define IS_CAN_STDID(378,15358
#define IS_CAN_EXTID(379,15420
#define IS_CAN_DLC(380,15487
#define CAN_Id_Standard 388,15616
#define CAN_Id_Extended 389,15697
#define IS_CAN_IDTYPE(390,15778
#define CAN_ID_STD 394,15932
#define CAN_ID_EXT 395,15984
#define CAN_RTR_Data 403,16108
#define CAN_RTR_Remote 404,16188
#define IS_CAN_RTR(405,16270
#define CAN_RTR_DATA 408,16374
#define CAN_RTR_REMOTE 409,16422
#define CAN_TxStatus_Failed 417,16537
#define CAN_TxStatus_Ok 418,16621
#define CAN_TxStatus_Pending 419,16709
#define CAN_TxStatus_NoMailBox 420,16795
#define CANTXFAILED 423,16980
#define CANTXOK 424,17038
#define CANTXPENDING 425,17092
#define CAN_NO_MB 426,17151
#define CAN_FIFO0 434,17297
#define CAN_FIFO1 435,17383
#define IS_CAN_FIFO(437,17471
#define CAN_Sleep_Failed 445,17618
#define CAN_Sleep_Ok 446,17705
#define CANSLEEPFAILED 449,17811
#define CANSLEEPOK 450,17854
#define CAN_WakeUp_Failed 458,17966
#define CAN_WakeUp_Ok 459,18057
#define CANWAKEUPFAILED 462,18165
#define CANWAKEUPOK 463,18218
#define CAN_ErrorCode_NoErr 472,18404
#define	CAN_ErrorCode_StuffErr 473,18477
#define	CAN_ErrorCode_FormErr 474,18553
#define	CAN_ErrorCode_ACKErr 475,18628
#define	CAN_ErrorCode_BitRecessiveErr 476,18713
#define	CAN_ErrorCode_BitDominantErr 477,18797
#define	CAN_ErrorCode_CRCErr 478,18880
#define	CAN_ErrorCode_SoftwareSetErr 479,18955
#define CAN_FLAG_RQCP0 493,19355
#define CAN_FLAG_RQCP1 494,19444
#define CAN_FLAG_RQCP2 495,19533
#define CAN_FLAG_FMP0 498,19645
#define CAN_FLAG_FF0 499,19740
#define CAN_FLAG_FOV0 500,19835
#define CAN_FLAG_FMP1 501,19930
#define CAN_FLAG_FF1 502,20025
#define CAN_FLAG_FOV1 503,20120
#define CAN_FLAG_WKU 506,20245
#define CAN_FLAG_SLAK 507,20325
#define CAN_FLAG_EWG 512,20576
#define CAN_FLAG_EPV 513,20664
#define CAN_FLAG_BOF 514,20752
#define CAN_FLAG_LEC 515,20840
#define IS_CAN_GET_FLAG(517,20930
#define IS_CAN_CLEAR_FLAG(526,21643
#define CAN_IT_TME 539,22175
#define CAN_IT_FMP0 542,22303
#define CAN_IT_FF0 543,22403
#define CAN_IT_FOV0 544,22492
#define CAN_IT_FMP1 545,22584
#define CAN_IT_FF1 546,22684
#define CAN_IT_FOV1 547,22773
#define CAN_IT_WKU 550,22900
#define CAN_IT_SLK 551,22985
#define CAN_IT_EWG 554,23106
#define CAN_IT_EPV 555,23197
#define CAN_IT_BOF 556,23288
#define CAN_IT_LEC 557,23373
#define CAN_IT_ERR 558,23466
#define CAN_IT_RQCP0 561,23617
#define CAN_IT_RQCP1 562,23652
#define CAN_IT_RQCP2 563,23687
#define IS_CAN_IT(566,23726
#define IS_CAN_CLEAR_IT(574,24297

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h,3149
#define __STM32F30x_GPIO_H31,1304
#define IS_GPIO_ALL_PERIPH(50,1670
#define IS_GPIO_LIST_PERIPH(57,2078
  GPIO_Mode_IN 65,2345
  GPIO_Mode_IN   = 0x00,x0065,2345
  GPIO_Mode_OUT 66,2395
  GPIO_Mode_OUT  = 0x01,x0166,2395
  GPIO_Mode_AF 67,2446
  GPIO_Mode_AF   = 0x02,x0267,2446
  GPIO_Mode_AN 68,2509
  GPIO_Mode_AN   = 0x03 x0368,2509
}GPIOMode_TypeDef;GPIOMode_TypeDef69,2560
#define IS_GPIO_MODE(71,2582
  GPIO_OType_PP 82,2846
  GPIO_OType_PP = 0x00,x0082,2846
  GPIO_OType_OD 83,2871
  GPIO_OType_OD = 0x01x0183,2871
}GPIOOType_TypeDef;GPIOOType_TypeDef84,2895
#define IS_GPIO_OTYPE(86,2918
  GPIO_Speed_2MHz 97,3116
  GPIO_Speed_2MHz   = 0x01,x0197,3116
  GPIO_Speed_10MHz 98,3166
  GPIO_Speed_10MHz  = 0x02,x0298,3166
  GPIO_Speed_50MHz 99,3216
  GPIO_Speed_50MHz  = 0x03 x0399,3216
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef100,3266
#define IS_GPIO_SPEED(102,3289
  GPIO_PuPd_NOPULL 113,3564
  GPIO_PuPd_NOPULL = 0x00,x00113,3564
  GPIO_PuPd_UP 114,3592
  GPIO_PuPd_UP     = 0x01,x01114,3592
  GPIO_PuPd_DOWN 115,3620
  GPIO_PuPd_DOWN   = 0x02x02115,3620
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef116,3647
#define IS_GPIO_PUPD(118,3669
  Bit_RESET 129,3919
  Bit_SET130,3937
}BitAction;BitAction131,3948
#define IS_GPIO_BIT_ACTION(133,3963
  uint32_t GPIO_Pin;143,4149
  GPIOMode_TypeDef GPIO_Mode;146,4372
  GPIOSpeed_TypeDef GPIO_Speed;149,4566
  GPIOOType_TypeDef GPIO_OType;152,4751
  GPIOPuPd_TypeDef GPIO_PuPd;155,4952
}GPIO_InitTypeDef;GPIO_InitTypeDef157,5157
#define GPIO_Pin_0 168,5368
#define GPIO_Pin_1 169,5450
#define GPIO_Pin_2 170,5532
#define GPIO_Pin_3 171,5614
#define GPIO_Pin_4 172,5696
#define GPIO_Pin_5 173,5778
#define GPIO_Pin_6 174,5860
#define GPIO_Pin_7 175,5942
#define GPIO_Pin_8 176,6024
#define GPIO_Pin_9 177,6106
#define GPIO_Pin_10 178,6188
#define GPIO_Pin_11 179,6270
#define GPIO_Pin_12 180,6352
#define GPIO_Pin_13 181,6434
#define GPIO_Pin_14 182,6516
#define GPIO_Pin_15 183,6598
#define GPIO_Pin_All 184,6680
#define IS_GPIO_PIN(186,6764
#define IS_GET_GPIO_PIN(188,6818
#define GPIO_PinSource0 212,7819
#define GPIO_PinSource1 213,7871
#define GPIO_PinSource2 214,7923
#define GPIO_PinSource3 215,7975
#define GPIO_PinSource4 216,8027
#define GPIO_PinSource5 217,8079
#define GPIO_PinSource6 218,8131
#define GPIO_PinSource7 219,8183
#define GPIO_PinSource8 220,8235
#define GPIO_PinSource9 221,8287
#define GPIO_PinSource10 222,8339
#define GPIO_PinSource11 223,8391
#define GPIO_PinSource12 224,8443
#define GPIO_PinSource13 225,8495
#define GPIO_PinSource14 226,8547
#define GPIO_PinSource15 227,8599
#define IS_GPIO_PIN_SOURCE(229,8653
#define GPIO_AF_0 256,10038
#define GPIO_AF_1 261,10256
#define GPIO_AF_2 266,10383
#define GPIO_AF_3 271,10525
#define GPIO_AF_4 276,10650
#define GPIO_AF_5 281,10782
#define GPIO_AF_6 286,10930
#define GPIO_AF_7 291,11069
#define GPIO_AF_8 297,11285
#define GPIO_AF_9 303,11495
#define GPIO_AF_10 308,11624
#define GPIO_AF_11 313,11771
#define GPIO_AF_12 318,11881
#define GPIO_AF_14 323,11983
#define GPIO_AF_15 328,12093
#define IS_GPIO_AF(330,12152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_comp.h,3671
#define __STM32F30x_COMP_H31,1304
  uint32_t COMP_InvertingInput;57,1752
  uint32_t COMP_NonInvertingInput;60,1947
  uint32_t COMP_Output;63,2148
  uint32_t COMP_BlankingSrce;66,2338
  uint32_t COMP_OutputPol;69,2537
  uint32_t COMP_Hysteresis;72,2734
  uint32_t COMP_Mode;75,2928
}COMP_InitTypeDef;COMP_InitTypeDef79,3197
#define COMP_Selection_COMP1 91,3408
#define COMP_Selection_COMP2 92,3504
#define COMP_Selection_COMP3 93,3600
#define COMP_Selection_COMP4 94,3696
#define COMP_Selection_COMP5 95,3792
#define COMP_Selection_COMP6 96,3888
#define COMP_Selection_COMP7 97,3984
#define IS_COMP_ALL_PERIPH(99,4082
#define COMP_InvertingInput_1_4VREFINT 115,4693
#define COMP_InvertingInput_1_2VREFINT 116,4825
#define COMP_InvertingInput_3_4VREFINT 117,4957
#define COMP_InvertingInput_VREFINT 118,5089
#define COMP_InvertingInput_DAC1 119,5217
#define COMP_InvertingInput_DAC2 120,5352
#define COMP_InvertingInput_IO1 121,5487
#define COMP_InvertingInput_IO2 125,5878
#define IS_COMP_INVERTING_INPUT(128,6146
#define COMP_NonInvertingInput_IO1 144,6931
#define COMP_NonInvertingInput_IO2 148,7335
#define IS_COMP_NONINVERTING_INPUT(151,7643
#define COMP_Output_None 161,7882
#define COMP_Output_TIM1BKIN 164,8076
#define COMP_Output_TIM1BKIN2 165,8201
#define COMP_Output_TIM8BKIN 166,8329
#define COMP_Output_TIM8BKIN2 167,8454
#define COMP_Output_TIM1BKIN2_TIM8BKIN2 168,8582
#define COMP_Output_TIM1OCREFCLR 171,8780
#define COMP_Output_TIM1IC1 172,8898
#define COMP_Output_TIM2IC4 173,9020
#define COMP_Output_TIM2OCREFCLR 174,9142
#define COMP_Output_TIM3IC1 175,9260
#define COMP_Output_TIM3OCREFCLR 176,9382
#define COMP_Output_TIM4IC1 179,9546
#define COMP_Output_TIM3IC2 180,9668
#define COMP_Output_TIM15IC1 181,9790
#define COMP_Output_TIM15BKIN 182,9913
#define COMP_Output_TIM3IC3 185,10085
#define COMP_Output_TIM8OCREFCLR 186,10207
#define COMP_Output_TIM15IC2 187,10325
#define COMP_Output_TIM4IC2 188,10448
#define COMP_Output_TIM15OCREFCLR 189,10570
#define COMP_Output_TIM2IC1 192,10735
#define COMP_Output_TIM17IC1 193,10857
#define COMP_Output_TIM4IC3 194,10980
#define COMP_Output_TIM16BKIN 195,11102
#define COMP_Output_TIM2IC2 198,11274
#define COMP_Output_COMP6TIM2OCREFCLR 199,11396
#define COMP_Output_TIM16OCREFCLR 200,11514
#define COMP_Output_TIM16IC1 201,11633
#define COMP_Output_TIM4IC4 202,11756
#define COMP_Output_TIM2IC3 205,11924
#define COMP_Output_TIM1IC2 206,12046
#define COMP_Output_TIM17OCREFCLR 207,12168
#define COMP_Output_TIM17BKIN 208,12287
#define IS_COMP_OUTPUT(210,12415
#define COMP_BlankingSrce_None 253,15394
#define COMP_BlankingSrce_TIM1OC5 256,15563
#define COMP_BlankingSrce_TIM2OC3 259,15750
#define COMP_BlankingSrce_TIM3OC3 262,15944
#define COMP_BlankingSrce_TIM2OC4 265,16131
#define COMP_BlankingSrce_TIM8OC5 268,16330
#define COMP_BlankingSrce_TIM3OC4 271,16500
#define COMP_BlankingSrce_TIM15OC1 272,16635
#define COMP_BlankingSrce_TIM15OC2 275,16823
#define IS_COMP_BLANKING_SOURCE(277,16963
#define COMP_OutputPol_NonInverted 293,17823
#define COMP_OutputPol_Inverted 294,17935
#define IS_COMP_OUTPUT_POL(296,18046
#define COMP_Hysteresis_No 308,18370
#define COMP_Hysteresis_Low 309,18465
#define COMP_Hysteresis_Medium 310,18567
#define COMP_Hysteresis_High 311,18672
#define IS_COMP_HYSTERESIS(313,18777
#define COMP_Mode_HighSpeed 326,19306
#define COMP_Mode_MediumSpeed 327,19396
#define COMP_Mode_LowPower 328,19488
#define COMP_Mode_UltraLowPower 329,19582
#define IS_COMP_MODE(331,19684
#define COMP_OutputLevel_High 344,20188
#define COMP_OutputLevel_Low 347,20404
#define IS_COMP_WINDOW(356,20545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_exti.h,1936
#define __STM32F30x_EXTI_H31,1304
  EXTI_Mode_Interrupt 56,1737
  EXTI_Mode_Interrupt = 0x00,x0056,1737
  EXTI_Mode_Event 57,1768
  EXTI_Mode_Event = 0x04x0457,1768
}EXTIMode_TypeDef;EXTIMode_TypeDef58,1794
#define IS_EXTI_MODE(60,1816
  EXTI_Trigger_Rising 68,1982
  EXTI_Trigger_Rising = 0x08,x0868,1982
  EXTI_Trigger_Falling 69,2013
  EXTI_Trigger_Falling = 0x0C,x0C69,2013
  EXTI_Trigger_Rising_Falling 70,2045
  EXTI_Trigger_Rising_Falling = 0x10x1070,2045
}EXTITrigger_TypeDef;EXTITrigger_TypeDef71,2083
#define IS_EXTI_TRIGGER(73,2108
  uint32_t EXTI_Line;82,2417
  EXTIMode_TypeDef EXTI_Mode;85,2618
  EXTITrigger_TypeDef EXTI_Trigger;88,2801
  FunctionalState EXTI_LineCmd;91,3009
}EXTI_InitTypeDef;EXTI_InitTypeDef93,3202
#define EXTI_Line0 104,3405
#define EXTI_Line1 105,3484
#define EXTI_Line2 106,3563
#define EXTI_Line3 107,3642
#define EXTI_Line4 108,3721
#define EXTI_Line5 109,3800
#define EXTI_Line6 110,3879
#define EXTI_Line7 111,3958
#define EXTI_Line8 112,4037
#define EXTI_Line9 113,4116
#define EXTI_Line10 114,4195
#define EXTI_Line11 115,4274
#define EXTI_Line12 116,4353
#define EXTI_Line13 117,4432
#define EXTI_Line14 118,4511
#define EXTI_Line15 119,4590
#define EXTI_Line16 120,4669
#define EXTI_Line17 122,4832
#define EXTI_Line18 125,5056
#define EXTI_Line19 128,5300
#define EXTI_Line20 131,5539
#define EXTI_Line21 134,5816
#define EXTI_Line22 137,6041
#define EXTI_Line23 140,6266
#define EXTI_Line24 143,6490
#define EXTI_Line25 146,6714
#define EXTI_Line26 149,6940
#define EXTI_Line27 152,7166
#define EXTI_Line28 154,7310
#define EXTI_Line29 157,7536
#define EXTI_Line30 160,7762
#define EXTI_Line31 163,7988
#define EXTI_Line32 166,8214
#define EXTI_Line33 169,8440
#define EXTI_Line34 172,8666
#define EXTI_Line35 175,8892
#define IS_EXTI_LINE_ALL(179,9552
#define IS_EXTI_LINE_EXT(180,9601
#define IS_GET_EXTI_LINE(183,9825

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_flash.h,2695
#define __STM32F30x_FLASH_H31,1306
  FLASH_BUSY 54,1730
  FLASH_ERROR_WRP,55,1749
  FLASH_ERROR_PROGRAM,56,1769
  FLASH_COMPLETE,57,1793
  FLASH_TIMEOUT58,1812
}FLASH_Status;FLASH_Status59,1829
#define FLASH_Latency_0 70,2034
#define FLASH_Latency_1 71,2128
#define FLASH_Latency_2 72,2221
#define IS_FLASH_LATENCY(74,2317
#define FLASH_IT_EOP 85,2603
#define FLASH_IT_ERR 86,2703
#define IS_FLASH_IT(87,2790
#define IS_FLASH_PROGRAM_ADDRESS(95,2956
#define IS_OB_DATA_ADDRESS(104,3134
#define OB_WRP_Pages0to1 114,3316
#define OB_WRP_Pages2to3 115,3417
#define OB_WRP_Pages4to5 116,3518
#define OB_WRP_Pages6to7 117,3619
#define OB_WRP_Pages8to9 118,3720
#define OB_WRP_Pages10to11 119,3821
#define OB_WRP_Pages12to13 120,3924
#define OB_WRP_Pages14to15 121,4027
#define OB_WRP_Pages16to17 122,4130
#define OB_WRP_Pages18to19 123,4233
#define OB_WRP_Pages20to21 124,4336
#define OB_WRP_Pages22to23 125,4439
#define OB_WRP_Pages24to25 126,4542
#define OB_WRP_Pages26to27 127,4645
#define OB_WRP_Pages28to29 128,4748
#define OB_WRP_Pages30to31 129,4851
#define OB_WRP_Pages32to33 130,4954
#define OB_WRP_Pages34to35 131,5057
#define OB_WRP_Pages36to37 132,5160
#define OB_WRP_Pages38to39 133,5263
#define OB_WRP_Pages40to41 134,5366
#define OB_WRP_Pages42to43 135,5469
#define OB_WRP_Pages44to45 136,5572
#define OB_WRP_Pages46to47 137,5675
#define OB_WRP_Pages48to49 138,5778
#define OB_WRP_Pages50to51 139,5881
#define OB_WRP_Pages52to53 140,5984
#define OB_WRP_Pages54to55 141,6087
#define OB_WRP_Pages56to57 142,6190
#define OB_WRP_Pages58to59 143,6293
#define OB_WRP_Pages60to61 144,6396
#define OB_WRP_Pages62to127 145,6499
#define OB_WRP_AllPages 147,6605
#define IS_OB_WRP(149,6710
#define OB_RDP_Level_0 162,6894
#define OB_RDP_Level_1 163,6936
#define IS_OB_RDP(167,7178
#define OB_IWDG_SW 178,7432
#define OB_IWDG_HW 179,7520
#define IS_OB_IWDG_SOURCE(180,7608
#define OB_STOP_NoRST 190,7776
#define OB_STOP_RST 191,7881
#define IS_OB_STOP_SOURCE(192,7983
#define OB_STDBY_NoRST 202,8156
#define OB_STDBY_RST 203,8264
#define IS_OB_STDBY_SOURCE(204,8369
#define OB_BOOT1_RESET 213,8537
#define OB_BOOT1_SET 214,8613
#define IS_OB_BOOT1(215,8687
#define OB_VDDA_ANALOG_ON 224,8864
#define OB_VDDA_ANALOG_OFF 225,8970
#define IS_OB_VDDA_ANALOG(227,9079
#define OB_SRAM_PARITY_SET 237,9278
#define OB_SRAM_PARITY_RESET 238,9366
#define IS_OB_SRAM_PARITY(240,9458
#define FLASH_FLAG_BSY 250,9641
#define FLASH_FLAG_PGERR 251,9722
#define FLASH_FLAG_WRPERR 252,9816
#define FLASH_FLAG_EOP 253,9914
#define IS_FLASH_CLEAR_FLAG(255,10012
#define IS_FLASH_GET_FLAG(257,10125
#define FLASH_ER_PRG_TIMEOUT 265,10390

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_adc.h,8621
#define __STM32F30x_ADC_H31,1300
  uint32_t ADC_ContinuousConvMode;56,1741
  uint32_t ADC_Resolution;59,2012
  uint32_t ADC_ExternalTrigConvEvent;61,2196
  uint32_t ADC_ExternalTrigEventEdge;64,2540
  uint32_t ADC_DataAlign;67,2908
  uint32_t ADC_OverrunMode;69,3119
  uint32_t ADC_AutoInjMode;71,3310
  uint8_t ADC_NbrOfRegChannel;74,3588
}ADC_InitTypeDef;ADC_InitTypeDef77,3882
   uint32_t ADC_ExternalTrigInjecConvEvent;88,4000
  uint32_t ADC_ExternalTrigInjecEventEdge;91,4363
  uint8_t ADC_NbrOfInjecChannel;94,4702
  uint32_t ADC_InjecSequence1;97,5012
  uint32_t ADC_InjecSequence2;98,5045
  uint32_t ADC_InjecSequence3;99,5077
  uint32_t ADC_InjecSequence4;100,5109
}ADC_InjectedInitTypeDef;ADC_InjectedInitTypeDef101,5185
  uint32_t ADC_Mode;108,5253
  uint32_t ADC_Clock;111,5555
  uint32_t ADC_DMAAccessMode;114,5829
  uint32_t ADC_DMAMode;117,6168
  uint8_t ADC_TwoSamplingDelay;119,6405
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef123,6678
#define IS_ADC_ALL_PERIPH(131,6844
#define IS_ADC_DMA_PERIPH(136,7082
#define ADC_ContinuousConvMode_Enable	144,7373
#define ADC_ContinuousConvMode_Disable	145,7484
#define IS_ADC_CONVMODE(146,7597
#define ADC_OverrunMode_Enable	154,7816
#define ADC_OverrunMode_Disable	155,7906
#define IS_ADC_OVRUNMODE(156,7998
#define ADC_AutoInjec_Enable	164,8208
#define ADC_AutoInjec_Disable	165,8302
#define IS_ADC_AUTOINJECMODE(166,8398
#define ADC_Resolution_12b 174,8610
#define ADC_Resolution_10b 175,8717
#define ADC_Resolution_8b 176,8824
#define ADC_Resolution_6b 177,8930
#define IS_ADC_RESOLUTION(178,9036
#define ADC_ExternalTrigEventEdge_None 191,9514
#define ADC_ExternalTrigEventEdge_RisingEdge 192,9644
#define ADC_ExternalTrigEventEdge_FallingEdge 193,9783
#define ADC_ExternalTrigEventEdge_BothEdge 194,9927
#define IS_EXTERNALTRIG_EDGE(196,10071
#define ADC_ExternalTrigInjecEventEdge_None	208,10546
#define ADC_ExternalTrigInjecEventEdge_RisingEdge	209,10675
#define ADC_ExternalTrigInjecEventEdge_FallingEdge	210,10815
#define ADC_ExternalTrigInjecEventEdge_BothEdge	211,10955
#define IS_EXTERNALTRIGINJ_EDGE(213,11096
#define ADC_ExternalTrigConvEvent_0 221,11576
#define ADC_ExternalTrigConvEvent_1 222,11685
#define ADC_ExternalTrigConvEvent_2 223,11794
#define ADC_ExternalTrigConvEvent_3 224,11903
#define ADC_ExternalTrigConvEvent_4 225,12012
#define ADC_ExternalTrigConvEvent_5 226,12121
#define ADC_ExternalTrigConvEvent_6 227,12230
#define ADC_ExternalTrigConvEvent_7 228,12339
#define ADC_ExternalTrigConvEvent_8 229,12448
#define ADC_ExternalTrigConvEvent_9 230,12557
#define ADC_ExternalTrigConvEvent_10 231,12666
#define ADC_ExternalTrigConvEvent_11 232,12776
#define ADC_ExternalTrigConvEvent_12 233,12886
#define ADC_ExternalTrigConvEvent_13 234,12996
#define ADC_ExternalTrigConvEvent_14 235,13106
#define ADC_ExternalTrigConvEvent_15 236,13216
#define IS_ADC_EXT_TRIG(238,13328
#define ADC_ExternalTrigInjecConvEvent_0 263,14783
#define ADC_ExternalTrigInjecConvEvent_1 264,14920
#define ADC_ExternalTrigInjecConvEvent_2 265,15057
#define ADC_ExternalTrigInjecConvEvent_3 266,15194
#define ADC_ExternalTrigInjecConvEvent_4 267,15331
#define ADC_ExternalTrigInjecConvEvent_5 268,15468
#define ADC_ExternalTrigInjecConvEvent_6 269,15605
#define ADC_ExternalTrigInjecConvEvent_7 270,15742
#define ADC_ExternalTrigInjecConvEvent_8 271,15879
#define ADC_ExternalTrigInjecConvEvent_9 272,16016
#define ADC_ExternalTrigInjecConvEvent_10 273,16153
#define ADC_ExternalTrigInjecConvEvent_11 274,16291
#define ADC_ExternalTrigInjecConvEvent_12 275,16429
#define ADC_ExternalTrigInjecConvEvent_13 276,16567
#define ADC_ExternalTrigInjecConvEvent_14 277,16705
#define ADC_ExternalTrigInjecConvEvent_15 278,16843
#define IS_ADC_EXT_INJEC_TRIG(280,16983
#define ADC_DataAlign_Right 303,18555
#define ADC_DataAlign_Left 304,18665
#define IS_ADC_DATA_ALIGN(305,18774
#define ADC_Channel_1 315,18981
#define ADC_Channel_2 316,19076
#define ADC_Channel_3 317,19171
#define ADC_Channel_4 318,19266
#define ADC_Channel_5 319,19361
#define ADC_Channel_6 320,19456
#define ADC_Channel_7 321,19551
#define ADC_Channel_8 322,19646
#define ADC_Channel_9 323,19741
#define ADC_Channel_10 324,19836
#define ADC_Channel_11 325,19932
#define ADC_Channel_12 326,20028
#define ADC_Channel_13 327,20124
#define ADC_Channel_14 328,20220
#define ADC_Channel_15 329,20316
#define ADC_Channel_16 330,20412
#define ADC_Channel_17 331,20508
#define ADC_Channel_18 332,20604
#define ADC_Channel_TempSensor 334,20702
#define ADC_Channel_Vrefint 335,20781
#define ADC_Channel_Vbat 336,20860
#define IS_ADC_CHANNEL(338,20941
#define IS_ADC_DIFFCHANNEL(356,22179
#define ADC_Mode_Independent 377,23261
#define ADC_Mode_CombRegSimulInjSimul 378,23361
#define ADC_Mode_CombRegSimulAltTrig 379,23517
#define ADC_Mode_InjSimul 380,23669
#define ADC_Mode_RegSimul 381,23795
#define ADC_Mode_Interleave 382,23920
#define ADC_Mode_AltTrig 383,24035
#define IS_ADC_MODE(385,24159
#define ADC_Clock_AsynClkMode 400,24724
#define ADC_Clock_SynClkModeDiv1 401,24833
#define ADC_Clock_SynClkModeDiv2 402,24950
#define ADC_Clock_SynClkModeDiv4 403,25068
#define IS_ADC_CLOCKMODE(404,25186
#define ADC_DMAAccessMode_Disabled 414,25491
#define ADC_DMAAccessMode_1 415,25586
#define ADC_DMAAccessMode_2 416,25717
#define IS_ADC_DMA_ACCESS_MODE(417,25845
#define ADC_SampleTime_1Cycles5 428,26184
#define ADC_SampleTime_2Cycles5 429,26291
#define ADC_SampleTime_4Cycles5 430,26399
#define ADC_SampleTime_7Cycles5 431,26507
#define ADC_SampleTime_19Cycles5 432,26615
#define ADC_SampleTime_61Cycles5 433,26724
#define ADC_SampleTime_181Cycles5 434,26833
#define ADC_SampleTime_601Cycles5 435,26943
#define IS_ADC_SAMPLE_TIME(436,27053
#define ADC_InjectedChannel_1 452,27747
#define ADC_InjectedChannel_2 453,27853
#define ADC_InjectedChannel_3 454,27959
#define ADC_InjectedChannel_4 455,28065
#define IS_ADC_INJECTED_CHANNEL(456,28171
#define ADC_AnalogWatchdog_SingleRegEnable 468,28590
#define ADC_AnalogWatchdog_SingleInjecEnable 469,28717
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 470,28845
#define ADC_AnalogWatchdog_AllRegEnable 471,28984
#define ADC_AnalogWatchdog_AllInjecEnable 472,29108
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 473,29233
#define ADC_AnalogWatchdog_None 474,29374
#define IS_ADC_ANALOG_WATCHDOG(476,29487
#define ADC_CalibrationMode_Single 490,30258
#define ADC_CalibrationMode_Differential 491,30377
#define IS_ADC_CALIBRATION_MODE(493,30498
#define ADC_DMAMode_OneShot	502,30702
#define ADC_DMAMode_Circular 503,30789
#define IS_ADC_DMA_MODE(505,30879
#define ADC_IT_RDY 514,31059
#define ADC_IT_EOSMP 515,31152
#define ADC_IT_EOC 516,31247
#define ADC_IT_EOS 517,31352
#define ADC_IT_OVR 518,31470
#define ADC_IT_JEOC 519,31557
#define ADC_IT_JEOS 520,31663
#define ADC_IT_AWD1 521,31782
#define ADC_IT_AWD2 522,31879
#define ADC_IT_AWD3 523,31976
#define ADC_IT_JQOVF 524,32073
#define IS_ADC_IT(527,32188
#define IS_ADC_GET_IT(529,32273
#define ADC_FLAG_RDY 543,32797
#define ADC_FLAG_EOSMP 544,32880
#define ADC_FLAG_EOC 545,32965
#define ADC_FLAG_EOS 546,33060
#define ADC_FLAG_OVR 547,33168
#define ADC_FLAG_JEOC 548,33245
#define ADC_FLAG_JEOS 549,33341
#define ADC_FLAG_AWD1 550,33450
#define ADC_FLAG_AWD2 551,33537
#define ADC_FLAG_AWD3 552,33624
#define ADC_FLAG_JQOVF 553,33711
#define IS_ADC_CLEAR_FLAG(555,33814
#define IS_ADC_GET_FLAG(556,33911
#define ADC_FLAG_MSTRDY 570,34511
#define ADC_FLAG_MSTEOSMP 571,34608
#define ADC_FLAG_MSTEOC 572,34707
#define ADC_FLAG_MSTEOS 573,34816
#define ADC_FLAG_MSTOVR 574,34938
#define ADC_FLAG_MSTJEOC 575,35029
#define ADC_FLAG_MSTJEOS 576,35139
#define ADC_FLAG_MSTAWD1 577,35262
#define ADC_FLAG_MSTAWD2 578,35363
#define ADC_FLAG_MSTAWD3 579,35464
#define ADC_FLAG_MSTJQOVF 580,35565
#define ADC_FLAG_SLVRDY 582,35682
#define ADC_FLAG_SLVEOSMP 583,35778
#define ADC_FLAG_SLVEOC 584,35876
#define ADC_FLAG_SLVEOS 585,35984
#define ADC_FLAG_SLVOVR 586,36105
#define ADC_FLAG_SLVJEOC 587,36195
#define ADC_FLAG_SLVJEOS 588,36304
#define ADC_FLAG_SLVAWD1 589,36426
#define ADC_FLAG_SLVAWD2 590,36526
#define ADC_FLAG_SLVAWD3 591,36626
#define ADC_FLAG_SLVJQOVF 592,36726
#define IS_ADC_CLEAR_COMMONFLAG(594,36842
#define IS_ADC_GET_COMMONFLAG(595,36953
#define IS_ADC_THRESHOLD(615,38195
#define IS_ADC_OFFSET(625,38332
#define IS_ADC_INJECTED_LENGTH(635,38461
#define IS_ADC_REGULAR_LENGTH(646,38618
#define IS_ADC_REGULAR_DISC_NUMBER(655,38791
#define IS_ADC_TWOSAMPLING_DELAY(664,38961

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_wwdg.h,277
#define __STM32F30X_WWDG_H31,1307
#define WWDG_Prescaler_1 58,1861
#define WWDG_Prescaler_2 59,1913
#define WWDG_Prescaler_4 60,1965
#define WWDG_Prescaler_8 61,2017
#define IS_WWDG_PRESCALER(62,2069
#define IS_WWDG_WINDOW_VALUE(66,2377
#define IS_WWDG_COUNTER(67,2432

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rcc.h,8523
#define __STM32F30x_RCC_H31,1300
  uint32_t SYSCLK_Frequency;52,1682
  uint32_t HCLK_Frequency;53,1712
  uint32_t PCLK1_Frequency;54,1740
  uint32_t PCLK2_Frequency;55,1769
  uint32_t ADC12CLK_Frequency;56,1798
  uint32_t ADC34CLK_Frequency;57,1830
  uint32_t I2C1CLK_Frequency;58,1862
  uint32_t I2C2CLK_Frequency;59,1893
  uint32_t TIM1CLK_Frequency;60,1924
  uint32_t TIM8CLK_Frequency;61,1955
  uint32_t USART1CLK_Frequency;62,1986
  uint32_t USART2CLK_Frequency;63,2019
  uint32_t USART3CLK_Frequency;64,2052
  uint32_t UART4CLK_Frequency;65,2085
  uint32_t UART5CLK_Frequency;66,2117
}RCC_ClocksTypeDef;RCC_ClocksTypeDef67,2151
#define RCC_HSE_OFF 79,2366
#define RCC_HSE_ON 80,2424
#define RCC_HSE_Bypass 81,2482
#define IS_RCC_HSE(82,2540
#define RCC_PLLSource_HSI_Div2 93,2750
#define RCC_PLLSource_PREDIV1 94,2817
#define IS_RCC_PLL_SOURCE(96,2886
#define RCC_PLLMul_2 106,3121
#define RCC_PLLMul_3 107,3180
#define RCC_PLLMul_4 108,3239
#define RCC_PLLMul_5 109,3298
#define RCC_PLLMul_6 110,3357
#define RCC_PLLMul_7 111,3416
#define RCC_PLLMul_8 112,3475
#define RCC_PLLMul_9 113,3534
#define RCC_PLLMul_10 114,3593
#define RCC_PLLMul_11 115,3653
#define RCC_PLLMul_12 116,3713
#define RCC_PLLMul_13 117,3773
#define RCC_PLLMul_14 118,3833
#define RCC_PLLMul_15 119,3893
#define RCC_PLLMul_16 120,3953
#define IS_RCC_PLL_MUL(121,4013
#define  RCC_PREDIV1_Div1 136,4763
#define  RCC_PREDIV1_Div2 137,4827
#define  RCC_PREDIV1_Div3 138,4891
#define  RCC_PREDIV1_Div4 139,4955
#define  RCC_PREDIV1_Div5 140,5019
#define  RCC_PREDIV1_Div6 141,5083
#define  RCC_PREDIV1_Div7 142,5147
#define  RCC_PREDIV1_Div8 143,5211
#define  RCC_PREDIV1_Div9 144,5275
#define  RCC_PREDIV1_Div10 145,5339
#define  RCC_PREDIV1_Div11 146,5404
#define  RCC_PREDIV1_Div12 147,5469
#define  RCC_PREDIV1_Div13 148,5534
#define  RCC_PREDIV1_Div14 149,5599
#define  RCC_PREDIV1_Div15 150,5664
#define  RCC_PREDIV1_Div16 151,5729
#define IS_RCC_PREDIV1(153,5796
#define RCC_SYSCLKSource_HSI 169,6726
#define RCC_SYSCLKSource_HSE 170,6784
#define RCC_SYSCLKSource_PLLCLK 171,6842
#define IS_RCC_SYSCLK_SOURCE(172,6900
#define RCC_SYSCLK_Div1 183,7209
#define RCC_SYSCLK_Div2 184,7270
#define RCC_SYSCLK_Div4 185,7331
#define RCC_SYSCLK_Div8 186,7392
#define RCC_SYSCLK_Div16 187,7453
#define RCC_SYSCLK_Div64 188,7515
#define RCC_SYSCLK_Div128 189,7577
#define RCC_SYSCLK_Div256 190,7640
#define RCC_SYSCLK_Div512 191,7703
#define IS_RCC_HCLK(192,7766
#define RCC_HCLK_Div1 205,8280
#define RCC_HCLK_Div2 206,8345
#define RCC_HCLK_Div4 207,8410
#define RCC_HCLK_Div8 208,8475
#define RCC_HCLK_Div16 209,8540
#define IS_RCC_PCLK(210,8605
#define RCC_ADC12PLLCLK_OFF 222,8934
#define RCC_ADC12PLLCLK_Div1 223,9005
#define RCC_ADC12PLLCLK_Div2 224,9076
#define RCC_ADC12PLLCLK_Div4 225,9147
#define RCC_ADC12PLLCLK_Div6 226,9218
#define RCC_ADC12PLLCLK_Div8 227,9289
#define RCC_ADC12PLLCLK_Div10 228,9360
#define RCC_ADC12PLLCLK_Div12 229,9431
#define RCC_ADC12PLLCLK_Div16 230,9502
#define RCC_ADC12PLLCLK_Div32 231,9573
#define RCC_ADC12PLLCLK_Div64 232,9644
#define RCC_ADC12PLLCLK_Div128 233,9715
#define RCC_ADC12PLLCLK_Div256 234,9786
#define RCC_ADC34PLLCLK_OFF 237,9878
#define RCC_ADC34PLLCLK_Div1 238,9949
#define RCC_ADC34PLLCLK_Div2 239,10020
#define RCC_ADC34PLLCLK_Div4 240,10091
#define RCC_ADC34PLLCLK_Div6 241,10162
#define RCC_ADC34PLLCLK_Div8 242,10233
#define RCC_ADC34PLLCLK_Div10 243,10304
#define RCC_ADC34PLLCLK_Div12 244,10375
#define RCC_ADC34PLLCLK_Div16 245,10446
#define RCC_ADC34PLLCLK_Div32 246,10517
#define RCC_ADC34PLLCLK_Div64 247,10588
#define RCC_ADC34PLLCLK_Div128 248,10659
#define RCC_ADC34PLLCLK_Div256 249,10730
#define IS_RCC_ADCCLK(251,10803
#define RCC_TIM1CLK_HCLK 273,12321
#define RCC_TIM1CLK_PLLCLK 274,12387
#define RCC_TIM8CLK_HCLK 276,12449
#define RCC_TIM8CLK_PLLCLK 277,12515
#define IS_RCC_TIMCLK(279,12583
#define RCC_I2C1CLK_HSI 290,12863
#define RCC_I2C1CLK_SYSCLK 291,12929
#define RCC_I2C2CLK_HSI 293,12991
#define RCC_I2C2CLK_SYSCLK 294,13057
#define IS_RCC_I2CCLK(296,13125
#define RCC_USART1CLK_PCLK 307,13405
#define RCC_USART1CLK_SYSCLK 308,13473
#define RCC_USART1CLK_LSE 309,13541
#define RCC_USART1CLK_HSI 310,13609
#define RCC_USART2CLK_PCLK 312,13679
#define RCC_USART2CLK_SYSCLK 313,13747
#define RCC_USART2CLK_LSE 314,13815
#define RCC_USART2CLK_HSI 315,13883
#define RCC_USART3CLK_PCLK 317,13953
#define RCC_USART3CLK_SYSCLK 318,14021
#define RCC_USART3CLK_LSE 319,14089
#define RCC_USART3CLK_HSI 320,14157
#define RCC_UART4CLK_PCLK 322,14227
#define RCC_UART4CLK_SYSCLK 323,14295
#define RCC_UART4CLK_LSE 324,14363
#define RCC_UART4CLK_HSI 325,14431
#define RCC_UART5CLK_PCLK 327,14501
#define RCC_UART5CLK_SYSCLK 328,14569
#define RCC_UART5CLK_LSE 329,14637
#define RCC_UART5CLK_HSI 330,14705
#define IS_RCC_USARTCLK(332,14775
#define RCC_IT_LSIRDY 351,15985
#define RCC_IT_LSERDY 352,16043
#define RCC_IT_HSIRDY 353,16101
#define RCC_IT_HSERDY 354,16159
#define RCC_IT_PLLRDY 355,16217
#define RCC_IT_CSS 356,16275
#define IS_RCC_IT(358,16335
#define IS_RCC_GET_IT(360,16413
#define IS_RCC_CLEAR_IT(365,16689
#define RCC_LSE_OFF 375,16850
#define RCC_LSE_ON 376,16915
#define RCC_LSE_Bypass 377,16972
#define IS_RCC_LSE(378,17061
#define RCC_RTCCLKSource_LSE 388,17266
#define RCC_RTCCLKSource_LSI 389,17328
#define RCC_RTCCLKSource_HSE_Div32 390,17390
#define IS_RCC_RTCCLK_SOURCE(392,17454
#define RCC_I2S2CLKSource_SYSCLK 402,17764
#define RCC_I2S2CLKSource_Ext 403,17826
#define IS_RCC_I2SCLK_SOURCE(405,17890
#define RCC_LSEDrive_Low 411,18071
#define RCC_LSEDrive_MediumLow 412,18136
#define RCC_LSEDrive_MediumHigh 413,18196
#define RCC_LSEDrive_High 414,18256
#define IS_RCC_LSE_DRIVE(415,18314
#define RCC_AHBPeriph_ADC34 425,18603
#define RCC_AHBPeriph_ADC12 426,18665
#define RCC_AHBPeriph_GPIOA 427,18727
#define RCC_AHBPeriph_GPIOB 428,18789
#define RCC_AHBPeriph_GPIOC 429,18851
#define RCC_AHBPeriph_GPIOD 430,18913
#define RCC_AHBPeriph_GPIOE 431,18975
#define RCC_AHBPeriph_GPIOF 432,19037
#define RCC_AHBPeriph_TS 433,19099
#define RCC_AHBPeriph_CRC 434,19158
#define RCC_AHBPeriph_FLITF 435,19218
#define RCC_AHBPeriph_SRAM 436,19280
#define RCC_AHBPeriph_DMA2 437,19341
#define RCC_AHBPeriph_DMA1 438,19402
#define IS_RCC_AHB_PERIPH(440,19465
#define IS_RCC_AHB_RST_PERIPH(441,19558
#define RCC_APB2Periph_SYSCFG 451,19731
#define RCC_APB2Periph_TIM1 452,19796
#define RCC_APB2Periph_SPI1 453,19861
#define RCC_APB2Periph_TIM8 454,19926
#define RCC_APB2Periph_USART1 455,19991
#define RCC_APB2Periph_TIM15 456,20056
#define RCC_APB2Periph_TIM16 457,20121
#define RCC_APB2Periph_TIM17 458,20186
#define IS_RCC_APB2_PERIPH(460,20253
#define RCC_APB1Periph_TIM2 469,20422
#define RCC_APB1Periph_TIM3 470,20487
#define RCC_APB1Periph_TIM4 471,20552
#define RCC_APB1Periph_TIM6 472,20617
#define RCC_APB1Periph_TIM7 473,20682
#define RCC_APB1Periph_WWDG 474,20747
#define RCC_APB1Periph_SPI2 475,20812
#define RCC_APB1Periph_SPI3 476,20877
#define RCC_APB1Periph_USART2 477,20942
#define RCC_APB1Periph_USART3 478,21007
#define RCC_APB1Periph_UART4 479,21072
#define RCC_APB1Periph_UART5 480,21137
#define RCC_APB1Periph_I2C1 481,21202
#define RCC_APB1Periph_I2C2 482,21267
#define RCC_APB1Periph_USB 483,21332
#define RCC_APB1Periph_CAN1 484,21397
#define RCC_APB1Periph_PWR 485,21462
#define RCC_APB1Periph_DAC 486,21527
#define IS_RCC_APB1_PERIPH(488,21594
#define RCC_MCOSource_NoClock 497,21761
#define RCC_MCOSource_LSI 498,21819
#define RCC_MCOSource_LSE 499,21877
#define RCC_MCOSource_SYSCLK 500,21935
#define RCC_MCOSource_HSI 501,21993
#define RCC_MCOSource_HSE 502,22051
#define RCC_MCOSource_PLLCLK_Div2 503,22109
#define IS_RCC_MCO_SOURCE(505,22169
 #define RCC_USBCLKSource_PLLCLK_1Div5 517,22662
 #define RCC_USBCLKSource_PLLCLK_Div1 518,22720
 #define IS_RCC_USBCLK_SOURCE(520,22780
#define RCC_FLAG_HSIRDY 529,23012
#define RCC_FLAG_HSERDY 530,23070
#define RCC_FLAG_PLLRDY 531,23128
#define RCC_FLAG_MCOF 532,23186
#define RCC_FLAG_LSERDY 533,23244
#define RCC_FLAG_LSIRDY 534,23302
#define RCC_FLAG_OBLRST 535,23360
#define RCC_FLAG_PINRST 536,23418
#define RCC_FLAG_PORRST 537,23476
#define RCC_FLAG_SFTRST 538,23534
#define RCC_FLAG_IWDGRST 539,23592
#define RCC_FLAG_WWDGRST 540,23650
#define RCC_FLAG_LPWRRST 541,23708
#define IS_RCC_FLAG(543,23768
#define IS_RCC_HSI_CALIBRATION_VALUE(551,24377

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rtc.h,8397
#define __STM32F30x_RTC_H31,1301
  uint32_t RTC_HourFormat;55,1743
  uint32_t RTC_AsynchPrediv;58,1901
  uint32_t RTC_SynchPrediv;61,2076
}RTC_InitTypeDef;RTC_InitTypeDef63,2249
  uint8_t RTC_Hours;70,2346
  uint8_t RTC_Minutes;75,2630
  uint8_t RTC_Seconds;78,2781
  uint8_t RTC_H12;81,2930
}RTC_TimeTypeDef;RTC_TimeTypeDef83,3078
  uint8_t RTC_WeekDay;90,3176
  uint8_t RTC_Month;93,3331
  uint8_t RTC_Date;96,3501
  uint8_t RTC_Year;99,3644
}RTC_DateTypeDef;RTC_DateTypeDef101,3788
  RTC_TimeTypeDef RTC_AlarmTime;108,3892
  uint32_t RTC_AlarmMask;110,3978
  uint32_t RTC_AlarmDateWeekDaySel;113,4159
  uint8_t RTC_AlarmDateWeekDay;116,4365
}RTC_AlarmTypeDef;RTC_AlarmTypeDef121,4786
#define RTC_HourFormat_24 133,4997
#define RTC_HourFormat_12 134,5060
#define IS_RTC_HOUR_FORMAT(135,5123
#define IS_RTC_ASYNCH_PREDIV(144,5356
#define IS_RTC_SYNCH_PREDIV(154,5500
#define IS_RTC_HOUR12(163,5637
#define IS_RTC_HOUR24(164,5710
#define IS_RTC_MINUTES(165,5765
#define IS_RTC_SECONDS(166,5823
#define RTC_H12_AM 175,5958
#define RTC_H12_PM 176,6014
#define IS_RTC_H12(177,6070
#define IS_RTC_YEAR(186,6222
#define RTC_Month_January 197,6388
#define RTC_Month_February 198,6444
#define RTC_Month_March 199,6500
#define RTC_Month_April 200,6556
#define RTC_Month_May 201,6612
#define RTC_Month_June 202,6668
#define RTC_Month_July 203,6724
#define RTC_Month_August 204,6780
#define RTC_Month_September 205,6836
#define RTC_Month_October 206,6892
#define RTC_Month_November 207,6948
#define RTC_Month_December 208,7004
#define IS_RTC_MONTH(209,7060
#define IS_RTC_DATE(210,7136
#define RTC_Weekday_Monday 220,7293
#define RTC_Weekday_Tuesday 221,7349
#define RTC_Weekday_Wednesday 222,7405
#define RTC_Weekday_Thursday 223,7461
#define RTC_Weekday_Friday 224,7517
#define RTC_Weekday_Saturday 225,7573
#define RTC_Weekday_Sunday 226,7629
#define IS_RTC_WEEKDAY(227,7685
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(242,8277
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(243,8356
#define RTC_AlarmDateWeekDaySel_Date 259,9094
#define RTC_AlarmDateWeekDaySel_WeekDay 260,9162
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(262,9232
#define RTC_AlarmMask_None 273,9494
#define RTC_AlarmMask_DateWeekDay 274,9560
#define RTC_AlarmMask_Hours 275,9628
#define RTC_AlarmMask_Minutes 276,9694
#define RTC_AlarmMask_Seconds 277,9760
#define RTC_AlarmMask_All 278,9826
#define IS_ALARM_MASK(279,9892
#define RTC_Alarm_A 288,10043
#define RTC_Alarm_B 289,10109
#define IS_RTC_ALARM(290,10175
#define IS_RTC_CMD_ALARM(291,10263
#define RTC_AlarmSubSecondMask_All 300,10451
#define RTC_AlarmSubSecondMask_SS14_1 303,10752
#define RTC_AlarmSubSecondMask_SS14_2 305,10969
#define RTC_AlarmSubSecondMask_SS14_3 307,11188
#define RTC_AlarmSubSecondMask_SS14_4 309,11407
#define RTC_AlarmSubSecondMask_SS14_5 311,11626
#define RTC_AlarmSubSecondMask_SS14_6 313,11845
#define RTC_AlarmSubSecondMask_SS14_7 315,12064
#define RTC_AlarmSubSecondMask_SS14_8 317,12283
#define RTC_AlarmSubSecondMask_SS14_9 319,12502
#define RTC_AlarmSubSecondMask_SS14_10 321,12721
#define RTC_AlarmSubSecondMask_SS14_11 323,12941
#define RTC_AlarmSubSecondMask_SS14_12 325,13162
#define RTC_AlarmSubSecondMask_SS14_13 327,13382
#define RTC_AlarmSubSecondMask_SS14 329,13603
#define RTC_AlarmSubSecondMask_None 331,13819
#define IS_RTC_ALARM_SUB_SECOND_MASK(333,14023
#define IS_RTC_ALARM_SUB_SECOND_VALUE(357,15602
#define RTC_WakeUpClock_RTCCLK_Div16 366,15755
#define RTC_WakeUpClock_RTCCLK_Div8 367,15823
#define RTC_WakeUpClock_RTCCLK_Div4 368,15891
#define RTC_WakeUpClock_RTCCLK_Div2 369,15959
#define RTC_WakeUpClock_CK_SPRE_16bits 370,16027
#define RTC_WakeUpClock_CK_SPRE_17bits 371,16095
#define IS_RTC_WAKEUP_CLOCK(372,16163
#define IS_RTC_WAKEUP_COUNTER(378,16664
#define RTC_TimeStampEdge_Rising 386,16813
#define RTC_TimeStampEdge_Falling 387,16879
#define IS_RTC_TIMESTAMP_EDGE(388,16945
#define RTC_Output_Disable 397,17188
#define RTC_Output_AlarmA 398,17251
#define RTC_Output_AlarmB 399,17314
#define RTC_Output_WakeUp 400,17377
#define IS_RTC_OUTPUT(402,17443
#define RTC_OutputPolarity_High 414,17803
#define RTC_OutputPolarity_Low 415,17869
#define IS_RTC_OUTPUT_POL(416,17935
#define RTC_CalibSign_Positive 425,18165
#define RTC_CalibSign_Negative 426,18232
#define IS_RTC_CALIB_SIGN(427,18298
#define IS_RTC_CALIB_VALUE(429,18442
#define RTC_CalibOutput_512Hz 438,18589
#define RTC_CalibOutput_1Hz 439,18655
#define IS_RTC_CALIB_OUTPUT(440,18720
#define RTC_SmoothCalibPeriod_32sec 449,18963
#define RTC_SmoothCalibPeriod_16sec 451,19179
#define RTC_SmoothCalibPeriod_8sec 453,19395
#define  IS_RTC_SMOOTH_CALIB_PERIOD(455,19610
#define RTC_SmoothCalibPlusPulses_Set 466,20022
#define RTC_SmoothCalibPlusPulses_Reset 469,20349
#define  IS_RTC_SMOOTH_CALIB_PLUS(471,20569
#define  IS_RTC_SMOOTH_CALIB_MINUS(481,20842
#define RTC_DayLightSaving_SUB1H 490,20994
#define RTC_DayLightSaving_ADD1H 491,21053
#define IS_RTC_DAYLIGHT_SAVING(492,21112
#define RTC_StoreOperation_Reset 495,21272
#define RTC_StoreOperation_Set 496,21336
#define IS_RTC_STORE_OPERATION(497,21400
#define RTC_TamperTrigger_RisingEdge 506,21660
#define RTC_TamperTrigger_FallingEdge 507,21732
#define RTC_TamperTrigger_LowLevel 508,21804
#define RTC_TamperTrigger_HighLevel 509,21876
#define IS_RTC_TAMPER_TRIGGER(510,21948
#define RTC_TamperFilter_Disable 522,22388
#define RTC_TamperFilter_2Sample 524,22483
#define RTC_TamperFilter_4Sample 526,22678
#define RTC_TamperFilter_8Sample 528,22873
#define IS_RTC_TAMPER_FILTER(530,23068
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 541,23493
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 543,23722
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 545,23953
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 547,24182
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 549,24411
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 551,24640
#define RTC_TamperSamplingFreq_RTCCLK_Div512 553,24869
#define RTC_TamperSamplingFreq_RTCCLK_Div256 555,25098
#define IS_RTC_TAMPER_SAMPLING_FREQ(557,25327
#define RTC_TamperPrechargeDuration_1RTCCLK 573,26209
#define RTC_TamperPrechargeDuration_2RTCCLK 575,26427
#define RTC_TamperPrechargeDuration_4RTCCLK 577,26646
#define RTC_TamperPrechargeDuration_8RTCCLK 579,26865
#define IS_RTC_TAMPER_PRECHARGE_DURATION(582,27086
#define RTC_Tamper_1 593,27602
#define RTC_Tamper_2 595,27759
#define RTC_Tamper_3 597,27916
#define IS_RTC_TAMPER(600,28075
#define RTC_OutputType_OpenDrain 610,28267
#define RTC_OutputType_PushPull 611,28334
#define IS_RTC_OUTPUT_TYPE(612,28401
#define RTC_ShiftAdd1S_Reset 622,28642
#define RTC_ShiftAdd1S_Set 623,28700
#define IS_RTC_SHIFT_ADD1S(624,28758
#define IS_RTC_SHIFT_SUBFS(633,28985
#define RTC_BKP_DR0 643,29128
#define RTC_BKP_DR1 644,29194
#define RTC_BKP_DR2 645,29260
#define RTC_BKP_DR3 646,29326
#define RTC_BKP_DR4 647,29392
#define RTC_BKP_DR5 648,29458
#define RTC_BKP_DR6 649,29524
#define RTC_BKP_DR7 650,29590
#define RTC_BKP_DR8 651,29656
#define RTC_BKP_DR9 652,29722
#define RTC_BKP_DR10 653,29788
#define RTC_BKP_DR11 654,29854
#define RTC_BKP_DR12 655,29920
#define RTC_BKP_DR13 656,29986
#define RTC_BKP_DR14 657,30052
#define RTC_BKP_DR15 658,30118
#define IS_RTC_BKP(659,30184
#define RTC_Format_BIN 682,31430
#define RTC_Format_BCD 683,31497
#define IS_RTC_FORMAT(684,31564
#define RTC_FLAG_RECALPF 693,31735
#define RTC_FLAG_TAMP3F 694,31801
#define RTC_FLAG_TAMP2F 695,31867
#define RTC_FLAG_TAMP1F 696,31933
#define RTC_FLAG_TSOVF 697,31999
#define RTC_FLAG_TSF 698,32065
#define RTC_FLAG_WUTF 699,32131
#define RTC_FLAG_ALRBF 700,32197
#define RTC_FLAG_ALRAF 701,32263
#define RTC_FLAG_INITF 702,32329
#define RTC_FLAG_RSF 703,32395
#define RTC_FLAG_INITS 704,32461
#define RTC_FLAG_SHPF 705,32527
#define RTC_FLAG_WUTWF 706,32593
#define RTC_FLAG_ALRBWF 707,32659
#define RTC_FLAG_ALRAWF 708,32725
#define IS_RTC_GET_FLAG(709,32791
#define IS_RTC_CLEAR_FLAG(717,33512
#define RTC_IT_TS 726,33703
#define RTC_IT_WUT 727,33769
#define RTC_IT_ALRB 728,33835
#define RTC_IT_ALRA 729,33901
#define RTC_IT_TAMP 730,33967
#define RTC_IT_TAMP1 731,34080
#define RTC_IT_TAMP2 732,34146
#define RTC_IT_TAMP3 733,34212
#define IS_RTC_CONFIG_IT(736,34282
#define IS_RTC_GET_IT(737,34384
#define IS_RTC_CLEAR_IT(741,34679

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_misc.h,969
#define __STM32F30x_MISC_H31,1349
  uint8_t NVIC_IRQChannel;56,1793
  uint8_t NVIC_IRQChannelPreemptionPriority;61,2194
  uint8_t NVIC_IRQChannelSubPriority;67,2644
  FunctionalState NVIC_IRQChannelCmd;72,3039
} NVIC_InitTypeDef;75,3346
#define NVIC_VectTab_RAM 113,6067
#define NVIC_VectTab_FLASH 114,6128
#define IS_NVIC_VECTTAB(115,6189
#define NVIC_LP_SEVONPEND 125,6406
#define NVIC_LP_SLEEPDEEP 126,6460
#define NVIC_LP_SLEEPONEXIT 127,6514
#define IS_NVIC_LP(128,6568
#define NVIC_PriorityGroup_0 139,6824
#define NVIC_PriorityGroup_1 141,7004
#define NVIC_PriorityGroup_2 143,7184
#define NVIC_PriorityGroup_3 145,7364
#define NVIC_PriorityGroup_4 147,7544
#define IS_NVIC_PRIORITY_GROUP(150,7726
#define IS_NVIC_PREEMPTION_PRIORITY(156,8119
#define IS_NVIC_SUB_PRIORITY(158,8189
#define IS_NVIC_OFFSET(160,8252
#define SysTick_CLKSource_HCLK_Div8 169,8382
#define SysTick_CLKSource_HCLK 170,8445
#define IS_SYSTICK_CLK_SOURCE(171,8508

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_tim.h,13866
#define __stm32f30x_TIM_H31,1300
  uint16_t TIM_Prescaler;57,1830
  uint16_t TIM_CounterMode;60,2032
  uint32_t TIM_Period;63,2200
  uint16_t TIM_ClockDivision;67,2489
  uint8_t TIM_RepetitionCounter;70,2664
} TIM_TimeBaseInitTypeDef;78,3416
  uint32_t TIM_OCMode;86,3540
  uint16_t TIM_OutputState;89,3712
  uint16_t TIM_OutputNState;92,3892
  uint32_t TIM_Pulse;96,4178
  uint16_t TIM_OCPolarity;99,4387
  uint16_t TIM_OCNPolarity;102,4561
  uint16_t TIM_OCIdleState;106,4841
  uint16_t TIM_OCNIdleState;110,5138
} TIM_OCInitTypeDef;113,5435
  uint16_t TIM_Channel;122,5553
  uint16_t TIM_ICPolarity;125,5705
  uint16_t TIM_ICSelection;128,5892
  uint16_t TIM_ICPrescaler;131,6054
  uint16_t TIM_ICFilter;134,6234
} TIM_ICInitTypeDef;136,6394
  uint16_t TIM_OSSRState;146,6558
  uint16_t TIM_OSSIState;149,6779
  uint16_t TIM_LOCKLevel;152,6993
  uint16_t TIM_DeadTime;155,7167
  uint16_t TIM_Break;159,7431
  uint16_t TIM_BreakPolarity;162,7641
  uint16_t TIM_AutomaticOutput;165,7825
} TIM_BDTRInitTypeDef;167,8037
#define IS_TIM_ALL_PERIPH(175,8202
#define IS_TIM_LIST1_PERIPH(186,8909
#define IS_TIM_LIST2_PERIPH(196,9497
#define IS_TIM_LIST3_PERIPH(203,9913
#define IS_TIM_LIST4_PERIPH(209,10248
#define IS_TIM_LIST5_PERIPH(212,10431
#define IS_TIM_LIST6_PERIPH(220,10941
#define IS_TIM_LIST7_PERIPH(227,11316
#define IS_TIM_LIST8_PERIPH(236,11878
#define TIM_OCMode_Timing 244,12126
#define TIM_OCMode_Active 245,12190
#define TIM_OCMode_Inactive 246,12254
#define TIM_OCMode_Toggle 247,12318
#define TIM_OCMode_PWM1 248,12382
#define TIM_OCMode_PWM2 249,12446
#define TIM_OCMode_Retrigerrable_OPM1 251,12512
#define TIM_OCMode_Retrigerrable_OPM2 252,12576
#define TIM_OCMode_Combined_PWM1 253,12640
#define TIM_OCMode_Combined_PWM2 254,12704
#define TIM_OCMode_Asymmetric_PWM1 255,12768
#define TIM_OCMode_Asymmetric_PWM2 256,12832
#define IS_TIM_OC_MODE(258,12898
#define IS_TIM_OCM(271,13771
#define TIM_OPMode_Single 293,14774
#define TIM_OPMode_Repetitive 294,14837
#define IS_TIM_OPM_MODE(295,14900
#define TIM_Channel_1 305,15100
#define TIM_Channel_2 306,15163
#define TIM_Channel_3 307,15226
#define TIM_Channel_4 308,15289
#define TIM_Channel_5 309,15352
#define TIM_Channel_6 310,15415
#define IS_TIM_CHANNEL(312,15513
#define IS_TIM_PWMI_CHANNEL(317,15816
#define IS_TIM_COMPLEMENTARY_CHANNEL(319,15958
#define TIM_CKD_DIV1 330,16277
#define TIM_CKD_DIV2 331,16340
#define TIM_CKD_DIV4 332,16403
#define IS_TIM_CKD_DIV(333,16466
#define TIM_CounterMode_Up 344,16709
#define TIM_CounterMode_Down 345,16772
#define TIM_CounterMode_CenterAligned1 346,16835
#define TIM_CounterMode_CenterAligned2 347,16898
#define TIM_CounterMode_CenterAligned3 348,16961
#define IS_TIM_COUNTER_MODE(349,17024
#define TIM_OCPolarity_High 362,17501
#define TIM_OCPolarity_Low 363,17564
#define IS_TIM_OC_POLARITY(364,17627
#define TIM_OCNPolarity_High 374,17867
#define TIM_OCNPolarity_Low 375,17930
#define IS_TIM_OCN_POLARITY(376,17993
#define TIM_OutputState_Disable 386,18230
#define TIM_OutputState_Enable 387,18293
#define IS_TIM_OUTPUT_STATE(388,18356
#define TIM_OutputNState_Disable 398,18589
#define TIM_OutputNState_Enable 399,18652
#define IS_TIM_OUTPUTN_STATE(400,18715
#define TIM_CCx_Enable 410,18951
#define TIM_CCx_Disable 411,19015
#define IS_TIM_CCX(412,19079
#define TIM_CCxN_Enable 422,19271
#define TIM_CCxN_Disable 423,19335
#define IS_TIM_CCXN(424,19399
#define TIM_Break_Enable 434,19603
#define TIM_Break_Disable 435,19666
#define IS_TIM_BREAK_STATE(436,19729
#define TIM_Break1_Enable 446,19954
#define TIM_Break1_Disable 447,20022
#define IS_TIM_BREAK1_STATE(448,20090
#define TIM_Break2_Enable 458,20317
#define TIM_Break2_Disable 459,20385
#define IS_TIM_BREAK2_STATE(460,20453
#define TIM_BreakPolarity_Low 470,20667
#define TIM_BreakPolarity_High 471,20730
#define IS_TIM_BREAK_POLARITY(472,20793
#define TIM_Break1Polarity_Low 482,21034
#define TIM_Break1Polarity_High 483,21102
#define IS_TIM_BREAK1_POLARITY(484,21170
#define TIM_Break2Polarity_Low 494,21414
#define TIM_Break2Polarity_High 495,21482
#define IS_TIM_BREAK2_POLARITY(496,21550
#define IS_TIM_BREAK1_FILTER(506,21792
#define IS_TIM_BREAK2_FILTER(515,21920
#define TIM_AutomaticOutput_Enable 524,22052
#define TIM_AutomaticOutput_Disable 525,22115
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(526,22178
#define TIM_LOCKLevel_OFF 536,22427
#define TIM_LOCKLevel_1 537,22490
#define TIM_LOCKLevel_2 538,22553
#define TIM_LOCKLevel_3 539,22616
#define IS_TIM_LOCK_LEVEL(540,22679
#define TIM_OSSIState_Enable 552,23056
#define TIM_OSSIState_Disable 553,23119
#define IS_TIM_OSSI_STATE(554,23182
#define TIM_OSSRState_Enable 564,23427
#define TIM_OSSRState_Disable 565,23490
#define IS_TIM_OSSR_STATE(566,23553
#define TIM_OCIdleState_Set 576,23782
#define TIM_OCIdleState_Reset 577,23845
#define IS_TIM_OCIDLE_STATE(578,23908
#define TIM_OCNIdleState_Set 588,24142
#define TIM_OCNIdleState_Reset 589,24205
#define IS_TIM_OCNIDLE_STATE(590,24268
#define  TIM_ICPolarity_Rising 600,24501
#define  TIM_ICPolarity_Falling 601,24564
#define  TIM_ICPolarity_BothEdge 602,24627
#define IS_TIM_IC_POLARITY(603,24690
#define TIM_ICSelection_DirectTI 614,25016
#define TIM_ICSelection_IndirectTI 616,25245
#define TIM_ICSelection_TRC 618,25474
#define IS_TIM_IC_SELECTION(619,25604
#define TIM_ICPSC_DIV1 630,25943
#define TIM_ICPSC_DIV2 631,26084
#define TIM_ICPSC_DIV4 632,26194
#define TIM_ICPSC_DIV8 633,26304
#define IS_TIM_IC_PRESCALER(634,26414
#define TIM_IT_Update 646,26798
#define TIM_IT_CC1 647,26861
#define TIM_IT_CC2 648,26924
#define TIM_IT_CC3 649,26987
#define TIM_IT_CC4 650,27050
#define TIM_IT_COM 651,27113
#define TIM_IT_Trigger 652,27176
#define TIM_IT_Break 653,27239
#define IS_TIM_IT(654,27302
#define IS_TIM_GET_IT(656,27387
#define TIM_DMABase_CR1 672,27899
#define TIM_DMABase_CR2 673,27962
#define TIM_DMABase_SMCR 674,28025
#define TIM_DMABase_DIER 675,28088
#define TIM_DMABase_SR 676,28151
#define TIM_DMABase_EGR 677,28214
#define TIM_DMABase_CCMR1 678,28277
#define TIM_DMABase_CCMR2 679,28340
#define TIM_DMABase_CCER 680,28403
#define TIM_DMABase_CNT 681,28466
#define TIM_DMABase_PSC 682,28529
#define TIM_DMABase_ARR 683,28592
#define TIM_DMABase_RCR 684,28655
#define TIM_DMABase_CCR1 685,28718
#define TIM_DMABase_CCR2 686,28781
#define TIM_DMABase_CCR3 687,28844
#define TIM_DMABase_CCR4 688,28907
#define TIM_DMABase_BDTR 689,28970
#define TIM_DMABase_DCR 690,29033
#define TIM_DMABase_OR 691,29096
#define TIM_DMABase_CCMR3 692,29159
#define TIM_DMABase_CCR5 693,29222
#define TIM_DMABase_CCR6 694,29285
#define IS_TIM_DMA_BASE(695,29348
#define TIM_DMABurstLength_1Transfer 726,30949
#define TIM_DMABurstLength_2Transfers 727,31016
#define TIM_DMABurstLength_3Transfers 728,31083
#define TIM_DMABurstLength_4Transfers 729,31150
#define TIM_DMABurstLength_5Transfers 730,31217
#define TIM_DMABurstLength_6Transfers 731,31284
#define TIM_DMABurstLength_7Transfers 732,31351
#define TIM_DMABurstLength_8Transfers 733,31418
#define TIM_DMABurstLength_9Transfers 734,31485
#define TIM_DMABurstLength_10Transfers 735,31552
#define TIM_DMABurstLength_11Transfers 736,31619
#define TIM_DMABurstLength_12Transfers 737,31686
#define TIM_DMABurstLength_13Transfers 738,31753
#define TIM_DMABurstLength_14Transfers 739,31820
#define TIM_DMABurstLength_15Transfers 740,31887
#define TIM_DMABurstLength_16Transfers 741,31954
#define TIM_DMABurstLength_17Transfers 742,32021
#define TIM_DMABurstLength_18Transfers 743,32088
#define IS_TIM_DMA_LENGTH(744,32155
#define TIM_DMA_Update 770,33759
#define TIM_DMA_CC1 771,33822
#define TIM_DMA_CC2 772,33885
#define TIM_DMA_CC3 773,33948
#define TIM_DMA_CC4 774,34011
#define TIM_DMA_COM 775,34074
#define TIM_DMA_Trigger 776,34137
#define IS_TIM_DMA_SOURCE(777,34200
#define TIM_ExtTRGPSC_OFF 787,34390
#define TIM_ExtTRGPSC_DIV2 788,34453
#define TIM_ExtTRGPSC_DIV4 789,34516
#define TIM_ExtTRGPSC_DIV8 790,34579
#define IS_TIM_EXT_PRESCALER(791,34642
#define TIM_TS_ITR0 803,35054
#define TIM_TS_ITR1 804,35117
#define TIM_TS_ITR2 805,35180
#define TIM_TS_ITR3 806,35243
#define TIM_TS_TI1F_ED 807,35306
#define TIM_TS_TI1FP1 808,35369
#define TIM_TS_TI2FP2 809,35432
#define TIM_TS_ETRF 810,35495
#define IS_TIM_TRIGGER_SELECTION(811,35558
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(819,36201
#define TIM_TIxExternalCLK1Source_TI1 831,36637
#define TIM_TIxExternalCLK1Source_TI2 832,36700
#define TIM_TIxExternalCLK1Source_TI1ED 833,36763
#define TIM_ExtTRGPolarity_Inverted 842,36911
#define TIM_ExtTRGPolarity_NonInverted 843,36974
#define IS_TIM_EXT_POLARITY(844,37037
#define TIM_PSCReloadMode_Update 854,37293
#define TIM_PSCReloadMode_Immediate 855,37356
#define IS_TIM_PRESCALER_RELOAD(856,37419
#define TIM_ForcedAction_Active 866,37662
#define TIM_ForcedAction_InActive 867,37725
#define IS_TIM_FORCED_ACTION(868,37788
#define TIM_EncoderMode_TI1 878,38021
#define TIM_EncoderMode_TI2 879,38084
#define TIM_EncoderMode_TI12 880,38147
#define IS_TIM_ENCODER_MODE(881,38210
#define TIM_EventSource_Update 893,38499
#define TIM_EventSource_CC1 894,38562
#define TIM_EventSource_CC2 895,38625
#define TIM_EventSource_CC3 896,38688
#define TIM_EventSource_CC4 897,38751
#define TIM_EventSource_COM 898,38814
#define TIM_EventSource_Trigger 899,38877
#define TIM_EventSource_Break 900,38940
#define TIM_EventSource_Break2 901,39003
#define IS_TIM_EVENT_SOURCE(902,39066
#define TIM_UpdateSource_Global 912,39289
#define TIM_UpdateSource_Regular 915,39632
#define IS_TIM_UPDATE_SOURCE(916,39751
#define TIM_OCPreload_Enable 926,39999
#define TIM_OCPreload_Disable 927,40062
#define IS_TIM_OCPRELOAD_STATE(928,40125
#define TIM_OCFast_Enable 938,40364
#define TIM_OCFast_Disable 939,40427
#define IS_TIM_OCFAST_STATE(940,40490
#define TIM_OCClear_Enable 951,40757
#define TIM_OCClear_Disable 952,40820
#define IS_TIM_OCCLEAR_STATE(953,40883
#define TIM_TRGOSource_Reset 963,41110
#define TIM_TRGOSource_Enable 964,41173
#define TIM_TRGOSource_Update 965,41236
#define TIM_TRGOSource_OC1 966,41299
#define TIM_TRGOSource_OC1Ref 967,41362
#define TIM_TRGOSource_OC2Ref 968,41425
#define TIM_TRGOSource_OC3Ref 969,41488
#define TIM_TRGOSource_OC4Ref 970,41551
#define IS_TIM_TRGO_SOURCE(971,41614
#define TIM_TRGO2Source_Reset 981,42234
#define TIM_TRGO2Source_Enable 982,42316
#define TIM_TRGO2Source_Update 983,42398
#define TIM_TRGO2Source_OC1 984,42480
#define TIM_TRGO2Source_OC1Ref 985,42562
#define TIM_TRGO2Source_OC2Ref 986,42644
#define TIM_TRGO2Source_OC3Ref 987,42726
#define TIM_TRGO2Source_OC4Ref 988,42808
#define TIM_TRGO2Source_OC5Ref 989,42890
#define TIM_TRGO2Source_OC6Ref 990,42972
#define TIM_TRGO2Source_OC4Ref_RisingFalling 991,43054
#define TIM_TRGO2Source_OC6Ref_RisingFalling 992,43136
#define TIM_TRGO2Source_OC4RefRising_OC6RefRising 993,43218
#define TIM_TRGO2Source_OC4RefRising_OC6RefFalling 994,43300
#define TIM_TRGO2Source_OC5RefRising_OC6RefRising 995,43382
#define TIM_TRGO2Source_OC5RefRising_OC6RefFalling 996,43464
#define IS_TIM_TRGO2_SOURCE(997,43546
#define TIM_SlaveMode_Reset 1021,44993
#define TIM_SlaveMode_Gated 1022,45064
#define TIM_SlaveMode_Trigger 1023,45135
#define TIM_SlaveMode_External1 1024,45206
#define TIM_SlaveMode_Combined_ResetTrigger 1025,45277
#define IS_TIM_SLAVE_MODE(1026,45348
#define TIM_MasterSlaveMode_Enable 1039,45797
#define TIM_MasterSlaveMode_Disable 1040,45860
#define IS_TIM_MSM_STATE(1041,45923
#define TIM16_GPIO 1049,46138
#define TIM16_RTC_CLK 1050,46198
#define TIM16_HSEDiv32 1051,46258
#define TIM16_MCO 1052,46318
#define TIM1_ADC1_AWDG1 1054,46380
#define TIM1_ADC1_AWDG2 1055,46439
#define TIM1_ADC1_AWDG3 1056,46498
#define TIM1_ADC4_AWDG1 1057,46557
#define TIM1_ADC4_AWDG2 1058,46616
#define TIM1_ADC4_AWDG3 1059,46675
#define TIM8_ADC2_AWDG1 1061,46736
#define TIM8_ADC2_AWDG2 1062,46795
#define TIM8_ADC2_AWDG3 1063,46854
#define TIM8_ADC3_AWDG1 1064,46913
#define TIM8_ADC3_AWDG2 1065,46972
#define TIM8_ADC3_AWDG3 1066,47031
#define IS_TIM_REMAP(1068,47092
#define TIM_FLAG_Update 1092,48327
#define TIM_FLAG_CC1 1093,48391
#define TIM_FLAG_CC2 1094,48455
#define TIM_FLAG_CC3 1095,48519
#define TIM_FLAG_CC4 1096,48583
#define TIM_FLAG_COM 1097,48647
#define TIM_FLAG_Trigger 1098,48711
#define TIM_FLAG_Break 1099,48775
#define TIM_FLAG_Break2 1100,48839
#define TIM_FLAG_CC1OF 1101,48903
#define TIM_FLAG_CC2OF 1102,48967
#define TIM_FLAG_CC3OF 1103,49031
#define TIM_FLAG_CC4OF 1104,49095
#define TIM_FLAG_CC5 1105,49159
#define TIM_FLAG_CC6 1106,49223
#define IS_TIM_GET_FLAG(1107,49287
#define IS_TIM_CLEAR_FLAG(1123,50233
#define TIM_OCReferenceClear_ETRF 1131,50415
#define TIM_OCReferenceClear_OCREFCLR 1132,50478
#define TIM_OCREFERENCECECLEAR_SOURCE(1133,50541
#define IS_TIM_IC_FILTER(1140,50790
#define IS_TIM_EXT_FILTER(1149,50929
#define TIM_DMABurstLength_1Byte 1158,51053
#define TIM_DMABurstLength_2Bytes 1159,51126
#define TIM_DMABurstLength_3Bytes 1160,51200
#define TIM_DMABurstLength_4Bytes 1161,51274
#define TIM_DMABurstLength_5Bytes 1162,51348
#define TIM_DMABurstLength_6Bytes 1163,51422
#define TIM_DMABurstLength_7Bytes 1164,51496
#define TIM_DMABurstLength_8Bytes 1165,51570
#define TIM_DMABurstLength_9Bytes 1166,51644
#define TIM_DMABurstLength_10Bytes 1167,51718
#define TIM_DMABurstLength_11Bytes 1168,51793
#define TIM_DMABurstLength_12Bytes 1169,51868
#define TIM_DMABurstLength_13Bytes 1170,51943
#define TIM_DMABurstLength_14Bytes 1171,52018
#define TIM_DMABurstLength_15Bytes 1172,52093
#define TIM_DMABurstLength_16Bytes 1173,52168
#define TIM_DMABurstLength_17Bytes 1174,52243
#define TIM_DMABurstLength_18Bytes 1175,52318

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_opamp.h,1730
#define __STM32F30x_OPAMP_H31,1340
  uint32_t OPAMP_InvertingInput;57,1791
  uint32_t OPAMP_NonInvertingInput;60,1999
}OPAMP_InitTypeDef;OPAMP_InitTypeDef63,2213
#define OPAMP_Selection_OPAMP1 75,2424
#define OPAMP_Selection_OPAMP2 76,2523
#define OPAMP_Selection_OPAMP3 77,2622
#define OPAMP_Selection_OPAMP4 78,2721
#define IS_OPAMP_ALL_PERIPH(80,2822
#define OPAMP_InvertingInput_IO1 93,3214
#define OPAMP_InvertingInput_IO2 95,3454
#define OPAMP_InvertingInput_PGA 97,3704
#define OPAMP_InvertingInput_Vout 98,3850
#define IS_OPAMP_INVERTING_INPUT(100,3983
#define OPAMP_NonInvertingInput_IO1 112,4396
#define OPAMP_NonInvertingInput_IO2 114,4658
#define OPAMP_NonInvertingInput_IO3 116,4920
#define OPAMP_NonInvertingInput_IO4 118,5180
#define IS_OPAMP_NONINVERTING_INPUT(121,5443
#define OPAMP_OPAMP_PGAGain_2 133,5876
#define OPAMP_OPAMP_PGAGain_4 134,5945
#define OPAMP_OPAMP_PGAGain_8 135,6010
#define OPAMP_OPAMP_PGAGain_16 136,6075
#define IS_OPAMP_PGAGAIN(138,6146
#define OPAMP_PGAConnect_No 150,6507
#define OPAMP_PGAConnect_IO1 151,6574
#define OPAMP_PGAConnect_IO2 152,6637
#define IS_OPAMP_PGACONNECT(154,6706
#define IS_OPAMP_SECONDARY_INVINPUT(165,7024
#define OPAMP_Input_Inverting 175,7272
#define OPAMP_Input_NonInverting 176,7366
#define IS_OPAMP_INPUT(178,7466
#define OPAMP_Vref_3VDDA 189,7675
#define OPAMP_Vref_10VDDA 190,7774
#define OPAMP_Vref_50VDDA 191,7874
#define OPAMP_Vref_90VDDA 192,7974
#define IS_OPAMP_VREF(194,8076
#define OPAMP_Trimming_Factory 206,8393
#define OPAMP_Trimming_User 207,8480
#define IS_OPAMP_TRIMMING(209,8566
#define IS_OPAMP_TRIMMINGVALUE(220,8794
#define OPAMP_OutputLevel_High 230,8952
#define OPAMP_OutputLevel_Low 231,9019

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_i2c.h,3654
#define __STM32F30x_I2C_H31,1299
  uint32_t I2C_Timing;56,1737
  uint32_t I2C_AnalogFilter;60,1999
  uint32_t I2C_DigitalFilter;63,2185
  uint32_t I2C_Mode;66,2364
  uint32_t I2C_OwnAddress1;69,2524
  uint32_t I2C_Ack;72,2697
  uint32_t I2C_AcknowledgedAddress;75,2885
}I2C_InitTypeDef;I2C_InitTypeDef77,3089
#define IS_I2C_ALL_PERIPH(86,3250
#define I2C_AnalogFilter_Enable 93,3430
#define I2C_AnalogFilter_Disable 94,3494
#define IS_I2C_ANALOG_FILTER(96,3552
#define IS_I2C_DIGITAL_FILTER(106,3795
#define I2C_Mode_I2C 115,3923
#define I2C_Mode_SMBusDevice 116,3987
#define I2C_Mode_SMBusHost 117,4043
#define IS_I2C_MODE(119,4101
#define I2C_Ack_Enable 130,4399
#define I2C_Ack_Disable 131,4463
#define IS_I2C_ACK(133,4519
#define I2C_AcknowledgedAddress_7bit 143,4739
#define I2C_AcknowledgedAddress_10bit 144,4803
#define IS_I2C_ACKNOWLEDGE_ADDRESS(146,4863
#define IS_I2C_OWN_ADDRESS1(156,5120
#define I2C_Direction_Transmitter 165,5274
#define I2C_Direction_Receiver 166,5334
#define IS_I2C_DIRECTION(168,5396
#define I2C_DMAReq_Tx 178,5648
#define I2C_DMAReq_Rx 179,5705
#define IS_I2C_DMA_REQ(181,5764
#define IS_I2C_SLAVE_ADDRESS(190,5937
#define IS_I2C_OWN_ADDRESS2(200,6081
#define I2C_OA2_NoMask 210,6231
#define I2C_OA2_Mask01 211,6288
#define I2C_OA2_Mask02 212,6345
#define I2C_OA2_Mask03 213,6402
#define I2C_OA2_Mask04 214,6459
#define I2C_OA2_Mask05 215,6516
#define I2C_OA2_Mask06 216,6573
#define I2C_OA2_Mask07 217,6630
#define IS_I2C_OWN_ADDRESS2_MASK(219,6689
#define IS_I2C_TIMEOUT(236,7345
#define I2C_Register_CR1 246,7481
#define I2C_Register_CR2 247,7538
#define I2C_Register_OAR1 248,7595
#define I2C_Register_OAR2 249,7652
#define I2C_Register_TIMINGR 250,7709
#define I2C_Register_TIMEOUTR 251,7766
#define I2C_Register_ISR 252,7823
#define I2C_Register_ICR 253,7880
#define I2C_Register_PECR 254,7937
#define I2C_Register_RXDR 255,7994
#define I2C_Register_TXDR 256,8051
#define IS_I2C_REGISTER(258,8110
#define I2C_IT_ERRI 277,9079
#define I2C_IT_TCI 278,9134
#define I2C_IT_STOPI 279,9188
#define I2C_IT_NACKI 280,9244
#define I2C_IT_ADDRI 281,9300
#define I2C_IT_RXI 282,9356
#define I2C_IT_TXI 283,9410
#define IS_I2C_CONFIG_IT(285,9466
#define  I2C_FLAG_TXE 295,9643
#define  I2C_FLAG_TXIS 296,9696
#define  I2C_FLAG_RXNE 297,9750
#define  I2C_FLAG_ADDR 298,9804
#define  I2C_FLAG_NACKF 299,9858
#define  I2C_FLAG_STOPF 300,9913
#define  I2C_FLAG_TC 301,9968
#define  I2C_FLAG_TCR 302,10020
#define  I2C_FLAG_BERR 303,10073
#define  I2C_FLAG_ARLO 304,10127
#define  I2C_FLAG_OVR 305,10181
#define  I2C_FLAG_PECERR 306,10234
#define  I2C_FLAG_TIMEOUT 307,10290
#define  I2C_FLAG_ALERT 308,10347
#define  I2C_FLAG_BUSY 309,10402
#define IS_I2C_CLEAR_FLAG(311,10458
#define IS_I2C_GET_FLAG(313,10565
#define  I2C_IT_TXIS 331,11434
#define  I2C_IT_RXNE 332,11488
#define  I2C_IT_ADDR 333,11542
#define  I2C_IT_NACKF 334,11596
#define  I2C_IT_STOPF 335,11651
#define  I2C_IT_TC 336,11706
#define  I2C_IT_TCR 337,11758
#define  I2C_IT_BERR 338,11811
#define  I2C_IT_ARLO 339,11865
#define  I2C_IT_OVR 340,11919
#define  I2C_IT_PECERR 341,11972
#define  I2C_IT_TIMEOUT 342,12028
#define  I2C_IT_ALERT 343,12085
#define IS_I2C_CLEAR_IT(345,12142
#define IS_I2C_GET_IT(347,12276
#define  I2C_Reload_Mode 364,13026
#define  I2C_AutoEnd_Mode 365,13082
#define  I2C_SoftEnd_Mode 366,13139
#define IS_RELOAD_END_MODE(369,13237
#define  I2C_No_StartStop 382,13577
#define  I2C_Generate_Stop 383,13643
#define  I2C_Generate_Start_Read 384,13699
#define  I2C_Generate_Start_Write 385,13785
#define IS_START_STOP_MODE(388,13876

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_pwr.h,985
#define __STM32F30x_PWR_H31,1300
#define PWR_PVDLevel_0 59,1858
#define PWR_PVDLevel_1 60,1915
#define PWR_PVDLevel_2 61,1972
#define PWR_PVDLevel_3 62,2029
#define PWR_PVDLevel_4 63,2086
#define PWR_PVDLevel_5 64,2143
#define PWR_PVDLevel_6 65,2200
#define PWR_PVDLevel_7 66,2257
#define IS_PWR_PVD_LEVEL(68,2316
#define PWR_WakeUpPin_1 80,2770
#define PWR_WakeUpPin_2 81,2825
#define PWR_WakeUpPin_3 82,2880
#define IS_PWR_WAKEUP_PIN(83,2935
#define PWR_Regulator_ON 95,3221
#define PWR_Regulator_LowPower 96,3285
#define IS_PWR_REGULATOR(97,3340
#define PWR_SLEEPEntry_WFI 107,3572
#define PWR_SLEEPEntry_WFE 108,3629
#define IS_PWR_SLEEP_ENTRY(109,3686
#define PWR_STOPEntry_WFI 119,3866
#define PWR_STOPEntry_WFE 120,3923
#define IS_PWR_STOP_ENTRY(121,3980
#define PWR_FLAG_WU 131,4146
#define PWR_FLAG_SB 132,4199
#define PWR_FLAG_PVDO 133,4252
#define PWR_FLAG_VREFINTRDY 134,4306
#define IS_PWR_GET_FLAG(136,4369
#define IS_PWR_CLEAR_FLAG(139,4553

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_usart.h,5128
#define __STM32F30x_USART_H31,1306
  uint32_t USART_BaudRate;58,1765
  uint32_t USART_WordLength;63,2216
  uint32_t USART_StopBits;66,2435
  uint32_t USART_Parity;69,2629
  uint32_t USART_Mode;76,3207
  uint32_t USART_HardwareFlowControl;79,3419
} USART_InitTypeDef;82,3691
  uint32_t USART_Clock;90,3800
  uint32_t USART_CPOL;93,3997
  uint32_t USART_CPHA;96,4193
  uint32_t USART_LastBit;99,4403
} USART_ClockInitTypeDef;102,4726
#define IS_USART_ALL_PERIPH(110,4896
#define IS_USART_123_PERIPH(116,5212
#define IS_USART_1234_PERIPH(120,5402
#define USART_WordLength_8b 130,5712
#define USART_WordLength_9b 131,5781
#define IS_USART_WORD_LENGTH(132,5839
#define USART_StopBits_1 142,6062
#define USART_StopBits_2 143,6131
#define USART_StopBits_1_5 144,6194
#define IS_USART_STOPBITS(145,6278
#define USART_Parity_No 156,6572
#define USART_Parity_Even 157,6641
#define USART_Parity_Odd 158,6701
#define IS_USART_PARITY(159,6779
#define USART_Mode_Rx 170,7051
#define USART_Mode_Tx 171,7110
#define IS_USART_MODE(172,7169
#define USART_HardwareFlowControl_None 182,7388
#define USART_HardwareFlowControl_RTS 183,7457
#define USART_HardwareFlowControl_CTS 184,7518
#define USART_HardwareFlowControl_RTS_CTS 185,7579
#define IS_USART_HARDWARE_FLOW_CONTROL(186,7659
#define USART_Clock_Disable 199,8107
#define USART_Clock_Enable 200,8176
#define IS_USART_CLOCK(201,8238
#define USART_CPOL_Low 211,8450
#define USART_CPOL_High 212,8519
#define IS_USART_CPOL(213,8580
#define USART_CPHA_1Edge 223,8742
#define USART_CPHA_2Edge 224,8811
#define IS_USART_CPHA(225,8872
#define USART_LastBit_Disable 235,9033
#define USART_LastBit_Enable 236,9102
#define IS_USART_LASTBIT(237,9163
#define USART_DMAReq_Tx 247,9388
#define USART_DMAReq_Rx 248,9449
#define IS_USART_DMAREQ(249,9510
#define USART_DMAOnError_Enable 260,9740
#define USART_DMAOnError_Disable 261,9809
#define IS_USART_DMAONERROR(262,9870
#define USART_WakeUp_IdleLine 272,10119
#define USART_WakeUp_AddressMark 273,10188
#define IS_USART_MUTEMODE_WAKEUP(274,10249
#define USART_AddressLength_4b 284,10493
#define USART_AddressLength_7b 285,10562
#define IS_USART_ADDRESS_DETECTION(286,10624
#define USART_WakeUpSource_AddressMatch 296,10883
#define USART_WakeUpSource_StartBit 297,10952
#define USART_WakeUpSource_RXNE 298,11014
#define IS_USART_STOPMODE_WAKEUPSOURCE(299,11106
#define USART_LINBreakDetectLength_10b 310,11479
#define USART_LINBreakDetectLength_11b 311,11548
#define IS_USART_LIN_BREAK_DETECT_LENGTH(312,11609
#define USART_IrDAMode_LowPower 323,11897
#define USART_IrDAMode_Normal 324,11958
#define IS_USART_IRDA_MODE(325,12027
#define USART_DEPolarity_High 335,12245
#define USART_DEPolarity_Low 336,12314
#define IS_USART_DE_POLARITY(337,12374
#define USART_InvPin_Tx 347,12612
#define USART_InvPin_Rx 348,12674
#define IS_USART_INVERSTION_PIN(349,12736
#define USART_AutoBaudRate_StartBit 360,12967
#define USART_AutoBaudRate_FallingEdge 361,13043
#define USART_AutoBaudRate_0x7FFrame 362,13116
#define USART_AutoBaudRate_0x55Frame 363,13189
#define IS_USART_AUTOBAUDRATE_MODE(364,13286
#define USART_OVRDetection_Enable 376,13711
#define USART_OVRDetection_Disable 377,13780
#define IS_USART_OVRDETECTION(378,13843
#define USART_Request_ABRRQ 387,14063
#define USART_Request_SBKRQ 388,14125
#define USART_Request_MMRQ 389,14187
#define USART_Request_RXFRQ 390,14248
#define USART_Request_TXFRQ 391,14310
#define IS_USART_REQUEST(393,14374
#define USART_FLAG_REACK 405,14813
#define USART_FLAG_TEACK 406,14875
#define USART_FLAG_WU 407,14937
#define USART_FLAG_RWU 408,14997
#define USART_FLAG_SBK 409,15057
#define USART_FLAG_CM 410,15118
#define USART_FLAG_BUSY 411,15178
#define USART_FLAG_ABRF 412,15239
#define USART_FLAG_ABRE 413,15300
#define USART_FLAG_EOB 414,15361
#define USART_FLAG_RTO 415,15422
#define USART_FLAG_nCTSS 416,15483
#define USART_FLAG_CTS 417,15544
#define USART_FLAG_LBD 418,15606
#define USART_FLAG_TXE 419,15666
#define USART_FLAG_TC 420,15726
#define USART_FLAG_RXNE 421,15785
#define USART_FLAG_IDLE 422,15846
#define USART_FLAG_ORE 423,15907
#define USART_FLAG_NE 424,15967
#define USART_FLAG_FE 425,16026
#define USART_FLAG_PE 426,16085
#define IS_USART_FLAG(427,16144
#define IS_USART_CLEAR_FLAG(439,17158
#define USART_IT_WU 459,18035
#define USART_IT_CM 460,18104
#define USART_IT_EOB 461,18173
#define USART_IT_RTO 462,18242
#define USART_IT_PE 463,18311
#define USART_IT_TXE 464,18380
#define USART_IT_TC 465,18449
#define USART_IT_RXNE 466,18518
#define USART_IT_IDLE 467,18587
#define USART_IT_LBD 468,18656
#define USART_IT_CTS 469,18725
#define USART_IT_ERR 470,18795
#define USART_IT_ORE 471,18864
#define USART_IT_NE 472,18933
#define USART_IT_FE 473,19002
#define IS_USART_CONFIG_IT(475,19073
#define IS_USART_GET_IT(482,19591
#define IS_USART_CLEAR_IT(490,20173
#define IS_USART_BAUDRATE(504,20757
#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(505,20842
#define IS_USART_AUTO_RETRY_COUNTER(506,20913
#define IS_USART_TIMEOUT(507,20978
#define IS_USART_DATA(508,21039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_crc.h,411
#define __STM32F30x_CRC_H31,1301
#define CRC_ReverseInputData_No 54,1796
#define CRC_ReverseInputData_8bits 55,1907
#define CRC_ReverseInputData_16bits 56,2025
#define CRC_ReverseInputData_32bits 57,2144
#define IS_CRC_REVERSE_INPUT_DATA(59,2265
#define CRC_PolSize_7 71,2680
#define CRC_PolSize_8 72,2792
#define CRC_PolSize_16 73,2904
#define CRC_PolSize_32 74,3017
#define IS_CRC_POL_SIZE(76,3132

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dac.h,2540
#define __STM32F30x_DAC_H31,1300
#define DAC_CR_DMAUDRIE 49,1661
  uint32_t DAC_Trigger;57,1861
  uint32_t DAC_WaveGeneration;60,2089
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;64,2413
  uint32_t DAC_OutputBuffer;68,2759
}DAC_InitTypeDef;DAC_InitTypeDef70,2992
#define DAC_Trigger_None 82,3205
#define DAC_Trigger_T2_TRGO 84,3453
#define DAC_Trigger_T3_TRGO 85,3594
#define DAC_Trigger_T4_TRGO 86,3735
#define DAC_Trigger_T6_TRGO 87,3876
#define DAC_Trigger_T7_TRGO 88,4017
#define DAC_Trigger_T8_TRGO 89,4158
#define DAC_Trigger_T15_TRGO 90,4299
#define DAC_Trigger_Ext_IT9 91,4441
#define DAC_Trigger_Software 92,4589
#define IS_DAC_TRIGGER(94,4721
#define DAC_WaveGeneration_None 113,5542
#define DAC_WaveGeneration_Noise 114,5609
#define DAC_WaveGeneration_Triangle 115,5676
#define IS_DAC_GENERATE_WAVE(116,5743
#define DAC_LFSRUnmask_Bit0 127,6064
#define DAC_LFSRUnmask_Bits1_0 128,6194
#define DAC_LFSRUnmask_Bits2_0 129,6328
#define DAC_LFSRUnmask_Bits3_0 130,6462
#define DAC_LFSRUnmask_Bits4_0 131,6596
#define DAC_LFSRUnmask_Bits5_0 132,6730
#define DAC_LFSRUnmask_Bits6_0 133,6864
#define DAC_LFSRUnmask_Bits7_0 134,6998
#define DAC_LFSRUnmask_Bits8_0 135,7132
#define DAC_LFSRUnmask_Bits9_0 136,7266
#define DAC_LFSRUnmask_Bits10_0 137,7400
#define DAC_LFSRUnmask_Bits11_0 138,7535
#define DAC_TriangleAmplitude_1 139,7670
#define DAC_TriangleAmplitude_3 140,7780
#define DAC_TriangleAmplitude_7 141,7890
#define DAC_TriangleAmplitude_15 142,8000
#define DAC_TriangleAmplitude_31 143,8111
#define DAC_TriangleAmplitude_63 144,8222
#define DAC_TriangleAmplitude_127 145,8333
#define DAC_TriangleAmplitude_255 146,8445
#define DAC_TriangleAmplitude_511 147,8557
#define DAC_TriangleAmplitude_1023 148,8669
#define DAC_TriangleAmplitude_2047 149,8782
#define DAC_TriangleAmplitude_4095 150,8895
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(152,9010
#define DAC_OutputBuffer_Enable 184,11410
#define DAC_OutputBuffer_Disable 185,11477
#define IS_DAC_OUTPUT_BUFFER_STATE(186,11544
#define DAC_Channel_1 196,11788
#define DAC_Channel_2 197,11855
#define IS_DAC_CHANNEL(198,11922
#define DAC_Align_12b_R 208,12127
#define DAC_Align_12b_L 209,12194
#define DAC_Align_8b_R 210,12261
#define IS_DAC_ALIGN(211,12328
#define DAC_Wave_Noise 222,12588
#define DAC_Wave_Triangle 223,12655
#define IS_DAC_WAVE(224,12722
#define IS_DAC_DATA(234,12903
#define DAC_IT_DMAUDR 242,13032
#define IS_DAC_IT(243,13101
#define DAC_FLAG_DMAUDR 253,13231
#define IS_DAC_FLAG(254,13300

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/stm32f30x.h,178868
#define __STM32F30x_H54,2355
  #define STM32F30X69,2641
 #define HSE_VALUE 97,3664
 #define HSE_STARTUP_TIMEOUT 105,3947
 #define HSI_STARTUP_TIMEOUT 113,4228
 #define HSI_VALUE 117,4379
 #define LSI_VALUE 122,4724
 #define LSE_VALUE 127,5069
#define __STM32F30X_STDPERIPH_VERSION_MAIN 134,5285
#define __STM32F30X_STDPERIPH_VERSION_SUB1 135,5401
#define __STM32F30X_STDPERIPH_VERSION_SUB2 136,5483
#define __STM32F30X_STDPERIPH_VERSION_RC 137,5565
#define __STM32F30X_STDPERIPH_VERSION 138,5652
#define __CM4_REV 154,6224
#define __MPU_PRESENT 155,6321
#define __NVIC_PRIO_BITS 156,6399
#define __Vendor_SysTickConfig 157,6498
#define __FPU_PRESENT 158,6596
typedef enum IRQn165,6822
  NonMaskableInt_IRQn 168,6959
  MemoryManagement_IRQn 169,7074
  BusFault_IRQn 170,7189
  UsageFault_IRQn 171,7304
  SVCall_IRQn 172,7419
  DebugMonitor_IRQn 173,7534
  PendSV_IRQn 174,7649
  SysTick_IRQn 175,7764
  WWDG_IRQn 177,7994
  PVD_IRQn 178,8109
  TAMPER_STAMP_IRQn 179,8224
  RTC_WKUP_IRQn 180,8339
  FLASH_IRQn 181,8454
  RCC_IRQn 182,8569
  EXTI0_IRQn 183,8684
  EXTI1_IRQn 184,8799
  EXTI2_TS_IRQn 185,8914
  EXTI3_IRQn 186,9029
  EXTI4_IRQn 187,9144
  DMA1_Channel1_IRQn 188,9259
  DMA1_Channel2_IRQn 189,9374
  DMA1_Channel3_IRQn 190,9489
  DMA1_Channel4_IRQn 191,9604
  DMA1_Channel5_IRQn 192,9719
  DMA1_Channel6_IRQn 193,9834
  DMA1_Channel7_IRQn 194,9949
  ADC1_2_IRQn 195,10064
  USB_HP_CAN1_TX_IRQn 196,10179
  USB_LP_CAN1_RX0_IRQn 197,10294
  CAN1_RX1_IRQn 198,10409
  CAN1_SCE_IRQn 199,10524
  EXTI9_5_IRQn 200,10639
  TIM1_BRK_TIM15_IRQn 201,10754
  TIM1_UP_TIM16_IRQn 202,10869
  TIM1_TRG_COM_TIM17_IRQn 203,10984
  TIM1_CC_IRQn 204,11099
  TIM2_IRQn 205,11214
  TIM3_IRQn 206,11329
  TIM4_IRQn 207,11444
  I2C1_EV_IRQn 208,11559
  I2C1_ER_IRQn 209,11674
  I2C2_EV_IRQn 210,11789
  I2C2_ER_IRQn 211,11904
  SPI1_IRQn 212,12021
  SPI2_IRQn 213,12136
  USART1_IRQn 214,12251
  USART2_IRQn 215,12366
  USART3_IRQn 216,12481
  EXTI15_10_IRQn 217,12596
  RTC_Alarm_IRQn 218,12711
  USBWakeUp_IRQn 219,12826
  TIM8_BRK_IRQn 220,12945
  TIM8_UP_IRQn 221,13060
  TIM8_TRG_COM_IRQn 222,13175
  TIM8_CC_IRQn 223,13290
  ADC3_IRQn 224,13405
  SPI3_IRQn 225,13520
  UART4_IRQn 226,13635
  UART5_IRQn 227,13750
  TIM6_DAC_IRQn 228,13865
  TIM7_IRQn 229,13980
  DMA2_Channel1_IRQn 230,14095
  DMA2_Channel2_IRQn 231,14210
  DMA2_Channel3_IRQn 232,14325
  DMA2_Channel4_IRQn 233,14440
  DMA2_Channel5_IRQn 234,14555
  ADC4_IRQn 235,14670
  COMP1_2_3_IRQn 236,14785
  COMP4_5_6_IRQn 237,14900
  COMP7_IRQn 238,15015
  USB_HP_IRQn 239,15130
  USB_LP_IRQn 240,15245
  USBWakeUp_RMP_IRQn 241,15360
  FPU_IRQn 242,15475
} IRQn_Type;243,15590
typedef int32_t  s32;257,15932
typedef int16_t s16;258,15955
typedef int8_t  s8;259,15977
typedef const int32_t sc32;261,16000
typedef const int16_t sc16;262,16048
typedef const int8_t sc8;263,16096
typedef __IO int32_t  vs32;265,16145
typedef __IO int16_t  vs16;266,16174
typedef __IO int8_t   vs8;267,16203
typedef __I int32_t vsc32;269,16233
typedef __I int16_t vsc16;270,16280
typedef __I int8_t vsc8;271,16327
typedef uint32_t  u32;273,16375
typedef uint16_t u16;274,16399
typedef uint8_t  u8;275,16422
typedef const uint32_t uc32;277,16446
typedef const uint16_t uc16;278,16495
typedef const uint8_t uc8;279,16544
typedef __IO uint32_t  vu32;281,16594
typedef __IO uint16_t vu16;282,16624
typedef __IO uint8_t  vu8;283,16653
typedef __I uint32_t vuc32;285,16683
typedef __I uint16_t vuc16;286,16731
typedef __I uint8_t vuc8;287,16779
typedef enum {RESET RESET289,16828
typedef enum {RESET = 0, SET 289,16828
typedef enum {RESET = 0, SET = !RESET}RESET289,16828
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;289,16828
typedef enum {DISABLE DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE 291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;291,16892
#define IS_FUNCTIONAL_STATE(292,16956
typedef enum {ERROR ERROR294,17040
typedef enum {ERROR = 0, SUCCESS 294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;294,17040
  __IO uint32_t ISR;310,17263
  __IO uint32_t IER;311,17378
  __IO uint32_t CR;312,17499
  __IO uint32_t CFGR;313,17614
  uint32_t      RESERVED0;314,17729
  __IO uint32_t SMPR1;315,17844
  __IO uint32_t SMPR2;316,17959
  uint32_t      RESERVED1;317,18074
  __IO uint32_t TR1;318,18189
  __IO uint32_t TR2;319,18304
  __IO uint32_t TR3;320,18419
  uint32_t      RESERVED2;321,18534
  __IO uint32_t SQR1;322,18649
  __IO uint32_t SQR2;323,18764
  __IO uint32_t SQR3;324,18879
  __IO uint32_t SQR4;325,18994
  __IO uint32_t DR;326,19109
  uint32_t      RESERVED3;327,19224
  uint32_t      RESERVED4;328,19339
  __IO uint32_t JSQR;329,19454
  uint32_t      RESERVED5[RESERVED5330,19569
  __IO uint32_t OFR1;331,19684
  __IO uint32_t OFR2;332,19799
  __IO uint32_t OFR3;333,19914
  __IO uint32_t OFR4;334,20029
  uint32_t      RESERVED6[RESERVED6335,20144
  __IO uint32_t JDR1;336,20259
  __IO uint32_t JDR2;337,20374
  __IO uint32_t JDR3;338,20489
  __IO uint32_t JDR4;339,20604
  uint32_t      RESERVED7[RESERVED7340,20719
  __IO uint32_t AWD2CR;341,20836
  __IO uint32_t AWD3CR;342,20951
  uint32_t      RESERVED8;343,21066
  uint32_t      RESERVED9;344,21181
  __IO uint32_t DIFSEL;345,21298
  __IO uint32_t CALFACT;346,21413
} ADC_TypeDef;348,21532
  __IO uint32_t CSR;352,21569
  uint32_t      RESERVED;353,21699
  __IO uint32_t CCR;354,21829
  __IO uint32_t CDR;355,21959
} ADC_Common_TypeDef;357,22169
  __IO uint32_t TIR;365,22276
  __IO uint32_t TDTR;366,22342
  __IO uint32_t TDLR;367,22429
  __IO uint32_t TDHR;368,22490
} CAN_TxMailBox_TypeDef;369,22552
  __IO uint32_t RIR;376,22660
  __IO uint32_t RDTR;377,22736
  __IO uint32_t RDLR;378,22836
  __IO uint32_t RDHR;379,22910
} CAN_FIFOMailBox_TypeDef;380,22985
  __IO uint32_t FR1;387,23100
  __IO uint32_t FR2;388,23157
} CAN_FilterRegister_TypeDef;389,23214
  __IO uint32_t              MCR;396,23315
  __IO uint32_t              MSR;397,23441
  __IO uint32_t              TSR;398,23567
  __IO uint32_t              RF0R;399,23693
  __IO uint32_t              RF1R;400,23819
  __IO uint32_t              IER;401,23945
  __IO uint32_t              ESR;402,24071
  __IO uint32_t              BTR;403,24197
  uint32_t                   RESERVED0[RESERVED0404,24323
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox405,24449
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox406,24575
  uint32_t                   RESERVED1[RESERVED1407,24701
  __IO uint32_t              FMR;408,24827
  __IO uint32_t              FM1R;409,24953
  uint32_t                   RESERVED2;410,25079
  __IO uint32_t              FS1R;411,25205
  uint32_t                   RESERVED3;412,25331
  __IO uint32_t              FFA1R;413,25457
  uint32_t                   RESERVED4;414,25583
  __IO uint32_t              FA1R;415,25709
  uint32_t                   RESERVED5[RESERVED5416,25835
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister417,25961
} CAN_TypeDef;418,26087
  __IO uint32_t CSR;427,26172
} COMP_TypeDef;428,26262
  __IO uint32_t DR;436,26348
  __IO uint8_t  IDR;437,26452
  uint8_t       RESERVED0;438,26556
  uint16_t      RESERVED1;439,26660
  __IO uint32_t CR;440,26764
  uint32_t      RESERVED2;441,26868
  __IO uint32_t INIT;442,26972
  __IO uint32_t POL;443,27076
} CRC_TypeDef;444,27180
  __IO uint32_t CR;452,27271
  __IO uint32_t SWTRIGR;453,27384
  __IO uint32_t DHR12R1;454,27497
  __IO uint32_t DHR12L1;455,27610
  __IO uint32_t DHR8R1;456,27723
  __IO uint32_t DHR12R2;457,27836
  __IO uint32_t DHR12L2;458,27949
  __IO uint32_t DHR8R2;459,28062
  __IO uint32_t DHR12RD;460,28175
  __IO uint32_t DHR12LD;461,28288
  __IO uint32_t DHR8RD;462,28401
  __IO uint32_t DOR1;463,28514
  __IO uint32_t DOR2;464,28627
  __IO uint32_t SR;465,28740
} DAC_TypeDef;466,28853
  __IO uint32_t IDCODE;474,28926
  __IO uint32_t CR;475,29015
  __IO uint32_t APB1FZ;476,29104
  __IO uint32_t APB2FZ;477,29193
}DBGMCU_TypeDef;DBGMCU_TypeDef478,29282
  __IO uint32_t CCR;486,29362
  __IO uint32_t CNDTR;487,29480
  __IO uint32_t CPAR;488,29598
  __IO uint32_t CMAR;489,29716
} DMA_Channel_TypeDef;490,29834
  __IO uint32_t ISR;494,29879
  __IO uint32_t IFCR;495,29969
} DMA_TypeDef;496,30059
  __IO uint32_t IMR;504,30158
  __IO uint32_t EMR;505,30261
  __IO uint32_t RTSR;506,30364
  __IO uint32_t FTSR;507,30467
  __IO uint32_t SWIER;508,30570
  __IO uint32_t PR;509,30673
  uint32_t      RESERVED1;510,30776
  uint32_t      RESERVED2;511,30879
  __IO uint32_t IMR2;512,30982
  __IO uint32_t EMR2;513,31085
  __IO uint32_t RTSR2;514,31188
  __IO uint32_t FTSR2;515,31291
  __IO uint32_t SWIER2;516,31394
  __IO uint32_t PR2;517,31497
}EXTI_TypeDef;EXTI_TypeDef518,31600
  __IO uint32_t ACR;526,31679
  __IO uint32_t KEYR;527,31783
  __IO uint32_t OPTKEYR;528,31887
  __IO uint32_t SR;529,31991
  __IO uint32_t CR;530,32095
  __IO uint32_t AR;531,32199
  uint32_t      RESERVED;532,32303
  __IO uint32_t OBR;533,32407
  __IO uint32_t WRPR;534,32511
} FLASH_TypeDef;536,32619
  __IO uint16_t RDP;543,32705
  __IO uint16_t USER;544,32811
  uint16_t RESERVED0;545,32917
  uint16_t RESERVED1;546,33023
  __IO uint16_t WRP0;547,33129
  __IO uint16_t WRP1;548,33235
  __IO uint16_t WRP2;549,33341
  __IO uint16_t WRP3;550,33447
} OB_TypeDef;551,33553
  __IO uint32_t MODER;559,33635
  __IO uint16_t OTYPER;560,33753
  uint16_t RESERVED0;561,33871
  __IO uint32_t OSPEEDR;562,33989
  __IO uint32_t PUPDR;563,34107
  __IO uint16_t IDR;564,34225
  uint16_t RESERVED1;565,34343
  __IO uint16_t ODR;566,34461
  uint16_t RESERVED2;567,34579
  __IO uint32_t BSRR;568,34697
  __IO uint32_t LCKR;569,34815
  __IO uint32_t AFR[AFR570,34933
  __IO uint16_t BRR;571,35051
  uint16_t RESERVED3;572,35169
}GPIO_TypeDef;GPIO_TypeDef573,35287
  __IO uint32_t CSR;581,35382
} OPAMP_TypeDef;582,35486
  __IO uint32_t CFGR1;591,35587
  __IO uint32_t RCR;592,35696
  __IO uint32_t EXTICR[EXTICR593,35805
  __IO uint32_t CFGR2;594,35919
} SYSCFG_TypeDef;595,36028
  __IO uint32_t CR1;603,36129
  __IO uint32_t CR2;604,36220
  __IO uint32_t OAR1;605,36313
  __IO uint32_t OAR2;606,36404
  __IO uint32_t TIMINGR;607,36495
  __IO uint32_t TIMEOUTR;608,36586
  __IO uint32_t ISR;609,36677
  __IO uint32_t ICR;610,36768
  __IO uint32_t PECR;611,36859
  __IO uint32_t RXDR;612,36950
  __IO uint32_t TXDR;613,37041
}I2C_TypeDef;I2C_TypeDef614,37134
  __IO uint32_t KR;622,37217
  __IO uint32_t PR;623,37294
  __IO uint32_t RLR;624,37371
  __IO uint32_t SR;625,37448
  __IO uint32_t WINR;626,37525
} IWDG_TypeDef;627,37603
  __IO uint32_t CR;635,37681
  __IO uint32_t CSR;636,37768
} PWR_TypeDef;637,37855
  __IO uint32_t CR;644,37940
  __IO uint32_t CFGR;645,38059
  __IO uint32_t CIR;646,38178
  __IO uint32_t APB2RSTR;647,38297
  __IO uint32_t APB1RSTR;648,38416
  __IO uint32_t AHBENR;649,38535
  __IO uint32_t APB2ENR;650,38654
  __IO uint32_t APB1ENR;651,38773
  __IO uint32_t BDCR;652,38892
  __IO uint32_t CSR;653,39012
  __IO uint32_t AHBRSTR;654,39131
  __IO uint32_t CFGR2;655,39250
  __IO uint32_t CFGR3;656,39369
} RCC_TypeDef;657,39489
  __IO uint32_t TR;665,39570
  __IO uint32_t DR;666,39686
  __IO uint32_t CR;667,39802
  __IO uint32_t ISR;668,39918
  __IO uint32_t PRER;669,40034
  __IO uint32_t WUTR;670,40150
  uint32_t RESERVED0;671,40266
  __IO uint32_t ALRMAR;672,40382
  __IO uint32_t ALRMBR;673,40498
  __IO uint32_t WPR;674,40614
  __IO uint32_t SSR;675,40730
  __IO uint32_t SHIFTR;676,40846
  __IO uint32_t TSTR;677,40962
  __IO uint32_t TSDR;678,41078
  __IO uint32_t TSSSR;679,41194
  __IO uint32_t CALR;680,41310
  __IO uint32_t TAFCR;681,41426
  __IO uint32_t ALRMASSR;682,41542
  __IO uint32_t ALRMBSSR;683,41658
  uint32_t RESERVED7;684,41774
  __IO uint32_t BKP0R;685,41890
  __IO uint32_t BKP1R;686,42006
  __IO uint32_t BKP2R;687,42122
  __IO uint32_t BKP3R;688,42238
  __IO uint32_t BKP4R;689,42354
  __IO uint32_t BKP5R;690,42470
  __IO uint32_t BKP6R;691,42586
  __IO uint32_t BKP7R;692,42702
  __IO uint32_t BKP8R;693,42818
  __IO uint32_t BKP9R;694,42934
  __IO uint32_t BKP10R;695,43050
  __IO uint32_t BKP11R;696,43166
  __IO uint32_t BKP12R;697,43282
  __IO uint32_t BKP13R;698,43398
  __IO uint32_t BKP14R;699,43514
  __IO uint32_t BKP15R;700,43630
} RTC_TypeDef;701,43746
  __IO uint16_t CR1;710,43841
  uint16_t  RESERVED0;711,43950
  __IO uint16_t CR2;712,44059
  uint16_t  RESERVED1;713,44168
  __IO uint16_t SR;714,44277
  uint16_t  RESERVED2;715,44386
  __IO uint16_t DR;716,44495
  uint16_t  RESERVED3;717,44604
  __IO uint16_t CRCPR;718,44713
  uint16_t  RESERVED4;719,44822
  __IO uint16_t RXCRCR;720,44931
  uint16_t  RESERVED5;721,45040
  __IO uint16_t TXCRCR;722,45149
  uint16_t  RESERVED6;723,45258
  __IO uint16_t I2SCFGR;724,45368
  uint16_t  RESERVED7;725,45477
  __IO uint16_t I2SPR;726,45586
  uint16_t  RESERVED8;727,45695
} SPI_TypeDef;728,45808
  __IO uint16_t CR1;735,45873
  uint16_t      RESERVED0;736,45969
 __IO uint32_t CR2;737,46065
  __IO uint32_t SMCR;738,46161
  __IO uint32_t DIER;739,46257
  __IO uint32_t SR;740,46353
  __IO uint32_t EGR;741,46449
  __IO uint32_t CCMR1;742,46545
  __IO uint32_t CCMR2;743,46641
  __IO uint32_t CCER;744,46737
  __IO uint32_t CNT;745,46833
  __IO uint16_t PSC;746,46929
  uint16_t      RESERVED9;747,47025
  __IO uint32_t ARR;748,47121
  __IO uint16_t RCR;749,47217
  uint16_t      RESERVED10;750,47313
  __IO uint32_t CCR1;751,47409
  __IO uint32_t CCR2;752,47505
  __IO uint32_t CCR3;753,47601
  __IO uint32_t CCR4;754,47697
  __IO uint32_t BDTR;755,47793
  __IO uint16_t DCR;756,47889
  uint16_t      RESERVED12;757,47985
  __IO uint16_t DMAR;758,48081
  uint16_t      RESERVED13;759,48177
  __IO uint16_t OR;760,48273
  __IO uint32_t CCMR3;761,48369
  __IO uint32_t CCR5;762,48465
  __IO uint32_t CCR6;763,48560
} TIM_TypeDef;764,48656
  __IO uint32_t CR;772,48750
  __IO uint32_t IER;773,48869
  __IO uint32_t ICR;774,48988
  __IO uint32_t ISR;775,49107
  __IO uint32_t IOHCR;776,49226
  uint32_t      RESERVED1;777,49345
  __IO uint32_t IOASCR;778,49464
  uint32_t      RESERVED2;779,49583
  __IO uint32_t IOSCR;780,49702
  uint32_t      RESERVED3;781,49821
  __IO uint32_t IOCCR;782,49940
  uint32_t      RESERVED4;783,50059
  __IO uint32_t IOGCSR;784,50178
  __IO uint32_t IOGXCR[IOGXCR785,50297
} TSC_TypeDef;786,50419
  __IO uint32_t CR1;794,50540
  __IO uint32_t CR2;795,50637
  __IO uint32_t CR3;796,50734
  __IO uint16_t BRR;797,50830
  uint16_t  RESERVED1;798,50926
  __IO uint16_t GTPR;799,51024
  uint16_t  RESERVED2;800,51120
  __IO uint32_t RTOR;801,51216
  __IO uint16_t RQR;802,51314
  uint16_t  RESERVED3;803,51410
  __IO uint32_t ISR;804,51506
  __IO uint32_t ICR;805,51602
  __IO uint16_t RDR;806,51698
  uint16_t  RESERVED4;807,51794
  __IO uint16_t TDR;808,51890
  uint16_t  RESERVED5;809,51986
} USART_TypeDef;810,52082
  __IO uint32_t CR;817,52162
  __IO uint32_t CFR;818,52243
  __IO uint32_t SR;819,52324
} WWDG_TypeDef;820,52405
#define FLASH_BASE 827,52483
#define SRAM_BASE 828,52584
#define PERIPH_BASE 829,52684
#define SRAM_BB_BASE 831,52792
#define PERIPH_BB_BASE 832,52895
#define APB1PERIPH_BASE 836,53039
#define APB2PERIPH_BASE 837,53082
#define AHB1PERIPH_BASE 838,53140
#define AHB2PERIPH_BASE 839,53198
#define AHB3PERIPH_BASE 840,53256
#define TIM2_BASE 843,53342
#define TIM3_BASE 844,53404
#define TIM4_BASE 845,53466
#define TIM6_BASE 846,53528
#define TIM7_BASE 847,53590
#define RTC_BASE 848,53652
#define WWDG_BASE 849,53714
#define IWDG_BASE 850,53776
#define I2S2ext_BASE 851,53838
#define SPI2_BASE 852,53900
#define SPI3_BASE 853,53962
#define I2S3ext_BASE 854,54024
#define USART2_BASE 855,54086
#define USART3_BASE 856,54148
#define UART4_BASE 857,54210
#define UART5_BASE 858,54272
#define I2C1_BASE 859,54334
#define I2C2_BASE 860,54396
#define CAN1_BASE 861,54458
#define PWR_BASE 862,54520
#define DAC_BASE 863,54582
#define SYSCFG_BASE 866,54672
#define COMP_BASE 867,54734
#define COMP1_BASE 868,54796
#define COMP2_BASE 869,54858
#define COMP3_BASE 870,54920
#define COMP4_BASE 871,54982
#define COMP5_BASE 872,55044
#define COMP6_BASE 873,55106
#define COMP7_BASE 874,55168
#define OPAMP_BASE 875,55230
#define OPAMP1_BASE 876,55292
#define OPAMP2_BASE 877,55354
#define OPAMP3_BASE 878,55416
#define OPAMP4_BASE 879,55478
#define EXTI_BASE 880,55540
#define TIM1_BASE 881,55602
#define SPI1_BASE 882,55664
#define TIM8_BASE 883,55726
#define USART1_BASE 884,55788
#define TIM15_BASE 885,55850
#define TIM16_BASE 886,55912
#define TIM17_BASE 887,55974
#define DMA1_BASE 890,56064
#define DMA1_Channel1_BASE 891,56126
#define DMA1_Channel2_BASE 892,56188
#define DMA1_Channel3_BASE 893,56250
#define DMA1_Channel4_BASE 894,56312
#define DMA1_Channel5_BASE 895,56374
#define DMA1_Channel6_BASE 896,56436
#define DMA1_Channel7_BASE 897,56498
#define DMA2_BASE 898,56560
#define DMA2_Channel1_BASE 899,56622
#define DMA2_Channel2_BASE 900,56684
#define DMA2_Channel3_BASE 901,56746
#define DMA2_Channel4_BASE 902,56808
#define DMA2_Channel5_BASE 903,56870
#define RCC_BASE 904,56932
#define FLASH_R_BASE 905,56994
#define OB_BASE 906,57093
#define CRC_BASE 907,57191
#define TSC_BASE 908,57253
#define GPIOA_BASE 911,57343
#define GPIOB_BASE 912,57401
#define GPIOC_BASE 913,57459
#define GPIOD_BASE 914,57517
#define GPIOE_BASE 915,57575
#define GPIOF_BASE 916,57633
#define ADC1_BASE 919,57719
#define ADC2_BASE 920,57777
#define ADC1_2_BASE 921,57835
#define ADC3_BASE 922,57893
#define ADC4_BASE 923,57951
#define ADC3_4_BASE 924,58009
#define DBGMCU_BASE 926,58069
#define TIM2 934,58242
#define TIM3 935,58299
#define TIM4 936,58356
#define TIM6 937,58413
#define TIM7 938,58470
#define RTC 939,58527
#define WWDG 940,58583
#define IWDG 941,58641
#define I2S2ext 942,58699
#define SPI2 943,58759
#define SPI3 944,58816
#define I2S3ext 945,58873
#define USART2 946,58933
#define USART3 947,58994
#define UART4 948,59055
#define UART5 949,59115
#define I2C1 950,59175
#define I2C2 951,59232
#define CAN1 952,59289
#define PWR 953,59346
#define DAC 954,59402
#define SYSCFG 955,59458
#define COMP 956,59520
#define COMP1 957,59578
#define COMP2 958,59637
#define COMP3 959,59696
#define COMP4 960,59755
#define COMP5 961,59814
#define COMP6 962,59873
#define COMP7 963,59932
#define OPAMP 964,59991
#define OPAMP1 965,60051
#define OPAMP2 966,60112
#define OPAMP3 967,60173
#define OPAMP4 968,60234
#define EXTI 969,60295
#define TIM1 970,60353
#define SPI1 971,60410
#define TIM8 972,60467
#define USART1 973,60524
#define TIM15 974,60585
#define TIM16 975,60643
#define TIM17 976,60701
#define DBGMCU 977,60759
#define DMA1 978,60821
#define DMA1_Channel1 979,60878
#define DMA1_Channel2 980,60952
#define DMA1_Channel3 981,61026
#define DMA1_Channel4 982,61100
#define DMA1_Channel5 983,61174
#define DMA1_Channel6 984,61248
#define DMA1_Channel7 985,61322
#define DMA2 986,61396
#define DMA2_Channel1 987,61453
#define DMA2_Channel2 988,61527
#define DMA2_Channel3 989,61601
#define DMA2_Channel4 990,61675
#define DMA2_Channel5 991,61749
#define RCC 992,61823
#define FLASH 993,61879
#define OB 994,61941
#define CRC 995,61995
#define TSC 996,62051
#define GPIOA 997,62107
#define GPIOB 998,62166
#define GPIOC 999,62225
#define GPIOD 1000,62284
#define GPIOE 1001,62343
#define GPIOF 1002,62402
#define ADC1 1003,62461
#define ADC2 1004,62518
#define ADC3 1005,62575
#define ADC4 1006,62632
#define ADC1_2 1007,62689
#define ADC3_4 1008,62755
#define ADC_ISR_ADRD 1031,63713
#define ADC_ISR_EOSMP 1032,63801
#define ADC_ISR_EOC 1033,63888
#define ADC_ISR_EOS 1034,63985
#define ADC_ISR_OVR 1035,64095
#define ADC_ISR_JEOC 1036,64174
#define ADC_ISR_JEOS 1037,64272
#define ADC_ISR_AWD1 1038,64383
#define ADC_ISR_AWD2 1039,64472
#define ADC_ISR_AWD3 1040,64561
#define ADC_ISR_JQOVF 1041,64650
#define ADC_IER_RDY 1044,64838
#define ADC_IER_EOSMP 1045,64935
#define ADC_IER_EOC 1046,65034
#define ADC_IER_EOS 1047,65143
#define ADC_IER_OVR 1048,65265
#define ADC_IER_JEOC 1049,65356
#define ADC_IER_JEOS 1050,65466
#define ADC_IER_AWD1 1051,65589
#define ADC_IER_AWD2 1052,65690
#define ADC_IER_AWD3 1053,65791
#define ADC_IER_JQOVF 1054,65892
#define ADC_CR_ADEN 1057,66091
#define ADC_CR_ADDIS 1058,66171
#define ADC_CR_ADSTART 1059,66252
#define ADC_CR_JADSTART 1060,66345
#define ADC_CR_ADSTP 1061,66439
#define ADC_CR_JADSTP 1062,66531
#define ADC_CR_ADVREGEN 1063,66624
#define ADC_CR_ADVREGEN_0 1064,66714
#define ADC_CR_ADVREGEN_1 1065,66794
#define ADC_CR_ADCALDIF 1066,66874
#define ADC_CR_ADCAL 1067,66973
#define ADC_CFGR_DMAEN 1070,67136
#define ADC_CFGR_DMACFG 1071,67210
#define ADC_CFGR_RES 1073,67293
#define ADC_CFGR_RES_0 1074,67372
#define ADC_CFGR_RES_1 1075,67445
#define ADC_CFGR_ALIGN 1077,67520
#define ADC_CFGR_EXTSEL 1079,67601
#define ADC_CFGR_EXTSEL_0 1080,67708
#define ADC_CFGR_EXTSEL_1 1081,67783
#define ADC_CFGR_EXTSEL_2 1082,67858
#define ADC_CFGR_EXTSEL_3 1083,67933
#define ADC_CFGR_EXTEN 1085,68010
#define ADC_CFGR_EXTEN_0 1086,68141
#define ADC_CFGR_EXTEN_1 1087,68216
#define ADC_CFGR_OVRMOD 1089,68293
#define ADC_CFGR_CONT 1090,68369
#define ADC_CFGR_AUTDLY 1091,68489
#define ADC_CFGR_AUTOFF 1092,68575
#define ADC_CFGR_DISCEN 1093,68653
#define ADC_CFGR_DISCNUM 1095,68758
#define ADC_CFGR_DISCNUM_0 1096,68854
#define ADC_CFGR_DISCNUM_1 1097,68931
#define ADC_CFGR_DISCNUM_2 1098,69008
#define ADC_CFGR_JDISCEN 1100,69087
#define ADC_CFGR_JQM 1101,69189
#define ADC_CFGR_AWD1SGL 1102,69268
#define ADC_CFGR_AWD1EN 1103,69388
#define ADC_CFGR_JAWD1EN 1104,69496
#define ADC_CFGR_JAUTO 1105,69605
#define ADC_CFGR_AWD1CH 1107,69706
#define ADC_CFGR_AWD1CH_0 1108,69805
#define ADC_CFGR_AWD1CH_1 1109,69881
#define ADC_CFGR_AWD1CH_2 1110,69958
#define ADC_CFGR_AWD1CH_3 1111,70035
#define ADC_CFGR_AWD1CH_4 1112,70112
#define ADC_SMPR1_SMP0 1115,70276
#define ADC_SMPR1_SMP0_0 1116,70374
#define ADC_SMPR1_SMP0_1 1117,70448
#define ADC_SMPR1_SMP0_2 1118,70522
#define ADC_SMPR1_SMP1 1120,70598
#define ADC_SMPR1_SMP1_0 1121,70696
#define ADC_SMPR1_SMP1_1 1122,70770
#define ADC_SMPR1_SMP1_2 1123,70844
#define ADC_SMPR1_SMP2 1125,70920
#define ADC_SMPR1_SMP2_0 1126,71018
#define ADC_SMPR1_SMP2_1 1127,71092
#define ADC_SMPR1_SMP2_2 1128,71166
#define ADC_SMPR1_SMP3 1130,71242
#define ADC_SMPR1_SMP3_0 1131,71340
#define ADC_SMPR1_SMP3_1 1132,71414
#define ADC_SMPR1_SMP3_2 1133,71488
#define ADC_SMPR1_SMP4 1135,71564
#define ADC_SMPR1_SMP4_0 1136,71662
#define ADC_SMPR1_SMP4_1 1137,71736
#define ADC_SMPR1_SMP4_2 1138,71810
#define ADC_SMPR1_SMP5 1140,71886
#define ADC_SMPR1_SMP5_0 1141,71984
#define ADC_SMPR1_SMP5_1 1142,72058
#define ADC_SMPR1_SMP5_2 1143,72132
#define ADC_SMPR1_SMP6 1145,72208
#define ADC_SMPR1_SMP6_0 1146,72306
#define ADC_SMPR1_SMP6_1 1147,72380
#define ADC_SMPR1_SMP6_2 1148,72454
#define ADC_SMPR1_SMP7 1150,72530
#define ADC_SMPR1_SMP7_0 1151,72628
#define ADC_SMPR1_SMP7_1 1152,72702
#define ADC_SMPR1_SMP7_2 1153,72776
#define ADC_SMPR1_SMP8 1155,72852
#define ADC_SMPR1_SMP8_0 1156,72950
#define ADC_SMPR1_SMP8_1 1157,73024
#define ADC_SMPR1_SMP8_2 1158,73098
#define ADC_SMPR1_SMP9 1160,73174
#define ADC_SMPR1_SMP9_0 1161,73272
#define ADC_SMPR1_SMP9_1 1162,73346
#define ADC_SMPR1_SMP9_2 1163,73420
#define ADC_SMPR2_SMP10 1166,73581
#define ADC_SMPR2_SMP10_0 1167,73681
#define ADC_SMPR2_SMP10_1 1168,73757
#define ADC_SMPR2_SMP10_2 1169,73833
#define ADC_SMPR2_SMP11 1171,73911
#define ADC_SMPR2_SMP11_0 1172,74011
#define ADC_SMPR2_SMP11_1 1173,74087
#define ADC_SMPR2_SMP11_2 1174,74163
#define ADC_SMPR2_SMP12 1176,74241
#define ADC_SMPR2_SMP12_0 1177,74341
#define ADC_SMPR2_SMP12_1 1178,74417
#define ADC_SMPR2_SMP12_2 1179,74493
#define ADC_SMPR2_SMP13 1181,74571
#define ADC_SMPR2_SMP13_0 1182,74671
#define ADC_SMPR2_SMP13_1 1183,74747
#define ADC_SMPR2_SMP13_2 1184,74823
#define ADC_SMPR2_SMP14 1186,74901
#define ADC_SMPR2_SMP14_0 1187,75001
#define ADC_SMPR2_SMP14_1 1188,75077
#define ADC_SMPR2_SMP14_2 1189,75153
#define ADC_SMPR2_SMP15 1191,75231
#define ADC_SMPR2_SMP15_0 1192,75331
#define ADC_SMPR2_SMP15_1 1193,75407
#define ADC_SMPR2_SMP15_2 1194,75483
#define ADC_SMPR2_SMP16 1196,75561
#define ADC_SMPR2_SMP16_0 1197,75661
#define ADC_SMPR2_SMP16_1 1198,75737
#define ADC_SMPR2_SMP16_2 1199,75813
#define ADC_SMPR2_SMP17 1201,75891
#define ADC_SMPR2_SMP17_0 1202,75991
#define ADC_SMPR2_SMP17_1 1203,76067
#define ADC_SMPR2_SMP17_2 1204,76143
#define ADC_SMPR2_SMP18 1206,76221
#define ADC_SMPR2_SMP18_0 1207,76321
#define ADC_SMPR2_SMP18_1 1208,76397
#define ADC_SMPR2_SMP18_2 1209,76473
#define ADC_TR1_LT1 1212,76634
#define ADC_TR1_LT1_0 1213,76732
#define ADC_TR1_LT1_1 1214,76806
#define ADC_TR1_LT1_2 1215,76880
#define ADC_TR1_LT1_3 1216,76954
#define ADC_TR1_LT1_4 1217,77028
#define ADC_TR1_LT1_5 1218,77102
#define ADC_TR1_LT1_6 1219,77176
#define ADC_TR1_LT1_7 1220,77250
#define ADC_TR1_LT1_8 1221,77324
#define ADC_TR1_LT1_9 1222,77398
#define ADC_TR1_LT1_10 1223,77472
#define ADC_TR1_LT1_11 1224,77547
#define ADC_TR1_HT1 1226,77624
#define ADC_TR1_HT1_0 1227,77723
#define ADC_TR1_HT1_1 1228,77797
#define ADC_TR1_HT1_2 1229,77871
#define ADC_TR1_HT1_3 1230,77945
#define ADC_TR1_HT1_4 1231,78019
#define ADC_TR1_HT1_5 1232,78093
#define ADC_TR1_HT1_6 1233,78167
#define ADC_TR1_HT1_7 1234,78241
#define ADC_TR1_HT1_8 1235,78315
#define ADC_TR1_HT1_9 1236,78389
#define ADC_TR1_HT1_10 1237,78463
#define ADC_TR1_HT1_11 1238,78538
#define ADC_TR2_LT2 1241,78698
#define ADC_TR2_LT2_0 1242,78796
#define ADC_TR2_LT2_1 1243,78870
#define ADC_TR2_LT2_2 1244,78944
#define ADC_TR2_LT2_3 1245,79018
#define ADC_TR2_LT2_4 1246,79092
#define ADC_TR2_LT2_5 1247,79166
#define ADC_TR2_LT2_6 1248,79240
#define ADC_TR2_LT2_7 1249,79314
#define ADC_TR2_HT2 1251,79390
#define ADC_TR2_HT2_0 1252,79489
#define ADC_TR2_HT2_1 1253,79563
#define ADC_TR2_HT2_2 1254,79637
#define ADC_TR2_HT2_3 1255,79711
#define ADC_TR2_HT2_4 1256,79785
#define ADC_TR2_HT2_5 1257,79859
#define ADC_TR2_HT2_6 1258,79933
#define ADC_TR2_HT2_7 1259,80007
#define ADC_TR3_LT3 1262,80166
#define ADC_TR3_LT3_0 1263,80264
#define ADC_TR3_LT3_1 1264,80338
#define ADC_TR3_LT3_2 1265,80412
#define ADC_TR3_LT3_3 1266,80486
#define ADC_TR3_LT3_4 1267,80560
#define ADC_TR3_LT3_5 1268,80634
#define ADC_TR3_LT3_6 1269,80708
#define ADC_TR3_LT3_7 1270,80782
#define ADC_TR3_HT3 1272,80858
#define ADC_TR3_HT3_0 1273,80957
#define ADC_TR3_HT3_1 1274,81031
#define ADC_TR3_HT3_2 1275,81105
#define ADC_TR3_HT3_3 1276,81179
#define ADC_TR3_HT3_4 1277,81253
#define ADC_TR3_HT3_5 1278,81327
#define ADC_TR3_HT3_6 1279,81401
#define ADC_TR3_HT3_7 1280,81475
#define ADC_SQR1_L 1283,81635
#define ADC_SQR1_L_0 1284,81731
#define ADC_SQR1_L_1 1285,81803
#define ADC_SQR1_L_2 1286,81875
#define ADC_SQR1_L_3 1287,81947
#define ADC_SQR1_SQ1 1289,82021
#define ADC_SQR1_SQ1_0 1290,82120
#define ADC_SQR1_SQ1_1 1291,82194
#define ADC_SQR1_SQ1_2 1292,82268
#define ADC_SQR1_SQ1_3 1293,82342
#define ADC_SQR1_SQ1_4 1294,82416
#define ADC_SQR1_SQ2 1296,82492
#define ADC_SQR1_SQ2_0 1297,82591
#define ADC_SQR1_SQ2_1 1298,82665
#define ADC_SQR1_SQ2_2 1299,82739
#define ADC_SQR1_SQ2_3 1300,82813
#define ADC_SQR1_SQ2_4 1301,82887
#define ADC_SQR1_SQ3 1303,82963
#define ADC_SQR1_SQ3_0 1304,83062
#define ADC_SQR1_SQ3_1 1305,83136
#define ADC_SQR1_SQ3_2 1306,83210
#define ADC_SQR1_SQ3_3 1307,83284
#define ADC_SQR1_SQ3_4 1308,83358
#define ADC_SQR1_SQ4 1310,83434
#define ADC_SQR1_SQ4_0 1311,83533
#define ADC_SQR1_SQ4_1 1312,83607
#define ADC_SQR1_SQ4_2 1313,83681
#define ADC_SQR1_SQ4_3 1314,83755
#define ADC_SQR1_SQ4_4 1315,83829
#define ADC_SQR2_SQ5 1318,83989
#define ADC_SQR2_SQ5_0 1319,84088
#define ADC_SQR2_SQ5_1 1320,84162
#define ADC_SQR2_SQ5_2 1321,84236
#define ADC_SQR2_SQ5_3 1322,84310
#define ADC_SQR2_SQ5_4 1323,84384
#define ADC_SQR2_SQ6 1325,84460
#define ADC_SQR2_SQ6_0 1326,84559
#define ADC_SQR2_SQ6_1 1327,84633
#define ADC_SQR2_SQ6_2 1328,84707
#define ADC_SQR2_SQ6_3 1329,84781
#define ADC_SQR2_SQ6_4 1330,84855
#define ADC_SQR2_SQ7 1332,84931
#define ADC_SQR2_SQ7_0 1333,85030
#define ADC_SQR2_SQ7_1 1334,85104
#define ADC_SQR2_SQ7_2 1335,85178
#define ADC_SQR2_SQ7_3 1336,85252
#define ADC_SQR2_SQ7_4 1337,85326
#define ADC_SQR2_SQ8 1339,85402
#define ADC_SQR2_SQ8_0 1340,85501
#define ADC_SQR2_SQ8_1 1341,85575
#define ADC_SQR2_SQ8_2 1342,85649
#define ADC_SQR2_SQ8_3 1343,85723
#define ADC_SQR2_SQ8_4 1344,85797
#define ADC_SQR2_SQ9 1346,85873
#define ADC_SQR2_SQ9_0 1347,85972
#define ADC_SQR2_SQ9_1 1348,86046
#define ADC_SQR2_SQ9_2 1349,86120
#define ADC_SQR2_SQ9_3 1350,86194
#define ADC_SQR2_SQ9_4 1351,86268
#define ADC_SQR3_SQ10 1354,86428
#define ADC_SQR3_SQ10_0 1355,86528
#define ADC_SQR3_SQ10_1 1356,86603
#define ADC_SQR3_SQ10_2 1357,86678
#define ADC_SQR3_SQ10_3 1358,86753
#define ADC_SQR3_SQ10_4 1359,86828
#define ADC_SQR3_SQ11 1361,86905
#define ADC_SQR3_SQ11_0 1362,87005
#define ADC_SQR3_SQ11_1 1363,87080
#define ADC_SQR3_SQ11_2 1364,87155
#define ADC_SQR3_SQ11_3 1365,87230
#define ADC_SQR3_SQ11_4 1366,87305
#define ADC_SQR3_SQ12 1368,87382
#define ADC_SQR3_SQ12_0 1369,87482
#define ADC_SQR3_SQ12_1 1370,87557
#define ADC_SQR3_SQ12_2 1371,87632
#define ADC_SQR3_SQ12_3 1372,87707
#define ADC_SQR3_SQ12_4 1373,87782
#define ADC_SQR3_SQ13 1375,87859
#define ADC_SQR3_SQ13_0 1376,87959
#define ADC_SQR3_SQ13_1 1377,88034
#define ADC_SQR3_SQ13_2 1378,88109
#define ADC_SQR3_SQ13_3 1379,88184
#define ADC_SQR3_SQ13_4 1380,88259
#define ADC_SQR3_SQ14 1382,88336
#define ADC_SQR3_SQ14_0 1383,88436
#define ADC_SQR3_SQ14_1 1384,88511
#define ADC_SQR3_SQ14_2 1385,88586
#define ADC_SQR3_SQ14_3 1386,88661
#define ADC_SQR3_SQ14_4 1387,88736
#define ADC_SQR3_SQ15 1390,88897
#define ADC_SQR3_SQ15_0 1391,88997
#define ADC_SQR3_SQ15_1 1392,89072
#define ADC_SQR3_SQ15_2 1393,89147
#define ADC_SQR3_SQ15_3 1394,89222
#define ADC_SQR3_SQ15_4 1395,89297
#define ADC_SQR3_SQ16 1397,89375
#define ADC_SQR3_SQ16_0 1398,89475
#define ADC_SQR3_SQ16_1 1399,89550
#define ADC_SQR3_SQ16_2 1400,89625
#define ADC_SQR3_SQ16_3 1401,89700
#define ADC_SQR3_SQ16_4 1402,89775
#define ADC_DR_RDATA 1404,89932
#define ADC_DR_RDATA_0 1405,90019
#define ADC_DR_RDATA_1 1406,90095
#define ADC_DR_RDATA_2 1407,90171
#define ADC_DR_RDATA_3 1408,90247
#define ADC_DR_RDATA_4 1409,90323
#define ADC_DR_RDATA_5 1410,90399
#define ADC_DR_RDATA_6 1411,90475
#define ADC_DR_RDATA_7 1412,90551
#define ADC_DR_RDATA_8 1413,90627
#define ADC_DR_RDATA_9 1414,90703
#define ADC_DR_RDATA_10 1415,90779
#define ADC_DR_RDATA_11 1416,90856
#define ADC_DR_RDATA_12 1417,90933
#define ADC_DR_RDATA_13 1418,91010
#define ADC_DR_RDATA_14 1419,91087
#define ADC_DR_RDATA_15 1420,91164
#define ADC_JSQR_JL 1423,91327
#define ADC_JSQR_JL_0 1424,91424
#define ADC_JSQR_JL_1 1425,91497
#define ADC_JSQR_JEXTSEL 1427,91572
#define ADC_JSQR_JEXTSEL_0 1428,91682
#define ADC_JSQR_JEXTSEL_1 1429,91760
#define ADC_JSQR_JEXTSEL_2 1430,91838
#define ADC_JSQR_JEXTSEL_3 1431,91916
#define ADC_JSQR_JEXTEN 1433,91996
#define ADC_JSQR_JEXTEN_0 1434,92129
#define ADC_JSQR_JEXTEN_1 1435,92206
#define ADC_JSQR_JSQ1 1437,92285
#define ADC_JSQR_JSQ1_0 1438,92385
#define ADC_JSQR_JSQ1_1 1439,92460
#define ADC_JSQR_JSQ1_2 1440,92535
#define ADC_JSQR_JSQ1_3 1441,92610
#define ADC_JSQR_JSQ1_4 1442,92685
#define ADC_JSQR_JSQ2 1444,92762
#define ADC_JSQR_JSQ2_0 1445,92862
#define ADC_JSQR_JSQ2_1 1446,92937
#define ADC_JSQR_JSQ2_2 1447,93012
#define ADC_JSQR_JSQ2_3 1448,93087
#define ADC_JSQR_JSQ2_4 1449,93162
#define ADC_JSQR_JSQ3 1451,93239
#define ADC_JSQR_JSQ3_0 1452,93339
#define ADC_JSQR_JSQ3_1 1453,93414
#define ADC_JSQR_JSQ3_2 1454,93489
#define ADC_JSQR_JSQ3_3 1455,93564
#define ADC_JSQR_JSQ3_4 1456,93639
#define ADC_JSQR_JSQ4 1458,93716
#define ADC_JSQR_JSQ4_0 1459,93816
#define ADC_JSQR_JSQ4_1 1460,93891
#define ADC_JSQR_JSQ4_2 1461,93966
#define ADC_JSQR_JSQ4_3 1462,94041
#define ADC_JSQR_JSQ4_4 1463,94116
#define ADC_OFR1_OFFSET1 1466,94277
#define ADC_OFR1_OFFSET1_0 1467,94404
#define ADC_OFR1_OFFSET1_1 1468,94482
#define ADC_OFR1_OFFSET1_2 1469,94560
#define ADC_OFR1_OFFSET1_3 1470,94638
#define ADC_OFR1_OFFSET1_4 1471,94716
#define ADC_OFR1_OFFSET1_5 1472,94794
#define ADC_OFR1_OFFSET1_6 1473,94872
#define ADC_OFR1_OFFSET1_7 1474,94950
#define ADC_OFR1_OFFSET1_8 1475,95028
#define ADC_OFR1_OFFSET1_9 1476,95106
#define ADC_OFR1_OFFSET1_10 1477,95184
#define ADC_OFR1_OFFSET1_11 1478,95263
#define ADC_OFR1_OFFSET1_CH 1480,95344
#define ADC_OFR1_OFFSET1_CH_0 1481,95452
#define ADC_OFR1_OFFSET1_CH_1 1482,95536
#define ADC_OFR1_OFFSET1_CH_2 1483,95620
#define ADC_OFR1_OFFSET1_CH_3 1484,95704
#define ADC_OFR1_OFFSET1_CH_4 1485,95788
#define ADC_OFR1_OFFSET1_EN 1487,95874
#define ADC_OFR2_OFFSET2 1490,96040
#define ADC_OFR2_OFFSET2_0 1491,96167
#define ADC_OFR2_OFFSET2_1 1492,96245
#define ADC_OFR2_OFFSET2_2 1493,96323
#define ADC_OFR2_OFFSET2_3 1494,96401
#define ADC_OFR2_OFFSET2_4 1495,96479
#define ADC_OFR2_OFFSET2_5 1496,96557
#define ADC_OFR2_OFFSET2_6 1497,96635
#define ADC_OFR2_OFFSET2_7 1498,96713
#define ADC_OFR2_OFFSET2_8 1499,96791
#define ADC_OFR2_OFFSET2_9 1500,96869
#define ADC_OFR2_OFFSET2_10 1501,96947
#define ADC_OFR2_OFFSET2_11 1502,97026
#define ADC_OFR2_OFFSET2_CH 1504,97107
#define ADC_OFR2_OFFSET2_CH_0 1505,97215
#define ADC_OFR2_OFFSET2_CH_1 1506,97299
#define ADC_OFR2_OFFSET2_CH_2 1507,97383
#define ADC_OFR2_OFFSET2_CH_3 1508,97467
#define ADC_OFR2_OFFSET2_CH_4 1509,97551
#define ADC_OFR2_OFFSET2_EN 1511,97637
#define ADC_OFR3_OFFSET3 1514,97803
#define ADC_OFR3_OFFSET3_0 1515,97930
#define ADC_OFR3_OFFSET3_1 1516,98008
#define ADC_OFR3_OFFSET3_2 1517,98086
#define ADC_OFR3_OFFSET3_3 1518,98164
#define ADC_OFR3_OFFSET3_4 1519,98242
#define ADC_OFR3_OFFSET3_5 1520,98320
#define ADC_OFR3_OFFSET3_6 1521,98398
#define ADC_OFR3_OFFSET3_7 1522,98476
#define ADC_OFR3_OFFSET3_8 1523,98554
#define ADC_OFR3_OFFSET3_9 1524,98632
#define ADC_OFR3_OFFSET3_10 1525,98710
#define ADC_OFR3_OFFSET3_11 1526,98789
#define ADC_OFR3_OFFSET3_CH 1528,98870
#define ADC_OFR3_OFFSET3_CH_0 1529,98978
#define ADC_OFR3_OFFSET3_CH_1 1530,99062
#define ADC_OFR3_OFFSET3_CH_2 1531,99146
#define ADC_OFR3_OFFSET3_CH_3 1532,99230
#define ADC_OFR3_OFFSET3_CH_4 1533,99314
#define ADC_OFR3_OFFSET3_EN 1535,99400
#define ADC_OFR4_OFFSET4 1538,99566
#define ADC_OFR4_OFFSET4_0 1539,99693
#define ADC_OFR4_OFFSET4_1 1540,99771
#define ADC_OFR4_OFFSET4_2 1541,99849
#define ADC_OFR4_OFFSET4_3 1542,99927
#define ADC_OFR4_OFFSET4_4 1543,100005
#define ADC_OFR4_OFFSET4_5 1544,100083
#define ADC_OFR4_OFFSET4_6 1545,100161
#define ADC_OFR4_OFFSET4_7 1546,100239
#define ADC_OFR4_OFFSET4_8 1547,100317
#define ADC_OFR4_OFFSET4_9 1548,100395
#define ADC_OFR4_OFFSET4_10 1549,100473
#define ADC_OFR4_OFFSET4_11 1550,100552
#define ADC_OFR4_OFFSET4_CH 1552,100633
#define ADC_OFR4_OFFSET4_CH_0 1553,100741
#define ADC_OFR4_OFFSET4_CH_1 1554,100825
#define ADC_OFR4_OFFSET4_CH_2 1555,100909
#define ADC_OFR4_OFFSET4_CH_3 1556,100993
#define ADC_OFR4_OFFSET4_CH_4 1557,101077
#define ADC_OFR4_OFFSET4_EN 1559,101163
#define ADC_JDR1_JDATA 1562,101329
#define ADC_JDR1_JDATA_0 1563,101407
#define ADC_JDR1_JDATA_1 1564,101483
#define ADC_JDR1_JDATA_2 1565,101559
#define ADC_JDR1_JDATA_3 1566,101635
#define ADC_JDR1_JDATA_4 1567,101711
#define ADC_JDR1_JDATA_5 1568,101787
#define ADC_JDR1_JDATA_6 1569,101863
#define ADC_JDR1_JDATA_7 1570,101939
#define ADC_JDR1_JDATA_8 1571,102015
#define ADC_JDR1_JDATA_9 1572,102091
#define ADC_JDR1_JDATA_10 1573,102167
#define ADC_JDR1_JDATA_11 1574,102244
#define ADC_JDR1_JDATA_12 1575,102321
#define ADC_JDR1_JDATA_13 1576,102398
#define ADC_JDR1_JDATA_14 1577,102475
#define ADC_JDR1_JDATA_15 1578,102552
#define ADC_JDR2_JDATA 1581,102715
#define ADC_JDR2_JDATA_0 1582,102793
#define ADC_JDR2_JDATA_1 1583,102869
#define ADC_JDR2_JDATA_2 1584,102945
#define ADC_JDR2_JDATA_3 1585,103021
#define ADC_JDR2_JDATA_4 1586,103097
#define ADC_JDR2_JDATA_5 1587,103173
#define ADC_JDR2_JDATA_6 1588,103249
#define ADC_JDR2_JDATA_7 1589,103325
#define ADC_JDR2_JDATA_8 1590,103401
#define ADC_JDR2_JDATA_9 1591,103477
#define ADC_JDR2_JDATA_10 1592,103553
#define ADC_JDR2_JDATA_11 1593,103630
#define ADC_JDR2_JDATA_12 1594,103707
#define ADC_JDR2_JDATA_13 1595,103784
#define ADC_JDR2_JDATA_14 1596,103861
#define ADC_JDR2_JDATA_15 1597,103938
#define ADC_JDR3_JDATA 1600,104101
#define ADC_JDR3_JDATA_0 1601,104179
#define ADC_JDR3_JDATA_1 1602,104255
#define ADC_JDR3_JDATA_2 1603,104331
#define ADC_JDR3_JDATA_3 1604,104407
#define ADC_JDR3_JDATA_4 1605,104483
#define ADC_JDR3_JDATA_5 1606,104559
#define ADC_JDR3_JDATA_6 1607,104635
#define ADC_JDR3_JDATA_7 1608,104711
#define ADC_JDR3_JDATA_8 1609,104787
#define ADC_JDR3_JDATA_9 1610,104863
#define ADC_JDR3_JDATA_10 1611,104939
#define ADC_JDR3_JDATA_11 1612,105016
#define ADC_JDR3_JDATA_12 1613,105093
#define ADC_JDR3_JDATA_13 1614,105170
#define ADC_JDR3_JDATA_14 1615,105247
#define ADC_JDR3_JDATA_15 1616,105324
#define ADC_JDR4_JDATA 1619,105487
#define ADC_JDR4_JDATA_0 1620,105565
#define ADC_JDR4_JDATA_1 1621,105641
#define ADC_JDR4_JDATA_2 1622,105717
#define ADC_JDR4_JDATA_3 1623,105793
#define ADC_JDR4_JDATA_4 1624,105869
#define ADC_JDR4_JDATA_5 1625,105945
#define ADC_JDR4_JDATA_6 1626,106021
#define ADC_JDR4_JDATA_7 1627,106097
#define ADC_JDR4_JDATA_8 1628,106173
#define ADC_JDR4_JDATA_9 1629,106249
#define ADC_JDR4_JDATA_10 1630,106325
#define ADC_JDR4_JDATA_11 1631,106402
#define ADC_JDR4_JDATA_12 1632,106479
#define ADC_JDR4_JDATA_13 1633,106556
#define ADC_JDR4_JDATA_14 1634,106633
#define ADC_JDR4_JDATA_15 1635,106710
#define ADC_AWD2CR_AWD2CH 1638,106875
#define ADC_AWD2CR_AWD2CH_0 1639,106976
#define ADC_AWD2CR_AWD2CH_1 1640,107054
#define ADC_AWD2CR_AWD2CH_2 1641,107132
#define ADC_AWD2CR_AWD2CH_3 1642,107210
#define ADC_AWD2CR_AWD2CH_4 1643,107288
#define ADC_AWD2CR_AWD2CH_5 1644,107366
#define ADC_AWD2CR_AWD2CH_6 1645,107444
#define ADC_AWD2CR_AWD2CH_7 1646,107522
#define ADC_AWD2CR_AWD2CH_8 1647,107600
#define ADC_AWD2CR_AWD2CH_9 1648,107678
#define ADC_AWD2CR_AWD2CH_10 1649,107756
#define ADC_AWD2CR_AWD2CH_11 1650,107835
#define ADC_AWD2CR_AWD2CH_12 1651,107914
#define ADC_AWD2CR_AWD2CH_13 1652,107993
#define ADC_AWD2CR_AWD2CH_14 1653,108072
#define ADC_AWD2CR_AWD2CH_15 1654,108151
#define ADC_AWD2CR_AWD2CH_16 1655,108230
#define ADC_AWD2CR_AWD2CH_17 1656,108309
#define ADC_AWD3CR_AWD3CH 1659,108476
#define ADC_AWD3CR_AWD3CH_0 1660,108577
#define ADC_AWD3CR_AWD3CH_1 1661,108655
#define ADC_AWD3CR_AWD3CH_2 1662,108733
#define ADC_AWD3CR_AWD3CH_3 1663,108811
#define ADC_AWD3CR_AWD3CH_4 1664,108889
#define ADC_AWD3CR_AWD3CH_5 1665,108967
#define ADC_AWD3CR_AWD3CH_6 1666,109045
#define ADC_AWD3CR_AWD3CH_7 1667,109123
#define ADC_AWD3CR_AWD3CH_8 1668,109201
#define ADC_AWD3CR_AWD3CH_9 1669,109279
#define ADC_AWD3CR_AWD3CH_10 1670,109357
#define ADC_AWD3CR_AWD3CH_11 1671,109436
#define ADC_AWD3CR_AWD3CH_12 1672,109515
#define ADC_AWD3CR_AWD3CH_13 1673,109594
#define ADC_AWD3CR_AWD3CH_14 1674,109673
#define ADC_AWD3CR_AWD3CH_15 1675,109752
#define ADC_AWD3CR_AWD3CH_16 1676,109831
#define ADC_AWD3CR_AWD3CH_17 1677,109910
#define ADC_DIFSEL_DIFSEL 1680,110077
#define ADC_DIFSEL_DIFSEL_0 1681,110182
#define ADC_DIFSEL_DIFSEL_1 1682,110260
#define ADC_DIFSEL_DIFSEL_2 1683,110338
#define ADC_DIFSEL_DIFSEL_3 1684,110416
#define ADC_DIFSEL_DIFSEL_4 1685,110494
#define ADC_DIFSEL_DIFSEL_5 1686,110572
#define ADC_DIFSEL_DIFSEL_6 1687,110650
#define ADC_DIFSEL_DIFSEL_7 1688,110728
#define ADC_DIFSEL_DIFSEL_8 1689,110806
#define ADC_DIFSEL_DIFSEL_9 1690,110884
#define ADC_DIFSEL_DIFSEL_10 1691,110962
#define ADC_DIFSEL_DIFSEL_11 1692,111041
#define ADC_DIFSEL_DIFSEL_12 1693,111120
#define ADC_DIFSEL_DIFSEL_13 1694,111199
#define ADC_DIFSEL_DIFSEL_14 1695,111278
#define ADC_DIFSEL_DIFSEL_15 1696,111357
#define ADC_DIFSEL_DIFSEL_16 1697,111436
#define ADC_DIFSEL_DIFSEL_17 1698,111515
#define ADC_CALFACT_CALFACT_S 1701,111683
#define ADC_CALFACT_CALFACT_S_0 1702,111792
#define ADC_CALFACT_CALFACT_S_1 1703,111876
#define ADC_CALFACT_CALFACT_S_2 1704,111960
#define ADC_CALFACT_CALFACT_S_3 1705,112044
#define ADC_CALFACT_CALFACT_S_4 1706,112128
#define ADC_CALFACT_CALFACT_S_5 1707,112212
#define ADC_CALFACT_CALFACT_S_6 1708,112296
#define ADC_CALFACT_CALFACT_D 1709,112380
#define ADC_CALFACT_CALFACT_D_0 1710,112489
#define ADC_CALFACT_CALFACT_D_1 1711,112573
#define ADC_CALFACT_CALFACT_D_2 1712,112657
#define ADC_CALFACT_CALFACT_D_3 1713,112741
#define ADC_CALFACT_CALFACT_D_4 1714,112825
#define ADC_CALFACT_CALFACT_D_5 1715,112909
#define ADC_CALFACT_CALFACT_D_6 1716,112993
#define ADC12_CSR_ADRDY_MST 1720,113246
#define ADC12_CSR_ADRDY_EOSMP_MST 1721,113331
#define ADC12_CSR_ADRDY_EOC_MST 1722,113444
#define ADC12_CSR_ADRDY_EOS_MST 1723,113556
#define ADC12_CSR_ADRDY_OVR_MST 1724,113671
#define ADC12_CSR_ADRDY_JEOC_MST 1725,113770
#define ADC12_CSR_ADRDY_JEOS_MST 1726,113883
#define ADC12_CSR_AWD1_MST 1727,113999
#define ADC12_CSR_AWD2_MST 1728,114108
#define ADC12_CSR_AWD3_MST 1729,114217
#define ADC12_CSR_JQOVF_MST 1730,114326
#define ADC12_CSR_ADRDY_SLV 1731,114449
#define ADC12_CSR_ADRDY_EOSMP_SLV 1732,114533
#define ADC12_CSR_ADRDY_EOC_SLV 1733,114645
#define ADC12_CSR_ADRDY_EOS_SLV 1734,114756
#define ADC12_CSR_ADRDY_OVR_SLV 1735,114870
#define ADC12_CSR_ADRDY_JEOC_SLV 1736,114968
#define ADC12_CSR_ADRDY_JEOS_SLV 1737,115080
#define ADC12_CSR_AWD1_SLV 1738,115195
#define ADC12_CSR_AWD2_SLV 1739,115303
#define ADC12_CSR_AWD3_SLV 1740,115411
#define ADC12_CSR_JQOVF_SLV 1741,115519
#define ADC34_CSR_ADRDY_MST 1744,115728
#define ADC34_CSR_ADRDY_EOSMP_MST 1745,115813
#define ADC34_CSR_ADRDY_EOC_MST 1746,115926
#define ADC34_CSR_ADRDY_EOS_MST 1747,116038
#define ADC34_CSR_ADRDY_OVR_MST 1748,116153
#define ADC34_CSR_ADRDY_JEOC_MST 1749,116252
#define ADC34_CSR_ADRDY_JEOS_MST 1750,116365
#define ADC34_CSR_AWD1_MST 1751,116481
#define ADC34_CSR_AWD2_MST 1752,116590
#define ADC34_CSR_AWD3_MST 1753,116699
#define ADC34_CSR_JQOVF_MST 1754,116808
#define ADC34_CSR_ADRDY_SLV 1755,116931
#define ADC34_CSR_ADRDY_EOSMP_SLV 1756,117015
#define ADC34_CSR_ADRDY_EOC_SLV 1757,117127
#define ADC34_CSR_ADRDY_EOS_SLV 1758,117238
#define ADC12_CSR_ADRDY_OVR_SLV 1759,117352
#define ADC34_CSR_ADRDY_JEOC_SLV 1760,117450
#define ADC34_CSR_ADRDY_JEOS_SLV 1761,117562
#define ADC34_CSR_AWD1_SLV 1762,117677
#define ADC34_CSR_AWD2_SLV 1763,117785
#define ADC34_CSR_AWD3_SLV 1764,117893
#define ADC34_CSR_JQOVF_SLV 1765,118001
#define ADC12_CCR_MULTI 1768,118208
#define ADC12_CCR_MULTI_0 1769,118301
#define ADC12_CCR_MULTI_1 1770,118381
#define ADC12_CCR_MULTI_2 1771,118461
#define ADC12_CCR_MULTI_3 1772,118541
#define ADC12_CCR_MULTI_4 1773,118621
#define ADC12_CCR_DELAY 1774,118701
#define ADC12_CCR_DELAY_0 1775,118801
#define ADC12_CCR_DELAY_1 1776,118881
#define ADC12_CCR_DELAY_2 1777,118961
#define ADC12_CCR_DELAY_3 1778,119041
#define ADC12_CCR_DMACFG 1779,119121
#define ADC12_CCR_MDMA 1780,119226
#define ADC12_CCR_MDMA_0 1781,119322
#define ADC12_CCR_MDMA_1 1782,119401
#define ADC12_CCR_CKMODE 1783,119480
#define ADC12_CCR_CKMODE_0 1784,119563
#define ADC12_CCR_CKMODE_1 1785,119644
#define ADC12_CCR_VREFEN 1786,119725
#define ADC12_CCR_TSEN 1787,119808
#define ADC12_CCR_VBATEN 1788,119902
#define ADC34_CCR_MULTI 1791,120067
#define ADC34_CCR_MULTI_0 1792,120160
#define ADC34_CCR_MULTI_1 1793,120240
#define ADC34_CCR_MULTI_2 1794,120320
#define ADC34_CCR_MULTI_3 1795,120400
#define ADC34_CCR_MULTI_4 1796,120480
#define ADC34_CCR_DELAY 1798,120562
#define ADC34_CCR_DELAY_0 1799,120662
#define ADC34_CCR_DELAY_1 1800,120742
#define ADC34_CCR_DELAY_2 1801,120822
#define ADC34_CCR_DELAY_3 1802,120902
#define ADC34_CCR_DMACFG 1804,120984
#define ADC34_CCR_MDMA 1805,121089
#define ADC34_CCR_MDMA_0 1806,121185
#define ADC34_CCR_MDMA_1 1807,121264
#define ADC34_CCR_CKMODE 1809,121345
#define ADC34_CCR_CKMODE_0 1810,121428
#define ADC34_CCR_CKMODE_1 1811,121509
#define ADC34_CCR_VREFEN 1813,121592
#define ADC34_CCR_TSEN 1814,121675
#define ADC34_CCR_VBATEN 1815,121769
#define ADC12_CDR_RDATA_MST 1818,121934
#define ADC12_CDR_RDATA_MST_0 1819,122033
#define ADC12_CDR_RDATA_MST_1 1820,122117
#define ADC12_CDR_RDATA_MST_2 1821,122201
#define ADC12_CDR_RDATA_MST_3 1822,122285
#define ADC12_CDR_RDATA_MST_4 1823,122369
#define ADC12_CDR_RDATA_MST_5 1824,122453
#define ADC12_CDR_RDATA_MST_6 1825,122537
#define ADC12_CDR_RDATA_MST_7 1826,122621
#define ADC12_CDR_RDATA_MST_8 1827,122705
#define ADC12_CDR_RDATA_MST_9 1828,122789
#define ADC12_CDR_RDATA_MST_10 1829,122873
#define ADC12_CDR_RDATA_MST_11 1830,122958
#define ADC12_CDR_RDATA_MST_12 1831,123043
#define ADC12_CDR_RDATA_MST_13 1832,123128
#define ADC12_CDR_RDATA_MST_14 1833,123213
#define ADC12_CDR_RDATA_MST_15 1834,123298
#define ADC12_CDR_RDATA_SLV 1836,123385
#define ADC12_CDR_RDATA_SLV_0 1837,123484
#define ADC12_CDR_RDATA_SLV_1 1838,123568
#define ADC12_CDR_RDATA_SLV_2 1839,123652
#define ADC12_CDR_RDATA_SLV_3 1840,123736
#define ADC12_CDR_RDATA_SLV_4 1841,123820
#define ADC12_CDR_RDATA_SLV_5 1842,123904
#define ADC12_CDR_RDATA_SLV_6 1843,123988
#define ADC12_CDR_RDATA_SLV_7 1844,124072
#define ADC12_CDR_RDATA_SLV_8 1845,124156
#define ADC12_CDR_RDATA_SLV_9 1846,124240
#define ADC12_CDR_RDATA_SLV_10 1847,124324
#define ADC12_CDR_RDATA_SLV_11 1848,124409
#define ADC12_CDR_RDATA_SLV_12 1849,124494
#define ADC12_CDR_RDATA_SLV_13 1850,124579
#define ADC12_CDR_RDATA_SLV_14 1851,124664
#define ADC12_CDR_RDATA_SLV_15 1852,124749
#define ADC34_CDR_RDATA_MST 1855,124919
#define ADC34_CDR_RDATA_MST_0 1856,125018
#define ADC34_CDR_RDATA_MST_1 1857,125102
#define ADC34_CDR_RDATA_MST_2 1858,125186
#define ADC34_CDR_RDATA_MST_3 1859,125270
#define ADC34_CDR_RDATA_MST_4 1860,125354
#define ADC34_CDR_RDATA_MST_5 1861,125438
#define ADC34_CDR_RDATA_MST_6 1862,125522
#define ADC34_CDR_RDATA_MST_7 1863,125606
#define ADC34_CDR_RDATA_MST_8 1864,125690
#define ADC34_CDR_RDATA_MST_9 1865,125774
#define ADC34_CDR_RDATA_MST_10 1866,125858
#define ADC34_CDR_RDATA_MST_11 1867,125943
#define ADC34_CDR_RDATA_MST_12 1868,126028
#define ADC34_CDR_RDATA_MST_13 1869,126113
#define ADC34_CDR_RDATA_MST_14 1870,126198
#define ADC34_CDR_RDATA_MST_15 1871,126283
#define ADC34_CDR_RDATA_SLV 1873,126370
#define ADC34_CDR_RDATA_SLV_0 1874,126469
#define ADC34_CDR_RDATA_SLV_1 1875,126553
#define ADC34_CDR_RDATA_SLV_2 1876,126637
#define ADC34_CDR_RDATA_SLV_3 1877,126721
#define ADC34_CDR_RDATA_SLV_4 1878,126805
#define ADC34_CDR_RDATA_SLV_5 1879,126889
#define ADC34_CDR_RDATA_SLV_6 1880,126973
#define ADC34_CDR_RDATA_SLV_7 1881,127057
#define ADC34_CDR_RDATA_SLV_8 1882,127141
#define ADC34_CDR_RDATA_SLV_9 1883,127225
#define ADC34_CDR_RDATA_SLV_10 1884,127309
#define ADC34_CDR_RDATA_SLV_11 1885,127394
#define ADC34_CDR_RDATA_SLV_12 1886,127479
#define ADC34_CDR_RDATA_SLV_13 1887,127564
#define ADC34_CDR_RDATA_SLV_14 1888,127649
#define ADC34_CDR_RDATA_SLV_15 1889,127734
#define COMP1_CSR_COMP1EN 1897,128313
#define COMP1_CSR_COMP1SW1 1898,128398
#define COMP1_CSR_COMP1MODE 1899,128495
#define COMP1_CSR_COMP1MODE_0 1900,128584
#define COMP1_CSR_COMP1MODE_1 1901,128679
#define COMP1_CSR_COMP1INSEL 1902,128774
#define COMP1_CSR_COMP1INSEL_0 1903,128875
#define COMP1_CSR_COMP1INSEL_1 1904,128982
#define COMP1_CSR_COMP1INSEL_2 1905,129089
#define COMP1_CSR_COMP1NONINSEL 1906,129196
#define COMP1_CSR_COMP1OUTSEL 1907,129301
#define COMP1_CSR_COMP1OUTSEL_0 1908,129393
#define COMP1_CSR_COMP1OUTSEL_1 1909,129491
#define COMP1_CSR_COMP1OUTSEL_2 1910,129589
#define COMP1_CSR_COMP1OUTSEL_3 1911,129687
#define COMP1_CSR_COMP1POL 1912,129785
#define COMP1_CSR_COMP1HYST 1913,129879
#define COMP1_CSR_COMP1HYST_0 1914,129968
#define COMP1_CSR_COMP1HYST_1 1915,130063
#define COMP1_CSR_COMP1BLANKING 1916,130158
#define COMP1_CSR_COMP1BLANKING_0 1917,130245
#define COMP1_CSR_COMP1BLANKING_1 1918,130338
#define COMP1_CSR_COMP1BLANKING_2 1919,130431
#define COMP1_CSR_COMP1OUT 1920,130524
#define COMP1_CSR_COMP1LOCK 1921,130615
#define COMP2_CSR_COMP2EN 1924,130782
#define COMP2_CSR_COMP2MODE 1925,130867
#define COMP2_CSR_COMP2MODE_0 1926,130956
#define COMP2_CSR_COMP2MODE_1 1927,131051
#define COMP2_CSR_COMP2INSEL 1928,131146
#define COMP2_CSR_COMP2INSEL_0 1929,131247
#define COMP2_CSR_COMP2INSEL_1 1930,131354
#define COMP2_CSR_COMP2INSEL_2 1931,131461
#define COMP2_CSR_COMP2NONINSEL 1932,131568
#define COMP2_CSR_COMP2WNDWEN 1933,131673
#define COMP2_CSR_COMP2OUTSEL 1934,131770
#define COMP2_CSR_COMP2OUTSEL_0 1935,131862
#define COMP2_CSR_COMP2OUTSEL_1 1936,131960
#define COMP2_CSR_COMP2OUTSEL_2 1937,132058
#define COMP2_CSR_COMP2OUTSEL_3 1938,132156
#define COMP2_CSR_COMP2POL 1939,132254
#define COMP2_CSR_COMP2HYST 1940,132348
#define COMP2_CSR_COMP2HYST_0 1941,132437
#define COMP2_CSR_COMP2HYST_1 1942,132532
#define COMP2_CSR_COMP2BLANKING 1943,132627
#define COMP2_CSR_COMP2BLANKING_0 1944,132714
#define COMP2_CSR_COMP2BLANKING_1 1945,132807
#define COMP2_CSR_COMP2BLANKING_2 1946,132900
#define COMP2_CSR_COMP2OUT 1947,132993
#define COMP2_CSR_COMP2LOCK 1948,133084
#define COMP3_CSR_COMP3EN 1951,133251
#define COMP3_CSR_COMP3MODE 1952,133336
#define COMP3_CSR_COMP3MODE_0 1953,133425
#define COMP3_CSR_COMP3MODE_1 1954,133520
#define COMP3_CSR_COMP3INSEL 1955,133615
#define COMP3_CSR_COMP3INSEL_0 1956,133716
#define COMP3_CSR_COMP3INSEL_1 1957,133823
#define COMP3_CSR_COMP3INSEL_2 1958,133930
#define COMP3_CSR_COMP3NONINSEL 1959,134037
#define COMP3_CSR_COMP3OUTSEL 1960,134142
#define COMP3_CSR_COMP3OUTSEL_0 1961,134234
#define COMP3_CSR_COMP3OUTSEL_1 1962,134332
#define COMP3_CSR_COMP3OUTSEL_2 1963,134430
#define COMP3_CSR_COMP3OUTSEL_3 1964,134528
#define COMP3_CSR_COMP3POL 1965,134626
#define COMP3_CSR_COMP3HYST 1966,134720
#define COMP3_CSR_COMP3HYST_0 1967,134809
#define COMP3_CSR_COMP3HYST_1 1968,134904
#define COMP3_CSR_COMP3BLANKING 1969,134999
#define COMP3_CSR_COMP3BLANKING_0 1970,135086
#define COMP3_CSR_COMP3BLANKING_1 1971,135179
#define COMP3_CSR_COMP3BLANKING_2 1972,135272
#define COMP3_CSR_COMP3OUT 1973,135365
#define COMP3_CSR_COMP3LOCK 1974,135456
#define COMP4_CSR_COMP4EN 1977,135623
#define COMP4_CSR_COMP4MODE 1978,135708
#define COMP4_CSR_COMP4MODE_0 1979,135797
#define COMP4_CSR_COMP4MODE_1 1980,135892
#define COMP4_CSR_COMP4INSEL 1981,135987
#define COMP4_CSR_COMP4INSEL_0 1982,136088
#define COMP4_CSR_COMP4INSEL_1 1983,136195
#define COMP4_CSR_COMP4INSEL_2 1984,136302
#define COMP4_CSR_COMP4NONINSEL 1985,136409
#define COMP4_CSR_COMP4WNDWEN 1986,136514
#define COMP4_CSR_COMP4OUTSEL 1987,136611
#define COMP4_CSR_COMP4OUTSEL_0 1988,136703
#define COMP4_CSR_COMP4OUTSEL_1 1989,136801
#define COMP4_CSR_COMP4OUTSEL_2 1990,136899
#define COMP4_CSR_COMP4OUTSEL_3 1991,136997
#define COMP4_CSR_COMP4POL 1992,137095
#define COMP4_CSR_COMP4HYST 1993,137189
#define COMP4_CSR_COMP4HYST_0 1994,137278
#define COMP4_CSR_COMP4HYST_1 1995,137373
#define COMP4_CSR_COMP4BLANKING 1996,137468
#define COMP4_CSR_COMP4BLANKING_0 1997,137555
#define COMP4_CSR_COMP4BLANKING_1 1998,137648
#define COMP4_CSR_COMP4BLANKING_2 1999,137741
#define COMP4_CSR_COMP4OUT 2000,137834
#define COMP4_CSR_COMP4LOCK 2001,137925
#define COMP5_CSR_COMP5EN 2004,138092
#define COMP5_CSR_COMP5MODE 2005,138177
#define COMP5_CSR_COMP5MODE_0 2006,138266
#define COMP5_CSR_COMP5MODE_1 2007,138361
#define COMP5_CSR_COMP5INSEL 2008,138456
#define COMP5_CSR_COMP5INSEL_0 2009,138557
#define COMP5_CSR_COMP5INSEL_1 2010,138664
#define COMP5_CSR_COMP5INSEL_2 2011,138771
#define COMP5_CSR_COMP5NONINSEL 2012,138878
#define COMP5_CSR_COMP5OUTSEL 2013,138983
#define COMP5_CSR_COMP5OUTSEL_0 2014,139075
#define COMP5_CSR_COMP5OUTSEL_1 2015,139173
#define COMP5_CSR_COMP5OUTSEL_2 2016,139271
#define COMP5_CSR_COMP5OUTSEL_3 2017,139369
#define COMP5_CSR_COMP5POL 2018,139467
#define COMP5_CSR_COMP5HYST 2019,139561
#define COMP5_CSR_COMP5HYST_0 2020,139650
#define COMP5_CSR_COMP5HYST_1 2021,139745
#define COMP5_CSR_COMP5BLANKING 2022,139840
#define COMP5_CSR_COMP5BLANKING_0 2023,139927
#define COMP5_CSR_COMP5BLANKING_1 2024,140020
#define COMP5_CSR_COMP5BLANKING_2 2025,140113
#define COMP5_CSR_COMP5OUT 2026,140206
#define COMP5_CSR_COMP5LOCK 2027,140297
#define COMP6_CSR_COMP6EN 2030,140464
#define COMP6_CSR_COMP6MODE 2031,140549
#define COMP6_CSR_COMP6MODE_0 2032,140638
#define COMP6_CSR_COMP6MODE_1 2033,140733
#define COMP6_CSR_COMP6INSEL 2034,140828
#define COMP6_CSR_COMP6INSEL_0 2035,140929
#define COMP6_CSR_COMP6INSEL_1 2036,141036
#define COMP6_CSR_COMP6INSEL_2 2037,141143
#define COMP6_CSR_COMP6NONINSEL 2038,141250
#define COMP6_CSR_COMP6WNDWEN 2039,141355
#define COMP6_CSR_COMP6OUTSEL 2040,141452
#define COMP6_CSR_COMP6OUTSEL_0 2041,141544
#define COMP6_CSR_COMP6OUTSEL_1 2042,141642
#define COMP6_CSR_COMP6OUTSEL_2 2043,141740
#define COMP6_CSR_COMP6OUTSEL_3 2044,141838
#define COMP6_CSR_COMP6POL 2045,141936
#define COMP6_CSR_COMP6HYST 2046,142030
#define COMP6_CSR_COMP6HYST_0 2047,142119
#define COMP6_CSR_COMP6HYST_1 2048,142214
#define COMP6_CSR_COMP6BLANKING 2049,142309
#define COMP6_CSR_COMP6BLANKING_0 2050,142396
#define COMP6_CSR_COMP6BLANKING_1 2051,142489
#define COMP6_CSR_COMP6BLANKING_2 2052,142582
#define COMP6_CSR_COMP6OUT 2053,142675
#define COMP6_CSR_COMP6LOCK 2054,142766
#define COMP7_CSR_COMP7EN 2057,142933
#define COMP7_CSR_COMP7MODE 2058,143018
#define COMP7_CSR_COMP7MODE_0 2059,143107
#define COMP7_CSR_COMP7MODE_1 2060,143202
#define COMP7_CSR_COMP7INSEL 2061,143297
#define COMP7_CSR_COMP7INSEL_0 2062,143398
#define COMP7_CSR_COMP7INSEL_1 2063,143505
#define COMP7_CSR_COMP7INSEL_2 2064,143612
#define COMP7_CSR_COMP7NONINSEL 2065,143719
#define COMP7_CSR_COMP7OUTSEL 2066,143824
#define COMP7_CSR_COMP7OUTSEL_0 2067,143916
#define COMP7_CSR_COMP7OUTSEL_1 2068,144014
#define COMP7_CSR_COMP7OUTSEL_2 2069,144112
#define COMP7_CSR_COMP7OUTSEL_3 2070,144210
#define COMP7_CSR_COMP7POL 2071,144308
#define COMP7_CSR_COMP7HYST 2072,144402
#define COMP7_CSR_COMP7HYST_0 2073,144491
#define COMP7_CSR_COMP7HYST_1 2074,144586
#define COMP7_CSR_COMP7BLANKING 2075,144681
#define COMP7_CSR_COMP7BLANKING_0 2076,144768
#define COMP7_CSR_COMP7BLANKING_1 2077,144861
#define COMP7_CSR_COMP7BLANKING_2 2078,144954
#define COMP7_CSR_COMP7OUT 2079,145047
#define COMP7_CSR_COMP7LOCK 2080,145138
#define COMP_CSR_COMPxEN 2083,145305
#define COMP_CSR_COMP1SW1 2084,145389
#define COMP_CSR_COMPxMODE 2085,145485
#define COMP_CSR_COMPxMODE_0 2086,145573
#define COMP_CSR_COMPxMODE_1 2087,145667
#define COMP_CSR_COMPxINSEL 2088,145761
#define COMP_CSR_COMPxINSEL_0 2089,145861
#define COMP_CSR_COMPxINSEL_1 2090,145967
#define COMP_CSR_COMPxINSEL_2 2091,146073
#define COMP_CSR_COMPxNONINSEL 2092,146179
#define COMP_CSR_COMPxWNDWEN 2093,146283
#define COMP_CSR_COMPxOUTSEL 2094,146379
#define COMP_CSR_COMPxOUTSEL_0 2095,146470
#define COMP_CSR_COMPxOUTSEL_1 2096,146567
#define COMP_CSR_COMPxOUTSEL_2 2097,146664
#define COMP_CSR_COMPxOUTSEL_3 2098,146761
#define COMP_CSR_COMPxPOL 2099,146858
#define COMP_CSR_COMPxHYST 2100,146951
#define COMP_CSR_COMPxHYST_0 2101,147039
#define COMP_CSR_COMPxHYST_1 2102,147133
#define COMP_CSR_COMPxBLANKING 2103,147227
#define COMP_CSR_COMPxBLANKING_0 2104,147313
#define COMP_CSR_COMPxBLANKING_1 2105,147405
#define COMP_CSR_COMPxBLANKING_2 2106,147497
#define COMP_CSR_COMPxOUT 2107,147589
#define COMP_CSR_COMPxLOCK 2108,147679
#define OPAMP1_CSR_OPAMP1EN 2116,148255
#define OPAMP1_CSR_FORCEVP 2117,148343
#define OPAMP1_CSR_VPSEL 2118,148481
#define OPAMP1_CSR_VPSEL_0 2119,148585
#define OPAMP1_CSR_VPSEL_1 2120,148665
#define OPAMP1_CSR_VMSEL 2121,148745
#define OPAMP1_CSR_VMSEL_0 2122,148845
#define OPAMP1_CSR_VMSEL_1 2123,148925
#define OPAMP1_CSR_TCMEN 2124,149005
#define OPAMP1_CSR_VMSSEL 2125,149112
#define OPAMP1_CSR_VPSSEL 2126,149222
#define OPAMP1_CSR_VPSSEL_0 2127,149336
#define OPAMP1_CSR_VPSSEL_1 2128,149416
#define OPAMP1_CSR_CALON 2129,149496
#define OPAMP1_CSR_CALSEL 2130,149594
#define OPAMP1_CSR_CALSEL_0 2131,149690
#define OPAMP1_CSR_CALSEL_1 2132,149770
#define OPAMP1_CSR_PGGAIN 2133,149850
#define OPAMP1_CSR_PGGAIN_0 2134,149941
#define OPAMP1_CSR_PGGAIN_1 2135,150021
#define OPAMP1_CSR_PGGAIN_2 2136,150101
#define OPAMP1_CSR_PGGAIN_3 2137,150181
#define OPAMP1_CSR_USERTRIM 2138,150261
#define OPAMP1_CSR_TRIMOFFSETP 2139,150356
#define OPAMP1_CSR_TRIMOFFSETN 2140,150459
#define OPAMP1_CSR_TSTREF 2141,150562
#define OPAMP1_CSR_OUTCAL 2142,150692
#define OPAMP1_CSR_LOCK 2143,150790
#define OPAMP2_CSR_OPAMP2EN 2146,150959
#define OPAMP2_CSR_FORCEVP 2147,151047
#define OPAMP2_CSR_VPSEL 2148,151185
#define OPAMP2_CSR_VPSEL_0 2149,151289
#define OPAMP2_CSR_VPSEL_1 2150,151369
#define OPAMP2_CSR_VMSEL 2151,151449
#define OPAMP2_CSR_VMSEL_0 2152,151549
#define OPAMP2_CSR_VMSEL_1 2153,151629
#define OPAMP2_CSR_TCMEN 2154,151709
#define OPAMP2_CSR_VMSSEL 2155,151816
#define OPAMP2_CSR_VPSSEL 2156,151926
#define OPAMP2_CSR_VPSSEL_0 2157,152040
#define OPAMP2_CSR_VPSSEL_1 2158,152120
#define OPAMP2_CSR_CALON 2159,152200
#define OPAMP2_CSR_CALSEL 2160,152298
#define OPAMP2_CSR_CALSEL_0 2161,152394
#define OPAMP2_CSR_CALSEL_1 2162,152474
#define OPAMP2_CSR_PGGAIN 2163,152554
#define OPAMP2_CSR_PGGAIN_0 2164,152645
#define OPAMP2_CSR_PGGAIN_1 2165,152725
#define OPAMP2_CSR_PGGAIN_2 2166,152805
#define OPAMP2_CSR_PGGAIN_3 2167,152885
#define OPAMP2_CSR_USERTRIM 2168,152965
#define OPAMP2_CSR_TRIMOFFSETP 2169,153060
#define OPAMP2_CSR_TRIMOFFSETN 2170,153163
#define OPAMP2_CSR_TSTREF 2171,153266
#define OPAMP2_CSR_OUTCAL 2172,153396
#define OPAMP2_CSR_LOCK 2173,153494
#define OPAMP3_CSR_OPAMP3EN 2176,153663
#define OPAMP3_CSR_FORCEVP 2177,153751
#define OPAMP3_CSR_VPSEL 2178,153889
#define OPAMP3_CSR_VPSEL_0 2179,153993
#define OPAMP3_CSR_VPSEL_1 2180,154073
#define OPAMP3_CSR_VMSEL 2181,154153
#define OPAMP3_CSR_VMSEL_0 2182,154253
#define OPAMP3_CSR_VMSEL_1 2183,154333
#define OPAMP3_CSR_TCMEN 2184,154413
#define OPAMP3_CSR_VMSSEL 2185,154520
#define OPAMP3_CSR_VPSSEL 2186,154630
#define OPAMP3_CSR_VPSSEL_0 2187,154744
#define OPAMP3_CSR_VPSSEL_1 2188,154824
#define OPAMP3_CSR_CALON 2189,154904
#define OPAMP3_CSR_CALSEL 2190,155002
#define OPAMP3_CSR_CALSEL_0 2191,155098
#define OPAMP3_CSR_CALSEL_1 2192,155178
#define OPAMP3_CSR_PGGAIN 2193,155258
#define OPAMP3_CSR_PGGAIN_0 2194,155349
#define OPAMP3_CSR_PGGAIN_1 2195,155429
#define OPAMP3_CSR_PGGAIN_2 2196,155509
#define OPAMP3_CSR_PGGAIN_3 2197,155589
#define OPAMP3_CSR_USERTRIM 2198,155669
#define OPAMP3_CSR_TRIMOFFSETP 2199,155764
#define OPAMP3_CSR_TRIMOFFSETN 2200,155867
#define OPAMP3_CSR_TSTREF 2201,155970
#define OPAMP3_CSR_OUTCAL 2202,156100
#define OPAMP3_CSR_LOCK 2203,156198
#define OPAMP4_CSR_OPAMP4EN 2206,156367
#define OPAMP4_CSR_FORCEVP 2207,156455
#define OPAMP4_CSR_VPSEL 2208,156593
#define OPAMP4_CSR_VPSEL_0 2209,156697
#define OPAMP4_CSR_VPSEL_1 2210,156777
#define OPAMP4_CSR_VMSEL 2211,156857
#define OPAMP4_CSR_VMSEL_0 2212,156957
#define OPAMP4_CSR_VMSEL_1 2213,157037
#define OPAMP4_CSR_TCMEN 2214,157117
#define OPAMP4_CSR_VMSSEL 2215,157224
#define OPAMP4_CSR_VPSSEL 2216,157334
#define OPAMP4_CSR_VPSSEL_0 2217,157448
#define OPAMP4_CSR_VPSSEL_1 2218,157528
#define OPAMP4_CSR_CALON 2219,157608
#define OPAMP4_CSR_CALSEL 2220,157706
#define OPAMP4_CSR_CALSEL_0 2221,157802
#define OPAMP4_CSR_CALSEL_1 2222,157882
#define OPAMP4_CSR_PGGAIN 2223,157962
#define OPAMP4_CSR_PGGAIN_0 2224,158053
#define OPAMP4_CSR_PGGAIN_1 2225,158133
#define OPAMP4_CSR_PGGAIN_2 2226,158213
#define OPAMP4_CSR_PGGAIN_3 2227,158293
#define OPAMP4_CSR_USERTRIM 2228,158373
#define OPAMP4_CSR_TRIMOFFSETP 2229,158468
#define OPAMP4_CSR_TRIMOFFSETN 2230,158571
#define OPAMP4_CSR_TSTREF 2231,158674
#define OPAMP4_CSR_OUTCAL 2232,158804
#define OPAMP4_CSR_LOCK 2233,158902
#define OPAMP_CSR_OPAMPxEN 2236,159071
#define OPAMP_CSR_FORCEVP 2237,159157
#define OPAMP_CSR_VPSEL 2238,159294
#define OPAMP_CSR_VPSEL_0 2239,159397
#define OPAMP_CSR_VPSEL_1 2240,159476
#define OPAMP_CSR_VMSEL 2241,159555
#define OPAMP_CSR_VMSEL_0 2242,159654
#define OPAMP_CSR_VMSEL_1 2243,159733
#define OPAMP_CSR_TCMEN 2244,159812
#define OPAMP_CSR_VMSSEL 2245,159918
#define OPAMP_CSR_VPSSEL 2246,160027
#define OPAMP_CSR_VPSSEL_0 2247,160140
#define OPAMP_CSR_VPSSEL_1 2248,160219
#define OPAMP_CSR_CALON 2249,160298
#define OPAMP_CSR_CALSEL 2250,160395
#define OPAMP_CSR_CALSEL_0 2251,160490
#define OPAMP_CSR_CALSEL_1 2252,160569
#define OPAMP_CSR_PGGAIN 2253,160648
#define OPAMP_CSR_PGGAIN_0 2254,160738
#define OPAMP_CSR_PGGAIN_1 2255,160817
#define OPAMP_CSR_PGGAIN_2 2256,160896
#define OPAMP_CSR_PGGAIN_3 2257,160975
#define OPAMP_CSR_USERTRIM 2258,161054
#define OPAMP_CSR_TRIMOFFSETP 2259,161148
#define OPAMP_CSR_TRIMOFFSETN 2260,161250
#define OPAMP_CSR_TSTREF 2261,161352
#define OPAMP_CSR_OUTCAL 2262,161481
#define OPAMP_CSR_LOCK 2263,161578
#define  CAN_MCR_INRQ 2273,162199
#define  CAN_MCR_SLEEP 2274,162305
#define  CAN_MCR_TXFP 2275,162407
#define  CAN_MCR_RFLM 2276,162513
#define  CAN_MCR_NART 2277,162621
#define  CAN_MCR_AWUM 2278,162732
#define  CAN_MCR_ABOM 2279,162837
#define  CAN_MCR_TTCM 2280,162949
#define  CAN_MCR_RESET 2281,163066
#define  CAN_MSR_INAK 2284,163261
#define  CAN_MSR_SLAK 2285,163371
#define  CAN_MSR_ERRI 2286,163472
#define  CAN_MSR_WKUI 2287,163571
#define  CAN_MSR_SLAKI 2288,163671
#define  CAN_MSR_TXM 2289,163782
#define  CAN_MSR_RXM 2290,163879
#define  CAN_MSR_SAMP 2291,163975
#define  CAN_MSR_RX 2292,164076
#define  CAN_TSR_RQCP0 2295,164257
#define  CAN_TSR_TXOK0 2296,164367
#define  CAN_TSR_ALST0 2297,164478
#define  CAN_TSR_TERR0 2298,164591
#define  CAN_TSR_ABRQ0 2299,164705
#define  CAN_TSR_RQCP1 2300,164815
#define  CAN_TSR_TXOK1 2301,164925
#define  CAN_TSR_ALST1 2302,165036
#define  CAN_TSR_TERR1 2303,165149
#define  CAN_TSR_ABRQ1 2304,165263
#define  CAN_TSR_RQCP2 2305,165374
#define  CAN_TSR_TXOK2 2306,165484
#define  CAN_TSR_ALST2 2307,165596
#define  CAN_TSR_TERR2 2308,165710
#define  CAN_TSR_ABRQ2 2309,165825
#define  CAN_TSR_CODE 2310,165936
#define  CAN_TSR_TME 2312,166034
#define  CAN_TSR_TME0 2313,166131
#define  CAN_TSR_TME1 2314,166239
#define  CAN_TSR_TME2 2315,166347
#define  CAN_TSR_LOW 2317,166457
#define  CAN_TSR_LOW0 2318,166554
#define  CAN_TSR_LOW1 2319,166672
#define  CAN_TSR_LOW2 2320,166790
#define  CAN_RF0R_FMP0 2323,166992
#define  CAN_RF0R_FULL0 2324,167098
#define  CAN_RF0R_FOVR0 2325,167193
#define  CAN_RF0R_RFOM0 2326,167291
#define  CAN_RF1R_FMP1 2329,167488
#define  CAN_RF1R_FULL1 2330,167594
#define  CAN_RF1R_FOVR1 2331,167689
#define  CAN_RF1R_RFOM1 2332,167787
#define  CAN_IER_TMEIE 2335,167984
#define  CAN_IER_FMPIE0 2336,168107
#define  CAN_IER_FFIE0 2337,168228
#define  CAN_IER_FOVIE0 2338,168338
#define  CAN_IER_FMPIE1 2339,168451
#define  CAN_IER_FFIE1 2340,168572
#define  CAN_IER_FOVIE1 2341,168682
#define  CAN_IER_EWGIE 2342,168795
#define  CAN_IER_EPVIE 2343,168909
#define  CAN_IER_BOFIE 2344,169023
#define  CAN_IER_LECIE 2345,169131
#define  CAN_IER_ERRIE 2346,169247
#define  CAN_IER_WKUIE 2347,169353
#define  CAN_IER_SLKIE 2348,169460
#define  CAN_ESR_EWGF 2351,169650
#define  CAN_ESR_EPVF 2352,169752
#define  CAN_ESR_BOFF 2353,169854
#define  CAN_ESR_LEC 2355,169952
#define  CAN_ESR_LEC_0 2356,170067
#define  CAN_ESR_LEC_1 2357,170156
#define  CAN_ESR_LEC_2 2358,170245
#define  CAN_ESR_TEC 2360,170336
#define  CAN_ESR_REC 2361,170478
#define  CAN_BTR_BRP 2364,170667
#define  CAN_BTR_TS1 2365,170770
#define  CAN_BTR_TS2 2366,170868
#define  CAN_BTR_SJW 2367,170966
#define  CAN_BTR_LBKM 2368,171078
#define  CAN_BTR_SILM 2369,171184
#define  CAN_TI0R_TXRQ 2373,171389
#define  CAN_TI0R_RTR 2374,171497
#define  CAN_TI0R_IDE 2375,171608
#define  CAN_TI0R_EXID 2376,171712
#define  CAN_TI0R_STID 2377,171815
#define  CAN_TDT0R_DLC 2380,172025
#define  CAN_TDT0R_TGT 2381,172125
#define  CAN_TDT0R_TIME 2382,172229
#define  CAN_TDL0R_DATA0 2385,172415
#define  CAN_TDL0R_DATA1 2386,172510
#define  CAN_TDL0R_DATA2 2387,172605
#define  CAN_TDL0R_DATA3 2388,172700
#define  CAN_TDH0R_DATA4 2391,172879
#define  CAN_TDH0R_DATA5 2392,172974
#define  CAN_TDH0R_DATA6 2393,173069
#define  CAN_TDH0R_DATA7 2394,173164
#define  CAN_TI1R_TXRQ 2397,173343
#define  CAN_TI1R_RTR 2398,173451
#define  CAN_TI1R_IDE 2399,173562
#define  CAN_TI1R_EXID 2400,173666
#define  CAN_TI1R_STID 2401,173769
#define  CAN_TDT1R_DLC 2404,173979
#define  CAN_TDT1R_TGT 2405,174079
#define  CAN_TDT1R_TIME 2406,174183
#define  CAN_TDL1R_DATA0 2409,174369
#define  CAN_TDL1R_DATA1 2410,174464
#define  CAN_TDL1R_DATA2 2411,174559
#define  CAN_TDL1R_DATA3 2412,174654
#define  CAN_TDH1R_DATA4 2415,174833
#define  CAN_TDH1R_DATA5 2416,174928
#define  CAN_TDH1R_DATA6 2417,175023
#define  CAN_TDH1R_DATA7 2418,175118
#define  CAN_TI2R_TXRQ 2421,175297
#define  CAN_TI2R_RTR 2422,175405
#define  CAN_TI2R_IDE 2423,175516
#define  CAN_TI2R_EXID 2424,175620
#define  CAN_TI2R_STID 2425,175723
#define  CAN_TDT2R_DLC 2428,175935
#define  CAN_TDT2R_TGT 2429,176035
#define  CAN_TDT2R_TIME 2430,176139
#define  CAN_TDL2R_DATA0 2433,176325
#define  CAN_TDL2R_DATA1 2434,176420
#define  CAN_TDL2R_DATA2 2435,176515
#define  CAN_TDL2R_DATA3 2436,176610
#define  CAN_TDH2R_DATA4 2439,176789
#define  CAN_TDH2R_DATA5 2440,176884
#define  CAN_TDH2R_DATA6 2441,176979
#define  CAN_TDH2R_DATA7 2442,177074
#define  CAN_RI0R_RTR 2445,177253
#define  CAN_RI0R_IDE 2446,177364
#define  CAN_RI0R_EXID 2447,177468
#define  CAN_RI0R_STID 2448,177571
#define  CAN_RDT0R_DLC 2451,177781
#define  CAN_RDT0R_FMI 2452,177881
#define  CAN_RDT0R_TIME 2453,177983
#define  CAN_RDL0R_DATA0 2456,178169
#define  CAN_RDL0R_DATA1 2457,178264
#define  CAN_RDL0R_DATA2 2458,178359
#define  CAN_RDL0R_DATA3 2459,178454
#define  CAN_RDH0R_DATA4 2462,178633
#define  CAN_RDH0R_DATA5 2463,178728
#define  CAN_RDH0R_DATA6 2464,178823
#define  CAN_RDH0R_DATA7 2465,178918
#define  CAN_RI1R_RTR 2468,179097
#define  CAN_RI1R_IDE 2469,179208
#define  CAN_RI1R_EXID 2470,179312
#define  CAN_RI1R_STID 2471,179415
#define  CAN_RDT1R_DLC 2474,179625
#define  CAN_RDT1R_FMI 2475,179725
#define  CAN_RDT1R_TIME 2476,179827
#define  CAN_RDL1R_DATA0 2479,180013
#define  CAN_RDL1R_DATA1 2480,180108
#define  CAN_RDL1R_DATA2 2481,180203
#define  CAN_RDL1R_DATA3 2482,180298
#define  CAN_RDH1R_DATA4 2485,180477
#define  CAN_RDH1R_DATA5 2486,180572
#define  CAN_RDH1R_DATA6 2487,180667
#define  CAN_RDH1R_DATA7 2488,180762
#define  CAN_FMR_FINIT 2492,180970
#define  CAN_FM1R_FBM 2495,181154
#define  CAN_FM1R_FBM0 2496,181249
#define  CAN_FM1R_FBM1 2497,181355
#define  CAN_FM1R_FBM2 2498,181461
#define  CAN_FM1R_FBM3 2499,181567
#define  CAN_FM1R_FBM4 2500,181673
#define  CAN_FM1R_FBM5 2501,181779
#define  CAN_FM1R_FBM6 2502,181885
#define  CAN_FM1R_FBM7 2503,181991
#define  CAN_FM1R_FBM8 2504,182097
#define  CAN_FM1R_FBM9 2505,182203
#define  CAN_FM1R_FBM10 2506,182309
#define  CAN_FM1R_FBM11 2507,182416
#define  CAN_FM1R_FBM12 2508,182523
#define  CAN_FM1R_FBM13 2509,182630
#define  CAN_FS1R_FSC 2512,182821
#define  CAN_FS1R_FSC0 2513,182931
#define  CAN_FS1R_FSC1 2514,183047
#define  CAN_FS1R_FSC2 2515,183163
#define  CAN_FS1R_FSC3 2516,183279
#define  CAN_FS1R_FSC4 2517,183395
#define  CAN_FS1R_FSC5 2518,183511
#define  CAN_FS1R_FSC6 2519,183627
#define  CAN_FS1R_FSC7 2520,183743
#define  CAN_FS1R_FSC8 2521,183859
#define  CAN_FS1R_FSC9 2522,183975
#define  CAN_FS1R_FSC10 2523,184091
#define  CAN_FS1R_FSC11 2524,184208
#define  CAN_FS1R_FSC12 2525,184325
#define  CAN_FS1R_FSC13 2526,184442
#define  CAN_FFA1R_FFA 2529,184643
#define  CAN_FFA1R_FFA0 2530,184749
#define  CAN_FFA1R_FFA1 2531,184868
#define  CAN_FFA1R_FFA2 2532,184987
#define  CAN_FFA1R_FFA3 2533,185106
#define  CAN_FFA1R_FFA4 2534,185225
#define  CAN_FFA1R_FFA5 2535,185344
#define  CAN_FFA1R_FFA6 2536,185463
#define  CAN_FFA1R_FFA7 2537,185582
#define  CAN_FFA1R_FFA8 2538,185701
#define  CAN_FFA1R_FFA9 2539,185820
#define  CAN_FFA1R_FFA10 2540,185939
#define  CAN_FFA1R_FFA11 2541,186059
#define  CAN_FFA1R_FFA12 2542,186179
#define  CAN_FFA1R_FFA13 2543,186299
#define  CAN_FA1R_FACT 2546,186503
#define  CAN_FA1R_FACT0 2547,186600
#define  CAN_FA1R_FACT1 2548,186699
#define  CAN_FA1R_FACT2 2549,186798
#define  CAN_FA1R_FACT3 2550,186897
#define  CAN_FA1R_FACT4 2551,186996
#define  CAN_FA1R_FACT5 2552,187095
#define  CAN_FA1R_FACT6 2553,187194
#define  CAN_FA1R_FACT7 2554,187293
#define  CAN_FA1R_FACT8 2555,187392
#define  CAN_FA1R_FACT9 2556,187491
#define  CAN_FA1R_FACT10 2557,187590
#define  CAN_FA1R_FACT11 2558,187690
#define  CAN_FA1R_FACT12 2559,187790
#define  CAN_FA1R_FACT13 2560,187890
#define  CAN_F0R1_FB0 2563,188074
#define  CAN_F0R1_FB1 2564,188170
#define  CAN_F0R1_FB2 2565,188266
#define  CAN_F0R1_FB3 2566,188362
#define  CAN_F0R1_FB4 2567,188458
#define  CAN_F0R1_FB5 2568,188554
#define  CAN_F0R1_FB6 2569,188650
#define  CAN_F0R1_FB7 2570,188746
#define  CAN_F0R1_FB8 2571,188842
#define  CAN_F0R1_FB9 2572,188938
#define  CAN_F0R1_FB10 2573,189034
#define  CAN_F0R1_FB11 2574,189131
#define  CAN_F0R1_FB12 2575,189228
#define  CAN_F0R1_FB13 2576,189325
#define  CAN_F0R1_FB14 2577,189422
#define  CAN_F0R1_FB15 2578,189519
#define  CAN_F0R1_FB16 2579,189616
#define  CAN_F0R1_FB17 2580,189713
#define  CAN_F0R1_FB18 2581,189810
#define  CAN_F0R1_FB19 2582,189907
#define  CAN_F0R1_FB20 2583,190004
#define  CAN_F0R1_FB21 2584,190101
#define  CAN_F0R1_FB22 2585,190198
#define  CAN_F0R1_FB23 2586,190295
#define  CAN_F0R1_FB24 2587,190392
#define  CAN_F0R1_FB25 2588,190489
#define  CAN_F0R1_FB26 2589,190586
#define  CAN_F0R1_FB27 2590,190683
#define  CAN_F0R1_FB28 2591,190780
#define  CAN_F0R1_FB29 2592,190877
#define  CAN_F0R1_FB30 2593,190974
#define  CAN_F0R1_FB31 2594,191071
#define  CAN_F1R1_FB0 2597,191252
#define  CAN_F1R1_FB1 2598,191348
#define  CAN_F1R1_FB2 2599,191444
#define  CAN_F1R1_FB3 2600,191540
#define  CAN_F1R1_FB4 2601,191636
#define  CAN_F1R1_FB5 2602,191732
#define  CAN_F1R1_FB6 2603,191828
#define  CAN_F1R1_FB7 2604,191924
#define  CAN_F1R1_FB8 2605,192020
#define  CAN_F1R1_FB9 2606,192116
#define  CAN_F1R1_FB10 2607,192212
#define  CAN_F1R1_FB11 2608,192309
#define  CAN_F1R1_FB12 2609,192406
#define  CAN_F1R1_FB13 2610,192503
#define  CAN_F1R1_FB14 2611,192600
#define  CAN_F1R1_FB15 2612,192697
#define  CAN_F1R1_FB16 2613,192794
#define  CAN_F1R1_FB17 2614,192891
#define  CAN_F1R1_FB18 2615,192988
#define  CAN_F1R1_FB19 2616,193085
#define  CAN_F1R1_FB20 2617,193182
#define  CAN_F1R1_FB21 2618,193279
#define  CAN_F1R1_FB22 2619,193376
#define  CAN_F1R1_FB23 2620,193473
#define  CAN_F1R1_FB24 2621,193570
#define  CAN_F1R1_FB25 2622,193667
#define  CAN_F1R1_FB26 2623,193764
#define  CAN_F1R1_FB27 2624,193861
#define  CAN_F1R1_FB28 2625,193958
#define  CAN_F1R1_FB29 2626,194055
#define  CAN_F1R1_FB30 2627,194152
#define  CAN_F1R1_FB31 2628,194249
#define  CAN_F2R1_FB0 2631,194430
#define  CAN_F2R1_FB1 2632,194526
#define  CAN_F2R1_FB2 2633,194622
#define  CAN_F2R1_FB3 2634,194718
#define  CAN_F2R1_FB4 2635,194814
#define  CAN_F2R1_FB5 2636,194910
#define  CAN_F2R1_FB6 2637,195006
#define  CAN_F2R1_FB7 2638,195102
#define  CAN_F2R1_FB8 2639,195198
#define  CAN_F2R1_FB9 2640,195294
#define  CAN_F2R1_FB10 2641,195390
#define  CAN_F2R1_FB11 2642,195487
#define  CAN_F2R1_FB12 2643,195584
#define  CAN_F2R1_FB13 2644,195681
#define  CAN_F2R1_FB14 2645,195778
#define  CAN_F2R1_FB15 2646,195875
#define  CAN_F2R1_FB16 2647,195972
#define  CAN_F2R1_FB17 2648,196069
#define  CAN_F2R1_FB18 2649,196166
#define  CAN_F2R1_FB19 2650,196263
#define  CAN_F2R1_FB20 2651,196360
#define  CAN_F2R1_FB21 2652,196457
#define  CAN_F2R1_FB22 2653,196554
#define  CAN_F2R1_FB23 2654,196651
#define  CAN_F2R1_FB24 2655,196748
#define  CAN_F2R1_FB25 2656,196845
#define  CAN_F2R1_FB26 2657,196942
#define  CAN_F2R1_FB27 2658,197039
#define  CAN_F2R1_FB28 2659,197136
#define  CAN_F2R1_FB29 2660,197233
#define  CAN_F2R1_FB30 2661,197330
#define  CAN_F2R1_FB31 2662,197427
#define  CAN_F3R1_FB0 2665,197608
#define  CAN_F3R1_FB1 2666,197704
#define  CAN_F3R1_FB2 2667,197800
#define  CAN_F3R1_FB3 2668,197896
#define  CAN_F3R1_FB4 2669,197992
#define  CAN_F3R1_FB5 2670,198088
#define  CAN_F3R1_FB6 2671,198184
#define  CAN_F3R1_FB7 2672,198280
#define  CAN_F3R1_FB8 2673,198376
#define  CAN_F3R1_FB9 2674,198472
#define  CAN_F3R1_FB10 2675,198568
#define  CAN_F3R1_FB11 2676,198665
#define  CAN_F3R1_FB12 2677,198762
#define  CAN_F3R1_FB13 2678,198859
#define  CAN_F3R1_FB14 2679,198956
#define  CAN_F3R1_FB15 2680,199053
#define  CAN_F3R1_FB16 2681,199150
#define  CAN_F3R1_FB17 2682,199247
#define  CAN_F3R1_FB18 2683,199344
#define  CAN_F3R1_FB19 2684,199441
#define  CAN_F3R1_FB20 2685,199538
#define  CAN_F3R1_FB21 2686,199635
#define  CAN_F3R1_FB22 2687,199732
#define  CAN_F3R1_FB23 2688,199829
#define  CAN_F3R1_FB24 2689,199926
#define  CAN_F3R1_FB25 2690,200023
#define  CAN_F3R1_FB26 2691,200120
#define  CAN_F3R1_FB27 2692,200217
#define  CAN_F3R1_FB28 2693,200314
#define  CAN_F3R1_FB29 2694,200411
#define  CAN_F3R1_FB30 2695,200508
#define  CAN_F3R1_FB31 2696,200605
#define  CAN_F4R1_FB0 2699,200786
#define  CAN_F4R1_FB1 2700,200882
#define  CAN_F4R1_FB2 2701,200978
#define  CAN_F4R1_FB3 2702,201074
#define  CAN_F4R1_FB4 2703,201170
#define  CAN_F4R1_FB5 2704,201266
#define  CAN_F4R1_FB6 2705,201362
#define  CAN_F4R1_FB7 2706,201458
#define  CAN_F4R1_FB8 2707,201554
#define  CAN_F4R1_FB9 2708,201650
#define  CAN_F4R1_FB10 2709,201746
#define  CAN_F4R1_FB11 2710,201843
#define  CAN_F4R1_FB12 2711,201940
#define  CAN_F4R1_FB13 2712,202037
#define  CAN_F4R1_FB14 2713,202134
#define  CAN_F4R1_FB15 2714,202231
#define  CAN_F4R1_FB16 2715,202328
#define  CAN_F4R1_FB17 2716,202425
#define  CAN_F4R1_FB18 2717,202522
#define  CAN_F4R1_FB19 2718,202619
#define  CAN_F4R1_FB20 2719,202716
#define  CAN_F4R1_FB21 2720,202813
#define  CAN_F4R1_FB22 2721,202910
#define  CAN_F4R1_FB23 2722,203007
#define  CAN_F4R1_FB24 2723,203104
#define  CAN_F4R1_FB25 2724,203201
#define  CAN_F4R1_FB26 2725,203298
#define  CAN_F4R1_FB27 2726,203395
#define  CAN_F4R1_FB28 2727,203492
#define  CAN_F4R1_FB29 2728,203589
#define  CAN_F4R1_FB30 2729,203686
#define  CAN_F4R1_FB31 2730,203783
#define  CAN_F5R1_FB0 2733,203964
#define  CAN_F5R1_FB1 2734,204060
#define  CAN_F5R1_FB2 2735,204156
#define  CAN_F5R1_FB3 2736,204252
#define  CAN_F5R1_FB4 2737,204348
#define  CAN_F5R1_FB5 2738,204444
#define  CAN_F5R1_FB6 2739,204540
#define  CAN_F5R1_FB7 2740,204636
#define  CAN_F5R1_FB8 2741,204732
#define  CAN_F5R1_FB9 2742,204828
#define  CAN_F5R1_FB10 2743,204924
#define  CAN_F5R1_FB11 2744,205021
#define  CAN_F5R1_FB12 2745,205118
#define  CAN_F5R1_FB13 2746,205215
#define  CAN_F5R1_FB14 2747,205312
#define  CAN_F5R1_FB15 2748,205409
#define  CAN_F5R1_FB16 2749,205506
#define  CAN_F5R1_FB17 2750,205603
#define  CAN_F5R1_FB18 2751,205700
#define  CAN_F5R1_FB19 2752,205797
#define  CAN_F5R1_FB20 2753,205894
#define  CAN_F5R1_FB21 2754,205991
#define  CAN_F5R1_FB22 2755,206088
#define  CAN_F5R1_FB23 2756,206185
#define  CAN_F5R1_FB24 2757,206282
#define  CAN_F5R1_FB25 2758,206379
#define  CAN_F5R1_FB26 2759,206476
#define  CAN_F5R1_FB27 2760,206573
#define  CAN_F5R1_FB28 2761,206670
#define  CAN_F5R1_FB29 2762,206767
#define  CAN_F5R1_FB30 2763,206864
#define  CAN_F5R1_FB31 2764,206961
#define  CAN_F6R1_FB0 2767,207142
#define  CAN_F6R1_FB1 2768,207238
#define  CAN_F6R1_FB2 2769,207334
#define  CAN_F6R1_FB3 2770,207430
#define  CAN_F6R1_FB4 2771,207526
#define  CAN_F6R1_FB5 2772,207622
#define  CAN_F6R1_FB6 2773,207718
#define  CAN_F6R1_FB7 2774,207814
#define  CAN_F6R1_FB8 2775,207910
#define  CAN_F6R1_FB9 2776,208006
#define  CAN_F6R1_FB10 2777,208102
#define  CAN_F6R1_FB11 2778,208199
#define  CAN_F6R1_FB12 2779,208296
#define  CAN_F6R1_FB13 2780,208393
#define  CAN_F6R1_FB14 2781,208490
#define  CAN_F6R1_FB15 2782,208587
#define  CAN_F6R1_FB16 2783,208684
#define  CAN_F6R1_FB17 2784,208781
#define  CAN_F6R1_FB18 2785,208878
#define  CAN_F6R1_FB19 2786,208975
#define  CAN_F6R1_FB20 2787,209072
#define  CAN_F6R1_FB21 2788,209169
#define  CAN_F6R1_FB22 2789,209266
#define  CAN_F6R1_FB23 2790,209363
#define  CAN_F6R1_FB24 2791,209460
#define  CAN_F6R1_FB25 2792,209557
#define  CAN_F6R1_FB26 2793,209654
#define  CAN_F6R1_FB27 2794,209751
#define  CAN_F6R1_FB28 2795,209848
#define  CAN_F6R1_FB29 2796,209945
#define  CAN_F6R1_FB30 2797,210042
#define  CAN_F6R1_FB31 2798,210139
#define  CAN_F7R1_FB0 2801,210320
#define  CAN_F7R1_FB1 2802,210416
#define  CAN_F7R1_FB2 2803,210512
#define  CAN_F7R1_FB3 2804,210608
#define  CAN_F7R1_FB4 2805,210704
#define  CAN_F7R1_FB5 2806,210800
#define  CAN_F7R1_FB6 2807,210896
#define  CAN_F7R1_FB7 2808,210992
#define  CAN_F7R1_FB8 2809,211088
#define  CAN_F7R1_FB9 2810,211184
#define  CAN_F7R1_FB10 2811,211280
#define  CAN_F7R1_FB11 2812,211377
#define  CAN_F7R1_FB12 2813,211474
#define  CAN_F7R1_FB13 2814,211571
#define  CAN_F7R1_FB14 2815,211668
#define  CAN_F7R1_FB15 2816,211765
#define  CAN_F7R1_FB16 2817,211862
#define  CAN_F7R1_FB17 2818,211959
#define  CAN_F7R1_FB18 2819,212056
#define  CAN_F7R1_FB19 2820,212153
#define  CAN_F7R1_FB20 2821,212250
#define  CAN_F7R1_FB21 2822,212347
#define  CAN_F7R1_FB22 2823,212444
#define  CAN_F7R1_FB23 2824,212541
#define  CAN_F7R1_FB24 2825,212638
#define  CAN_F7R1_FB25 2826,212735
#define  CAN_F7R1_FB26 2827,212832
#define  CAN_F7R1_FB27 2828,212929
#define  CAN_F7R1_FB28 2829,213026
#define  CAN_F7R1_FB29 2830,213123
#define  CAN_F7R1_FB30 2831,213220
#define  CAN_F7R1_FB31 2832,213317
#define  CAN_F8R1_FB0 2835,213498
#define  CAN_F8R1_FB1 2836,213594
#define  CAN_F8R1_FB2 2837,213690
#define  CAN_F8R1_FB3 2838,213786
#define  CAN_F8R1_FB4 2839,213882
#define  CAN_F8R1_FB5 2840,213978
#define  CAN_F8R1_FB6 2841,214074
#define  CAN_F8R1_FB7 2842,214170
#define  CAN_F8R1_FB8 2843,214266
#define  CAN_F8R1_FB9 2844,214362
#define  CAN_F8R1_FB10 2845,214458
#define  CAN_F8R1_FB11 2846,214555
#define  CAN_F8R1_FB12 2847,214652
#define  CAN_F8R1_FB13 2848,214749
#define  CAN_F8R1_FB14 2849,214846
#define  CAN_F8R1_FB15 2850,214943
#define  CAN_F8R1_FB16 2851,215040
#define  CAN_F8R1_FB17 2852,215137
#define  CAN_F8R1_FB18 2853,215234
#define  CAN_F8R1_FB19 2854,215331
#define  CAN_F8R1_FB20 2855,215428
#define  CAN_F8R1_FB21 2856,215525
#define  CAN_F8R1_FB22 2857,215622
#define  CAN_F8R1_FB23 2858,215719
#define  CAN_F8R1_FB24 2859,215816
#define  CAN_F8R1_FB25 2860,215913
#define  CAN_F8R1_FB26 2861,216010
#define  CAN_F8R1_FB27 2862,216107
#define  CAN_F8R1_FB28 2863,216204
#define  CAN_F8R1_FB29 2864,216301
#define  CAN_F8R1_FB30 2865,216398
#define  CAN_F8R1_FB31 2866,216495
#define  CAN_F9R1_FB0 2869,216676
#define  CAN_F9R1_FB1 2870,216772
#define  CAN_F9R1_FB2 2871,216868
#define  CAN_F9R1_FB3 2872,216964
#define  CAN_F9R1_FB4 2873,217060
#define  CAN_F9R1_FB5 2874,217156
#define  CAN_F9R1_FB6 2875,217252
#define  CAN_F9R1_FB7 2876,217348
#define  CAN_F9R1_FB8 2877,217444
#define  CAN_F9R1_FB9 2878,217540
#define  CAN_F9R1_FB10 2879,217636
#define  CAN_F9R1_FB11 2880,217733
#define  CAN_F9R1_FB12 2881,217830
#define  CAN_F9R1_FB13 2882,217927
#define  CAN_F9R1_FB14 2883,218024
#define  CAN_F9R1_FB15 2884,218121
#define  CAN_F9R1_FB16 2885,218218
#define  CAN_F9R1_FB17 2886,218315
#define  CAN_F9R1_FB18 2887,218412
#define  CAN_F9R1_FB19 2888,218509
#define  CAN_F9R1_FB20 2889,218606
#define  CAN_F9R1_FB21 2890,218703
#define  CAN_F9R1_FB22 2891,218800
#define  CAN_F9R1_FB23 2892,218897
#define  CAN_F9R1_FB24 2893,218994
#define  CAN_F9R1_FB25 2894,219091
#define  CAN_F9R1_FB26 2895,219188
#define  CAN_F9R1_FB27 2896,219285
#define  CAN_F9R1_FB28 2897,219382
#define  CAN_F9R1_FB29 2898,219479
#define  CAN_F9R1_FB30 2899,219576
#define  CAN_F9R1_FB31 2900,219673
#define  CAN_F10R1_FB0 2903,219854
#define  CAN_F10R1_FB1 2904,219950
#define  CAN_F10R1_FB2 2905,220046
#define  CAN_F10R1_FB3 2906,220142
#define  CAN_F10R1_FB4 2907,220238
#define  CAN_F10R1_FB5 2908,220334
#define  CAN_F10R1_FB6 2909,220430
#define  CAN_F10R1_FB7 2910,220526
#define  CAN_F10R1_FB8 2911,220622
#define  CAN_F10R1_FB9 2912,220718
#define  CAN_F10R1_FB10 2913,220814
#define  CAN_F10R1_FB11 2914,220911
#define  CAN_F10R1_FB12 2915,221008
#define  CAN_F10R1_FB13 2916,221105
#define  CAN_F10R1_FB14 2917,221202
#define  CAN_F10R1_FB15 2918,221299
#define  CAN_F10R1_FB16 2919,221396
#define  CAN_F10R1_FB17 2920,221493
#define  CAN_F10R1_FB18 2921,221590
#define  CAN_F10R1_FB19 2922,221687
#define  CAN_F10R1_FB20 2923,221784
#define  CAN_F10R1_FB21 2924,221881
#define  CAN_F10R1_FB22 2925,221978
#define  CAN_F10R1_FB23 2926,222075
#define  CAN_F10R1_FB24 2927,222172
#define  CAN_F10R1_FB25 2928,222269
#define  CAN_F10R1_FB26 2929,222366
#define  CAN_F10R1_FB27 2930,222463
#define  CAN_F10R1_FB28 2931,222560
#define  CAN_F10R1_FB29 2932,222657
#define  CAN_F10R1_FB30 2933,222754
#define  CAN_F10R1_FB31 2934,222851
#define  CAN_F11R1_FB0 2937,223032
#define  CAN_F11R1_FB1 2938,223128
#define  CAN_F11R1_FB2 2939,223224
#define  CAN_F11R1_FB3 2940,223320
#define  CAN_F11R1_FB4 2941,223416
#define  CAN_F11R1_FB5 2942,223512
#define  CAN_F11R1_FB6 2943,223608
#define  CAN_F11R1_FB7 2944,223704
#define  CAN_F11R1_FB8 2945,223800
#define  CAN_F11R1_FB9 2946,223896
#define  CAN_F11R1_FB10 2947,223992
#define  CAN_F11R1_FB11 2948,224089
#define  CAN_F11R1_FB12 2949,224186
#define  CAN_F11R1_FB13 2950,224283
#define  CAN_F11R1_FB14 2951,224380
#define  CAN_F11R1_FB15 2952,224477
#define  CAN_F11R1_FB16 2953,224574
#define  CAN_F11R1_FB17 2954,224671
#define  CAN_F11R1_FB18 2955,224768
#define  CAN_F11R1_FB19 2956,224865
#define  CAN_F11R1_FB20 2957,224962
#define  CAN_F11R1_FB21 2958,225059
#define  CAN_F11R1_FB22 2959,225156
#define  CAN_F11R1_FB23 2960,225253
#define  CAN_F11R1_FB24 2961,225350
#define  CAN_F11R1_FB25 2962,225447
#define  CAN_F11R1_FB26 2963,225544
#define  CAN_F11R1_FB27 2964,225641
#define  CAN_F11R1_FB28 2965,225738
#define  CAN_F11R1_FB29 2966,225835
#define  CAN_F11R1_FB30 2967,225932
#define  CAN_F11R1_FB31 2968,226029
#define  CAN_F12R1_FB0 2971,226210
#define  CAN_F12R1_FB1 2972,226306
#define  CAN_F12R1_FB2 2973,226402
#define  CAN_F12R1_FB3 2974,226498
#define  CAN_F12R1_FB4 2975,226594
#define  CAN_F12R1_FB5 2976,226690
#define  CAN_F12R1_FB6 2977,226786
#define  CAN_F12R1_FB7 2978,226882
#define  CAN_F12R1_FB8 2979,226978
#define  CAN_F12R1_FB9 2980,227074
#define  CAN_F12R1_FB10 2981,227170
#define  CAN_F12R1_FB11 2982,227267
#define  CAN_F12R1_FB12 2983,227364
#define  CAN_F12R1_FB13 2984,227461
#define  CAN_F12R1_FB14 2985,227558
#define  CAN_F12R1_FB15 2986,227655
#define  CAN_F12R1_FB16 2987,227752
#define  CAN_F12R1_FB17 2988,227849
#define  CAN_F12R1_FB18 2989,227946
#define  CAN_F12R1_FB19 2990,228043
#define  CAN_F12R1_FB20 2991,228140
#define  CAN_F12R1_FB21 2992,228237
#define  CAN_F12R1_FB22 2993,228334
#define  CAN_F12R1_FB23 2994,228431
#define  CAN_F12R1_FB24 2995,228528
#define  CAN_F12R1_FB25 2996,228625
#define  CAN_F12R1_FB26 2997,228722
#define  CAN_F12R1_FB27 2998,228819
#define  CAN_F12R1_FB28 2999,228916
#define  CAN_F12R1_FB29 3000,229013
#define  CAN_F12R1_FB30 3001,229110
#define  CAN_F12R1_FB31 3002,229207
#define  CAN_F13R1_FB0 3005,229388
#define  CAN_F13R1_FB1 3006,229484
#define  CAN_F13R1_FB2 3007,229580
#define  CAN_F13R1_FB3 3008,229676
#define  CAN_F13R1_FB4 3009,229772
#define  CAN_F13R1_FB5 3010,229868
#define  CAN_F13R1_FB6 3011,229964
#define  CAN_F13R1_FB7 3012,230060
#define  CAN_F13R1_FB8 3013,230156
#define  CAN_F13R1_FB9 3014,230252
#define  CAN_F13R1_FB10 3015,230348
#define  CAN_F13R1_FB11 3016,230445
#define  CAN_F13R1_FB12 3017,230542
#define  CAN_F13R1_FB13 3018,230639
#define  CAN_F13R1_FB14 3019,230736
#define  CAN_F13R1_FB15 3020,230833
#define  CAN_F13R1_FB16 3021,230930
#define  CAN_F13R1_FB17 3022,231027
#define  CAN_F13R1_FB18 3023,231124
#define  CAN_F13R1_FB19 3024,231221
#define  CAN_F13R1_FB20 3025,231318
#define  CAN_F13R1_FB21 3026,231415
#define  CAN_F13R1_FB22 3027,231512
#define  CAN_F13R1_FB23 3028,231609
#define  CAN_F13R1_FB24 3029,231706
#define  CAN_F13R1_FB25 3030,231803
#define  CAN_F13R1_FB26 3031,231900
#define  CAN_F13R1_FB27 3032,231997
#define  CAN_F13R1_FB28 3033,232094
#define  CAN_F13R1_FB29 3034,232191
#define  CAN_F13R1_FB30 3035,232288
#define  CAN_F13R1_FB31 3036,232385
#define  CAN_F0R2_FB0 3039,232566
#define  CAN_F0R2_FB1 3040,232662
#define  CAN_F0R2_FB2 3041,232758
#define  CAN_F0R2_FB3 3042,232854
#define  CAN_F0R2_FB4 3043,232950
#define  CAN_F0R2_FB5 3044,233046
#define  CAN_F0R2_FB6 3045,233142
#define  CAN_F0R2_FB7 3046,233238
#define  CAN_F0R2_FB8 3047,233334
#define  CAN_F0R2_FB9 3048,233430
#define  CAN_F0R2_FB10 3049,233526
#define  CAN_F0R2_FB11 3050,233623
#define  CAN_F0R2_FB12 3051,233720
#define  CAN_F0R2_FB13 3052,233817
#define  CAN_F0R2_FB14 3053,233914
#define  CAN_F0R2_FB15 3054,234011
#define  CAN_F0R2_FB16 3055,234108
#define  CAN_F0R2_FB17 3056,234205
#define  CAN_F0R2_FB18 3057,234302
#define  CAN_F0R2_FB19 3058,234399
#define  CAN_F0R2_FB20 3059,234496
#define  CAN_F0R2_FB21 3060,234593
#define  CAN_F0R2_FB22 3061,234690
#define  CAN_F0R2_FB23 3062,234787
#define  CAN_F0R2_FB24 3063,234884
#define  CAN_F0R2_FB25 3064,234981
#define  CAN_F0R2_FB26 3065,235078
#define  CAN_F0R2_FB27 3066,235175
#define  CAN_F0R2_FB28 3067,235272
#define  CAN_F0R2_FB29 3068,235369
#define  CAN_F0R2_FB30 3069,235466
#define  CAN_F0R2_FB31 3070,235563
#define  CAN_F1R2_FB0 3073,235744
#define  CAN_F1R2_FB1 3074,235840
#define  CAN_F1R2_FB2 3075,235936
#define  CAN_F1R2_FB3 3076,236032
#define  CAN_F1R2_FB4 3077,236128
#define  CAN_F1R2_FB5 3078,236224
#define  CAN_F1R2_FB6 3079,236320
#define  CAN_F1R2_FB7 3080,236416
#define  CAN_F1R2_FB8 3081,236512
#define  CAN_F1R2_FB9 3082,236608
#define  CAN_F1R2_FB10 3083,236704
#define  CAN_F1R2_FB11 3084,236801
#define  CAN_F1R2_FB12 3085,236898
#define  CAN_F1R2_FB13 3086,236995
#define  CAN_F1R2_FB14 3087,237092
#define  CAN_F1R2_FB15 3088,237189
#define  CAN_F1R2_FB16 3089,237286
#define  CAN_F1R2_FB17 3090,237383
#define  CAN_F1R2_FB18 3091,237480
#define  CAN_F1R2_FB19 3092,237577
#define  CAN_F1R2_FB20 3093,237674
#define  CAN_F1R2_FB21 3094,237771
#define  CAN_F1R2_FB22 3095,237868
#define  CAN_F1R2_FB23 3096,237965
#define  CAN_F1R2_FB24 3097,238062
#define  CAN_F1R2_FB25 3098,238159
#define  CAN_F1R2_FB26 3099,238256
#define  CAN_F1R2_FB27 3100,238353
#define  CAN_F1R2_FB28 3101,238450
#define  CAN_F1R2_FB29 3102,238547
#define  CAN_F1R2_FB30 3103,238644
#define  CAN_F1R2_FB31 3104,238741
#define  CAN_F2R2_FB0 3107,238922
#define  CAN_F2R2_FB1 3108,239018
#define  CAN_F2R2_FB2 3109,239114
#define  CAN_F2R2_FB3 3110,239210
#define  CAN_F2R2_FB4 3111,239306
#define  CAN_F2R2_FB5 3112,239402
#define  CAN_F2R2_FB6 3113,239498
#define  CAN_F2R2_FB7 3114,239594
#define  CAN_F2R2_FB8 3115,239690
#define  CAN_F2R2_FB9 3116,239786
#define  CAN_F2R2_FB10 3117,239882
#define  CAN_F2R2_FB11 3118,239979
#define  CAN_F2R2_FB12 3119,240076
#define  CAN_F2R2_FB13 3120,240173
#define  CAN_F2R2_FB14 3121,240270
#define  CAN_F2R2_FB15 3122,240367
#define  CAN_F2R2_FB16 3123,240464
#define  CAN_F2R2_FB17 3124,240561
#define  CAN_F2R2_FB18 3125,240658
#define  CAN_F2R2_FB19 3126,240755
#define  CAN_F2R2_FB20 3127,240852
#define  CAN_F2R2_FB21 3128,240949
#define  CAN_F2R2_FB22 3129,241046
#define  CAN_F2R2_FB23 3130,241143
#define  CAN_F2R2_FB24 3131,241240
#define  CAN_F2R2_FB25 3132,241337
#define  CAN_F2R2_FB26 3133,241434
#define  CAN_F2R2_FB27 3134,241531
#define  CAN_F2R2_FB28 3135,241628
#define  CAN_F2R2_FB29 3136,241725
#define  CAN_F2R2_FB30 3137,241822
#define  CAN_F2R2_FB31 3138,241919
#define  CAN_F3R2_FB0 3141,242100
#define  CAN_F3R2_FB1 3142,242196
#define  CAN_F3R2_FB2 3143,242292
#define  CAN_F3R2_FB3 3144,242388
#define  CAN_F3R2_FB4 3145,242484
#define  CAN_F3R2_FB5 3146,242580
#define  CAN_F3R2_FB6 3147,242676
#define  CAN_F3R2_FB7 3148,242772
#define  CAN_F3R2_FB8 3149,242868
#define  CAN_F3R2_FB9 3150,242964
#define  CAN_F3R2_FB10 3151,243060
#define  CAN_F3R2_FB11 3152,243157
#define  CAN_F3R2_FB12 3153,243254
#define  CAN_F3R2_FB13 3154,243351
#define  CAN_F3R2_FB14 3155,243448
#define  CAN_F3R2_FB15 3156,243545
#define  CAN_F3R2_FB16 3157,243642
#define  CAN_F3R2_FB17 3158,243739
#define  CAN_F3R2_FB18 3159,243836
#define  CAN_F3R2_FB19 3160,243933
#define  CAN_F3R2_FB20 3161,244030
#define  CAN_F3R2_FB21 3162,244127
#define  CAN_F3R2_FB22 3163,244224
#define  CAN_F3R2_FB23 3164,244321
#define  CAN_F3R2_FB24 3165,244418
#define  CAN_F3R2_FB25 3166,244515
#define  CAN_F3R2_FB26 3167,244612
#define  CAN_F3R2_FB27 3168,244709
#define  CAN_F3R2_FB28 3169,244806
#define  CAN_F3R2_FB29 3170,244903
#define  CAN_F3R2_FB30 3171,245000
#define  CAN_F3R2_FB31 3172,245097
#define  CAN_F4R2_FB0 3175,245278
#define  CAN_F4R2_FB1 3176,245374
#define  CAN_F4R2_FB2 3177,245470
#define  CAN_F4R2_FB3 3178,245566
#define  CAN_F4R2_FB4 3179,245662
#define  CAN_F4R2_FB5 3180,245758
#define  CAN_F4R2_FB6 3181,245854
#define  CAN_F4R2_FB7 3182,245950
#define  CAN_F4R2_FB8 3183,246046
#define  CAN_F4R2_FB9 3184,246142
#define  CAN_F4R2_FB10 3185,246238
#define  CAN_F4R2_FB11 3186,246335
#define  CAN_F4R2_FB12 3187,246432
#define  CAN_F4R2_FB13 3188,246529
#define  CAN_F4R2_FB14 3189,246626
#define  CAN_F4R2_FB15 3190,246723
#define  CAN_F4R2_FB16 3191,246820
#define  CAN_F4R2_FB17 3192,246917
#define  CAN_F4R2_FB18 3193,247014
#define  CAN_F4R2_FB19 3194,247111
#define  CAN_F4R2_FB20 3195,247208
#define  CAN_F4R2_FB21 3196,247305
#define  CAN_F4R2_FB22 3197,247402
#define  CAN_F4R2_FB23 3198,247499
#define  CAN_F4R2_FB24 3199,247596
#define  CAN_F4R2_FB25 3200,247693
#define  CAN_F4R2_FB26 3201,247790
#define  CAN_F4R2_FB27 3202,247887
#define  CAN_F4R2_FB28 3203,247984
#define  CAN_F4R2_FB29 3204,248081
#define  CAN_F4R2_FB30 3205,248178
#define  CAN_F4R2_FB31 3206,248275
#define  CAN_F5R2_FB0 3209,248456
#define  CAN_F5R2_FB1 3210,248552
#define  CAN_F5R2_FB2 3211,248648
#define  CAN_F5R2_FB3 3212,248744
#define  CAN_F5R2_FB4 3213,248840
#define  CAN_F5R2_FB5 3214,248936
#define  CAN_F5R2_FB6 3215,249032
#define  CAN_F5R2_FB7 3216,249128
#define  CAN_F5R2_FB8 3217,249224
#define  CAN_F5R2_FB9 3218,249320
#define  CAN_F5R2_FB10 3219,249416
#define  CAN_F5R2_FB11 3220,249513
#define  CAN_F5R2_FB12 3221,249610
#define  CAN_F5R2_FB13 3222,249707
#define  CAN_F5R2_FB14 3223,249804
#define  CAN_F5R2_FB15 3224,249901
#define  CAN_F5R2_FB16 3225,249998
#define  CAN_F5R2_FB17 3226,250095
#define  CAN_F5R2_FB18 3227,250192
#define  CAN_F5R2_FB19 3228,250289
#define  CAN_F5R2_FB20 3229,250386
#define  CAN_F5R2_FB21 3230,250483
#define  CAN_F5R2_FB22 3231,250580
#define  CAN_F5R2_FB23 3232,250677
#define  CAN_F5R2_FB24 3233,250774
#define  CAN_F5R2_FB25 3234,250871
#define  CAN_F5R2_FB26 3235,250968
#define  CAN_F5R2_FB27 3236,251065
#define  CAN_F5R2_FB28 3237,251162
#define  CAN_F5R2_FB29 3238,251259
#define  CAN_F5R2_FB30 3239,251356
#define  CAN_F5R2_FB31 3240,251453
#define  CAN_F6R2_FB0 3243,251634
#define  CAN_F6R2_FB1 3244,251730
#define  CAN_F6R2_FB2 3245,251826
#define  CAN_F6R2_FB3 3246,251922
#define  CAN_F6R2_FB4 3247,252018
#define  CAN_F6R2_FB5 3248,252114
#define  CAN_F6R2_FB6 3249,252210
#define  CAN_F6R2_FB7 3250,252306
#define  CAN_F6R2_FB8 3251,252402
#define  CAN_F6R2_FB9 3252,252498
#define  CAN_F6R2_FB10 3253,252594
#define  CAN_F6R2_FB11 3254,252691
#define  CAN_F6R2_FB12 3255,252788
#define  CAN_F6R2_FB13 3256,252885
#define  CAN_F6R2_FB14 3257,252982
#define  CAN_F6R2_FB15 3258,253079
#define  CAN_F6R2_FB16 3259,253176
#define  CAN_F6R2_FB17 3260,253273
#define  CAN_F6R2_FB18 3261,253370
#define  CAN_F6R2_FB19 3262,253467
#define  CAN_F6R2_FB20 3263,253564
#define  CAN_F6R2_FB21 3264,253661
#define  CAN_F6R2_FB22 3265,253758
#define  CAN_F6R2_FB23 3266,253855
#define  CAN_F6R2_FB24 3267,253952
#define  CAN_F6R2_FB25 3268,254049
#define  CAN_F6R2_FB26 3269,254146
#define  CAN_F6R2_FB27 3270,254243
#define  CAN_F6R2_FB28 3271,254340
#define  CAN_F6R2_FB29 3272,254437
#define  CAN_F6R2_FB30 3273,254534
#define  CAN_F6R2_FB31 3274,254631
#define  CAN_F7R2_FB0 3277,254812
#define  CAN_F7R2_FB1 3278,254908
#define  CAN_F7R2_FB2 3279,255004
#define  CAN_F7R2_FB3 3280,255100
#define  CAN_F7R2_FB4 3281,255196
#define  CAN_F7R2_FB5 3282,255292
#define  CAN_F7R2_FB6 3283,255388
#define  CAN_F7R2_FB7 3284,255484
#define  CAN_F7R2_FB8 3285,255580
#define  CAN_F7R2_FB9 3286,255676
#define  CAN_F7R2_FB10 3287,255772
#define  CAN_F7R2_FB11 3288,255869
#define  CAN_F7R2_FB12 3289,255966
#define  CAN_F7R2_FB13 3290,256063
#define  CAN_F7R2_FB14 3291,256160
#define  CAN_F7R2_FB15 3292,256257
#define  CAN_F7R2_FB16 3293,256354
#define  CAN_F7R2_FB17 3294,256451
#define  CAN_F7R2_FB18 3295,256548
#define  CAN_F7R2_FB19 3296,256645
#define  CAN_F7R2_FB20 3297,256742
#define  CAN_F7R2_FB21 3298,256839
#define  CAN_F7R2_FB22 3299,256936
#define  CAN_F7R2_FB23 3300,257033
#define  CAN_F7R2_FB24 3301,257130
#define  CAN_F7R2_FB25 3302,257227
#define  CAN_F7R2_FB26 3303,257324
#define  CAN_F7R2_FB27 3304,257421
#define  CAN_F7R2_FB28 3305,257518
#define  CAN_F7R2_FB29 3306,257615
#define  CAN_F7R2_FB30 3307,257712
#define  CAN_F7R2_FB31 3308,257809
#define  CAN_F8R2_FB0 3311,257990
#define  CAN_F8R2_FB1 3312,258086
#define  CAN_F8R2_FB2 3313,258182
#define  CAN_F8R2_FB3 3314,258278
#define  CAN_F8R2_FB4 3315,258374
#define  CAN_F8R2_FB5 3316,258470
#define  CAN_F8R2_FB6 3317,258566
#define  CAN_F8R2_FB7 3318,258662
#define  CAN_F8R2_FB8 3319,258758
#define  CAN_F8R2_FB9 3320,258854
#define  CAN_F8R2_FB10 3321,258950
#define  CAN_F8R2_FB11 3322,259047
#define  CAN_F8R2_FB12 3323,259144
#define  CAN_F8R2_FB13 3324,259241
#define  CAN_F8R2_FB14 3325,259338
#define  CAN_F8R2_FB15 3326,259435
#define  CAN_F8R2_FB16 3327,259532
#define  CAN_F8R2_FB17 3328,259629
#define  CAN_F8R2_FB18 3329,259726
#define  CAN_F8R2_FB19 3330,259823
#define  CAN_F8R2_FB20 3331,259920
#define  CAN_F8R2_FB21 3332,260017
#define  CAN_F8R2_FB22 3333,260114
#define  CAN_F8R2_FB23 3334,260211
#define  CAN_F8R2_FB24 3335,260308
#define  CAN_F8R2_FB25 3336,260405
#define  CAN_F8R2_FB26 3337,260502
#define  CAN_F8R2_FB27 3338,260599
#define  CAN_F8R2_FB28 3339,260696
#define  CAN_F8R2_FB29 3340,260793
#define  CAN_F8R2_FB30 3341,260890
#define  CAN_F8R2_FB31 3342,260987
#define  CAN_F9R2_FB0 3345,261168
#define  CAN_F9R2_FB1 3346,261264
#define  CAN_F9R2_FB2 3347,261360
#define  CAN_F9R2_FB3 3348,261456
#define  CAN_F9R2_FB4 3349,261552
#define  CAN_F9R2_FB5 3350,261648
#define  CAN_F9R2_FB6 3351,261744
#define  CAN_F9R2_FB7 3352,261840
#define  CAN_F9R2_FB8 3353,261936
#define  CAN_F9R2_FB9 3354,262032
#define  CAN_F9R2_FB10 3355,262128
#define  CAN_F9R2_FB11 3356,262225
#define  CAN_F9R2_FB12 3357,262322
#define  CAN_F9R2_FB13 3358,262419
#define  CAN_F9R2_FB14 3359,262516
#define  CAN_F9R2_FB15 3360,262613
#define  CAN_F9R2_FB16 3361,262710
#define  CAN_F9R2_FB17 3362,262807
#define  CAN_F9R2_FB18 3363,262904
#define  CAN_F9R2_FB19 3364,263001
#define  CAN_F9R2_FB20 3365,263098
#define  CAN_F9R2_FB21 3366,263195
#define  CAN_F9R2_FB22 3367,263292
#define  CAN_F9R2_FB23 3368,263389
#define  CAN_F9R2_FB24 3369,263486
#define  CAN_F9R2_FB25 3370,263583
#define  CAN_F9R2_FB26 3371,263680
#define  CAN_F9R2_FB27 3372,263777
#define  CAN_F9R2_FB28 3373,263874
#define  CAN_F9R2_FB29 3374,263971
#define  CAN_F9R2_FB30 3375,264068
#define  CAN_F9R2_FB31 3376,264165
#define  CAN_F10R2_FB0 3379,264346
#define  CAN_F10R2_FB1 3380,264442
#define  CAN_F10R2_FB2 3381,264538
#define  CAN_F10R2_FB3 3382,264634
#define  CAN_F10R2_FB4 3383,264730
#define  CAN_F10R2_FB5 3384,264826
#define  CAN_F10R2_FB6 3385,264922
#define  CAN_F10R2_FB7 3386,265018
#define  CAN_F10R2_FB8 3387,265114
#define  CAN_F10R2_FB9 3388,265210
#define  CAN_F10R2_FB10 3389,265306
#define  CAN_F10R2_FB11 3390,265403
#define  CAN_F10R2_FB12 3391,265500
#define  CAN_F10R2_FB13 3392,265597
#define  CAN_F10R2_FB14 3393,265694
#define  CAN_F10R2_FB15 3394,265791
#define  CAN_F10R2_FB16 3395,265888
#define  CAN_F10R2_FB17 3396,265985
#define  CAN_F10R2_FB18 3397,266082
#define  CAN_F10R2_FB19 3398,266179
#define  CAN_F10R2_FB20 3399,266276
#define  CAN_F10R2_FB21 3400,266373
#define  CAN_F10R2_FB22 3401,266470
#define  CAN_F10R2_FB23 3402,266567
#define  CAN_F10R2_FB24 3403,266664
#define  CAN_F10R2_FB25 3404,266761
#define  CAN_F10R2_FB26 3405,266858
#define  CAN_F10R2_FB27 3406,266955
#define  CAN_F10R2_FB28 3407,267052
#define  CAN_F10R2_FB29 3408,267149
#define  CAN_F10R2_FB30 3409,267246
#define  CAN_F10R2_FB31 3410,267343
#define  CAN_F11R2_FB0 3413,267524
#define  CAN_F11R2_FB1 3414,267620
#define  CAN_F11R2_FB2 3415,267716
#define  CAN_F11R2_FB3 3416,267812
#define  CAN_F11R2_FB4 3417,267908
#define  CAN_F11R2_FB5 3418,268004
#define  CAN_F11R2_FB6 3419,268100
#define  CAN_F11R2_FB7 3420,268196
#define  CAN_F11R2_FB8 3421,268292
#define  CAN_F11R2_FB9 3422,268388
#define  CAN_F11R2_FB10 3423,268484
#define  CAN_F11R2_FB11 3424,268581
#define  CAN_F11R2_FB12 3425,268678
#define  CAN_F11R2_FB13 3426,268775
#define  CAN_F11R2_FB14 3427,268872
#define  CAN_F11R2_FB15 3428,268969
#define  CAN_F11R2_FB16 3429,269066
#define  CAN_F11R2_FB17 3430,269163
#define  CAN_F11R2_FB18 3431,269260
#define  CAN_F11R2_FB19 3432,269357
#define  CAN_F11R2_FB20 3433,269454
#define  CAN_F11R2_FB21 3434,269551
#define  CAN_F11R2_FB22 3435,269648
#define  CAN_F11R2_FB23 3436,269745
#define  CAN_F11R2_FB24 3437,269842
#define  CAN_F11R2_FB25 3438,269939
#define  CAN_F11R2_FB26 3439,270036
#define  CAN_F11R2_FB27 3440,270133
#define  CAN_F11R2_FB28 3441,270230
#define  CAN_F11R2_FB29 3442,270327
#define  CAN_F11R2_FB30 3443,270424
#define  CAN_F11R2_FB31 3444,270521
#define  CAN_F12R2_FB0 3447,270702
#define  CAN_F12R2_FB1 3448,270798
#define  CAN_F12R2_FB2 3449,270894
#define  CAN_F12R2_FB3 3450,270990
#define  CAN_F12R2_FB4 3451,271086
#define  CAN_F12R2_FB5 3452,271182
#define  CAN_F12R2_FB6 3453,271278
#define  CAN_F12R2_FB7 3454,271374
#define  CAN_F12R2_FB8 3455,271470
#define  CAN_F12R2_FB9 3456,271566
#define  CAN_F12R2_FB10 3457,271662
#define  CAN_F12R2_FB11 3458,271759
#define  CAN_F12R2_FB12 3459,271856
#define  CAN_F12R2_FB13 3460,271953
#define  CAN_F12R2_FB14 3461,272050
#define  CAN_F12R2_FB15 3462,272147
#define  CAN_F12R2_FB16 3463,272244
#define  CAN_F12R2_FB17 3464,272341
#define  CAN_F12R2_FB18 3465,272438
#define  CAN_F12R2_FB19 3466,272535
#define  CAN_F12R2_FB20 3467,272632
#define  CAN_F12R2_FB21 3468,272729
#define  CAN_F12R2_FB22 3469,272826
#define  CAN_F12R2_FB23 3470,272923
#define  CAN_F12R2_FB24 3471,273020
#define  CAN_F12R2_FB25 3472,273117
#define  CAN_F12R2_FB26 3473,273214
#define  CAN_F12R2_FB27 3474,273311
#define  CAN_F12R2_FB28 3475,273408
#define  CAN_F12R2_FB29 3476,273505
#define  CAN_F12R2_FB30 3477,273602
#define  CAN_F12R2_FB31 3478,273699
#define  CAN_F13R2_FB0 3481,273880
#define  CAN_F13R2_FB1 3482,273976
#define  CAN_F13R2_FB2 3483,274072
#define  CAN_F13R2_FB3 3484,274168
#define  CAN_F13R2_FB4 3485,274264
#define  CAN_F13R2_FB5 3486,274360
#define  CAN_F13R2_FB6 3487,274456
#define  CAN_F13R2_FB7 3488,274552
#define  CAN_F13R2_FB8 3489,274648
#define  CAN_F13R2_FB9 3490,274744
#define  CAN_F13R2_FB10 3491,274840
#define  CAN_F13R2_FB11 3492,274937
#define  CAN_F13R2_FB12 3493,275034
#define  CAN_F13R2_FB13 3494,275131
#define  CAN_F13R2_FB14 3495,275228
#define  CAN_F13R2_FB15 3496,275325
#define  CAN_F13R2_FB16 3497,275422
#define  CAN_F13R2_FB17 3498,275519
#define  CAN_F13R2_FB18 3499,275616
#define  CAN_F13R2_FB19 3500,275713
#define  CAN_F13R2_FB20 3501,275810
#define  CAN_F13R2_FB21 3502,275907
#define  CAN_F13R2_FB22 3503,276004
#define  CAN_F13R2_FB23 3504,276101
#define  CAN_F13R2_FB24 3505,276198
#define  CAN_F13R2_FB25 3506,276295
#define  CAN_F13R2_FB26 3507,276392
#define  CAN_F13R2_FB27 3508,276489
#define  CAN_F13R2_FB28 3509,276586
#define  CAN_F13R2_FB29 3510,276683
#define  CAN_F13R2_FB30 3511,276780
#define  CAN_F13R2_FB31 3512,276877
#define  CRC_DR_DR 3520,277468
#define  CRC_IDR_IDR 3523,277648
#define  CRC_CR_RESET 3526,277850
#define  CRC_CR_POLSIZE 3527,277962
#define  CRC_CR_POLSIZE_0 3528,278060
#define  CRC_CR_POLSIZE_1 3529,278159
#define  CRC_CR_REV_IN 3530,278258
#define  CRC_CR_REV_IN_0 3531,278366
#define  CRC_CR_REV_IN_1 3532,278449
#define  CRC_CR_REV_OUT 3533,278532
#define  CRC_INIT_INIT 3536,278726
#define  CRC_POL_POL 3539,278910
#define  DAC_CR_EN1 3546,279510
#define  DAC_CR_BOFF1 3547,279614
#define  DAC_CR_TEN1 3548,279733
#define  DAC_CR_TSEL1 3550,279847
#define  DAC_CR_TSEL1_0 3551,279975
#define  DAC_CR_TSEL1_1 3552,280065
#define  DAC_CR_TSEL1_2 3553,280155
#define  DAC_CR_WAVE1 3555,280247
#define  DAC_CR_WAVE1_0 3556,280395
#define  DAC_CR_WAVE1_1 3557,280485
#define  DAC_CR_MAMP1 3559,280577
#define  DAC_CR_MAMP1_0 3560,280711
#define  DAC_CR_MAMP1_1 3561,280801
#define  DAC_CR_MAMP1_2 3562,280891
#define  DAC_CR_MAMP1_3 3563,280981
#define  DAC_CR_DMAEN1 3565,281073
#define  DAC_CR_EN2 3566,281181
#define  DAC_CR_BOFF2 3567,281285
#define  DAC_CR_TEN2 3568,281404
#define  DAC_CR_TSEL2 3570,281518
#define  DAC_CR_TSEL2_0 3571,281646
#define  DAC_CR_TSEL2_1 3572,281736
#define  DAC_CR_TSEL2_2 3573,281826
#define  DAC_CR_WAVE2 3575,281918
#define  DAC_CR_WAVE2_0 3576,282066
#define  DAC_CR_WAVE2_1 3577,282156
#define  DAC_CR_MAMP2 3579,282248
#define  DAC_CR_MAMP2_0 3580,282382
#define  DAC_CR_MAMP2_1 3581,282472
#define  DAC_CR_MAMP2_2 3582,282562
#define  DAC_CR_MAMP2_3 3583,282652
#define  DAC_CR_DMAEN2 3585,282744
#define  DAC_SWTRIGR_SWTRIG1 3588,282937
#define  DAC_SWTRIGR_SWTRIG2 3589,283051
#define  DAC_DHR12R1_DACC1DHR 3592,283249
#define  DAC_DHR12L1_DACC1DHR 3595,283456
#define  DAC_DHR8R1_DACC1DHR 3598,283662
#define  DAC_DHR12R2_DACC2DHR 3601,283868
#define  DAC_DHR12L2_DACC2DHR 3604,284075
#define  DAC_DHR8R2_DACC2DHR 3607,284281
#define  DAC_DHR12RD_DACC1DHR 3610,284487
#define  DAC_DHR12RD_DACC2DHR 3611,284610
#define  DAC_DHR12LD_DACC1DHR 3614,284817
#define  DAC_DHR12LD_DACC2DHR 3615,284939
#define  DAC_DHR8RD_DACC1DHR 3618,285145
#define  DAC_DHR8RD_DACC2DHR 3619,285267
#define  DAC_DOR1_DACC1DOR 3622,285473
#define  DAC_DOR2_DACC2DOR 3625,285666
#define  DAC_SR_DMAUDR1 3628,285859
#define  DAC_SR_DMAUDR2 3629,285974
#define  DBGMCU_IDCODE_DEV_ID 3637,286583
#define  DBGMCU_IDCODE_REV_ID 3638,286652
#define  DBGMCU_CR_DBG_SLEEP 3641,286805
#define  DBGMCU_CR_DBG_STOP 3642,286874
#define  DBGMCU_CR_DBG_STANDBY 3643,286943
#define  DBGMCU_CR_TRACE_IOEN 3644,287012
#define  DBGMCU_CR_TRACE_MODE 3646,287083
#define  DBGMCU_CR_TRACE_MODE_0 3647,287152
#define  DBGMCU_CR_TRACE_MODE_1 3648,287233
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3651,287398
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3652,287467
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3653,287536
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3654,287605
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3655,287674
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3656,287743
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3657,287812
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3658,287881
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3659,287950
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3660,288023
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 3661,288096
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3664,288253
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3665,288322
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3666,288391
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3667,288460
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3668,288529
#define  DMA_ISR_GIF1 3676,289092
#define  DMA_ISR_TCIF1 3677,289208
#define  DMA_ISR_HTIF1 3678,289325
#define  DMA_ISR_TEIF1 3679,289438
#define  DMA_ISR_GIF2 3680,289552
#define  DMA_ISR_TCIF2 3681,289668
#define  DMA_ISR_HTIF2 3682,289785
#define  DMA_ISR_TEIF2 3683,289898
#define  DMA_ISR_GIF3 3684,290012
#define  DMA_ISR_TCIF3 3685,290128
#define  DMA_ISR_HTIF3 3686,290245
#define  DMA_ISR_TEIF3 3687,290358
#define  DMA_ISR_GIF4 3688,290472
#define  DMA_ISR_TCIF4 3689,290588
#define  DMA_ISR_HTIF4 3690,290705
#define  DMA_ISR_TEIF4 3691,290818
#define  DMA_ISR_GIF5 3692,290932
#define  DMA_ISR_TCIF5 3693,291048
#define  DMA_ISR_HTIF5 3694,291165
#define  DMA_ISR_TEIF5 3695,291278
#define  DMA_ISR_GIF6 3696,291392
#define  DMA_ISR_TCIF6 3697,291508
#define  DMA_ISR_HTIF6 3698,291625
#define  DMA_ISR_TEIF6 3699,291738
#define  DMA_ISR_GIF7 3700,291852
#define  DMA_ISR_TCIF7 3701,291968
#define  DMA_ISR_HTIF7 3702,292085
#define  DMA_ISR_TEIF7 3703,292198
#define  DMA_IFCR_CGIF1 3706,292396
#define  DMA_IFCR_CTCIF1 3707,292513
#define  DMA_IFCR_CHTIF1 3708,292631
#define  DMA_IFCR_CTEIF1 3709,292745
#define  DMA_IFCR_CGIF2 3710,292860
#define  DMA_IFCR_CTCIF2 3711,292977
#define  DMA_IFCR_CHTIF2 3712,293095
#define  DMA_IFCR_CTEIF2 3713,293209
#define  DMA_IFCR_CGIF3 3714,293324
#define  DMA_IFCR_CTCIF3 3715,293441
#define  DMA_IFCR_CHTIF3 3716,293559
#define  DMA_IFCR_CTEIF3 3717,293673
#define  DMA_IFCR_CGIF4 3718,293788
#define  DMA_IFCR_CTCIF4 3719,293905
#define  DMA_IFCR_CHTIF4 3720,294023
#define  DMA_IFCR_CTEIF4 3721,294137
#define  DMA_IFCR_CGIF5 3722,294252
#define  DMA_IFCR_CTCIF5 3723,294369
#define  DMA_IFCR_CHTIF5 3724,294487
#define  DMA_IFCR_CTEIF5 3725,294601
#define  DMA_IFCR_CGIF6 3726,294716
#define  DMA_IFCR_CTCIF6 3727,294833
#define  DMA_IFCR_CHTIF6 3728,294951
#define  DMA_IFCR_CTEIF6 3729,295065
#define  DMA_IFCR_CGIF7 3730,295180
#define  DMA_IFCR_CTCIF7 3731,295297
#define  DMA_IFCR_CHTIF7 3732,295415
#define  DMA_IFCR_CTEIF7 3733,295529
#define  DMA_CCR_EN 3736,295728
#define  DMA_CCR_TCIE 3737,295848
#define  DMA_CCR_HTIE 3738,295968
#define  DMA_CCR_TEIE 3739,296088
#define  DMA_CCR_DIR 3740,296208
#define  DMA_CCR_CIRC 3741,296328
#define  DMA_CCR_PINC 3742,296448
#define  DMA_CCR_MINC 3743,296568
#define  DMA_CCR_PSIZE 3745,296690
#define  DMA_CCR_PSIZE_0 3746,296810
#define  DMA_CCR_PSIZE_1 3747,296930
#define  DMA_CCR_MSIZE 3749,297052
#define  DMA_CCR_MSIZE_0 3750,297172
#define  DMA_CCR_MSIZE_1 3751,297292
#define  DMA_CCR_PL 3753,297414
#define  DMA_CCR_PL_0 3754,297534
#define  DMA_CCR_PL_1 3755,297654
#define  DMA_CCR_MEM2MEM 3757,297776
#define  DMA_CNDTR_NDT 3760,297980
#define  DMA_CPAR_PA 3763,298184
#define  DMA_CMAR_MA 3766,298388
#define  EXTI_IMR_MR0 3774,299002
#define  EXTI_IMR_MR1 3775,299111
#define  EXTI_IMR_MR2 3776,299220
#define  EXTI_IMR_MR3 3777,299329
#define  EXTI_IMR_MR4 3778,299438
#define  EXTI_IMR_MR5 3779,299547
#define  EXTI_IMR_MR6 3780,299656
#define  EXTI_IMR_MR7 3781,299765
#define  EXTI_IMR_MR8 3782,299874
#define  EXTI_IMR_MR9 3783,299983
#define  EXTI_IMR_MR10 3784,300092
#define  EXTI_IMR_MR11 3785,300202
#define  EXTI_IMR_MR12 3786,300312
#define  EXTI_IMR_MR13 3787,300422
#define  EXTI_IMR_MR14 3788,300532
#define  EXTI_IMR_MR15 3789,300642
#define  EXTI_IMR_MR16 3790,300752
#define  EXTI_IMR_MR17 3791,300862
#define  EXTI_IMR_MR18 3792,300972
#define  EXTI_IMR_MR19 3793,301082
#define  EXTI_IMR_MR20 3794,301192
#define  EXTI_IMR_MR21 3795,301302
#define  EXTI_IMR_MR22 3796,301412
#define  EXTI_IMR_MR23 3797,301522
#define  EXTI_IMR_MR24 3798,301632
#define  EXTI_IMR_MR25 3799,301742
#define  EXTI_IMR_MR26 3800,301852
#define  EXTI_IMR_MR27 3801,301962
#define  EXTI_IMR_MR28 3802,302072
#define  EXTI_EMR_MR0 3805,302266
#define  EXTI_EMR_MR1 3806,302371
#define  EXTI_EMR_MR2 3807,302476
#define  EXTI_EMR_MR3 3808,302581
#define  EXTI_EMR_MR4 3809,302686
#define  EXTI_EMR_MR5 3810,302791
#define  EXTI_EMR_MR6 3811,302896
#define  EXTI_EMR_MR7 3812,303001
#define  EXTI_EMR_MR8 3813,303106
#define  EXTI_EMR_MR9 3814,303211
#define  EXTI_EMR_MR10 3815,303316
#define  EXTI_EMR_MR11 3816,303422
#define  EXTI_EMR_MR12 3817,303528
#define  EXTI_EMR_MR13 3818,303634
#define  EXTI_EMR_MR14 3819,303740
#define  EXTI_EMR_MR15 3820,303846
#define  EXTI_EMR_MR16 3821,303952
#define  EXTI_EMR_MR17 3822,304058
#define  EXTI_EMR_MR18 3823,304164
#define  EXTI_EMR_MR19 3824,304270
#define  EXTI_EMR_MR20 3825,304376
#define  EXTI_EMR_MR21 3826,304482
#define  EXTI_EMR_MR22 3827,304588
#define  EXTI_EMR_MR23 3828,304694
#define  EXTI_EMR_MR24 3829,304800
#define  EXTI_EMR_MR25 3830,304906
#define  EXTI_EMR_MR26 3831,305012
#define  EXTI_EMR_MR27 3832,305118
#define  EXTI_EMR_MR28 3833,305224
#define  EXTI_RTSR_TR0 3836,305414
#define  EXTI_RTSR_TR1 3837,305547
#define  EXTI_RTSR_TR2 3838,305680
#define  EXTI_RTSR_TR3 3839,305813
#define  EXTI_RTSR_TR4 3840,305946
#define  EXTI_RTSR_TR5 3841,306079
#define  EXTI_RTSR_TR6 3842,306212
#define  EXTI_RTSR_TR7 3843,306345
#define  EXTI_RTSR_TR8 3844,306478
#define  EXTI_RTSR_TR9 3845,306611
#define  EXTI_RTSR_TR10 3846,306744
#define  EXTI_RTSR_TR11 3847,306878
#define  EXTI_RTSR_TR12 3848,307012
#define  EXTI_RTSR_TR13 3849,307146
#define  EXTI_RTSR_TR14 3850,307280
#define  EXTI_RTSR_TR15 3851,307414
#define  EXTI_RTSR_TR16 3852,307548
#define  EXTI_RTSR_TR17 3853,307682
#define  EXTI_RTSR_TR18 3854,307816
#define  EXTI_RTSR_TR19 3855,307950
#define  EXTI_RTSR_TR20 3856,308084
#define  EXTI_RTSR_TR21 3857,308218
#define  EXTI_RTSR_TR22 3858,308352
#define  EXTI_RTSR_TR23 3859,308486
#define  EXTI_RTSR_TR24 3860,308620
#define  EXTI_RTSR_TR25 3861,308754
#define  EXTI_RTSR_TR26 3862,308888
#define  EXTI_RTSR_TR27 3863,309022
#define  EXTI_RTSR_TR28 3864,309156
#define  EXTI_FTSR_TR0 3867,309374
#define  EXTI_FTSR_TR1 3868,309508
#define  EXTI_FTSR_TR2 3869,309642
#define  EXTI_FTSR_TR3 3870,309776
#define  EXTI_FTSR_TR4 3871,309910
#define  EXTI_FTSR_TR5 3872,310044
#define  EXTI_FTSR_TR6 3873,310178
#define  EXTI_FTSR_TR7 3874,310312
#define  EXTI_FTSR_TR8 3875,310446
#define  EXTI_FTSR_TR9 3876,310580
#define  EXTI_FTSR_TR10 3877,310714
#define  EXTI_FTSR_TR11 3878,310849
#define  EXTI_FTSR_TR12 3879,310984
#define  EXTI_FTSR_TR13 3880,311119
#define  EXTI_FTSR_TR14 3881,311254
#define  EXTI_FTSR_TR15 3882,311389
#define  EXTI_FTSR_TR16 3883,311524
#define  EXTI_FTSR_TR17 3884,311659
#define  EXTI_FTSR_TR18 3885,311794
#define  EXTI_FTSR_TR19 3886,311929
#define  EXTI_FTSR_TR20 3887,312064
#define  EXTI_FTSR_TR21 3888,312199
#define  EXTI_FTSR_TR22 3889,312334
#define  EXTI_FTSR_TR23 3890,312469
#define  EXTI_FTSR_TR24 3891,312604
#define  EXTI_FTSR_TR25 3892,312739
#define  EXTI_FTSR_TR26 3893,312874
#define  EXTI_FTSR_TR27 3894,313009
#define  EXTI_FTSR_TR28 3895,313144
#define  EXTI_SWIER_SWIER0 3898,313363
#define  EXTI_SWIER_SWIER1 3899,313476
#define  EXTI_SWIER_SWIER2 3900,313589
#define  EXTI_SWIER_SWIER3 3901,313702
#define  EXTI_SWIER_SWIER4 3902,313815
#define  EXTI_SWIER_SWIER5 3903,313928
#define  EXTI_SWIER_SWIER6 3904,314041
#define  EXTI_SWIER_SWIER7 3905,314154
#define  EXTI_SWIER_SWIER8 3906,314267
#define  EXTI_SWIER_SWIER9 3907,314380
#define  EXTI_SWIER_SWIER10 3908,314493
#define  EXTI_SWIER_SWIER11 3909,314607
#define  EXTI_SWIER_SWIER12 3910,314721
#define  EXTI_SWIER_SWIER13 3911,314835
#define  EXTI_SWIER_SWIER14 3912,314949
#define  EXTI_SWIER_SWIER15 3913,315063
#define  EXTI_SWIER_SWIER16 3914,315177
#define  EXTI_SWIER_SWIER17 3915,315291
#define  EXTI_SWIER_SWIER18 3916,315405
#define  EXTI_SWIER_SWIER19 3917,315519
#define  EXTI_SWIER_SWIER20 3918,315633
#define  EXTI_SWIER_SWIER21 3919,315747
#define  EXTI_SWIER_SWIER22 3920,315861
#define  EXTI_SWIER_SWIER23 3921,315975
#define  EXTI_SWIER_SWIER24 3922,316089
#define  EXTI_SWIER_SWIER25 3923,316203
#define  EXTI_SWIER_SWIER26 3924,316317
#define  EXTI_SWIER_SWIER27 3925,316431
#define  EXTI_SWIER_SWIER28 3926,316545
#define  EXTI_PR_PR0 3929,316743
#define  EXTI_PR_PR1 3930,316850
#define  EXTI_PR_PR2 3931,316957
#define  EXTI_PR_PR3 3932,317064
#define  EXTI_PR_PR4 3933,317171
#define  EXTI_PR_PR5 3934,317278
#define  EXTI_PR_PR6 3935,317385
#define  EXTI_PR_PR7 3936,317492
#define  EXTI_PR_PR8 3937,317599
#define  EXTI_PR_PR9 3938,317706
#define  EXTI_PR_PR10 3939,317813
#define  EXTI_PR_PR11 3940,317921
#define  EXTI_PR_PR12 3941,318029
#define  EXTI_PR_PR13 3942,318137
#define  EXTI_PR_PR14 3943,318245
#define  EXTI_PR_PR15 3944,318353
#define  EXTI_PR_PR16 3945,318461
#define  EXTI_PR_PR17 3946,318569
#define  EXTI_PR_PR18 3947,318677
#define  EXTI_PR_PR19 3948,318785
#define  EXTI_PR_PR20 3949,318893
#define  EXTI_PR_PR21 3950,319001
#define  EXTI_PR_PR22 3951,319109
#define  EXTI_PR_PR23 3952,319217
#define  EXTI_PR_PR24 3953,319325
#define  EXTI_PR_PR25 3954,319433
#define  EXTI_PR_PR26 3955,319541
#define  EXTI_PR_PR27 3956,319649
#define  EXTI_PR_PR28 3957,319757
#define  FLASH_ACR_LATENCY 3965,320359
#define  FLASH_ACR_LATENCY_0 3966,320471
#define  FLASH_ACR_LATENCY_1 3967,320561
#define  FLASH_ACR_HLFCYA 3969,320653
#define  FLASH_ACR_PRFTBE 3970,320768
#define  FLASH_ACR_PRFTBS 3971,320875
#define  FLASH_KEYR_FKEYR 3974,321023
#define  RDP_KEY 3976,321118
#define  FLASH_KEY1 3977,321210
#define  FLASH_KEY2 3978,321304
#define  FLASH_OPTKEYR_OPTKEYR 3981,321482
#define  FLASH_OPTKEY1 3983,321584
#define  FLASH_OPTKEY2 3984,321685
#define  FLASH_SR_BSY 3987,321869
#define  FLASH_SR_PGERR 3988,321958
#define  FLASH_SR_WRPERR 3989,322060
#define  FLASH_SR_EOP 3990,322167
#define  FLASH_CR_PG 3993,322352
#define  FLASH_CR_PER 3994,322448
#define  FLASH_CR_MER 3995,322543
#define  FLASH_CR_OPTPG 3996,322638
#define  FLASH_CR_OPTER 3997,322746
#define  FLASH_CR_STRT 3998,322848
#define  FLASH_CR_LOCK 3999,322938
#define  FLASH_CR_OPTWRE 4000,323027
#define  FLASH_CR_ERRIE 4001,323137
#define  FLASH_CR_EOPIE 4002,323244
#define  FLASH_CR_OBL_LAUNCH 4003,323362
#define  FLASH_AR_FAR 4006,323556
#define  FLASH_OBR_OPTERR 4009,323738
#define  FLASH_OBR_RDPRT1 4010,323840
#define  FLASH_OBR_RDPRT2 4011,323948
#define  FLASH_OBR_USER 4013,324058
#define  FLASH_OBR_IWDG_SW 4014,324160
#define  FLASH_OBR_nRST_STOP 4015,324252
#define  FLASH_OBR_nRST_STDBY 4016,324346
#define  FLASH_WRPR_WRP 4019,324525
#define  OB_RDP_RDP 4024,324791
#define  OB_RDP_nRDP 4025,324903
#define  OB_USER_USER 4028,325112
#define  OB_USER_nUSER 4029,325213
#define  OB_WRP0_WRP0 4032,325411
#define  OB_WRP0_nWRP0 4033,325538
#define  OB_WRP1_WRP1 4036,325762
#define  OB_WRP1_nWRP1 4037,325889
#define  OB_WRP2_WRP2 4040,326113
#define  OB_WRP2_nWRP2 4041,326240
#define  OB_WRP3_WRP3 4044,326464
#define  OB_WRP3_nWRP3 4045,326591
#define GPIO_MODER_MODER0 4052,327223
#define GPIO_MODER_MODER0_0 4053,327282
#define GPIO_MODER_MODER0_1 4054,327341
#define GPIO_MODER_MODER1 4055,327400
#define GPIO_MODER_MODER1_0 4056,327459
#define GPIO_MODER_MODER1_1 4057,327518
#define GPIO_MODER_MODER2 4058,327577
#define GPIO_MODER_MODER2_0 4059,327636
#define GPIO_MODER_MODER2_1 4060,327695
#define GPIO_MODER_MODER3 4061,327754
#define GPIO_MODER_MODER3_0 4062,327813
#define GPIO_MODER_MODER3_1 4063,327872
#define GPIO_MODER_MODER4 4064,327931
#define GPIO_MODER_MODER4_0 4065,327990
#define GPIO_MODER_MODER4_1 4066,328049
#define GPIO_MODER_MODER5 4067,328108
#define GPIO_MODER_MODER5_0 4068,328167
#define GPIO_MODER_MODER5_1 4069,328226
#define GPIO_MODER_MODER6 4070,328285
#define GPIO_MODER_MODER6_0 4071,328344
#define GPIO_MODER_MODER6_1 4072,328403
#define GPIO_MODER_MODER7 4073,328462
#define GPIO_MODER_MODER7_0 4074,328521
#define GPIO_MODER_MODER7_1 4075,328580
#define GPIO_MODER_MODER8 4076,328639
#define GPIO_MODER_MODER8_0 4077,328698
#define GPIO_MODER_MODER8_1 4078,328757
#define GPIO_MODER_MODER9 4079,328816
#define GPIO_MODER_MODER9_0 4080,328875
#define GPIO_MODER_MODER9_1 4081,328934
#define GPIO_MODER_MODER10 4082,328993
#define GPIO_MODER_MODER10_0 4083,329052
#define GPIO_MODER_MODER10_1 4084,329111
#define GPIO_MODER_MODER11 4085,329170
#define GPIO_MODER_MODER11_0 4086,329229
#define GPIO_MODER_MODER11_1 4087,329288
#define GPIO_MODER_MODER12 4088,329347
#define GPIO_MODER_MODER12_0 4089,329406
#define GPIO_MODER_MODER12_1 4090,329465
#define GPIO_MODER_MODER13 4091,329524
#define GPIO_MODER_MODER13_0 4092,329583
#define GPIO_MODER_MODER13_1 4093,329642
#define GPIO_MODER_MODER14 4094,329701
#define GPIO_MODER_MODER14_0 4095,329760
#define GPIO_MODER_MODER14_1 4096,329819
#define GPIO_MODER_MODER15 4097,329878
#define GPIO_MODER_MODER15_0 4098,329937
#define GPIO_MODER_MODER15_1 4099,329996
#define GPIO_OTYPER_OT_0 4103,330141
#define GPIO_OTYPER_OT_1 4104,330200
#define GPIO_OTYPER_OT_2 4105,330259
#define GPIO_OTYPER_OT_3 4106,330318
#define GPIO_OTYPER_OT_4 4107,330377
#define GPIO_OTYPER_OT_5 4108,330436
#define GPIO_OTYPER_OT_6 4109,330495
#define GPIO_OTYPER_OT_7 4110,330554
#define GPIO_OTYPER_OT_8 4111,330613
#define GPIO_OTYPER_OT_9 4112,330672
#define GPIO_OTYPER_OT_10 4113,330731
#define GPIO_OTYPER_OT_11 4114,330790
#define GPIO_OTYPER_OT_12 4115,330849
#define GPIO_OTYPER_OT_13 4116,330908
#define GPIO_OTYPER_OT_14 4117,330967
#define GPIO_OTYPER_OT_15 4118,331026
#define GPIO_OSPEEDER_OSPEEDR0 4122,331171
#define GPIO_OSPEEDER_OSPEEDR0_0 4123,331230
#define GPIO_OSPEEDER_OSPEEDR0_1 4124,331289
#define GPIO_OSPEEDER_OSPEEDR1 4125,331348
#define GPIO_OSPEEDER_OSPEEDR1_0 4126,331407
#define GPIO_OSPEEDER_OSPEEDR1_1 4127,331466
#define GPIO_OSPEEDER_OSPEEDR2 4128,331525
#define GPIO_OSPEEDER_OSPEEDR2_0 4129,331584
#define GPIO_OSPEEDER_OSPEEDR2_1 4130,331643
#define GPIO_OSPEEDER_OSPEEDR3 4131,331702
#define GPIO_OSPEEDER_OSPEEDR3_0 4132,331761
#define GPIO_OSPEEDER_OSPEEDR3_1 4133,331820
#define GPIO_OSPEEDER_OSPEEDR4 4134,331879
#define GPIO_OSPEEDER_OSPEEDR4_0 4135,331938
#define GPIO_OSPEEDER_OSPEEDR4_1 4136,331997
#define GPIO_OSPEEDER_OSPEEDR5 4137,332056
#define GPIO_OSPEEDER_OSPEEDR5_0 4138,332115
#define GPIO_OSPEEDER_OSPEEDR5_1 4139,332174
#define GPIO_OSPEEDER_OSPEEDR6 4140,332233
#define GPIO_OSPEEDER_OSPEEDR6_0 4141,332292
#define GPIO_OSPEEDER_OSPEEDR6_1 4142,332351
#define GPIO_OSPEEDER_OSPEEDR7 4143,332410
#define GPIO_OSPEEDER_OSPEEDR7_0 4144,332469
#define GPIO_OSPEEDER_OSPEEDR7_1 4145,332528
#define GPIO_OSPEEDER_OSPEEDR8 4146,332587
#define GPIO_OSPEEDER_OSPEEDR8_0 4147,332646
#define GPIO_OSPEEDER_OSPEEDR8_1 4148,332705
#define GPIO_OSPEEDER_OSPEEDR9 4149,332764
#define GPIO_OSPEEDER_OSPEEDR9_0 4150,332823
#define GPIO_OSPEEDER_OSPEEDR9_1 4151,332882
#define GPIO_OSPEEDER_OSPEEDR10 4152,332941
#define GPIO_OSPEEDER_OSPEEDR10_0 4153,333000
#define GPIO_OSPEEDER_OSPEEDR10_1 4154,333059
#define GPIO_OSPEEDER_OSPEEDR11 4155,333118
#define GPIO_OSPEEDER_OSPEEDR11_0 4156,333177
#define GPIO_OSPEEDER_OSPEEDR11_1 4157,333236
#define GPIO_OSPEEDER_OSPEEDR12 4158,333295
#define GPIO_OSPEEDER_OSPEEDR12_0 4159,333354
#define GPIO_OSPEEDER_OSPEEDR12_1 4160,333413
#define GPIO_OSPEEDER_OSPEEDR13 4161,333472
#define GPIO_OSPEEDER_OSPEEDR13_0 4162,333531
#define GPIO_OSPEEDER_OSPEEDR13_1 4163,333590
#define GPIO_OSPEEDER_OSPEEDR14 4164,333649
#define GPIO_OSPEEDER_OSPEEDR14_0 4165,333708
#define GPIO_OSPEEDER_OSPEEDR14_1 4166,333767
#define GPIO_OSPEEDER_OSPEEDR15 4167,333826
#define GPIO_OSPEEDER_OSPEEDR15_0 4168,333885
#define GPIO_OSPEEDER_OSPEEDR15_1 4169,333944
#define GPIO_PUPDR_PUPDR0 4172,334110
#define GPIO_PUPDR_PUPDR0_0 4173,334169
#define GPIO_PUPDR_PUPDR0_1 4174,334228
#define GPIO_PUPDR_PUPDR1 4175,334287
#define GPIO_PUPDR_PUPDR1_0 4176,334346
#define GPIO_PUPDR_PUPDR1_1 4177,334405
#define GPIO_PUPDR_PUPDR2 4178,334464
#define GPIO_PUPDR_PUPDR2_0 4179,334523
#define GPIO_PUPDR_PUPDR2_1 4180,334582
#define GPIO_PUPDR_PUPDR3 4181,334641
#define GPIO_PUPDR_PUPDR3_0 4182,334700
#define GPIO_PUPDR_PUPDR3_1 4183,334759
#define GPIO_PUPDR_PUPDR4 4184,334818
#define GPIO_PUPDR_PUPDR4_0 4185,334877
#define GPIO_PUPDR_PUPDR4_1 4186,334936
#define GPIO_PUPDR_PUPDR5 4187,334995
#define GPIO_PUPDR_PUPDR5_0 4188,335054
#define GPIO_PUPDR_PUPDR5_1 4189,335113
#define GPIO_PUPDR_PUPDR6 4190,335172
#define GPIO_PUPDR_PUPDR6_0 4191,335231
#define GPIO_PUPDR_PUPDR6_1 4192,335290
#define GPIO_PUPDR_PUPDR7 4193,335349
#define GPIO_PUPDR_PUPDR7_0 4194,335408
#define GPIO_PUPDR_PUPDR7_1 4195,335467
#define GPIO_PUPDR_PUPDR8 4196,335526
#define GPIO_PUPDR_PUPDR8_0 4197,335585
#define GPIO_PUPDR_PUPDR8_1 4198,335644
#define GPIO_PUPDR_PUPDR9 4199,335703
#define GPIO_PUPDR_PUPDR9_0 4200,335762
#define GPIO_PUPDR_PUPDR9_1 4201,335821
#define GPIO_PUPDR_PUPDR10 4202,335880
#define GPIO_PUPDR_PUPDR10_0 4203,335939
#define GPIO_PUPDR_PUPDR10_1 4204,335998
#define GPIO_PUPDR_PUPDR11 4205,336057
#define GPIO_PUPDR_PUPDR11_0 4206,336116
#define GPIO_PUPDR_PUPDR11_1 4207,336175
#define GPIO_PUPDR_PUPDR12 4208,336234
#define GPIO_PUPDR_PUPDR12_0 4209,336293
#define GPIO_PUPDR_PUPDR12_1 4210,336352
#define GPIO_PUPDR_PUPDR13 4211,336411
#define GPIO_PUPDR_PUPDR13_0 4212,336470
#define GPIO_PUPDR_PUPDR13_1 4213,336529
#define GPIO_PUPDR_PUPDR14 4214,336588
#define GPIO_PUPDR_PUPDR14_0 4215,336647
#define GPIO_PUPDR_PUPDR14_1 4216,336706
#define GPIO_PUPDR_PUPDR15 4217,336765
#define GPIO_PUPDR_PUPDR15_0 4218,336824
#define GPIO_PUPDR_PUPDR15_1 4219,336883
#define GPIO_IDR_0 4222,337026
#define GPIO_IDR_1 4223,337085
#define GPIO_IDR_2 4224,337144
#define GPIO_IDR_3 4225,337203
#define GPIO_IDR_4 4226,337262
#define GPIO_IDR_5 4227,337321
#define GPIO_IDR_6 4228,337380
#define GPIO_IDR_7 4229,337439
#define GPIO_IDR_8 4230,337498
#define GPIO_IDR_9 4231,337557
#define GPIO_IDR_10 4232,337616
#define GPIO_IDR_11 4233,337675
#define GPIO_IDR_12 4234,337734
#define GPIO_IDR_13 4235,337793
#define GPIO_IDR_14 4236,337852
#define GPIO_IDR_15 4237,337911
#define GPIO_ODR_0 4240,338054
#define GPIO_ODR_1 4241,338113
#define GPIO_ODR_2 4242,338172
#define GPIO_ODR_3 4243,338231
#define GPIO_ODR_4 4244,338290
#define GPIO_ODR_5 4245,338349
#define GPIO_ODR_6 4246,338408
#define GPIO_ODR_7 4247,338467
#define GPIO_ODR_8 4248,338526
#define GPIO_ODR_9 4249,338585
#define GPIO_ODR_10 4250,338644
#define GPIO_ODR_11 4251,338703
#define GPIO_ODR_12 4252,338762
#define GPIO_ODR_13 4253,338821
#define GPIO_ODR_14 4254,338880
#define GPIO_ODR_15 4255,338939
#define GPIO_BSRR_BS_0 4258,339082
#define GPIO_BSRR_BS_1 4259,339141
#define GPIO_BSRR_BS_2 4260,339200
#define GPIO_BSRR_BS_3 4261,339259
#define GPIO_BSRR_BS_4 4262,339318
#define GPIO_BSRR_BS_5 4263,339377
#define GPIO_BSRR_BS_6 4264,339436
#define GPIO_BSRR_BS_7 4265,339495
#define GPIO_BSRR_BS_8 4266,339554
#define GPIO_BSRR_BS_9 4267,339613
#define GPIO_BSRR_BS_10 4268,339672
#define GPIO_BSRR_BS_11 4269,339731
#define GPIO_BSRR_BS_12 4270,339790
#define GPIO_BSRR_BS_13 4271,339849
#define GPIO_BSRR_BS_14 4272,339908
#define GPIO_BSRR_BS_15 4273,339967
#define GPIO_BSRR_BR_0 4274,340026
#define GPIO_BSRR_BR_1 4275,340085
#define GPIO_BSRR_BR_2 4276,340144
#define GPIO_BSRR_BR_3 4277,340203
#define GPIO_BSRR_BR_4 4278,340262
#define GPIO_BSRR_BR_5 4279,340321
#define GPIO_BSRR_BR_6 4280,340380
#define GPIO_BSRR_BR_7 4281,340439
#define GPIO_BSRR_BR_8 4282,340498
#define GPIO_BSRR_BR_9 4283,340557
#define GPIO_BSRR_BR_10 4284,340616
#define GPIO_BSRR_BR_11 4285,340675
#define GPIO_BSRR_BR_12 4286,340734
#define GPIO_BSRR_BR_13 4287,340793
#define GPIO_BSRR_BR_14 4288,340852
#define GPIO_BSRR_BR_15 4289,340911
#define GPIO_LCKR_LCK0 4292,341054
#define GPIO_LCKR_LCK1 4293,341113
#define GPIO_LCKR_LCK2 4294,341172
#define GPIO_LCKR_LCK3 4295,341231
#define GPIO_LCKR_LCK4 4296,341290
#define GPIO_LCKR_LCK5 4297,341349
#define GPIO_LCKR_LCK6 4298,341408
#define GPIO_LCKR_LCK7 4299,341467
#define GPIO_LCKR_LCK8 4300,341526
#define GPIO_LCKR_LCK9 4301,341585
#define GPIO_LCKR_LCK10 4302,341644
#define GPIO_LCKR_LCK11 4303,341703
#define GPIO_LCKR_LCK12 4304,341762
#define GPIO_LCKR_LCK13 4305,341821
#define GPIO_LCKR_LCK14 4306,341880
#define GPIO_LCKR_LCK15 4307,341939
#define GPIO_LCKR_LCKK 4308,341998
#define GPIO_AFRL_AFRL0 4311,342141
#define GPIO_AFRL_AFRL1 4312,342200
#define GPIO_AFRL_AFRL2 4313,342259
#define GPIO_AFRL_AFRL3 4314,342318
#define GPIO_AFRL_AFRL4 4315,342377
#define GPIO_AFRL_AFRL5 4316,342436
#define GPIO_AFRL_AFRL6 4317,342495
#define GPIO_AFRL_AFRL7 4318,342554
#define GPIO_AFRH_AFRH0 4321,342697
#define GPIO_AFRH_AFRH1 4322,342756
#define GPIO_AFRH_AFRH2 4323,342815
#define GPIO_AFRH_AFRH3 4324,342874
#define GPIO_AFRH_AFRH4 4325,342933
#define GPIO_AFRH_AFRH5 4326,342992
#define GPIO_AFRH_AFRH6 4327,343051
#define GPIO_AFRH_AFRH7 4328,343110
#define GPIO_BRR_BR_0 4331,343253
#define GPIO_BRR_BR_1 4332,343312
#define GPIO_BRR_BR_2 4333,343371
#define GPIO_BRR_BR_3 4334,343430
#define GPIO_BRR_BR_4 4335,343489
#define GPIO_BRR_BR_5 4336,343548
#define GPIO_BRR_BR_6 4337,343607
#define GPIO_BRR_BR_7 4338,343666
#define GPIO_BRR_BR_8 4339,343725
#define GPIO_BRR_BR_9 4340,343784
#define GPIO_BRR_BR_10 4341,343843
#define GPIO_BRR_BR_11 4342,343902
#define GPIO_BRR_BR_12 4343,343961
#define GPIO_BRR_BR_13 4344,344020
#define GPIO_BRR_BR_14 4345,344079
#define GPIO_BRR_BR_15 4346,344138
#define  I2C_CR1_PE 4354,344690
#define  I2C_CR1_TXIE 4355,344792
#define  I2C_CR1_RXIE 4356,344896
#define  I2C_CR1_ADDRIE 4357,345000
#define  I2C_CR1_NACKIE 4358,345115
#define  I2C_CR1_STOPIE 4359,345230
#define  I2C_CR1_TCIE 4360,345346
#define  I2C_CR1_ERRIE 4361,345465
#define  I2C_CR1_DFN 4362,345573
#define  I2C_CR1_ANFOFF 4363,345678
#define  I2C_CR1_SWRST 4364,345786
#define  I2C_CR1_TXDMAEN 4365,345885
#define  I2C_CR1_RXDMAEN 4366,346002
#define  I2C_CR1_SBC 4367,346116
#define  I2C_CR1_NOSTRETCH 4368,346219
#define  I2C_CR1_WUPEN 4369,346328
#define  I2C_CR1_GCEN 4370,346436
#define  I2C_CR1_SMBHEN 4371,346540
#define  I2C_CR1_SMBDEN 4372,346650
#define  I2C_CR1_ALERTEN 4373,346770
#define  I2C_CR1_PECEN 4374,346873
#define  I2C_CR2_SADD 4377,347051
#define  I2C_CR2_RD_WRN 4378,347163
#define  I2C_CR2_ADD10 4379,347280
#define  I2C_CR2_HEAD10R 4380,347401
#define  I2C_CR2_START 4381,347541
#define  I2C_CR2_STOP 4382,347642
#define  I2C_CR2_NACK 4383,347756
#define  I2C_CR2_NBYTES 4384,347869
#define  I2C_CR2_RELOAD 4385,347969
#define  I2C_CR2_AUTOEND 4386,348072
#define  I2C_CR2_PECBYTE 4387,348189
#define  I2C_OAR1_OA1 4390,348383
#define  I2C_OAR1_OA1MODE 4391,348491
#define  I2C_OAR1_OA1EN 4392,348601
#define  I2C_OAR2_OA2 4395,348790
#define  I2C_OAR2_OA2MSK 4396,348898
#define  I2C_OAR2_OA2EN 4397,349002
#define  I2C_TIMINGR_SCLL 4400,349191
#define  I2C_TIMINGR_SCLH 4401,349304
#define  I2C_TIMINGR_SDADEL 4402,349418
#define  I2C_TIMINGR_SCLDEL 4403,349517
#define  I2C_TIMINGR_PRESC 4404,349617
#define  I2C_TIMEOUTR_TIMEOUTA 4407,349803
#define  I2C_TIMEOUTR_TIDLE 4408,349901
#define  I2C_TIMEOUTR_TIMOUTEN 4409,350014
#define  I2C_TIMEOUTR_TIMEOUTB 4410,350119
#define  I2C_TIMEOUTR_TEXTEN 4411,350216
#define  I2C_ISR_TXE 4414,350414
#define  I2C_ISR_TXIS 4415,350527
#define  I2C_ISR_RXNE 4416,350637
#define  I2C_ISR_ADDR 4417,350753
#define  I2C_ISR_NACKF 4418,350865
#define  I2C_ISR_STOPF 4419,350968
#define  I2C_ISR_TC 4420,351072
#define  I2C_ISR_TCR 4421,351188
#define  I2C_ISR_BERR 4422,351297
#define  I2C_ISR_ARLO 4423,351391
#define  I2C_ISR_OVR 4424,351492
#define  I2C_ISR_PECERR 4425,351593
#define  I2C_ISR_TIMEOUT 4426,351700
#define  I2C_ISR_ALERT 4427,351815
#define  I2C_ISR_BUSY 4428,351911
#define  I2C_ISR_DIR 4429,352004
#define  I2C_ISR_ADDCODE 4430,352120
#define  I2C_ICR_ADDRCF 4433,352320
#define  I2C_ICR_NACKCF 4434,352431
#define  I2C_ICR_STOPCF 4435,352531
#define  I2C_ICR_BERRCF 4436,352641
#define  I2C_ICR_ARLOCF 4437,352746
#define  I2C_ICR_OVRCF 4438,352858
#define  I2C_ICR_PECCF 4439,352970
#define  I2C_ICR_TIMOUTCF 4440,353075
#define  I2C_ICR_ALERTCF 4441,353178
#define  I2C_PECR_PEC 4444,353363
#define  I2C_RXDR_RXDATA 4447,353545
#define  I2C_TXDR_TXDATA 4450,353733
#define  IWDG_KR_KEY 4459,354333
#define  IWDG_PR_PR 4462,354536
#define  IWDG_PR_PR_0 4463,354648
#define  IWDG_PR_PR_1 4464,354738
#define  IWDG_PR_PR_2 4465,354828
#define  IWDG_RLR_RL 4468,355002
#define  IWDG_SR_PVU 4471,355200
#define  IWDG_SR_RVU 4472,355316
#define  IWDG_SR_WVU 4473,355437
#define  IWDG_WINR_WIN 4476,355642
#define  PWR_CR_LPSDSR 4484,356250
#define  PWR_CR_PDDS 4485,356367
#define  PWR_CR_CWUF 4486,356465
#define  PWR_CR_CSBF 4487,356560
#define  PWR_CR_PVDE 4488,356656
#define  PWR_CR_PLS 4490,356765
#define  PWR_CR_PLS_0 4491,356878
#define  PWR_CR_PLS_1 4492,356961
#define  PWR_CR_PLS_2 4493,357044
#define  PWR_CR_PLS_LEV0 4496,357162
#define  PWR_CR_PLS_LEV1 4497,357251
#define  PWR_CR_PLS_LEV2 4498,357340
#define  PWR_CR_PLS_LEV3 4499,357429
#define  PWR_CR_PLS_LEV4 4500,357518
#define  PWR_CR_PLS_LEV5 4501,357607
#define  PWR_CR_PLS_LEV6 4502,357696
#define  PWR_CR_PLS_LEV7 4503,357785
#define  PWR_CR_DBP 4505,357876
#define  PWR_CSR_WUF 4508,358076
#define  PWR_CSR_SBF 4509,358165
#define  PWR_CSR_PVDO 4510,358255
#define  PWR_CSR_VREFINTRDYF 4511,358343
#define  PWR_CSR_EWUP1 4513,358470
#define  PWR_CSR_EWUP2 4514,358565
#define  PWR_CSR_EWUP3 4515,358660
#define  RCC_CR_HSION 4523,359249
#define  RCC_CR_HSIRDY 4524,359318
#define  RCC_CR_HSITRIM 4526,359389
#define  RCC_CR_HSITRIM_0 4527,359458
#define  RCC_CR_HSITRIM_1 4528,359539
#define  RCC_CR_HSITRIM_2 4529,359620
#define  RCC_CR_HSITRIM_3 4530,359701
#define  RCC_CR_HSITRIM_4 4531,359782
#define  RCC_CR_HSICAL 4533,359865
#define  RCC_CR_HSICAL_0 4534,359934
#define  RCC_CR_HSICAL_1 4535,360015
#define  RCC_CR_HSICAL_2 4536,360096
#define  RCC_CR_HSICAL_3 4537,360177
#define  RCC_CR_HSICAL_4 4538,360258
#define  RCC_CR_HSICAL_5 4539,360339
#define  RCC_CR_HSICAL_6 4540,360420
#define  RCC_CR_HSICAL_7 4541,360501
#define  RCC_CR_HSEON 4543,360584
#define  RCC_CR_HSERDY 4544,360653
#define  RCC_CR_HSEBYP 4545,360722
#define  RCC_CR_CSSON 4546,360791
#define  RCC_CR_PLLON 4548,360862
#define  RCC_CR_PLLRDY 4549,360931
#define  RCC_CFGR_SW 4553,361110
#define  RCC_CFGR_SW_0 4554,361229
#define  RCC_CFGR_SW_1 4555,361319
#define  RCC_CFGR_SW_HSI 4557,361411
#define  RCC_CFGR_SW_HSE 4558,361524
#define  RCC_CFGR_SW_PLL 4559,361637
#define  RCC_CFGR_SWS 4562,361779
#define  RCC_CFGR_SWS_0 4563,361906
#define  RCC_CFGR_SWS_1 4564,361996
#define  RCC_CFGR_SWS_HSI 4566,362088
#define  RCC_CFGR_SWS_HSE 4567,362208
#define  RCC_CFGR_SWS_PLL 4568,362328
#define  RCC_CFGR_HPRE 4571,362467
#define  RCC_CFGR_HPRE_0 4572,362582
#define  RCC_CFGR_HPRE_1 4573,362672
#define  RCC_CFGR_HPRE_2 4574,362762
#define  RCC_CFGR_HPRE_3 4575,362852
#define  RCC_CFGR_HPRE_DIV1 4577,362944
#define  RCC_CFGR_HPRE_DIV2 4578,363047
#define  RCC_CFGR_HPRE_DIV4 4579,363151
#define  RCC_CFGR_HPRE_DIV8 4580,363255
#define  RCC_CFGR_HPRE_DIV16 4581,363359
#define  RCC_CFGR_HPRE_DIV64 4582,363464
#define  RCC_CFGR_HPRE_DIV128 4583,363569
#define  RCC_CFGR_HPRE_DIV256 4584,363675
#define  RCC_CFGR_HPRE_DIV512 4585,363781
#define  RCC_CFGR_PPRE1 4588,363918
#define  RCC_CFGR_PPRE1_0 4589,364034
#define  RCC_CFGR_PPRE1_1 4590,364124
#define  RCC_CFGR_PPRE1_2 4591,364214
#define  RCC_CFGR_PPRE1_DIV1 4593,364306
#define  RCC_CFGR_PPRE1_DIV2 4594,364407
#define  RCC_CFGR_PPRE1_DIV4 4595,364509
#define  RCC_CFGR_PPRE1_DIV8 4596,364611
#define  RCC_CFGR_PPRE1_DIV16 4597,364713
#define  RCC_CFGR_PPRE2 4600,364847
#define  RCC_CFGR_PPRE2_0 4601,364963
#define  RCC_CFGR_PPRE2_1 4602,365053
#define  RCC_CFGR_PPRE2_2 4603,365143
#define  RCC_CFGR_PPRE2_DIV1 4605,365235
#define  RCC_CFGR_PPRE2_DIV2 4606,365336
#define  RCC_CFGR_PPRE2_DIV4 4607,365438
#define  RCC_CFGR_PPRE2_DIV8 4608,365540
#define  RCC_CFGR_PPRE2_DIV16 4609,365642
#define  RCC_CFGR_PLLSRC 4611,365747
#define  RCC_CFGR_PLLXTPRE 4613,365856
#define  RCC_CFGR_PLLMULL 4616,365998
#define  RCC_CFGR_PLLMULL_0 4617,366127
#define  RCC_CFGR_PLLMULL_1 4618,366217
#define  RCC_CFGR_PLLMULL_2 4619,366307
#define  RCC_CFGR_PLLMULL_3 4620,366397
#define  RCC_CFGR_PLLSRC_HSI_Div2 4622,366489
#define  RCC_CFGR_PLLSRC_PREDIV1 4623,366631
#define  RCC_CFGR_PLLXTPRE_PREDIV1 4625,366766
#define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 4626,366890
#define  RCC_CFGR_PLLMULL2 4628,367017
#define  RCC_CFGR_PLLMULL3 4629,367119
#define  RCC_CFGR_PLLMULL4 4630,367221
#define  RCC_CFGR_PLLMULL5 4631,367323
#define  RCC_CFGR_PLLMULL6 4632,367425
#define  RCC_CFGR_PLLMULL7 4633,367527
#define  RCC_CFGR_PLLMULL8 4634,367629
#define  RCC_CFGR_PLLMULL9 4635,367731
#define  RCC_CFGR_PLLMULL10 4636,367833
#define  RCC_CFGR_PLLMULL11 4637,367935
#define  RCC_CFGR_PLLMULL12 4638,368038
#define  RCC_CFGR_PLLMULL13 4639,368141
#define  RCC_CFGR_PLLMULL14 4640,368244
#define  RCC_CFGR_PLLMULL15 4641,368347
#define  RCC_CFGR_PLLMULL16 4642,368450
#define  RCC_CFGR_USBPRE 4645,368582
#define  RCC_CFGR_I2SSRC 4648,368709
#define  RCC_CFGR_MCO 4651,368858
#define  RCC_CFGR_MCO_0 4652,368987
#define  RCC_CFGR_MCO_1 4653,369077
#define  RCC_CFGR_MCO_2 4654,369167
#define  RCC_CFGR_MCO_NOCLOCK 4656,369259
#define  RCC_CFGR_MCO_LSI 4657,369352
#define  RCC_CFGR_MCO_LSE 4658,369469
#define  RCC_CFGR_MCO_SYSCLK 4659,369586
#define  RCC_CFGR_MCO_HSI 4660,369706
#define  RCC_CFGR_MCO_HSE 4661,369823
#define  RCC_CFGR_MCO_PLL 4662,369941
#define  RCC_CFGR_MCOF 4664,370073
#define  RCC_CIR_LSIRDYF 4667,370277
#define  RCC_CIR_LSERDYF 4668,370386
#define  RCC_CIR_HSIRDYF 4669,370495
#define  RCC_CIR_HSERDYF 4670,370604
#define  RCC_CIR_PLLRDYF 4671,370713
#define  RCC_CIR_CSSF 4672,370822
#define  RCC_CIR_LSIRDYIE 4673,370943
#define  RCC_CIR_LSERDYIE 4674,371054
#define  RCC_CIR_HSIRDYIE 4675,371165
#define  RCC_CIR_HSERDYIE 4676,371276
#define  RCC_CIR_PLLRDYIE 4677,371387
#define  RCC_CIR_LSIRDYC 4678,371498
#define  RCC_CIR_LSERDYC 4679,371608
#define  RCC_CIR_HSIRDYC 4680,371718
#define  RCC_CIR_HSERDYC 4681,371828
#define  RCC_CIR_PLLRDYC 4682,371938
#define  RCC_CIR_CSSC 4683,372048
#define  RCC_APB2RSTR_SYSCFGRST 4686,372255
#define  RCC_APB2RSTR_TIM1RST 4687,372352
#define  RCC_APB2RSTR_SPI1RST 4688,372447
#define  RCC_APB2RSTR_TIM8RST 4689,372542
#define  RCC_APB2RSTR_USART1RST 4690,372637
#define  RCC_APB2RSTR_TIM15RST 4691,372734
#define  RCC_APB2RSTR_TIM16RST 4692,372830
#define  RCC_APB2RSTR_TIM17RST 4693,372926
#define  RCC_APB1RSTR_TIM2RST 4696,373108
#define  RCC_APB1RSTR_TIM3RST 4697,373206
#define  RCC_APB1RSTR_TIM4RST 4698,373304
#define  RCC_APB1RSTR_TIM6RST 4699,373402
#define  RCC_APB1RSTR_TIM7RST 4700,373500
#define  RCC_APB1RSTR_WWDGRST 4701,373598
#define  RCC_APB1RSTR_SPI2RST 4702,373704
#define  RCC_APB1RSTR_SPI3RST 4703,373799
#define  RCC_APB1RSTR_USART2RST 4704,373894
#define  RCC_APB1RSTR_USART3RST 4705,373992
#define  RCC_APB1RSTR_UART4RST 4706,374090
#define  RCC_APB1RSTR_UART5RST 4707,374187
#define  RCC_APB1RSTR_I2C1RST 4708,374284
#define  RCC_APB1RSTR_I2C2RST 4709,374380
#define  RCC_APB1RSTR_USBRST 4710,374476
#define  RCC_APB1RSTR_CAN1RST 4711,374570
#define  RCC_APB1RSTR_PWRRST 4712,374664
#define  RCC_APB1RSTR_DACRST 4713,374758
#define  RCC_AHBENR_DMA1EN 4716,374936
#define  RCC_AHBENR_DMA2EN 4717,375038
#define  RCC_AHBENR_SRAMEN 4718,375140
#define  RCC_AHBENR_FLITFEN 4719,375252
#define  RCC_AHBENR_CRCEN 4720,375355
#define  RCC_AHBENR_GPIOAEN 4721,375456
#define  RCC_AHBENR_GPIOBEN 4722,375559
#define  RCC_AHBENR_GPIOCEN 4723,375662
#define  RCC_AHBENR_GPIODEN 4724,375765
#define  RCC_AHBENR_GPIOEEN 4725,375868
#define  RCC_AHBENR_GPIOFEN 4726,375971
#define  RCC_AHBENR_TSEN 4727,376074
#define  RCC_AHBENR_ADC12EN 4728,376174
#define  RCC_AHBENR_ADC34EN 4729,376282
#define  RCC_APB2ENR_SYSCFGEN 4732,376474
#define  RCC_APB2ENR_TIM1EN 4733,376578
#define  RCC_APB2ENR_SPI1EN 4734,376680
#define  RCC_APB2ENR_TIM8EN 4735,376782
#define  RCC_APB2ENR_USART1EN 4736,376884
#define  RCC_APB2ENR_TIM15EN 4737,376988
#define  RCC_APB2ENR_TIM16EN 4738,377091
#define  RCC_APB2ENR_TIM17EN 4739,377194
#define  RCC_APB1ENR_TIM2EN 4742,377382
#define  RCC_APB1ENR_TIM3EN 4743,377487
#define  RCC_APB1ENR_TIM4EN 4744,377592
#define  RCC_APB1ENR_TIM6EN 4745,377697
#define  RCC_APB1ENR_TIM7EN 4746,377802
#define  RCC_APB1ENR_WWDGEN 4747,377907
#define  RCC_APB1ENR_SPI2EN 4748,378020
#define  RCC_APB1ENR_SPI3EN 4749,378122
#define  RCC_APB1ENR_USART2EN 4750,378224
#define  RCC_APB1ENR_USART3EN 4751,378329
#define  RCC_APB1ENR_UART3EN 4752,378434
#define  RCC_APB1ENR_UART4EN 4753,378538
#define  RCC_APB1ENR_I2C1EN 4754,378642
#define  RCC_APB1ENR_I2C2EN 4755,378745
#define  RCC_APB1ENR_USBEN 4756,378848
#define  RCC_APB1ENR_CAN1EN 4757,378949
#define  RCC_APB1ENR_PWREN 4758,379050
#define  RCC_APB1ENR_DACEN 4759,379151
#define  RCC_BDCR_LSEON 4762,379336
#define  RCC_BDCR_LSERDY 4763,379457
#define  RCC_BDCR_LSEBYP 4764,379577
#define  RCC_BDCR_LSEDRV 4766,379700
#define  RCC_BDCR_LSEDRV_0 4767,379829
#define  RCC_BDCR_LSEDRV_1 4768,379919
#define  RCC_BDCR_RTCSEL 4771,380013
#define  RCC_BDCR_RTCSEL_0 4772,380143
#define  RCC_BDCR_RTCSEL_1 4773,380233
#define  RCC_BDCR_RTCSEL_NOCLOCK 4776,380352
#define  RCC_BDCR_RTCSEL_LSE 4777,380445
#define  RCC_BDCR_RTCSEL_LSI 4778,380568
#define  RCC_BDCR_RTCSEL_HSE 4779,380691
#define  RCC_BDCR_RTCEN 4781,380830
#define  RCC_BDCR_BDRST 4782,380931
#define  RCC_CSR_LSION 4785,381129
#define  RCC_CSR_LSIRDY 4786,381250
#define  RCC_CSR_RMVF 4787,381370
#define  RCC_CSR_OBLRSTF 4788,381472
#define  RCC_CSR_PINRSTF 4789,381571
#define  RCC_CSR_PORRSTF 4790,381670
#define  RCC_CSR_SFTRSTF 4791,381773
#define  RCC_CSR_IWDGRSTF 4792,381877
#define  RCC_CSR_WWDGRSTF 4793,381993
#define  RCC_CSR_LPWRRSTF 4794,382104
#define  RCC_AHBRSTR_GPIOARST 4797,382293
#define  RCC_AHBRSTR_GPIOBRST 4798,382390
#define  RCC_AHBRSTR_GPIOCRST 4799,382487
#define  RCC_AHBRSTR_GPIODRST 4800,382584
#define  RCC_AHBRSTR_GPIOFRST 4801,382681
#define  RCC_AHBRSTR_TSRST 4802,382778
#define  RCC_AHBRSTR_ADC12RST 4803,382872
#define  RCC_AHBRSTR_ADC34RST 4804,382975
#define  RCC_CFGR2_PREDIV1 4808,383193
#define  RCC_CFGR2_PREDIV1_0 4809,383295
#define  RCC_CFGR2_PREDIV1_1 4810,383385
#define  RCC_CFGR2_PREDIV1_2 4811,383475
#define  RCC_CFGR2_PREDIV1_3 4812,383565
#define  RCC_CFGR2_PREDIV1_DIV1 4814,383657
#define  RCC_CFGR2_PREDIV1_DIV2 4815,383773
#define  RCC_CFGR2_PREDIV1_DIV3 4816,383890
#define  RCC_CFGR2_PREDIV1_DIV4 4817,384007
#define  RCC_CFGR2_PREDIV1_DIV5 4818,384124
#define  RCC_CFGR2_PREDIV1_DIV6 4819,384241
#define  RCC_CFGR2_PREDIV1_DIV7 4820,384358
#define  RCC_CFGR2_PREDIV1_DIV8 4821,384475
#define  RCC_CFGR2_PREDIV1_DIV9 4822,384592
#define  RCC_CFGR2_PREDIV1_DIV10 4823,384709
#define  RCC_CFGR2_PREDIV1_DIV11 4824,384827
#define  RCC_CFGR2_PREDIV1_DIV12 4825,384945
#define  RCC_CFGR2_PREDIV1_DIV13 4826,385063
#define  RCC_CFGR2_PREDIV1_DIV14 4827,385181
#define  RCC_CFGR2_PREDIV1_DIV15 4828,385299
#define  RCC_CFGR2_PREDIV1_DIV16 4829,385417
#define  RCC_CFGR2_ADCPRE12 4832,385569
#define  RCC_CFGR2_ADCPRE12_0 4833,385672
#define  RCC_CFGR2_ADCPRE12_1 4834,385762
#define  RCC_CFGR2_ADCPRE12_2 4835,385852
#define  RCC_CFGR2_ADCPRE12_3 4836,385942
#define  RCC_CFGR2_ADCPRE12_4 4837,386032
#define  RCC_CFGR2_ADCPRE12_NO 4839,386124
#define  RCC_CFGR2_ADCPRE12_DIV1 4840,386254
#define  RCC_CFGR2_ADCPRE12_DIV2 4841,386367
#define  RCC_CFGR2_ADCPRE12_DIV4 4842,386480
#define  RCC_CFGR2_ADCPRE12_DIV6 4843,386593
#define  RCC_CFGR2_ADCPRE12_DIV8 4844,386706
#define  RCC_CFGR2_ADCPRE12_DIV10 4845,386819
#define  RCC_CFGR2_ADCPRE12_DIV12 4846,386933
#define  RCC_CFGR2_ADCPRE12_DIV16 4847,387047
#define  RCC_CFGR2_ADCPRE12_DIV32 4848,387161
#define  RCC_CFGR2_ADCPRE12_DIV64 4849,387275
#define  RCC_CFGR2_ADCPRE12_DIV128 4850,387389
#define  RCC_CFGR2_ADCPRE12_DIV256 4851,387504
#define  RCC_CFGR2_ADCPRE34 4854,387653
#define  RCC_CFGR2_ADCPRE34_0 4855,387757
#define  RCC_CFGR2_ADCPRE34_1 4856,387847
#define  RCC_CFGR2_ADCPRE34_2 4857,387937
#define  RCC_CFGR2_ADCPRE34_3 4858,388027
#define  RCC_CFGR2_ADCPRE34_4 4859,388117
#define  RCC_CFGR2_ADCPRE34_NO 4861,388209
#define  RCC_CFGR2_ADCPRE34_DIV1 4862,388339
#define  RCC_CFGR2_ADCPRE34_DIV2 4863,388452
#define  RCC_CFGR2_ADCPRE34_DIV4 4864,388565
#define  RCC_CFGR2_ADCPRE34_DIV6 4865,388678
#define  RCC_CFGR2_ADCPRE34_DIV8 4866,388791
#define  RCC_CFGR2_ADCPRE34_DIV10 4867,388904
#define  RCC_CFGR2_ADCPRE34_DIV12 4868,389018
#define  RCC_CFGR2_ADCPRE34_DIV16 4869,389132
#define  RCC_CFGR2_ADCPRE34_DIV32 4870,389246
#define  RCC_CFGR2_ADCPRE34_DIV64 4871,389360
#define  RCC_CFGR2_ADCPRE34_DIV128 4872,389474
#define  RCC_CFGR2_ADCPRE34_DIV256 4873,389589
#define  RCC_CFGR3_USART1SW 4876,389788
#define  RCC_CFGR3_USART1SW_0 4877,389891
#define  RCC_CFGR3_USART1SW_1 4878,389981
#define  RCC_CFGR3_I2CSW 4880,390073
#define  RCC_CFGR3_I2C1SW 4881,390168
#define  RCC_CFGR3_I2C2SW 4882,390265
#define  RCC_CFGR3_TIMSW 4884,390363
#define  RCC_CFGR3_TIM1SW 4885,390458
#define  RCC_CFGR3_TIM8SW 4886,390555
#define  RCC_CFGR3_USART2SW 4888,390653
#define  RCC_CFGR3_USART2SW_0 4889,390756
#define  RCC_CFGR3_USART2SW_1 4890,390846
#define  RCC_CFGR3_USART3SW 4892,390938
#define  RCC_CFGR3_USART3SW_0 4893,391041
#define  RCC_CFGR3_USART3SW_1 4894,391131
#define  RCC_CFGR3_UART4SW 4896,391223
#define  RCC_CFGR3_UART4SW_0 4897,391325
#define  RCC_CFGR3_UART4SW_1 4898,391415
#define  RCC_CFGR3_UART5SW 4900,391507
#define  RCC_CFGR3_UART5SW_0 4901,391609
#define  RCC_CFGR3_UART5SW_1 4902,391699
#define RTC_TR_PM 4910,392283
#define RTC_TR_HT 4911,392352
#define RTC_TR_HT_0 4912,392421
#define RTC_TR_HT_1 4913,392490
#define RTC_TR_HU 4914,392559
#define RTC_TR_HU_0 4915,392628
#define RTC_TR_HU_1 4916,392697
#define RTC_TR_HU_2 4917,392766
#define RTC_TR_HU_3 4918,392835
#define RTC_TR_MNT 4919,392904
#define RTC_TR_MNT_0 4920,392973
#define RTC_TR_MNT_1 4921,393042
#define RTC_TR_MNT_2 4922,393111
#define RTC_TR_MNU 4923,393180
#define RTC_TR_MNU_0 4924,393249
#define RTC_TR_MNU_1 4925,393318
#define RTC_TR_MNU_2 4926,393387
#define RTC_TR_MNU_3 4927,393456
#define RTC_TR_ST 4928,393525
#define RTC_TR_ST_0 4929,393594
#define RTC_TR_ST_1 4930,393663
#define RTC_TR_ST_2 4931,393732
#define RTC_TR_SU 4932,393801
#define RTC_TR_SU_0 4933,393870
#define RTC_TR_SU_1 4934,393939
#define RTC_TR_SU_2 4935,394008
#define RTC_TR_SU_3 4936,394077
#define RTC_DR_YT 4939,394230
#define RTC_DR_YT_0 4940,394299
#define RTC_DR_YT_1 4941,394368
#define RTC_DR_YT_2 4942,394437
#define RTC_DR_YT_3 4943,394506
#define RTC_DR_YU 4944,394575
#define RTC_DR_YU_0 4945,394644
#define RTC_DR_YU_1 4946,394713
#define RTC_DR_YU_2 4947,394782
#define RTC_DR_YU_3 4948,394851
#define RTC_DR_WDU 4949,394920
#define RTC_DR_WDU_0 4950,394989
#define RTC_DR_WDU_1 4951,395058
#define RTC_DR_WDU_2 4952,395127
#define RTC_DR_MT 4953,395196
#define RTC_DR_MU 4954,395265
#define RTC_DR_MU_0 4955,395334
#define RTC_DR_MU_1 4956,395403
#define RTC_DR_MU_2 4957,395472
#define RTC_DR_MU_3 4958,395541
#define RTC_DR_DT 4959,395610
#define RTC_DR_DT_0 4960,395679
#define RTC_DR_DT_1 4961,395748
#define RTC_DR_DU 4962,395817
#define RTC_DR_DU_0 4963,395886
#define RTC_DR_DU_1 4964,395955
#define RTC_DR_DU_2 4965,396024
#define RTC_DR_DU_3 4966,396093
#define RTC_CR_COE 4969,396246
#define RTC_CR_OSEL 4970,396315
#define RTC_CR_OSEL_0 4971,396384
#define RTC_CR_OSEL_1 4972,396453
#define RTC_CR_POL 4973,396522
#define RTC_CR_COSEL 4974,396591
#define RTC_CR_BCK 4975,396660
#define RTC_CR_SUB1H 4976,396729
#define RTC_CR_ADD1H 4977,396798
#define RTC_CR_TSIE 4978,396867
#define RTC_CR_WUTIE 4979,396936
#define RTC_CR_ALRBIE 4980,397005
#define RTC_CR_ALRAIE 4981,397074
#define RTC_CR_TSE 4982,397143
#define RTC_CR_WUTE 4983,397212
#define RTC_CR_ALRBE 4984,397281
#define RTC_CR_ALRAE 4985,397350
#define RTC_CR_FMT 4986,397419
#define RTC_CR_BYPSHAD 4987,397488
#define RTC_CR_REFCKON 4988,397557
#define RTC_CR_TSEDGE 4989,397626
#define RTC_CR_WUCKSEL 4990,397695
#define RTC_CR_WUCKSEL_0 4991,397764
#define RTC_CR_WUCKSEL_1 4992,397833
#define RTC_CR_WUCKSEL_2 4993,397902
#define RTC_ISR_RECALPF 4996,398055
#define RTC_ISR_TAMP3F 4997,398124
#define RTC_ISR_TAMP2F 4998,398193
#define RTC_ISR_TAMP1F 4999,398262
#define RTC_ISR_TSOVF 5000,398331
#define RTC_ISR_TSF 5001,398400
#define RTC_ISR_WUTF 5002,398469
#define RTC_ISR_ALRBF 5003,398538
#define RTC_ISR_ALRAF 5004,398607
#define RTC_ISR_INIT 5005,398676
#define RTC_ISR_INITF 5006,398745
#define RTC_ISR_RSF 5007,398814
#define RTC_ISR_INITS 5008,398883
#define RTC_ISR_SHPF 5009,398952
#define RTC_ISR_WUTWF 5010,399021
#define RTC_ISR_ALRBWF 5011,399090
#define RTC_ISR_ALRAWF 5012,399159
#define RTC_PRER_PREDIV_A 5015,399312
#define RTC_PRER_PREDIV_S 5016,399381
#define RTC_WUTR_WUT 5019,399534
#define RTC_ALRMAR_MSK4 5022,399687
#define RTC_ALRMAR_WDSEL 5023,399756
#define RTC_ALRMAR_DT 5024,399825
#define RTC_ALRMAR_DT_0 5025,399894
#define RTC_ALRMAR_DT_1 5026,399963
#define RTC_ALRMAR_DU 5027,400032
#define RTC_ALRMAR_DU_0 5028,400101
#define RTC_ALRMAR_DU_1 5029,400170
#define RTC_ALRMAR_DU_2 5030,400239
#define RTC_ALRMAR_DU_3 5031,400308
#define RTC_ALRMAR_MSK3 5032,400377
#define RTC_ALRMAR_PM 5033,400446
#define RTC_ALRMAR_HT 5034,400515
#define RTC_ALRMAR_HT_0 5035,400584
#define RTC_ALRMAR_HT_1 5036,400653
#define RTC_ALRMAR_HU 5037,400722
#define RTC_ALRMAR_HU_0 5038,400791
#define RTC_ALRMAR_HU_1 5039,400860
#define RTC_ALRMAR_HU_2 5040,400929
#define RTC_ALRMAR_HU_3 5041,400998
#define RTC_ALRMAR_MSK2 5042,401067
#define RTC_ALRMAR_MNT 5043,401136
#define RTC_ALRMAR_MNT_0 5044,401205
#define RTC_ALRMAR_MNT_1 5045,401274
#define RTC_ALRMAR_MNT_2 5046,401343
#define RTC_ALRMAR_MNU 5047,401412
#define RTC_ALRMAR_MNU_0 5048,401481
#define RTC_ALRMAR_MNU_1 5049,401550
#define RTC_ALRMAR_MNU_2 5050,401619
#define RTC_ALRMAR_MNU_3 5051,401688
#define RTC_ALRMAR_MSK1 5052,401757
#define RTC_ALRMAR_ST 5053,401826
#define RTC_ALRMAR_ST_0 5054,401895
#define RTC_ALRMAR_ST_1 5055,401964
#define RTC_ALRMAR_ST_2 5056,402033
#define RTC_ALRMAR_SU 5057,402102
#define RTC_ALRMAR_SU_0 5058,402171
#define RTC_ALRMAR_SU_1 5059,402240
#define RTC_ALRMAR_SU_2 5060,402309
#define RTC_ALRMAR_SU_3 5061,402378
#define RTC_ALRMBR_MSK4 5064,402531
#define RTC_ALRMBR_WDSEL 5065,402600
#define RTC_ALRMBR_DT 5066,402669
#define RTC_ALRMBR_DT_0 5067,402738
#define RTC_ALRMBR_DT_1 5068,402807
#define RTC_ALRMBR_DU 5069,402876
#define RTC_ALRMBR_DU_0 5070,402945
#define RTC_ALRMBR_DU_1 5071,403014
#define RTC_ALRMBR_DU_2 5072,403083
#define RTC_ALRMBR_DU_3 5073,403152
#define RTC_ALRMBR_MSK3 5074,403221
#define RTC_ALRMBR_PM 5075,403290
#define RTC_ALRMBR_HT 5076,403359
#define RTC_ALRMBR_HT_0 5077,403428
#define RTC_ALRMBR_HT_1 5078,403497
#define RTC_ALRMBR_HU 5079,403566
#define RTC_ALRMBR_HU_0 5080,403635
#define RTC_ALRMBR_HU_1 5081,403704
#define RTC_ALRMBR_HU_2 5082,403773
#define RTC_ALRMBR_HU_3 5083,403842
#define RTC_ALRMBR_MSK2 5084,403911
#define RTC_ALRMBR_MNT 5085,403980
#define RTC_ALRMBR_MNT_0 5086,404049
#define RTC_ALRMBR_MNT_1 5087,404118
#define RTC_ALRMBR_MNT_2 5088,404187
#define RTC_ALRMBR_MNU 5089,404256
#define RTC_ALRMBR_MNU_0 5090,404325
#define RTC_ALRMBR_MNU_1 5091,404394
#define RTC_ALRMBR_MNU_2 5092,404463
#define RTC_ALRMBR_MNU_3 5093,404532
#define RTC_ALRMBR_MSK1 5094,404601
#define RTC_ALRMBR_ST 5095,404670
#define RTC_ALRMBR_ST_0 5096,404739
#define RTC_ALRMBR_ST_1 5097,404808
#define RTC_ALRMBR_ST_2 5098,404877
#define RTC_ALRMBR_SU 5099,404946
#define RTC_ALRMBR_SU_0 5100,405015
#define RTC_ALRMBR_SU_1 5101,405084
#define RTC_ALRMBR_SU_2 5102,405153
#define RTC_ALRMBR_SU_3 5103,405222
#define RTC_WPR_KEY 5106,405375
#define RTC_SSR_SS 5109,405528
#define RTC_SHIFTR_SUBFS 5112,405681
#define RTC_SHIFTR_ADD1S 5113,405750
#define RTC_TSTR_PM 5116,405903
#define RTC_TSTR_HT 5117,405972
#define RTC_TSTR_HT_0 5118,406041
#define RTC_TSTR_HT_1 5119,406110
#define RTC_TSTR_HU 5120,406179
#define RTC_TSTR_HU_0 5121,406248
#define RTC_TSTR_HU_1 5122,406317
#define RTC_TSTR_HU_2 5123,406386
#define RTC_TSTR_HU_3 5124,406455
#define RTC_TSTR_MNT 5125,406524
#define RTC_TSTR_MNT_0 5126,406593
#define RTC_TSTR_MNT_1 5127,406662
#define RTC_TSTR_MNT_2 5128,406731
#define RTC_TSTR_MNU 5129,406800
#define RTC_TSTR_MNU_0 5130,406869
#define RTC_TSTR_MNU_1 5131,406938
#define RTC_TSTR_MNU_2 5132,407007
#define RTC_TSTR_MNU_3 5133,407076
#define RTC_TSTR_ST 5134,407145
#define RTC_TSTR_ST_0 5135,407214
#define RTC_TSTR_ST_1 5136,407283
#define RTC_TSTR_ST_2 5137,407352
#define RTC_TSTR_SU 5138,407421
#define RTC_TSTR_SU_0 5139,407490
#define RTC_TSTR_SU_1 5140,407559
#define RTC_TSTR_SU_2 5141,407628
#define RTC_TSTR_SU_3 5142,407697
#define RTC_TSDR_WDU 5145,407850
#define RTC_TSDR_WDU_0 5146,407919
#define RTC_TSDR_WDU_1 5147,407988
#define RTC_TSDR_WDU_2 5148,408057
#define RTC_TSDR_MT 5149,408126
#define RTC_TSDR_MU 5150,408195
#define RTC_TSDR_MU_0 5151,408264
#define RTC_TSDR_MU_1 5152,408333
#define RTC_TSDR_MU_2 5153,408402
#define RTC_TSDR_MU_3 5154,408471
#define RTC_TSDR_DT 5155,408540
#define RTC_TSDR_DT_0 5156,408609
#define RTC_TSDR_DT_1 5157,408678
#define RTC_TSDR_DU 5158,408747
#define RTC_TSDR_DU_0 5159,408816
#define RTC_TSDR_DU_1 5160,408885
#define RTC_TSDR_DU_2 5161,408954
#define RTC_TSDR_DU_3 5162,409023
#define RTC_TSSSR_SS 5165,409176
#define RTC_CALR_CALP 5168,409328
#define RTC_CALR_CALW8 5169,409397
#define RTC_CALR_CALW16 5170,409466
#define RTC_CALR_CALM 5171,409535
#define RTC_CALR_CALM_0 5172,409604
#define RTC_CALR_CALM_1 5173,409673
#define RTC_CALR_CALM_2 5174,409742
#define RTC_CALR_CALM_3 5175,409811
#define RTC_CALR_CALM_4 5176,409880
#define RTC_CALR_CALM_5 5177,409949
#define RTC_CALR_CALM_6 5178,410018
#define RTC_CALR_CALM_7 5179,410087
#define RTC_CALR_CALM_8 5180,410156
#define RTC_TAFCR_ALARMOUTTYPE 5183,410309
#define RTC_TAFCR_TAMPPUDIS 5184,410378
#define RTC_TAFCR_TAMPPRCH 5185,410447
#define RTC_TAFCR_TAMPPRCH_0 5186,410516
#define RTC_TAFCR_TAMPPRCH_1 5187,410585
#define RTC_TAFCR_TAMPFLT 5188,410654
#define RTC_TAFCR_TAMPFLT_0 5189,410723
#define RTC_TAFCR_TAMPFLT_1 5190,410792
#define RTC_TAFCR_TAMPFREQ 5191,410861
#define RTC_TAFCR_TAMPFREQ_0 5192,410930
#define RTC_TAFCR_TAMPFREQ_1 5193,410999
#define RTC_TAFCR_TAMPFREQ_2 5194,411068
#define RTC_TAFCR_TAMPTS 5195,411137
#define RTC_TAFCR_TAMP3TRG 5196,411206
#define RTC_TAFCR_TAMP3E 5197,411275
#define RTC_TAFCR_TAMP2TRG 5198,411344
#define RTC_TAFCR_TAMP2E 5199,411413
#define RTC_TAFCR_TAMPIE 5200,411482
#define RTC_TAFCR_TAMP1TRG 5201,411551
#define RTC_TAFCR_TAMP1E 5202,411620
#define RTC_ALRMASSR_MASKSS 5205,411773
#define RTC_ALRMASSR_MASKSS_0 5206,411842
#define RTC_ALRMASSR_MASKSS_1 5207,411911
#define RTC_ALRMASSR_MASKSS_2 5208,411980
#define RTC_ALRMASSR_MASKSS_3 5209,412049
#define RTC_ALRMASSR_SS 5210,412118
#define RTC_ALRMBSSR_MASKSS 5213,412271
#define RTC_ALRMBSSR_MASKSS_0 5214,412340
#define RTC_ALRMBSSR_MASKSS_1 5215,412409
#define RTC_ALRMBSSR_MASKSS_2 5216,412478
#define RTC_ALRMBSSR_MASKSS_3 5217,412547
#define RTC_ALRMBSSR_SS 5218,412616
#define RTC_BKP0R 5221,412769
#define RTC_BKP1R 5224,412922
#define RTC_BKP2R 5227,413075
#define RTC_BKP3R 5230,413228
#define RTC_BKP4R 5233,413381
#define RTC_BKP5R 5236,413534
#define RTC_BKP6R 5239,413687
#define RTC_BKP7R 5242,413840
#define RTC_BKP8R 5245,413993
#define RTC_BKP9R 5248,414146
#define RTC_BKP10R 5251,414299
#define RTC_BKP11R 5254,414452
#define RTC_BKP12R 5257,414605
#define RTC_BKP13R 5260,414758
#define RTC_BKP14R 5263,414911
#define RTC_BKP15R 5266,415064
#define  SPI_CR1_CPHA 5274,415627
#define  SPI_CR1_CPOL 5275,415723
#define  SPI_CR1_MSTR 5276,415822
#define  SPI_CR1_BR 5278,415925
#define  SPI_CR1_BR_0 5279,416042
#define  SPI_CR1_BR_1 5280,416132
#define  SPI_CR1_BR_2 5281,416222
#define  SPI_CR1_SPE 5283,416314
#define  SPI_CR1_LSBFIRST 5284,416409
#define  SPI_CR1_SSI 5285,416506
#define  SPI_CR1_SSM 5286,416612
#define  SPI_CR1_RXONLY 5287,416722
#define  SPI_CR1_CRCL 5288,416819
#define  SPI_CR1_CRCNEXT 5289,416914
#define  SPI_CR1_CRCEN 5290,417016
#define  SPI_CR1_BIDIOE 5291,417132
#define  SPI_CR1_BIDIMODE 5292,417252
#define  SPI_CR2_RXDMAEN 5295,417451
#define  SPI_CR2_TXDMAEN 5296,417556
#define  SPI_CR2_SSOE 5297,417661
#define  SPI_CR2_NSSP 5298,417762
#define  SPI_CR2_FRF 5299,417874
#define  SPI_CR2_ERRIE 5300,417978
#define  SPI_CR2_RXNEIE 5301,418085
#define  SPI_CR2_TXEIE 5302,418206
#define  SPI_CR2_DS 5304,418325
#define  SPI_CR2_DS_0 5305,418427
#define  SPI_CR2_DS_1 5306,418517
#define  SPI_CR2_DS_2 5307,418607
#define  SPI_CR2_DS_3 5308,418697
#define  SPI_CR2_FRXTH 5310,418789
#define  SPI_CR2_LDMARX 5311,418898
#define  SPI_CR2_LDMATX 5312,419014
#define  SPI_SR_RXNE 5315,419217
#define  SPI_SR_TXE 5316,419326
#define  SPI_SR_CRCERR 5317,419432
#define  SPI_SR_MODF 5318,419531
#define  SPI_SR_OVR 5319,419626
#define  SPI_SR_BSY 5320,419723
#define  SPI_SR_FRE 5321,419817
#define  SPI_SR_FRLVL 5322,419923
#define  SPI_SR_FRLVL_0 5323,420028
#define  SPI_SR_FRLVL_1 5324,420118
#define  SPI_SR_FTLVL 5325,420208
#define  SPI_SR_FTLVL_0 5326,420316
#define  SPI_SR_FTLVL_1 5327,420406
#define  SPI_DR_DR 5330,420582
#define  SPI_CRCPR_CRCPOLY 5333,420764
#define  SPI_RXCRCR_RXCRC 5336,420956
#define  SPI_TXCRCR_TXCRC 5339,421140
#define  SPI_I2SCFGR_CHLEN 5342,421324
#define  SPI_I2SCFGR_DATLEN 5344,421459
#define  SPI_I2SCFGR_DATLEN_0 5345,421591
#define  SPI_I2SCFGR_DATLEN_1 5346,421680
#define  SPI_I2SCFGR_CKPOL 5348,421771
#define  SPI_I2SCFGR_I2SSTD 5350,421884
#define  SPI_I2SCFGR_I2SSTD_0 5351,422009
#define  SPI_I2SCFGR_I2SSTD_1 5352,422098
#define  SPI_I2SCFGR_PCMSYNC 5354,422189
#define  SPI_I2SCFGR_I2SCFG 5356,422300
#define  SPI_I2SCFGR_I2SCFG_0 5357,422425
#define  SPI_I2SCFGR_I2SCFG_1 5358,422514
#define  SPI_I2SCFGR_I2SE 5360,422605
#define  SPI_I2SCFGR_I2SMOD 5361,422699
#define  SPI_I2SPR_I2SDIV 5364,422885
#define  SPI_I2SPR_ODD 5365,422989
#define  SPI_I2SPR_MCKOE 5366,423101
#define SYSCFG_CFGR1_MEM_MODE 5374,423705
#define SYSCFG_CFGR1_MEM_MODE_0 5375,423808
#define SYSCFG_CFGR1_MEM_MODE_1 5376,423890
#define SYSCFG_CFGR1_USB_IT_RMP 5377,423972
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5378,424068
#define SYSCFG_CFGR1_DAC_TRIG_RMP 5379,424167
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5380,424261
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5381,424361
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5382,424456
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP 5383,424551
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP 5384,424652
#define SYSCFG_CFGR1_I2C_PB6_FMP 5385,424753
#define SYSCFG_CFGR1_I2C_PB7_FMP 5386,424852
#define SYSCFG_CFGR1_I2C_PB8_FMP 5387,424951
#define SYSCFG_CFGR1_I2C_PB9_FMP 5388,425050
#define SYSCFG_CFGR1_I2C1_FMP 5389,425149
#define SYSCFG_CFGR1_I2C2_FMP 5390,425245
#define SYSCFG_CFGR1_ENCODER_MODE 5391,425341
#define SYSCFG_CFGR1_ENCODER_MODE_0 5392,425430
#define SYSCFG_CFGR1_ENCODER_MODE_1 5393,425521
#define SYSCFG_CFGR1_FPU_IE 5394,425612
#define SYSCFG_CFGR1_FPU_IE_0 5395,425725
#define SYSCFG_CFGR1_FPU_IE_1 5396,425840
#define SYSCFG_CFGR1_FPU_IE_2 5397,425955
#define SYSCFG_CFGR1_FPU_IE_3 5398,426070
#define SYSCFG_CFGR1_FPU_IE_4 5399,426185
#define SYSCFG_CFGR1_FPU_IE_5 5400,426300
#define SYSCFG_RCR_PAGE0 5403,426499
#define SYSCFG_RCR_PAGE1 5404,426600
#define SYSCFG_RCR_PAGE2 5405,426701
#define SYSCFG_RCR_PAGE3 5406,426802
#define SYSCFG_RCR_PAGE4 5407,426903
#define SYSCFG_RCR_PAGE5 5408,427004
#define SYSCFG_RCR_PAGE6 5409,427105
#define SYSCFG_RCR_PAGE7 5410,427206
#define SYSCFG_EXTICR1_EXTI0 5413,427391
#define SYSCFG_EXTICR1_EXTI1 5414,427480
#define SYSCFG_EXTICR1_EXTI2 5415,427569
#define SYSCFG_EXTICR1_EXTI3 5416,427658
#define SYSCFG_EXTICR1_EXTI0_PA 5421,427797
#define SYSCFG_EXTICR1_EXTI0_PB 5422,427875
#define SYSCFG_EXTICR1_EXTI0_PC 5423,427953
#define SYSCFG_EXTICR1_EXTI0_PD 5424,428031
#define SYSCFG_EXTICR1_EXTI0_PE 5425,428109
#define SYSCFG_EXTICR1_EXTI0_PF 5426,428187
#define SYSCFG_EXTICR1_EXTI1_PA 5431,428315
#define SYSCFG_EXTICR1_EXTI1_PB 5432,428393
#define SYSCFG_EXTICR1_EXTI1_PC 5433,428471
#define SYSCFG_EXTICR1_EXTI1_PD 5434,428549
#define SYSCFG_EXTICR1_EXTI1_PE 5435,428627
#define SYSCFG_EXTICR1_EXTI1_PF 5436,428705
#define SYSCFG_EXTICR1_EXTI2_PA 5441,428833
#define SYSCFG_EXTICR1_EXTI2_PB 5442,428911
#define SYSCFG_EXTICR1_EXTI2_PC 5443,428989
#define SYSCFG_EXTICR1_EXTI2_PD 5444,429067
#define SYSCFG_EXTICR1_EXTI2_PE 5445,429145
#define SYSCFG_EXTICR1_EXTI2_PF 5446,429223
#define SYSCFG_EXTICR1_EXTI3_PA 5451,429351
#define SYSCFG_EXTICR1_EXTI3_PB 5452,429429
#define SYSCFG_EXTICR1_EXTI3_PC 5453,429507
#define SYSCFG_EXTICR1_EXTI3_PD 5454,429585
#define SYSCFG_EXTICR1_EXTI3_PE 5455,429663
#define SYSCFG_EXTIRCR_EXTI4 5458,429825
#define SYSCFG_EXTIRCR_EXTI5 5459,429914
#define SYSCFG_EXTIRCR_EXTI6 5460,430003
#define SYSCFG_EXTIRCR_EXTI7 5461,430092
#define SYSCFG_EXTIRCR_EXTI4_PA 5466,430231
#define SYSCFG_EXTIRCR_EXTI4_PB 5467,430309
#define SYSCFG_EXTIRCR_EXTI4_PC 5468,430387
#define SYSCFG_EXTIRCR_EXTI4_PD 5469,430465
#define SYSCFG_EXTIRCR_EXTI4_PE 5470,430543
#define SYSCFG_EXTIRCR_EXTI4_PF 5471,430621
#define SYSCFG_EXTIRCR_EXTI5_PA 5476,430749
#define SYSCFG_EXTIRCR_EXTI5_PB 5477,430827
#define SYSCFG_EXTIRCR_EXTI5_PC 5478,430905
#define SYSCFG_EXTIRCR_EXTI5_PD 5479,430983
#define SYSCFG_EXTIRCR_EXTI5_PE 5480,431061
#define SYSCFG_EXTIRCR_EXTI5_PF 5481,431139
#define SYSCFG_EXTIRCR_EXTI6_PA 5486,431267
#define SYSCFG_EXTIRCR_EXTI6_PB 5487,431345
#define SYSCFG_EXTIRCR_EXTI6_PC 5488,431423
#define SYSCFG_EXTIRCR_EXTI6_PD 5489,431501
#define SYSCFG_EXTIRCR_EXTI6_PE 5490,431579
#define SYSCFG_EXTIRCR_EXTI6_PF 5491,431657
#define SYSCFG_EXTIRCR_EXTI7_PA 5496,431785
#define SYSCFG_EXTIRCR_EXTI7_PB 5497,431863
#define SYSCFG_EXTIRCR_EXTI7_PC 5498,431941
#define SYSCFG_EXTIRCR_EXTI7_PD 5499,432019
#define SYSCFG_EXTIRCR_EXTI7_PE 5500,432097
#define SYSCFG_EXTICR3_EXTI8 5503,432259
#define SYSCFG_EXTICR3_EXTI9 5504,432348
#define SYSCFG_EXTICR3_EXTI10 5505,432437
#define SYSCFG_EXTICR3_EXTI11 5506,432527
#define SYSCFG_EXTICR3_EXTI8_PA 5511,432667
#define SYSCFG_EXTICR3_EXTI8_PB 5512,432745
#define SYSCFG_EXTICR3_EXTI8_PC 5513,432823
#define SYSCFG_EXTICR3_EXTI8_PD 5514,432901
#define SYSCFG_EXTICR3_EXTI8_PE 5515,432979
#define SYSCFG_EXTICR3_EXTI9_PA 5520,433107
#define SYSCFG_EXTICR3_EXTI9_PB 5521,433185
#define SYSCFG_EXTICR3_EXTI9_PC 5522,433263
#define SYSCFG_EXTICR3_EXTI9_PD 5523,433341
#define SYSCFG_EXTICR3_EXTI9_PE 5524,433419
#define SYSCFG_EXTICR3_EXTI9_PF 5525,433497
#define SYSCFG_EXTICR3_EXTI10_PA 5530,433626
#define SYSCFG_EXTICR3_EXTI10_PB 5531,433705
#define SYSCFG_EXTICR3_EXTI10_PC 5532,433784
#define SYSCFG_EXTICR3_EXTI10_PD 5533,433863
#define SYSCFG_EXTICR3_EXTI10_PE 5534,433942
#define SYSCFG_EXTICR3_EXTI10_PF 5535,434021
#define SYSCFG_EXTICR3_EXTI11_PA 5540,434151
#define SYSCFG_EXTICR3_EXTI11_PB 5541,434230
#define SYSCFG_EXTICR3_EXTI11_PC 5542,434309
#define SYSCFG_EXTICR3_EXTI11_PD 5543,434388
#define SYSCFG_EXTICR3_EXTI11_PE 5544,434467
#define SYSCFG_EXTICR4_EXTI12 5547,434632
#define SYSCFG_EXTICR4_EXTI13 5548,434722
#define SYSCFG_EXTICR4_EXTI14 5549,434812
#define SYSCFG_EXTICR4_EXTI15 5550,434902
#define SYSCFG_EXTICR4_EXTI12_PA 5555,435043
#define SYSCFG_EXTICR4_EXTI12_PB 5556,435122
#define SYSCFG_EXTICR4_EXTI12_PC 5557,435201
#define SYSCFG_EXTICR4_EXTI12_PD 5558,435280
#define SYSCFG_EXTICR4_EXTI12_PE 5559,435359
#define SYSCFG_EXTICR4_EXTI13_PA 5564,435489
#define SYSCFG_EXTICR4_EXTI13_PB 5565,435568
#define SYSCFG_EXTICR4_EXTI13_PC 5566,435647
#define SYSCFG_EXTICR4_EXTI13_PD 5567,435726
#define SYSCFG_EXTICR4_EXTI13_PE 5568,435805
#define SYSCFG_EXTICR4_EXTI14_PA 5573,435935
#define SYSCFG_EXTICR4_EXTI14_PB 5574,436014
#define SYSCFG_EXTICR4_EXTI14_PC 5575,436093
#define SYSCFG_EXTICR4_EXTI14_PD 5576,436172
#define SYSCFG_EXTICR4_EXTI14_PE 5577,436251
#define SYSCFG_EXTICR4_EXTI15_PA 5582,436381
#define SYSCFG_EXTICR4_EXTI15_PB 5583,436460
#define SYSCFG_EXTICR4_EXTI15_PC 5584,436539
#define SYSCFG_EXTICR4_EXTI15_PD 5585,436618
#define SYSCFG_EXTICR4_EXTI15_PE 5586,436697
#define SYSCFG_CFGR2_LOCKUP_LOCK 5589,436860
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5590,437083
#define SYSCFG_CFGR2_PVD_LOCK 5591,437247
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5592,437424
#define SYSCFG_CFGR2_SRAM_PE 5593,437545
#define  TIM_CR1_CEN 5602,438143
#define  TIM_CR1_UDIS 5603,438241
#define  TIM_CR1_URS 5604,438339
#define  TIM_CR1_OPM 5605,438444
#define  TIM_CR1_DIR 5606,438542
#define  TIM_CR1_CMS 5608,438637
#define  TIM_CR1_CMS_0 5609,438766
#define  TIM_CR1_CMS_1 5610,438855
#define  TIM_CR1_ARPE 5612,438946
#define  TIM_CR1_CKD 5614,439058
#define  TIM_CR1_CKD_0 5615,439172
#define  TIM_CR1_CKD_1 5616,439261
#define  TIM_CR1_UIFREMAP 5618,439352
#define  TIM_CR2_CCPC 5621,439547
#define  TIM_CR2_CCUS 5622,439668
#define  TIM_CR2_CCDS 5623,439796
#define  TIM_CR2_MMS 5625,439915
#define  TIM_CR2_MMS_0 5626,440040
#define  TIM_CR2_MMS_1 5627,440133
#define  TIM_CR2_MMS_2 5628,440226
#define  TIM_CR2_TI1S 5630,440321
#define  TIM_CR2_OIS1 5631,440422
#define  TIM_CR2_OIS1N 5632,440542
#define  TIM_CR2_OIS2 5633,440663
#define  TIM_CR2_OIS2N 5634,440783
#define  TIM_CR2_OIS3 5635,440904
#define  TIM_CR2_OIS3N 5636,441024
#define  TIM_CR2_OIS4 5637,441145
#define  TIM_CR2_OIS5 5638,441265
#define  TIM_CR2_OIS6 5639,441385
#define  TIM_CR2_MMS2 5641,441507
#define  TIM_CR2_MMS2_0 5642,441632
#define  TIM_CR2_MMS2_1 5643,441725
#define  TIM_CR2_MMS2_2 5644,441818
#define  TIM_CR2_MMS2_3 5645,441911
#define  TIM_SMCR_SMS 5648,442088
#define  TIM_SMCR_SMS_0 5649,442212
#define  TIM_SMCR_SMS_1 5650,442305
#define  TIM_SMCR_SMS_2 5651,442398
#define  TIM_SMCR_SMS_3 5652,442491
#define  TIM_SMCR_OCCS 5654,442586
#define  TIM_SMCR_TS 5656,442698
#define  TIM_SMCR_TS_0 5657,442818
#define  TIM_SMCR_TS_1 5658,442911
#define  TIM_SMCR_TS_2 5659,443004
#define  TIM_SMCR_MSM 5661,443099
#define  TIM_SMCR_ETF 5663,443206
#define  TIM_SMCR_ETF_0 5664,443333
#define  TIM_SMCR_ETF_1 5665,443426
#define  TIM_SMCR_ETF_2 5666,443519
#define  TIM_SMCR_ETF_3 5667,443612
#define  TIM_SMCR_ETPS 5669,443707
#define  TIM_SMCR_ETPS_0 5670,443838
#define  TIM_SMCR_ETPS_1 5671,443931
#define  TIM_SMCR_ECE 5673,444026
#define  TIM_SMCR_ETP 5674,444135
#define  TIM_DIER_UIE 5677,444332
#define  TIM_DIER_CC1IE 5678,444439
#define  TIM_DIER_CC2IE 5679,444557
#define  TIM_DIER_CC3IE 5680,444675
#define  TIM_DIER_CC4IE 5681,444793
#define  TIM_DIER_COMIE 5682,444911
#define  TIM_DIER_TIE 5683,445015
#define  TIM_DIER_BIE 5684,445123
#define  TIM_DIER_UDE 5685,445229
#define  TIM_DIER_CC1DE 5686,445338
#define  TIM_DIER_CC2DE 5687,445458
#define  TIM_DIER_CC3DE 5688,445578
#define  TIM_DIER_CC4DE 5689,445698
#define  TIM_DIER_COMDE 5690,445818
#define  TIM_DIER_TDE 5691,445924
#define  TIM_SR_UIF 5694,446118
#define  TIM_SR_CC1IF 5695,446227
#define  TIM_SR_CC2IF 5696,446347
#define  TIM_SR_CC3IF 5697,446467
#define  TIM_SR_CC4IF 5698,446587
#define  TIM_SR_COMIF 5699,446707
#define  TIM_SR_TIF 5700,446813
#define  TIM_SR_BIF 5701,446923
#define  TIM_SR_B2IF 5702,447031
#define  TIM_SR_CC1OF 5703,447140
#define  TIM_SR_CC2OF 5704,447262
#define  TIM_SR_CC3OF 5705,447384
#define  TIM_SR_CC4OF 5706,447506
#define  TIM_SR_CC5IF 5707,447628
#define  TIM_SR_CC6IF 5708,447748
#define  TIM_EGR_UG 5712,447954
#define  TIM_EGR_CC1G 5713,448058
#define  TIM_EGR_CC2G 5714,448173
#define  TIM_EGR_CC3G 5715,448288
#define  TIM_EGR_CC4G 5716,448403
#define  TIM_EGR_COMG 5717,448518
#define  TIM_EGR_TG 5718,448646
#define  TIM_EGR_BG 5719,448751
#define  TIM_EGR_B2G 5720,448854
#define  TIM_CCMR1_CC1S 5724,449043
#define  TIM_CCMR1_CC1S_0 5725,449175
#define  TIM_CCMR1_CC1S_1 5726,449268
#define  TIM_CCMR1_OC1FE 5728,449363
#define  TIM_CCMR1_OC1PE 5729,449479
#define  TIM_CCMR1_OC1M 5731,449600
#define  TIM_CCMR1_OC1M_0 5732,449726
#define  TIM_CCMR1_OC1M_1 5733,449819
#define  TIM_CCMR1_OC1M_2 5734,449912
#define  TIM_CCMR1_OC1M_3 5735,450005
#define  TIM_CCMR1_OC1CE 5737,450100
#define  TIM_CCMR1_CC2S 5739,450218
#define  TIM_CCMR1_CC2S_0 5740,450350
#define  TIM_CCMR1_CC2S_1 5741,450443
#define  TIM_CCMR1_OC2FE 5743,450538
#define  TIM_CCMR1_OC2PE 5744,450654
#define  TIM_CCMR1_OC2M 5746,450775
#define  TIM_CCMR1_OC2M_0 5747,450901
#define  TIM_CCMR1_OC2M_1 5748,450994
#define  TIM_CCMR1_OC2M_2 5749,451087
#define  TIM_CCMR1_OC2M_3 5750,451180
#define  TIM_CCMR1_OC2CE 5752,451275
#define  TIM_CCMR1_IC1PSC 5756,451478
#define  TIM_CCMR1_IC1PSC_0 5757,451610
#define  TIM_CCMR1_IC1PSC_1 5758,451703
#define  TIM_CCMR1_IC1F 5760,451798
#define  TIM_CCMR1_IC1F_0 5761,451925
#define  TIM_CCMR1_IC1F_1 5762,452018
#define  TIM_CCMR1_IC1F_2 5763,452111
#define  TIM_CCMR1_IC1F_3 5764,452204
#define  TIM_CCMR1_IC2PSC 5766,452299
#define  TIM_CCMR1_IC2PSC_0 5767,452431
#define  TIM_CCMR1_IC2PSC_1 5768,452524
#define  TIM_CCMR1_IC2F 5770,452619
#define  TIM_CCMR1_IC2F_0 5771,452746
#define  TIM_CCMR1_IC2F_1 5772,452839
#define  TIM_CCMR1_IC2F_2 5773,452932
#define  TIM_CCMR1_IC2F_3 5774,453025
#define  TIM_CCMR2_CC3S 5777,453202
#define  TIM_CCMR2_CC3S_0 5778,453334
#define  TIM_CCMR2_CC3S_1 5779,453427
#define  TIM_CCMR2_OC3FE 5781,453522
#define  TIM_CCMR2_OC3PE 5782,453638
#define  TIM_CCMR2_OC3M 5784,453759
#define  TIM_CCMR2_OC3M_0 5785,453885
#define  TIM_CCMR2_OC3M_1 5786,453978
#define  TIM_CCMR2_OC3M_2 5787,454071
#define  TIM_CCMR2_OC3M_3 5788,454164
#define  TIM_CCMR2_OC3CE 5790,454259
#define  TIM_CCMR2_CC4S 5792,454378
#define  TIM_CCMR2_CC4S_0 5793,454510
#define  TIM_CCMR2_CC4S_1 5794,454603
#define  TIM_CCMR2_OC4FE 5796,454698
#define  TIM_CCMR2_OC4PE 5797,454814
#define  TIM_CCMR2_OC4M 5799,454935
#define  TIM_CCMR2_OC4M_0 5800,455061
#define  TIM_CCMR2_OC4M_1 5801,455154
#define  TIM_CCMR2_OC4M_2 5802,455247
#define  TIM_CCMR2_OC4M_3 5803,455340
#define  TIM_CCMR2_OC4CE 5805,455435
#define  TIM_CCMR2_IC3PSC 5809,455638
#define  TIM_CCMR2_IC3PSC_0 5810,455770
#define  TIM_CCMR2_IC3PSC_1 5811,455863
#define  TIM_CCMR2_IC3F 5813,455958
#define  TIM_CCMR2_IC3F_0 5814,456085
#define  TIM_CCMR2_IC3F_1 5815,456178
#define  TIM_CCMR2_IC3F_2 5816,456271
#define  TIM_CCMR2_IC3F_3 5817,456364
#define  TIM_CCMR2_IC4PSC 5819,456459
#define  TIM_CCMR2_IC4PSC_0 5820,456591
#define  TIM_CCMR2_IC4PSC_1 5821,456684
#define  TIM_CCMR2_IC4F 5823,456779
#define  TIM_CCMR2_IC4F_0 5824,456906
#define  TIM_CCMR2_IC4F_1 5825,456999
#define  TIM_CCMR2_IC4F_2 5826,457092
#define  TIM_CCMR2_IC4F_3 5827,457185
#define  TIM_CCER_CC1E 5830,457362
#define  TIM_CCER_CC1P 5831,457481
#define  TIM_CCER_CC1NE 5832,457602
#define  TIM_CCER_CC1NP 5833,457735
#define  TIM_CCER_CC2E 5834,457870
#define  TIM_CCER_CC2P 5835,457989
#define  TIM_CCER_CC2NE 5836,458110
#define  TIM_CCER_CC2NP 5837,458243
#define  TIM_CCER_CC3E 5838,458378
#define  TIM_CCER_CC3P 5839,458497
#define  TIM_CCER_CC3NE 5840,458618
#define  TIM_CCER_CC3NP 5841,458751
#define  TIM_CCER_CC4E 5842,458886
#define  TIM_CCER_CC4P 5843,459005
#define  TIM_CCER_CC4NP 5844,459126
#define  TIM_CCER_CC5E 5845,459261
#define  TIM_CCER_CC5P 5846,459380
#define  TIM_CCER_CC6E 5847,459501
#define  TIM_CCER_CC6P 5848,459620
#define  TIM_CNT_CNT 5850,459823
#define  TIM_CNT_UIFCPY 5851,459924
#define  TIM_PSC_PSC 5853,460148
#define  TIM_ARR_ARR 5856,460331
#define  TIM_RCR_REP 5859,460527
#define  TIM_CCR1_CCR1 5862,460719
#define  TIM_CCR2_CCR2 5865,460910
#define  TIM_CCR3_CCR3 5868,461101
#define  TIM_CCR4_CCR4 5871,461292
#define  TIM_CCR5_CCR5 5874,461483
#define  TIM_CCR5_GC5C1 5875,461590
#define  TIM_CCR5_GC5C2 5876,461703
#define  TIM_CCR5_GC5C3 5877,461816
#define  TIM_CCR6_CCR6 5880,462013
#define  TIM_BDTR_DTG 5883,462204
#define  TIM_BDTR_DTG_0 5884,462334
#define  TIM_BDTR_DTG_1 5885,462427
#define  TIM_BDTR_DTG_2 5886,462520
#define  TIM_BDTR_DTG_3 5887,462613
#define  TIM_BDTR_DTG_4 5888,462706
#define  TIM_BDTR_DTG_5 5889,462799
#define  TIM_BDTR_DTG_6 5890,462892
#define  TIM_BDTR_DTG_7 5891,462985
#define  TIM_BDTR_LOCK 5893,463080
#define  TIM_BDTR_LOCK_0 5894,463203
#define  TIM_BDTR_LOCK_1 5895,463296
#define  TIM_BDTR_OSSI 5897,463391
#define  TIM_BDTR_OSSR 5898,463512
#define  TIM_BDTR_BKE 5899,463632
#define  TIM_BDTR_BKP 5900,463743
#define  TIM_BDTR_AOE 5901,463856
#define  TIM_BDTR_MOE 5902,463967
#define  TIM_BDTR_BKF 5904,464075
#define  TIM_BDTR_BK2F 5905,464186
#define  TIM_BDTR_BK2E 5907,464299
#define  TIM_BDTR_BK2P 5908,464410
#define  TIM_DCR_DBA 5911,464607
#define  TIM_DCR_DBA_0 5912,464723
#define  TIM_DCR_DBA_1 5913,464812
#define  TIM_DCR_DBA_2 5914,464901
#define  TIM_DCR_DBA_3 5915,464990
#define  TIM_DCR_DBA_4 5916,465079
#define  TIM_DCR_DBL 5918,465170
#define  TIM_DCR_DBL_0 5919,465286
#define  TIM_DCR_DBL_1 5920,465375
#define  TIM_DCR_DBL_2 5921,465464
#define  TIM_DCR_DBL_3 5922,465553
#define  TIM_DCR_DBL_4 5923,465642
#define  TIM_DMAR_DMAB 5926,465815
#define TIM16_OR_TI1_RMP 5929,466016
#define TIM16_OR_TI1_RMP_0 5930,466139
#define TIM16_OR_TI1_RMP_1 5931,466228
#define TIM1_OR_ETR_RMP 5934,466402
#define TIM1_OR_ETR_RMP_0 5935,466520
#define TIM1_OR_ETR_RMP_1 5936,466609
#define TIM1_OR_ETR_RMP_2 5937,466698
#define TIM1_OR_ETR_RMP_3 5938,466787
#define TIM8_OR_ETR_RMP 5941,466961
#define TIM8_OR_ETR_RMP_0 5942,467079
#define TIM8_OR_ETR_RMP_1 5943,467168
#define TIM8_OR_ETR_RMP_2 5944,467257
#define TIM8_OR_ETR_RMP_3 5945,467346
#define  TIM_CCMR3_OC5FE 5948,467519
#define  TIM_CCMR3_OC5PE 5949,467635
#define  TIM_CCMR3_OC5M 5951,467756
#define  TIM_CCMR3_OC5M_0 5952,467882
#define  TIM_CCMR3_OC5M_1 5953,467975
#define  TIM_CCMR3_OC5M_2 5954,468068
#define  TIM_CCMR3_OC5M_3 5955,468161
#define  TIM_CCMR3_OC5CE 5957,468256
#define  TIM_CCMR3_OC6FE 5959,468375
#define  TIM_CCMR3_OC6PE 5960,468491
#define  TIM_CCMR3_OC6M 5962,468612
#define  TIM_CCMR3_OC6M_0 5963,468738
#define  TIM_CCMR3_OC6M_1 5964,468831
#define  TIM_CCMR3_OC6M_2 5965,468924
#define  TIM_CCMR3_OC6M_3 5966,469017
#define  TIM_CCMR3_OC6CE 5968,469112
#define  USART_CR1_UE 5976,469723
#define  USART_CR1_UESM 5977,469824
#define  USART_CR1_RE 5978,469938
#define  USART_CR1_TE 5979,470042
#define  USART_CR1_IDLEIE 5980,470149
#define  USART_CR1_RXNEIE 5981,470259
#define  USART_CR1_TCIE 5982,470369
#define  USART_CR1_TXEIE 5983,470496
#define  USART_CR1_PEIE 5984,470605
#define  USART_CR1_PS 5985,470713
#define  USART_CR1_PCE 5986,470818
#define  USART_CR1_WAKE 5987,470928
#define  USART_CR1_M 5988,471039
#define  USART_CR1_MME 5989,471139
#define  USART_CR1_CMIE 5990,471244
#define  USART_CR1_OVER8 5991,471365
#define  USART_CR1_DEDT 5992,471490
#define  USART_CR1_DEDT_0 5993,471626
#define  USART_CR1_DEDT_1 5994,471720
#define  USART_CR1_DEDT_2 5995,471814
#define  USART_CR1_DEDT_3 5996,471908
#define  USART_CR1_DEDT_4 5997,472002
#define  USART_CR1_DEAT 5998,472096
#define  USART_CR1_DEAT_0 5999,472230
#define  USART_CR1_DEAT_1 6000,472324
#define  USART_CR1_DEAT_2 6001,472418
#define  USART_CR1_DEAT_3 6002,472512
#define  USART_CR1_DEAT_4 6003,472606
#define  USART_CR1_RTOIE 6004,472700
#define  USART_CR1_EOBIE 6005,472822
#define  USART_CR2_ADDM7 6008,473024
#define  USART_CR2_LBDL 6009,473145
#define  USART_CR2_LBDIE 6010,473260
#define  USART_CR2_LBCL 6011,473385
#define  USART_CR2_CPHA 6012,473494
#define  USART_CR2_CPOL 6013,473594
#define  USART_CR2_CLKEN 6014,473697
#define  USART_CR2_STOP 6015,473798
#define  USART_CR2_STOP_0 6016,473913
#define  USART_CR2_STOP_1 6017,474007
#define  USART_CR2_LINEN 6018,474101
#define  USART_CR2_SWAP 6019,474205
#define  USART_CR2_RXINV 6020,474309
#define  USART_CR2_TXINV 6021,474427
#define  USART_CR2_DATAINV 6022,474545
#define  USART_CR2_MSBFIRST 6023,474655
#define  USART_CR2_ABREN 6024,474770
#define  USART_CR2_ABRMODE 6025,474879
#define  USART_CR2_ABRMODE_0 6026,475006
#define  USART_CR2_ABRMODE_1 6027,475100
#define  USART_CR2_RTOEN 6028,475194
#define  USART_CR2_ADD 6029,475307
#define  USART_CR3_EIE 6032,475505
#define  USART_CR3_IREN 6033,475616
#define  USART_CR3_IRLP 6034,475721
#define  USART_CR3_HDSEL 6035,475824
#define  USART_CR3_NACK 6036,475934
#define  USART_CR3_SCEN 6037,476044
#define  USART_CR3_DMAR 6038,476154
#define  USART_CR3_DMAT 6039,476262
#define  USART_CR3_RTSE 6040,476373
#define  USART_CR3_CTSE 6041,476472
#define  USART_CR3_CTSIE 6042,476571
#define  USART_CR3_ONEBIT 6043,476680
#define  USART_CR3_OVRDIS 6044,476797
#define  USART_CR3_DDRE 6045,476901
#define  USART_CR3_DEM 6046,477020
#define  USART_CR3_DEP 6047,477127
#define  USART_CR3_SCARCNT 6048,477248
#define  USART_CR3_SCARCNT_0 6049,477383
#define  USART_CR3_SCARCNT_1 6050,477477
#define  USART_CR3_SCARCNT_2 6051,477571
#define  USART_CR3_WUS 6052,477665
#define  USART_CR3_WUS_0 6053,477802
#define  USART_CR3_WUS_1 6054,477896
#define  USART_CR3_WUFIE 6055,477990
#define  USART_BRR_DIV_FRACTION 6058,478187
#define  USART_BRR_DIV_MANTISSA 6059,478296
#define  USART_GTPR_PSC 6062,478489
#define  USART_GTPR_GT 6063,478609
#define  USART_RTOR_RTO 6067,478815
#define  USART_RTOR_BLEN 6068,478927
#define  USART_RQR_ABRRQ 6071,479112
#define  USART_RQR_SBKRQ 6072,479223
#define  USART_RQR_MMRQ 6073,479330
#define  USART_RQR_RXFRQ 6074,479436
#define  USART_RQR_TXFRQ 6075,479551
#define  USART_ISR_PE 6078,479751
#define  USART_ISR_FE 6079,479852
#define  USART_ISR_NE 6080,479954
#define  USART_ISR_ORE 6081,480062
#define  USART_ISR_IDLE 6082,480164
#define  USART_ISR_RXNE 6083,480271
#define  USART_ISR_TC 6084,480388
#define  USART_ISR_TXE 6085,480498
#define  USART_ISR_LBD 6086,480615
#define  USART_ISR_CTSIF 6087,480728
#define  USART_ISR_CTS 6088,480835
#define  USART_ISR_RTOF 6089,480932
#define  USART_ISR_EOBF 6090,481038
#define  USART_ISR_ABRE 6091,481144
#define  USART_ISR_ABRF 6092,481253
#define  USART_ISR_BUSY 6093,481361
#define  USART_ISR_CMF 6094,481459
#define  USART_ISR_SBKF 6095,481568
#define  USART_ISR_RWU 6096,481672
#define  USART_ISR_WUF 6097,481796
#define  USART_ISR_TEACK 6098,481912
#define  USART_ISR_REACK 6099,482033
#define  USART_ICR_PECF 6102,482237
#define  USART_ICR_FECF 6103,482349
#define  USART_ICR_NCF 6104,482462
#define  USART_ICR_ORECF 6105,482576
#define  USART_ICR_IDLECF 6106,482689
#define  USART_ICR_TCCF 6107,482807
#define  USART_ICR_LBDCF 6108,482928
#define  USART_ICR_CTSCF 6109,483047
#define  USART_ICR_RTOCF 6110,483160
#define  USART_ICR_EOBCF 6111,483277
#define  USART_ICR_CMCF 6112,483389
#define  USART_ICR_WUCF 6113,483504
#define  USART_RDR_RDR 6116,483710
#define  USART_TDR_TDR 6119,483917
#define  WWDG_CR_T 6127,484535
#define  WWDG_CR_T0 6128,484659
#define  WWDG_CR_T1 6129,484748
#define  WWDG_CR_T2 6130,484837
#define  WWDG_CR_T3 6131,484926
#define  WWDG_CR_T4 6132,485015
#define  WWDG_CR_T5 6133,485104
#define  WWDG_CR_T6 6134,485193
#define  WWDG_CR_WDGA 6136,485284
#define  WWDG_CFR_W 6139,485466
#define  WWDG_CFR_W0 6140,485582
#define  WWDG_CFR_W1 6141,485671
#define  WWDG_CFR_W2 6142,485760
#define  WWDG_CFR_W3 6143,485849
#define  WWDG_CFR_W4 6144,485938
#define  WWDG_CFR_W5 6145,486027
#define  WWDG_CFR_W6 6146,486116
#define  WWDG_CFR_WDGTB 6148,486207
#define  WWDG_CFR_WDGTB0 6149,486319
#define  WWDG_CFR_WDGTB1 6150,486408
#define  WWDG_CFR_EWI 6152,486499
#define  WWDG_SR_EWIF 6155,486689
#define SET_BIT(6173,486991
#define CLEAR_BIT(6175,487041
#define READ_BIT(6177,487092
#define CLEAR_REG(6179,487141
#define WRITE_REG(6181,487190
#define READ_REG(6183,487239
#define MODIFY_REG(6185,487280

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/system_stm32f30x.h,37
#define __SYSTEM_STM32F30X_H40,1352

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c,221
#define VECT_TAB_OFFSET 121,5783
  uint32_t SystemCoreClock 139,6107
  __I uint8_t AHBPrescTable[AHBPrescTable141,6149
void SystemInit(168,6667
void SystemCoreClockUpdate 247,9910
static void SetSysClock(299,11732

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmInstr.h,2282
#define __CORE_CMINSTR_H25,1030
#define __NOP 46,1630
#define __WFI 54,1837
#define __WFE 62,2066
#define __SEV 69,2235
#define __ISB(78,2553
#define __DSB(86,2812
#define __DMB(94,3064
#define __REV 104,3319
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(114,3581
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(128,3960
#define __ROR 143,4418
#define __RBIT 155,4702
#define __LDREXB(165,4967
#define __LDREXH(175,5250
#define __LDREXW(185,5533
#define __STREXB(197,5891
#define __STREXH(209,6244
#define __STREXW(221,6597
#define __CLREX 229,6785
#define __SSAT 240,7072
#define __USAT 251,7363
#define __CLZ 261,7646
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(286,8285
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(297,8545
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(308,8827
__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(318,9049
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(330,9420
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(341,9727
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(352,10027
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(365,10330
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(381,10738
__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(397,11189
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(414,11719
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(431,12137
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(447,12551
__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(463,12977
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(479,13406
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(497,13908
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(515,14444
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(533,14982
__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(547,15354
#define __SSAT(561,15696
#define __USAT(577,16128
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(592,16552

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4.h,27423
#define __CORE_CM4_H_GENERIC32,1199
#define __CM4_CMSIS_VERSION_MAIN 56,2080
#define __CM4_CMSIS_VERSION_SUB 57,2197
#define __CM4_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
      #define __FPU_USED 95,4348
      #define __FPU_USED 98,4497
    #define __FPU_USED 101,4552
      #define __FPU_USED 107,4684
      #define __FPU_USED 110,4833
    #define __FPU_USED 113,4888
      #define __FPU_USED 119,5028
      #define __FPU_USED 122,5177
    #define __FPU_USED 125,5232
      #define __FPU_USED 131,5388
      #define __FPU_USED 134,5537
    #define __FPU_USED 137,5592
    #define __FPU_USED 142,5725
#define __CORE_CM4_H_DEPENDANT155,6251
    #define __CM4_REV 160,6387
    #define __FPU_PRESENT 165,6544
    #define __MPU_PRESENT 170,6702
    #define __NVIC_PRIO_BITS 175,6863
    #define __Vendor_SysTickConfig 180,7033
  #define   __I 194,7517
  #define   __I 196,7622
#define     __O 198,7728
#define     __IO 199,7826
    uint32_t _reserved0:_reserved0233,8807
    uint32_t _reserved0:_reserved0235,8912
    uint32_t GE:GE236,9010
    uint32_t _reserved1:_reserved1237,9108
    uint32_t Q:Q239,9214
    uint32_t V:V240,9312
    uint32_t C:C241,9410
    uint32_t Z:Z242,9508
    uint32_t N:N243,9606
  } b;244,9704
  uint32_t w;245,9802
} APSR_Type;246,9900
    uint32_t ISR:ISR255,10036
    uint32_t _reserved0:_reserved0256,10134
  } b;257,10232
  uint32_t w;258,10330
} IPSR_Type;259,10428
    uint32_t ISR:ISR268,10571
    uint32_t _reserved0:_reserved0270,10695
    uint32_t _reserved0:_reserved0272,10800
    uint32_t GE:GE273,10898
    uint32_t _reserved1:_reserved1274,10996
    uint32_t T:T276,11102
    uint32_t IT:IT277,11200
    uint32_t Q:Q278,11298
    uint32_t V:V279,11396
    uint32_t C:C280,11494
    uint32_t Z:Z281,11592
    uint32_t N:N282,11690
  } b;283,11788
  uint32_t w;284,11886
} xPSR_Type;285,11984
    uint32_t nPRIV:nPRIV294,12107
    uint32_t SPSEL:SPSEL295,12205
    uint32_t FPCA:FPCA296,12303
    uint32_t _reserved0:_reserved0297,12401
  } b;298,12499
  uint32_t w;299,12597
} CONTROL_Type;300,12695
  __IO uint32_t ISER[ISER315,13042
       uint32_t RESERVED0[RESERVED0316,13153
  __IO uint32_t ICER[ICER317,13185
       uint32_t RSERVED1[RSERVED1318,13296
  __IO uint32_t ISPR[ISPR319,13327
       uint32_t RESERVED2[RESERVED2320,13438
  __IO uint32_t ICPR[ICPR321,13470
       uint32_t RESERVED3[RESERVED3322,13581
  __IO uint32_t IABR[IABR323,13613
       uint32_t RESERVED4[RESERVED4324,13724
  __IO uint8_t  IP[IP325,13756
       uint32_t RESERVED5[RESERVED5326,13867
  __O  uint32_t STIR;327,13900
}  NVIC_Type;328,14011
#define NVIC_STIR_INTID_Pos 331,14085
#define NVIC_STIR_INTID_Msk 332,14208
  __I  uint32_t CPUID;347,14637
  __IO uint32_t ICSR;348,14762
  __IO uint32_t VTOR;349,14887
  __IO uint32_t AIRCR;350,15012
  __IO uint32_t SCR;351,15137
  __IO uint32_t CCR;352,15262
  __IO uint8_t  SHP[SHP353,15387
  __IO uint32_t SHCSR;354,15512
  __IO uint32_t CFSR;355,15637
  __IO uint32_t HFSR;356,15762
  __IO uint32_t DFSR;357,15887
  __IO uint32_t MMFAR;358,16012
  __IO uint32_t BFAR;359,16137
  __IO uint32_t AFSR;360,16262
  __I  uint32_t PFR[PFR361,16387
  __I  uint32_t DFR;362,16512
  __I  uint32_t ADR;363,16637
  __I  uint32_t MMFR[MMFR364,16762
  __I  uint32_t ISAR[ISAR365,16887
       uint32_t RESERVED0[RESERVED0366,17012
  __IO uint32_t CPACR;367,17043
} SCB_Type;368,17168
#define SCB_CPUID_IMPLEMENTER_Pos 371,17221
#define SCB_CPUID_IMPLEMENTER_Msk 372,17352
#define SCB_CPUID_VARIANT_Pos 374,17481
#define SCB_CPUID_VARIANT_Msk 375,17608
#define SCB_CPUID_ARCHITECTURE_Pos 377,17733
#define SCB_CPUID_ARCHITECTURE_Msk 378,17865
#define SCB_CPUID_PARTNO_Pos 380,17995
#define SCB_CPUID_PARTNO_Msk 381,18121
#define SCB_CPUID_REVISION_Pos 383,18245
#define SCB_CPUID_REVISION_Msk 384,18373
#define SCB_ICSR_NMIPENDSET_Pos 387,18555
#define SCB_ICSR_NMIPENDSET_Msk 388,18684
#define SCB_ICSR_PENDSVSET_Pos 390,18811
#define SCB_ICSR_PENDSVSET_Msk 391,18939
#define SCB_ICSR_PENDSVCLR_Pos 393,19065
#define SCB_ICSR_PENDSVCLR_Msk 394,19193
#define SCB_ICSR_PENDSTSET_Pos 396,19319
#define SCB_ICSR_PENDSTSET_Msk 397,19447
#define SCB_ICSR_PENDSTCLR_Pos 399,19573
#define SCB_ICSR_PENDSTCLR_Msk 400,19701
#define SCB_ICSR_ISRPREEMPT_Pos 402,19827
#define SCB_ICSR_ISRPREEMPT_Msk 403,19956
#define SCB_ICSR_ISRPENDING_Pos 405,20083
#define SCB_ICSR_ISRPENDING_Msk 406,20212
#define SCB_ICSR_VECTPENDING_Pos 408,20339
#define SCB_ICSR_VECTPENDING_Msk 409,20469
#define SCB_ICSR_RETTOBASE_Pos 411,20597
#define SCB_ICSR_RETTOBASE_Msk 412,20725
#define SCB_ICSR_VECTACTIVE_Pos 414,20851
#define SCB_ICSR_VECTACTIVE_Msk 415,20980
#define SCB_VTOR_TBLOFF_Pos 418,21159
#define SCB_VTOR_TBLOFF_Msk 419,21284
#define SCB_AIRCR_VECTKEY_Pos 422,21479
#define SCB_AIRCR_VECTKEY_Msk 423,21606
#define SCB_AIRCR_VECTKEYSTAT_Pos 425,21731
#define SCB_AIRCR_VECTKEYSTAT_Msk 426,21862
#define SCB_AIRCR_ENDIANESS_Pos 428,21991
#define SCB_AIRCR_ENDIANESS_Msk 429,22120
#define SCB_AIRCR_PRIGROUP_Pos 431,22247
#define SCB_AIRCR_PRIGROUP_Msk 432,22375
#define SCB_AIRCR_SYSRESETREQ_Pos 434,22501
#define SCB_AIRCR_SYSRESETREQ_Msk 435,22632
#define SCB_AIRCR_VECTCLRACTIVE_Pos 437,22761
#define SCB_AIRCR_VECTCLRACTIVE_Msk 438,22894
#define SCB_AIRCR_VECTRESET_Pos 440,23025
#define SCB_AIRCR_VECTRESET_Msk 441,23154
#define SCB_SCR_SEVONPEND_Pos 444,23328
#define SCB_SCR_SEVONPEND_Msk 445,23455
#define SCB_SCR_SLEEPDEEP_Pos 447,23580
#define SCB_SCR_SLEEPDEEP_Msk 448,23707
#define SCB_SCR_SLEEPONEXIT_Pos 450,23832
#define SCB_SCR_SLEEPONEXIT_Msk 451,23961
#define SCB_CCR_STKALIGN_Pos 454,24142
#define SCB_CCR_STKALIGN_Msk 455,24268
#define SCB_CCR_BFHFNMIGN_Pos 457,24392
#define SCB_CCR_BFHFNMIGN_Msk 458,24519
#define SCB_CCR_DIV_0_TRP_Pos 460,24644
#define SCB_CCR_DIV_0_TRP_Msk 461,24771
#define SCB_CCR_UNALIGN_TRP_Pos 463,24896
#define SCB_CCR_UNALIGN_TRP_Msk 464,25025
#define SCB_CCR_USERSETMPEND_Pos 466,25152
#define SCB_CCR_USERSETMPEND_Msk 467,25282
#define SCB_CCR_NONBASETHRDENA_Pos 469,25410
#define SCB_CCR_NONBASETHRDENA_Msk 470,25542
#define SCB_SHCSR_USGFAULTENA_Pos 473,25737
#define SCB_SHCSR_USGFAULTENA_Msk 474,25868
#define SCB_SHCSR_BUSFAULTENA_Pos 476,25997
#define SCB_SHCSR_BUSFAULTENA_Msk 477,26128
#define SCB_SHCSR_MEMFAULTENA_Pos 479,26257
#define SCB_SHCSR_MEMFAULTENA_Msk 480,26388
#define SCB_SHCSR_SVCALLPENDED_Pos 482,26517
#define SCB_SHCSR_SVCALLPENDED_Msk 483,26649
#define SCB_SHCSR_BUSFAULTPENDED_Pos 485,26779
#define SCB_SHCSR_BUSFAULTPENDED_Msk 486,26913
#define SCB_SHCSR_MEMFAULTPENDED_Pos 488,27045
#define SCB_SHCSR_MEMFAULTPENDED_Msk 489,27179
#define SCB_SHCSR_USGFAULTPENDED_Pos 491,27311
#define SCB_SHCSR_USGFAULTPENDED_Msk 492,27445
#define SCB_SHCSR_SYSTICKACT_Pos 494,27577
#define SCB_SHCSR_SYSTICKACT_Msk 495,27707
#define SCB_SHCSR_PENDSVACT_Pos 497,27835
#define SCB_SHCSR_PENDSVACT_Msk 498,27964
#define SCB_SHCSR_MONITORACT_Pos 500,28091
#define SCB_SHCSR_MONITORACT_Msk 501,28221
#define SCB_SHCSR_SVCALLACT_Pos 503,28349
#define SCB_SHCSR_SVCALLACT_Msk 504,28478
#define SCB_SHCSR_USGFAULTACT_Pos 506,28605
#define SCB_SHCSR_USGFAULTACT_Msk 507,28736
#define SCB_SHCSR_BUSFAULTACT_Pos 509,28865
#define SCB_SHCSR_BUSFAULTACT_Msk 510,28996
#define SCB_SHCSR_MEMFAULTACT_Pos 512,29125
#define SCB_SHCSR_MEMFAULTACT_Msk 513,29256
#define SCB_CFSR_USGFAULTSR_Pos 516,29444
#define SCB_CFSR_USGFAULTSR_Msk 517,29590
#define SCB_CFSR_BUSFAULTSR_Pos 519,29734
#define SCB_CFSR_BUSFAULTSR_Msk 520,29878
#define SCB_CFSR_MEMFAULTSR_Pos 522,30020
#define SCB_CFSR_MEMFAULTSR_Msk 523,30174
#define SCB_HFSR_DEBUGEVT_Pos 526,30377
#define SCB_HFSR_DEBUGEVT_Msk 527,30504
#define SCB_HFSR_FORCED_Pos 529,30629
#define SCB_HFSR_FORCED_Msk 530,30754
#define SCB_HFSR_VECTTBL_Pos 532,30877
#define SCB_HFSR_VECTTBL_Msk 533,31003
#define SCB_DFSR_EXTERNAL_Pos 536,31178
#define SCB_DFSR_EXTERNAL_Msk 537,31305
#define SCB_DFSR_VCATCH_Pos 539,31430
#define SCB_DFSR_VCATCH_Msk 540,31555
#define SCB_DFSR_DWTTRAP_Pos 542,31678
#define SCB_DFSR_DWTTRAP_Msk 543,31804
#define SCB_DFSR_BKPT_Pos 545,31928
#define SCB_DFSR_BKPT_Msk 546,32051
#define SCB_DFSR_HALTED_Pos 548,32172
#define SCB_DFSR_HALTED_Msk 549,32297
       uint32_t RESERVED0[RESERVED0564,32769
  __I  uint32_t ICTR;565,32800
  __IO uint32_t ACTLR;566,32911
} SCnSCB_Type;567,33022
#define SCnSCB_ICTR_INTLINESNUM_Pos 570,33094
#define SCnSCB_ICTR_INTLINESNUM_Msk 571,33217
#define SCnSCB_ACTLR_DISOOFP_Pos 574,33384
#define SCnSCB_ACTLR_DISOOFP_Msk 575,33504
#define SCnSCB_ACTLR_DISFPCA_Pos 577,33622
#define SCnSCB_ACTLR_DISFPCA_Msk 578,33742
#define SCnSCB_ACTLR_DISFOLD_Pos 580,33860
#define SCnSCB_ACTLR_DISFOLD_Msk 581,33980
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 583,34098
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 584,34221
#define SCnSCB_ACTLR_DISMCYCINT_Pos 586,34342
#define SCnSCB_ACTLR_DISMCYCINT_Msk 587,34465
  __IO uint32_t CTRL;602,34892
  __IO uint32_t LOAD;603,34999
  __IO uint32_t VAL;604,35106
  __I  uint32_t CALIB;605,35213
} SysTick_Type;606,35320
#define SysTick_CTRL_COUNTFLAG_Pos 609,35392
#define SysTick_CTRL_COUNTFLAG_Msk 610,35524
#define SysTick_CTRL_CLKSOURCE_Pos 612,35654
#define SysTick_CTRL_CLKSOURCE_Msk 613,35786
#define SysTick_CTRL_TICKINT_Pos 615,35916
#define SysTick_CTRL_TICKINT_Msk 616,36046
#define SysTick_CTRL_ENABLE_Pos 618,36174
#define SysTick_CTRL_ENABLE_Msk 619,36303
#define SysTick_LOAD_RELOAD_Pos 622,36473
#define SysTick_LOAD_RELOAD_Msk 623,36602
#define SysTick_VAL_CURRENT_Pos 626,36773
#define SysTick_VAL_CURRENT_Msk 627,36902
#define SysTick_CALIB_NOREF_Pos 630,37077
#define SysTick_CALIB_NOREF_Msk 631,37206
#define SysTick_CALIB_SKEW_Pos 633,37333
#define SysTick_CALIB_SKEW_Msk 634,37461
#define SysTick_CALIB_TENMS_Pos 636,37587
#define SysTick_CALIB_TENMS_Msk 637,37716
    __O  uint8_t    u8;654,38211
    __O  uint16_t   u16;655,38324
    __O  uint32_t   u32;656,38437
  }  PORT 657,38550
       uint32_t RESERVED0[RESERVED0658,38663
  __IO uint32_t TER;659,38696
       uint32_t RESERVED1[RESERVED1660,38809
  __IO uint32_t TPR;661,38841
       uint32_t RESERVED2[RESERVED2662,38954
  __IO uint32_t TCR;663,38986
} ITM_Type;664,39099
#define ITM_TPR_PRIVMASK_Pos 667,39162
#define ITM_TPR_PRIVMASK_Msk 668,39285
#define ITM_TCR_BUSY_Pos 671,39452
#define ITM_TCR_BUSY_Msk 672,39571
#define ITM_TCR_TraceBusID_Pos 674,39688
#define ITM_TCR_TraceBusID_Msk 675,39808
#define ITM_TCR_GTSFREQ_Pos 677,39926
#define ITM_TCR_GTSFREQ_Msk 678,40067
#define ITM_TCR_TSPrescale_Pos 680,40206
#define ITM_TCR_TSPrescale_Msk 681,40331
#define ITM_TCR_SWOENA_Pos 683,40454
#define ITM_TCR_SWOENA_Msk 684,40575
#define ITM_TCR_TXENA_Pos 686,40694
#define ITM_TCR_TXENA_Msk 687,40814
#define ITM_TCR_SYNCENA_Pos 689,40932
#define ITM_TCR_SYNCENA_Msk 690,41054
#define ITM_TCR_TSENA_Pos 692,41174
#define ITM_TCR_TSENA_Msk 693,41294
#define ITM_TCR_ITMENA_Pos 695,41412
#define ITM_TCR_ITMENA_Msk 696,41541
  __IO uint32_t CTRL;711,42000
  __IO uint32_t CYCCNT;712,42113
  __IO uint32_t CPICNT;713,42226
  __IO uint32_t EXCCNT;714,42339
  __IO uint32_t SLEEPCNT;715,42452
  __IO uint32_t LSUCNT;716,42565
  __IO uint32_t FOLDCNT;717,42678
  __I  uint32_t PCSR;718,42791
  __IO uint32_t COMP0;719,42904
  __IO uint32_t MASK0;720,43017
  __IO uint32_t FUNCTION0;721,43130
       uint32_t RESERVED0[RESERVED0722,43243
  __IO uint32_t COMP1;723,43274
  __IO uint32_t MASK1;724,43387
  __IO uint32_t FUNCTION1;725,43500
       uint32_t RESERVED1[RESERVED1726,43613
  __IO uint32_t COMP2;727,43644
  __IO uint32_t MASK2;728,43757
  __IO uint32_t FUNCTION2;729,43870
       uint32_t RESERVED2[RESERVED2730,43983
  __IO uint32_t COMP3;731,44014
  __IO uint32_t MASK3;732,44127
  __IO uint32_t FUNCTION3;733,44240
} DWT_Type;734,44353
#define DWT_CTRL_NUMCOMP_Pos 737,44408
#define DWT_CTRL_NUMCOMP_Msk 738,44531
#define DWT_CTRL_NOTRCPKT_Pos 740,44652
#define DWT_CTRL_NOTRCPKT_Msk 741,44776
#define DWT_CTRL_NOEXTTRIG_Pos 743,44898
#define DWT_CTRL_NOEXTTRIG_Msk 744,45023
#define DWT_CTRL_NOCYCCNT_Pos 746,45146
#define DWT_CTRL_NOCYCCNT_Msk 747,45270
#define DWT_CTRL_NOPRFCNT_Pos 749,45392
#define DWT_CTRL_NOPRFCNT_Msk 750,45516
#define DWT_CTRL_CYCEVTENA_Pos 752,45638
#define DWT_CTRL_CYCEVTENA_Msk 753,45763
#define DWT_CTRL_FOLDEVTENA_Pos 755,45886
#define DWT_CTRL_FOLDEVTENA_Msk 756,46012
#define DWT_CTRL_LSUEVTENA_Pos 758,46136
#define DWT_CTRL_LSUEVTENA_Msk 759,46261
#define DWT_CTRL_SLEEPEVTENA_Pos 761,46384
#define DWT_CTRL_SLEEPEVTENA_Msk 762,46511
#define DWT_CTRL_EXCEVTENA_Pos 764,46636
#define DWT_CTRL_EXCEVTENA_Msk 765,46761
#define DWT_CTRL_CPIEVTENA_Pos 767,46884
#define DWT_CTRL_CPIEVTENA_Msk 768,47009
#define DWT_CTRL_EXCTRCENA_Pos 770,47132
#define DWT_CTRL_EXCTRCENA_Msk 771,47257
#define DWT_CTRL_PCSAMPLENA_Pos 773,47380
#define DWT_CTRL_PCSAMPLENA_Msk 774,47506
#define DWT_CTRL_SYNCTAP_Pos 776,47630
#define DWT_CTRL_SYNCTAP_Msk 777,47753
#define DWT_CTRL_CYCTAP_Pos 779,47874
#define DWT_CTRL_CYCTAP_Msk 780,47996
#define DWT_CTRL_POSTINIT_Pos 782,48116
#define DWT_CTRL_POSTINIT_Msk 783,48240
#define DWT_CTRL_POSTPRESET_Pos 785,48362
#define DWT_CTRL_POSTPRESET_Msk 786,48488
#define DWT_CTRL_CYCCNTENA_Pos 788,48612
#define DWT_CTRL_CYCCNTENA_Msk 789,48737
#define DWT_CPICNT_CPICNT_Pos 792,48902
#define DWT_CPICNT_CPICNT_Msk 793,49026
#define DWT_EXCCNT_EXCCNT_Pos 796,49205
#define DWT_EXCCNT_EXCCNT_Msk 797,49329
#define DWT_SLEEPCNT_SLEEPCNT_Pos 800,49495
#define DWT_SLEEPCNT_SLEEPCNT_Msk 801,49623
#define DWT_LSUCNT_LSUCNT_Pos 804,49791
#define DWT_LSUCNT_LSUCNT_Msk 805,49915
#define DWT_FOLDCNT_FOLDCNT_Pos 808,50094
#define DWT_FOLDCNT_FOLDCNT_Msk 809,50220
#define DWT_MASK_MASK_Pos 812,50392
#define DWT_MASK_MASK_Msk 813,50512
#define DWT_FUNCTION_MATCHED_Pos 816,50682
#define DWT_FUNCTION_MATCHED_Msk 817,50809
#define DWT_FUNCTION_DATAVADDR1_Pos 819,50934
#define DWT_FUNCTION_DATAVADDR1_Msk 820,51064
#define DWT_FUNCTION_DATAVADDR0_Pos 822,51192
#define DWT_FUNCTION_DATAVADDR0_Msk 823,51322
#define DWT_FUNCTION_DATAVSIZE_Pos 825,51450
#define DWT_FUNCTION_DATAVSIZE_Msk 826,51579
#define DWT_FUNCTION_LNK1ENA_Pos 828,51706
#define DWT_FUNCTION_LNK1ENA_Msk 829,51833
#define DWT_FUNCTION_DATAVMATCH_Pos 831,51958
#define DWT_FUNCTION_DATAVMATCH_Msk 832,52088
#define DWT_FUNCTION_CYCMATCH_Pos 834,52216
#define DWT_FUNCTION_CYCMATCH_Msk 835,52344
#define DWT_FUNCTION_EMITRANGE_Pos 837,52470
#define DWT_FUNCTION_EMITRANGE_Msk 838,52599
#define DWT_FUNCTION_FUNCTION_Pos 840,52726
#define DWT_FUNCTION_FUNCTION_Msk 841,52854
  __IO uint32_t SSPSR;856,53297
  __IO uint32_t CSPSR;857,53410
       uint32_t RESERVED0[RESERVED0858,53517
  __IO uint32_t ACPR;859,53548
       uint32_t RESERVED1[RESERVED1860,53657
  __IO uint32_t SPPR;861,53689
       uint32_t RESERVED2[RESERVED2862,53791
  __I  uint32_t FFSR;863,53824
  __IO uint32_t FFCR;864,53931
  __I  uint32_t FSCR;865,54039
       uint32_t RESERVED3[RESERVED3866,54153
  __I  uint32_t TRIGGER;867,54186
  __I  uint32_t FIFO0;868,54265
  __I  uint32_t ITATBCTR2;869,54357
       uint32_t RESERVED4[RESERVED4870,54438
  __I  uint32_t ITATBCTR0;871,54469
  __I  uint32_t FIFO1;872,54550
  __IO uint32_t ITCTRL;873,54642
       uint32_t RESERVED5[RESERVED5874,54738
  __IO uint32_t CLAIMSET;875,54770
  __IO uint32_t CLAIMCLR;876,54855
       uint32_t RESERVED7[RESERVED7877,54942
  __I  uint32_t DEVID;878,54973
  __I  uint32_t DEVTYPE;879,55055
} TPI_Type;880,55139
#define TPI_ACPR_PRESCALER_Pos 883,55215
#define TPI_ACPR_PRESCALER_Msk 884,55340
#define TPI_SPPR_TXMODE_Pos 887,55517
#define TPI_SPPR_TXMODE_Msk 888,55639
#define TPI_FFSR_FtNonStop_Pos 891,55818
#define TPI_FFSR_FtNonStop_Msk 892,55943
#define TPI_FFSR_TCPresent_Pos 894,56066
#define TPI_FFSR_TCPresent_Msk 895,56191
#define TPI_FFSR_FtStopped_Pos 897,56314
#define TPI_FFSR_FtStopped_Msk 898,56439
#define TPI_FFSR_FlInProg_Pos 900,56562
#define TPI_FFSR_FlInProg_Msk 901,56686
#define TPI_FFCR_TrigIn_Pos 904,56868
#define TPI_FFCR_TrigIn_Msk 905,56990
#define TPI_FFCR_EnFCont_Pos 907,57110
#define TPI_FFCR_EnFCont_Msk 908,57233
#define TPI_TRIGGER_TRIGGER_Pos 911,57394
#define TPI_TRIGGER_TRIGGER_Msk 912,57520
#define TPI_FIFO0_ITM_ATVALID_Pos 915,57705
#define TPI_FIFO0_ITM_ATVALID_Msk 916,57833
#define TPI_FIFO0_ITM_bytecount_Pos 918,57959
#define TPI_FIFO0_ITM_bytecount_Msk 919,58089
#define TPI_FIFO0_ETM_ATVALID_Pos 921,58217
#define TPI_FIFO0_ETM_ATVALID_Msk 922,58345
#define TPI_FIFO0_ETM_bytecount_Pos 924,58471
#define TPI_FIFO0_ETM_bytecount_Msk 925,58601
#define TPI_FIFO0_ETM2_Pos 927,58729
#define TPI_FIFO0_ETM2_Msk 928,58850
#define TPI_FIFO0_ETM1_Pos 930,58969
#define TPI_FIFO0_ETM1_Msk 931,59090
#define TPI_FIFO0_ETM0_Pos 933,59209
#define TPI_FIFO0_ETM0_Msk 934,59330
#define TPI_ITATBCTR2_ATREADY_Pos 937,59491
#define TPI_ITATBCTR2_ATREADY_Msk 938,59619
#define TPI_FIFO1_ITM_ATVALID_Pos 941,59806
#define TPI_FIFO1_ITM_ATVALID_Msk 942,59934
#define TPI_FIFO1_ITM_bytecount_Pos 944,60060
#define TPI_FIFO1_ITM_bytecount_Msk 945,60190
#define TPI_FIFO1_ETM_ATVALID_Pos 947,60318
#define TPI_FIFO1_ETM_ATVALID_Msk 948,60446
#define TPI_FIFO1_ETM_bytecount_Pos 950,60572
#define TPI_FIFO1_ETM_bytecount_Msk 951,60702
#define TPI_FIFO1_ITM2_Pos 953,60830
#define TPI_FIFO1_ITM2_Msk 954,60951
#define TPI_FIFO1_ITM1_Pos 956,61070
#define TPI_FIFO1_ITM1_Msk 957,61191
#define TPI_FIFO1_ITM0_Pos 959,61310
#define TPI_FIFO1_ITM0_Msk 960,61431
#define TPI_ITATBCTR0_ATREADY_Pos 963,61592
#define TPI_ITATBCTR0_ATREADY_Msk 964,61720
#define TPI_ITCTRL_Mode_Pos 967,61903
#define TPI_ITCTRL_Mode_Msk 968,62025
#define TPI_DEVID_NRZVALID_Pos 971,62183
#define TPI_DEVID_NRZVALID_Msk 972,62308
#define TPI_DEVID_MANCVALID_Pos 974,62431
#define TPI_DEVID_MANCVALID_Msk 975,62557
#define TPI_DEVID_PTINVALID_Pos 977,62681
#define TPI_DEVID_PTINVALID_Msk 978,62807
#define TPI_DEVID_MinBufSz_Pos 980,62931
#define TPI_DEVID_MinBufSz_Msk 981,63056
#define TPI_DEVID_AsynClkIn_Pos 983,63179
#define TPI_DEVID_AsynClkIn_Msk 984,63305
#define TPI_DEVID_NrTraceInput_Pos 986,63429
#define TPI_DEVID_NrTraceInput_Msk 987,63558
#define TPI_DEVTYPE_SubType_Pos 990,63725
#define TPI_DEVTYPE_SubType_Msk 991,63851
#define TPI_DEVTYPE_MajorType_Pos 993,63975
#define TPI_DEVTYPE_MajorType_Msk 994,64103
  __I  uint32_t TYPE;1010,64569
  __IO uint32_t CTRL;1011,64687
  __IO uint32_t RNR;1012,64805
  __IO uint32_t RBAR;1013,64923
  __IO uint32_t RASR;1014,65041
  __IO uint32_t RBAR_A1;1015,65159
  __IO uint32_t RASR_A1;1016,65277
  __IO uint32_t RBAR_A2;1017,65395
  __IO uint32_t RASR_A2;1018,65513
  __IO uint32_t RBAR_A3;1019,65631
  __IO uint32_t RASR_A3;1020,65749
} MPU_Type;1021,65867
#define MPU_TYPE_IREGION_Pos 1024,65907
#define MPU_TYPE_IREGION_Msk 1025,66033
#define MPU_TYPE_DREGION_Pos 1027,66157
#define MPU_TYPE_DREGION_Msk 1028,66283
#define MPU_TYPE_SEPARATE_Pos 1030,66407
#define MPU_TYPE_SEPARATE_Msk 1031,66534
#define MPU_CTRL_PRIVDEFENA_Pos 1034,66687
#define MPU_CTRL_PRIVDEFENA_Msk 1035,66816
#define MPU_CTRL_HFNMIENA_Pos 1037,66943
#define MPU_CTRL_HFNMIENA_Msk 1038,67070
#define MPU_CTRL_ENABLE_Pos 1040,67195
#define MPU_CTRL_ENABLE_Msk 1041,67320
#define MPU_RNR_REGION_Pos 1044,67477
#define MPU_RNR_REGION_Msk 1045,67601
#define MPU_RBAR_ADDR_Pos 1048,67763
#define MPU_RBAR_ADDR_Msk 1049,67886
#define MPU_RBAR_VALID_Pos 1051,68007
#define MPU_RBAR_VALID_Msk 1052,68131
#define MPU_RBAR_REGION_Pos 1054,68253
#define MPU_RBAR_REGION_Msk 1055,68378
#define MPU_RASR_ATTRS_Pos 1058,68547
#define MPU_RASR_ATTRS_Msk 1059,68692
#define MPU_RASR_SRD_Pos 1061,68835
#define MPU_RASR_SRD_Msk 1062,68972
#define MPU_RASR_SIZE_Pos 1064,69107
#define MPU_RASR_SIZE_Msk 1065,69243
#define MPU_RASR_ENABLE_Pos 1067,69377
#define MPU_RASR_ENABLE_Msk 1068,69513
       uint32_t RESERVED0[RESERVED01085,69989
  __IO uint32_t FPCCR;1086,70020
  __IO uint32_t FPCAR;1087,70145
  __IO uint32_t FPDSCR;1088,70270
  __I  uint32_t MVFR0;1089,70395
  __I  uint32_t MVFR1;1090,70520
} FPU_Type;1091,70645
#define FPU_FPCCR_ASPEN_Pos 1094,70707
#define FPU_FPCCR_ASPEN_Msk 1095,70832
#define FPU_FPCCR_LSPEN_Pos 1097,70955
#define FPU_FPCCR_LSPEN_Msk 1098,71076
#define FPU_FPCCR_MONRDY_Pos 1100,71199
#define FPU_FPCCR_MONRDY_Msk 1101,71321
#define FPU_FPCCR_BFRDY_Pos 1103,71445
#define FPU_FPCCR_BFRDY_Msk 1104,71566
#define FPU_FPCCR_MMRDY_Pos 1106,71689
#define FPU_FPCCR_MMRDY_Msk 1107,71810
#define FPU_FPCCR_HFRDY_Pos 1109,71933
#define FPU_FPCCR_HFRDY_Msk 1110,72054
#define FPU_FPCCR_THREAD_Pos 1112,72177
#define FPU_FPCCR_THREAD_Msk 1113,72311
#define FPU_FPCCR_USER_Pos 1115,72450
#define FPU_FPCCR_USER_Msk 1116,72585
#define FPU_FPCCR_LSPACT_Pos 1118,72718
#define FPU_FPCCR_LSPACT_Msk 1119,72868
#define FPU_FPCAR_ADDRESS_Pos 1122,73063
#define FPU_FPCAR_ADDRESS_Msk 1123,73190
#define FPU_FPDSCR_AHP_Pos 1126,73369
#define FPU_FPDSCR_AHP_Msk 1127,73493
#define FPU_FPDSCR_DN_Pos 1129,73615
#define FPU_FPDSCR_DN_Msk 1130,73738
#define FPU_FPDSCR_FZ_Pos 1132,73859
#define FPU_FPDSCR_FZ_Msk 1133,73982
#define FPU_FPDSCR_RMode_Pos 1135,74103
#define FPU_FPDSCR_RMode_Msk 1136,74229
#define FPU_MVFR0_FP_rounding_modes_Pos 1139,74392
#define FPU_MVFR0_FP_rounding_modes_Msk 1140,74530
#define FPU_MVFR0_Short_vectors_Pos 1142,74666
#define FPU_MVFR0_Short_vectors_Msk 1143,74800
#define FPU_MVFR0_Square_root_Pos 1145,74932
#define FPU_MVFR0_Square_root_Msk 1146,75064
#define FPU_MVFR0_Divide_Pos 1148,75194
#define FPU_MVFR0_Divide_Msk 1149,75321
#define FPU_MVFR0_FP_excep_trapping_Pos 1151,75446
#define FPU_MVFR0_FP_excep_trapping_Msk 1152,75588
#define FPU_MVFR0_Double_precision_Pos 1154,75728
#define FPU_MVFR0_Double_precision_Msk 1155,75865
#define FPU_MVFR0_Single_precision_Pos 1157,76000
#define FPU_MVFR0_Single_precision_Msk 1158,76137
#define FPU_MVFR0_A_SIMD_registers_Pos 1160,76272
#define FPU_MVFR0_A_SIMD_registers_Msk 1161,76409
#define FPU_MVFR1_FP_fused_MAC_Pos 1164,76583
#define FPU_MVFR1_FP_fused_MAC_Msk 1165,76716
#define FPU_MVFR1_FP_HPFP_Pos 1167,76847
#define FPU_MVFR1_FP_HPFP_Msk 1168,76975
#define FPU_MVFR1_D_NaN_mode_Pos 1170,77101
#define FPU_MVFR1_D_NaN_mode_Msk 1171,77232
#define FPU_MVFR1_FtZ_mode_Pos 1173,77361
#define FPU_MVFR1_FtZ_mode_Msk 1174,77490
  __IO uint32_t DHCSR;1190,77941
  __O  uint32_t DCRSR;1191,78057
  __IO uint32_t DCRDR;1192,78173
  __IO uint32_t DEMCR;1193,78289
} CoreDebug_Type;1194,78405
#define CoreDebug_DHCSR_DBGKEY_Pos 1197,78475
#define CoreDebug_DHCSR_DBGKEY_Msk 1198,78607
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1200,78737
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1201,78873
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1203,79007
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1204,79144
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1206,79279
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1207,79413
#define CoreDebug_DHCSR_S_SLEEP_Pos 1209,79545
#define CoreDebug_DHCSR_S_SLEEP_Msk 1210,79678
#define CoreDebug_DHCSR_S_HALT_Pos 1212,79809
#define CoreDebug_DHCSR_S_HALT_Msk 1213,79941
#define CoreDebug_DHCSR_S_REGRDY_Pos 1215,80071
#define CoreDebug_DHCSR_S_REGRDY_Msk 1216,80205
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1218,80337
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1219,80474
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1221,80609
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1222,80745
#define CoreDebug_DHCSR_C_STEP_Pos 1224,80879
#define CoreDebug_DHCSR_C_STEP_Msk 1225,81011
#define CoreDebug_DHCSR_C_HALT_Pos 1227,81141
#define CoreDebug_DHCSR_C_HALT_Msk 1228,81273
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1230,81403
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1231,81538
#define CoreDebug_DCRSR_REGWnR_Pos 1234,81716
#define CoreDebug_DCRSR_REGWnR_Msk 1235,81848
#define CoreDebug_DCRSR_REGSEL_Pos 1237,81978
#define CoreDebug_DCRSR_REGSEL_Msk 1238,82110
#define CoreDebug_DEMCR_TRCENA_Pos 1241,82292
#define CoreDebug_DEMCR_TRCENA_Msk 1242,82424
#define CoreDebug_DEMCR_MON_REQ_Pos 1244,82554
#define CoreDebug_DEMCR_MON_REQ_Msk 1245,82687
#define CoreDebug_DEMCR_MON_STEP_Pos 1247,82818
#define CoreDebug_DEMCR_MON_STEP_Msk 1248,82952
#define CoreDebug_DEMCR_MON_PEND_Pos 1250,83084
#define CoreDebug_DEMCR_MON_PEND_Msk 1251,83218
#define CoreDebug_DEMCR_MON_EN_Pos 1253,83350
#define CoreDebug_DEMCR_MON_EN_Msk 1254,83482
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1256,83612
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1257,83748
#define CoreDebug_DEMCR_VC_INTERR_Pos 1259,83882
#define CoreDebug_DEMCR_VC_INTERR_Msk 1260,84017
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1262,84150
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1263,84285
#define CoreDebug_DEMCR_VC_STATERR_Pos 1265,84418
#define CoreDebug_DEMCR_VC_STATERR_Msk 1266,84554
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1268,84688
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1269,84823
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1271,84956
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1272,85092
#define CoreDebug_DEMCR_VC_MMERR_Pos 1274,85226
#define CoreDebug_DEMCR_VC_MMERR_Msk 1275,85360
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1277,85492
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1278,85630
#define SCS_BASE 1290,86029
#define ITM_BASE 1291,86143
#define DWT_BASE 1292,86257
#define TPI_BASE 1293,86371
#define CoreDebug_BASE 1294,86485
#define SysTick_BASE 1295,86599
#define NVIC_BASE 1296,86713
#define SCB_BASE 1297,86827
#define SCnSCB 1299,86943
#define SCB 1300,87057
#define SysTick 1301,87171
#define NVIC 1302,87285
#define ITM 1303,87399
#define DWT 1304,87513
#define TPI 1305,87627
#define CoreDebug 1306,87741
  #define MPU_BASE 1309,87883
  #define MPU 1310,87997
  #define FPU_BASE 1314,88147
  #define FPU 1315,88261
__STATIC_INLINE void NVIC_SetPriorityGrouping(1352,89598
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1372,90554
__STATIC_INLINE void NVIC_EnableIRQ(1384,90952
__STATIC_INLINE void NVIC_DisableIRQ(1397,91466
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1413,91962
__STATIC_INLINE void NVIC_SetPendingIRQ(1425,92347
__STATIC_INLINE void NVIC_ClearPendingIRQ(1437,92711
__STATIC_INLINE uint32_t NVIC_GetActive(1452,93180
__STATIC_INLINE void NVIC_SetPriority(1467,93635
__STATIC_INLINE uint32_t NVIC_GetPriority(1487,94489
__STATIC_INLINE uint32_t NVIC_EncodePriority 1509,95529
__STATIC_INLINE void NVIC_DecodePriority 1537,96897
__STATIC_INLINE void NVIC_SystemReset(1555,97728
__STATIC_INLINE uint32_t SysTick_Config(1594,99422
#define                 ITM_RXBUFFER_EMPTY 1621,100652
__STATIC_INLINE uint32_t ITM_SendChar 1634,101186
__STATIC_INLINE int32_t ITM_ReceiveChar 1653,101738
__STATIC_INLINE int32_t ITM_CheckChar 1672,102281

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_math.h,15312
#define _ARM_MATH_H252,9755
#define __CMSIS_GENERIC 254,9778
#undef  __CMSIS_GENERIC 267,10158
#define DELTA_Q31 280,10417
#define DELTA_Q15 281,10447
#define INDEX_MASK 282,10473
#define PI	283,10507
#define TABLE_SIZE	289,10633
#define TABLE_SPACING_Q31	290,10659
#define TABLE_SPACING_Q15	291,10695
#define INPUT_SPACING	298,10926
      ARM_MATH_SUCCESS 307,11072
      ARM_MATH_ARGUMENT_ERROR 308,11131
      ARM_MATH_LENGTH_ERROR 309,11217
      ARM_MATH_SIZE_MISMATCH 310,11302
      ARM_MATH_NANINF 311,11407
      ARM_MATH_SINGULAR 312,11501
      ARM_MATH_TEST_FAILURE 313,11637
    } arm_status;314,11700
  typedef int8_t q7_t;319,11790
  typedef int16_t q15_t;324,11887
  typedef int32_t q31_t;329,11986
  typedef int64_t q63_t;334,12085
  typedef float float32_t;339,12179
  typedef double float64_t;344,12275
#define __SIMD32(349,12377
#define __PKHBT(355,12548
#define __PACKq7(366,12848
#define __PACKq7(372,13146
  __STATIC_INLINE q31_t clip_q63_to_q31(383,13501
  __STATIC_INLINE q15_t clip_q63_to_q15(393,13734
  __STATIC_INLINE q7_t clip_q31_to_q7(403,13970
  __STATIC_INLINE q15_t clip_q31_to_q15(413,14198
  __STATIC_INLINE q63_t mult32x64(424,14465
#define __CLZ 434,14704
  __STATIC_INLINE uint32_t __CLZ(446,14967
  __STATIC_INLINE uint32_t arm_recip_q31(467,15294
  __STATIC_INLINE uint32_t arm_recip_q15(518,16479
  __STATIC_INLINE q31_t __SSAT(571,17627
  __STATIC_INLINE q31_t __QADD8(619,18340
  __STATIC_INLINE q31_t __QSUB8(645,18965
  __STATIC_INLINE q31_t __QADD16(674,19629
  __STATIC_INLINE q31_t __SHADD16(697,20022
  __STATIC_INLINE q31_t __QSUB16(720,20409
  __STATIC_INLINE q31_t __SHSUB16(742,20800
  __STATIC_INLINE q31_t __QASX(764,21178
  __STATIC_INLINE q31_t __SHASX(780,21531
  __STATIC_INLINE q31_t __QSAX(803,21902
  __STATIC_INLINE q31_t __SHSAX(819,22255
  __STATIC_INLINE q31_t __SMUSDX(841,22626
  __STATIC_INLINE q31_t __SMUADX(853,22877
  __STATIC_INLINE q31_t __QADD(865,23126
  __STATIC_INLINE q31_t __QSUB(875,23328
  __STATIC_INLINE q31_t __SMLAD(885,23531
  __STATIC_INLINE q31_t __SMLADX(898,23798
  __STATIC_INLINE q31_t __SMLSDX(911,24071
  __STATIC_INLINE q63_t __SMLALD(924,24344
  __STATIC_INLINE q63_t __SMLALDX(937,24616
  __STATIC_INLINE q31_t __SMUAD(950,24884
  __STATIC_INLINE q31_t __SMUSD(962,25128
    uint16_t numTaps;982,25456
    q7_t *pState;pState983,25539
    q7_t *pCoeffs;pCoeffs984,25657
  } arm_fir_instance_q7;985,25759
    uint16_t numTaps;992,25880
    q15_t *pState;pState993,25964
    q15_t *pCoeffs;pCoeffs994,26083
  } arm_fir_instance_q15;995,26186
    uint16_t numTaps;1002,26308
    q31_t *pState;pState1003,26392
    q31_t *pCoeffs;pCoeffs1004,26511
  } arm_fir_instance_q31;1005,26615
    uint16_t numTaps;1012,26748
    float32_t *pState;pState1013,26828
    float32_t *pCoeffs;pCoeffs1014,26943
  } arm_fir_instance_f32;1015,27043
    int8_t numStages;1176,32666
    q15_t *pState;pState1177,32778
    q15_t *pCoeffs;pCoeffs1178,32897
    int8_t postShift;1179,33010
  } arm_biquad_casd_df1_inst_q15;1181,33109
    uint32_t numStages;1189,33252
    q31_t *pState;pState1190,33363
    q31_t *pCoeffs;pCoeffs1191,33481
    uint8_t postShift;1192,33593
  } arm_biquad_casd_df1_inst_q31;1194,33691
    uint32_t numStages;1201,33843
    float32_t *pState;pState1202,33957
    float32_t *pCoeffs;pCoeffs1203,34078
  } arm_biquad_casd_df1_inst_f32;1206,34197
    uint16_t numRows;1343,39294
    uint16_t numCols;1344,39363
    float32_t *pData;pData1345,39432
  } arm_matrix_instance_f32;1346,39501
    uint16_t numRows;1354,39634
    uint16_t numCols;1355,39703
    q15_t *pData;pData1356,39772
  } arm_matrix_instance_q15;1358,39843
    uint16_t numRows;1366,39976
    uint16_t numCols;1367,40045
    q31_t *pData;pData1368,40114
  } arm_matrix_instance_q31;1370,40185
    q15_t A0;1670,51807
	q15_t A1;1672,51892
	q15_t A2;1673,51904
    q31_t A1;1675,51924
    q15_t state[state1677,52003
    q15_t Kp;1678,52067
    q15_t Ki;1679,52123
    q15_t Kd;1680,52175
  } arm_pid_instance_q15;1681,52229
    q31_t A0;1688,52352
    q31_t A1;1689,52424
    q31_t A2;1690,52492
    q31_t state[state1691,52554
    q31_t Kp;1692,52617
    q31_t Ki;1693,52674
    q31_t Kd;1694,52727
  } arm_pid_instance_q31;1696,52784
    float32_t A0;1703,52918
    float32_t A1;1704,52992
    float32_t A2;1705,53062
    float32_t state[state1706,53126
    float32_t Kp;1707,53191
    float32_t Ki;1708,53255
    float32_t Kd;1709,53315
  } arm_pid_instance_f32;1710,53377
    uint32_t nValues;1777,55329
    float32_t x1;1778,55378
    float32_t xSpacing;1779,55422
    float32_t *pYData;pYData1780,55472
  } arm_linear_interp_instance_f32;1781,55546
    uint16_t numRows;1789,55712
    uint16_t numCols;1790,55777
    float32_t *pData;pData1791,55845
  } arm_bilinear_interp_instance_f32;1792,55902
    uint16_t numRows;1800,56060
    uint16_t numCols;1801,56125
    q31_t *pData;pData1802,56193
  } arm_bilinear_interp_instance_q31;1803,56246
    uint16_t numRows;1811,56404
    uint16_t numCols;1812,56469
    q15_t *pData;pData1813,56537
  } arm_bilinear_interp_instance_q15;1814,56590
    uint16_t numRows;1822,56748
    uint16_t numCols;1823,56814
    q7_t *pData;pData1824,56882
  } arm_bilinear_interp_instance_q7;1825,56935
    uint16_t  fftLen;1895,58879
    uint8_t   ifftFlag;1896,58944
    uint8_t   bitReverseFlag;1897,59064
    q15_t     *pTwiddle;pTwiddle1898,59202
    uint16_t  *pBitRevTable;pBitRevTable1899,59284
    uint16_t  twidCoefModifier;1900,59364
    uint16_t  bitRevFactor;1901,59509
  } arm_cfft_radix4_instance_q15;1902,59645
    uint16_t    fftLen;1910,59786
    uint8_t     ifftFlag;1911,59851
    uint8_t     bitReverseFlag;1912,59971
    q31_t       *pTwiddle;pTwiddle1913,60109
    uint16_t    *pBitRevTable;pBitRevTable1914,60191
    uint16_t    twidCoefModifier;1915,60271
    uint16_t    bitRevFactor;1916,60416
  } arm_cfft_radix4_instance_q31;1917,60552
    uint16_t     fftLen;1925,60704
    uint8_t      ifftFlag;1926,60771
    uint8_t      bitReverseFlag;1927,60893
    float32_t    *pTwiddle;pTwiddle1928,61033
    uint16_t     *pBitRevTable;pBitRevTable1929,61117
    uint16_t     twidCoefModifier;1930,61199
    uint16_t     bitRevFactor;1931,61346
	float32_t    onebyfftLen;1932,61484
  } arm_cfft_radix4_instance_f32;1933,61548
    uint32_t fftLenReal;2162,70879
    uint32_t fftLenBy2;2163,70958
    uint8_t  ifftFlagR;2164,71040
	uint8_t  bitReverseFlagR;2165,71171
    uint32_t twidCoefRModifier;2166,71317
    q15_t    *pTwiddleAReal;pTwiddleAReal2167,71471
    q15_t    *pTwiddleBReal;pTwiddleBReal2168,71567
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2169,71663
  } arm_rfft_instance_q15;2170,71751
    uint32_t fftLenReal;2178,71885
    uint32_t fftLenBy2;2179,71966
    uint8_t  ifftFlagR;2180,72050
	uint8_t  bitReverseFlagR;2181,72183
    uint32_t twidCoefRModifier;2182,72331
    q31_t    *pTwiddleAReal;pTwiddleAReal2183,72487
    q31_t    *pTwiddleBReal;pTwiddleBReal2184,72585
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2185,72683
  } arm_rfft_instance_q31;2186,72776
    uint32_t  fftLenReal;2194,72921
    uint16_t  fftLenBy2;2195,73002
    uint8_t   ifftFlagR;2196,73086
    uint8_t   bitReverseFlagR;2197,73219
	uint32_t  twidCoefRModifier;2198,73370
    float32_t *pTwiddleAReal;pTwiddleAReal2199,73523
    float32_t *pTwiddleBReal;pTwiddleBReal2200,73621
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2201,73719
  } arm_rfft_instance_f32;2202,73812
    uint16_t N;2300,78011
    uint16_t Nby2;2301,78080
    float32_t normalize;2302,78161
    float32_t *pTwiddle;pTwiddle2303,78230
    float32_t *pCosFactor;pCosFactor2304,78315
    arm_rfft_instance_f32 *pRfft;pRfft2305,78395
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2306,78478
  } arm_dct4_instance_f32;2307,78564
    uint16_t N;2347,80150
    uint16_t Nby2;2348,80219
    q31_t normalize;2349,80300
    q31_t *pTwiddle;pTwiddle2350,80369
    q31_t *pCosFactor;pCosFactor2351,80454
    arm_rfft_instance_q31 *pRfft;pRfft2352,80534
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2353,80617
  } arm_dct4_instance_q31;2354,80703
    uint16_t N;2394,82194
    uint16_t Nby2;2395,82263
    q15_t normalize;2396,82344
    q15_t *pTwiddle;pTwiddle2397,82413
    q15_t *pCosFactor;pCosFactor2398,82498
    arm_rfft_instance_q15 *pRfft;pRfft2399,82578
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2400,82661
  } arm_dct4_instance_q15;2401,82747
    uint8_t M;3220,109610
    uint16_t numTaps;3221,109674
    q15_t *pCoeffs;pCoeffs3222,109757
    q15_t *pState;pState3223,109867
  } arm_fir_decimate_instance_q15;3224,109993
    uint8_t M;3232,110129
    uint16_t numTaps;3233,110189
    q31_t *pCoeffs;pCoeffs3234,110268
    q31_t *pState;pState3235,110374
  } arm_fir_decimate_instance_q31;3237,110498
    uint8_t M;3245,110645
    uint16_t numTaps;3246,110713
    float32_t *pCoeffs;pCoeffs3247,110800
    float32_t *pState;pState3248,110914
  } arm_fir_decimate_instance_f32;3250,111046
    uint8_t L;3401,116518
    uint16_t phaseLength;3402,116580
    q15_t *pCoeffs;pCoeffs3403,116668
    q15_t *pState;pState3404,116784
  } arm_fir_interpolate_instance_q15;3405,116913
    uint8_t L;3413,117055
    uint16_t phaseLength;3414,117117
    q31_t *pCoeffs;pCoeffs3415,117205
    q31_t *pState;pState3416,117322
  } arm_fir_interpolate_instance_q31;3417,117452
    uint8_t L;3425,117605
    uint16_t phaseLength;3426,117666
    float32_t *pCoeffs;pCoeffs3427,117753
    float32_t *pState;pState3428,117869
  } arm_fir_interpolate_instance_f32;3429,117996
    uint8_t numStages;3545,122739
    q63_t *pState;pState3546,122850
    q31_t *pCoeffs;pCoeffs3547,122968
    uint8_t postShift;3548,123080
  } arm_biquad_cas_df1_32x64_ins_q31;3550,123178
    uint8_t   numStages;3592,124536
    float32_t *pState;pState3593,124649
    float32_t *pCoeffs;pCoeffs3594,124769
  } arm_biquad_cascade_df2T_instance_f32;3595,124883
    uint16_t numStages;3637,126237
    q15_t *pState;pState3638,126320
    q15_t *pCoeffs;pCoeffs3639,126448
  } arm_fir_lattice_instance_q15;3640,126573
    uint16_t numStages;3648,126713
    q31_t *pState;pState3649,126796
    q31_t *pCoeffs;pCoeffs3650,126924
  } arm_fir_lattice_instance_q31;3651,127049
    uint16_t numStages;3659,127200
    float32_t *pState;pState3660,127275
    float32_t *pCoeffs;pCoeffs3661,127395
  } arm_fir_lattice_instance_f32;3662,127512
    uint16_t numStages;3760,130917
    q15_t *pState;pState3761,131006
    q15_t *pkCoeffs;pkCoeffs3762,131143
    q15_t *pvCoeffs;pvCoeffs3763,131278
  } arm_iir_lattice_instance_q15;3764,131411
    uint16_t numStages;3771,131549
    q31_t *pState;pState3772,131638
    q31_t *pkCoeffs;pkCoeffs3773,131775
    q31_t *pvCoeffs;pvCoeffs3774,131910
  } arm_iir_lattice_instance_q31;3775,132043
    uint16_t numStages;3782,132192
    float32_t *pState;pState3783,132281
    float32_t *pkCoeffs;pkCoeffs3784,132418
    float32_t *pvCoeffs;pvCoeffs3785,132553
  } arm_iir_lattice_instance_f32;3786,132686
    uint16_t numTaps;3900,136787
    float32_t *pState;pState3901,136859
    float32_t *pCoeffs;pCoeffs3902,136973
    float32_t mu;3903,137072
  } arm_lms_instance_f32;3904,137158
    uint16_t numTaps;3950,138615
    q15_t *pState;pState3951,138687
    q15_t *pCoeffs;pCoeffs3952,138801
    q15_t mu;3953,138900
    uint32_t postShift;3954,138986
  } arm_lms_instance_q15;3955,139055
    uint16_t numTaps;4005,140533
    q31_t *pState;pState4006,140605
    q31_t *pCoeffs;pCoeffs4007,140719
    q31_t mu;4008,140818
    uint32_t postShift;4009,140904
  } arm_lms_instance_q31;4011,140975
    uint16_t  numTaps;4059,142462
    float32_t *pState;pState4060,142535
    float32_t *pCoeffs;pCoeffs4061,142650
    float32_t mu;4062,142750
    float32_t energy;4063,142835
    float32_t x0;4064,142898
  } arm_lms_norm_instance_f32;4065,142961
    uint16_t numTaps;4111,144487
    q31_t *pState;pState4112,144560
    q31_t *pCoeffs;pCoeffs4113,144675
    q31_t mu;4114,144775
    uint8_t postShift;4115,144862
    q31_t *recipTable;recipTable4116,144932
    q31_t energy;4117,145013
    q31_t x0;4118,145077
  } arm_lms_norm_instance_q31;4119,145141
    uint16_t numTaps;4167,146696
    q15_t *pState;pState4168,146768
    q15_t *pCoeffs;pCoeffs4169,146883
    q15_t mu;4170,146983
    uint8_t postShift;4171,147069
    q15_t *recipTable;recipTable4172,147138
    q15_t energy;4173,147218
    q15_t x0;4174,147281
  } arm_lms_norm_instance_q15;4175,147344
    uint16_t numTaps;4325,152412
    uint16_t stateIndex;4326,152493
    float32_t *pState;pState4327,152606
    float32_t *pCoeffs;pCoeffs4328,152728
    uint16_t maxDelay;4329,152835
    int32_t *pTapDelay;pTapDelay4330,152927
  } arm_fir_sparse_instance_f32;4331,153040
    uint16_t numTaps;4339,153178
    uint16_t stateIndex;4340,153259
    q31_t *pState;pState4341,153372
    q31_t *pCoeffs;pCoeffs4342,153494
    uint16_t maxDelay;4343,153601
    int32_t *pTapDelay;pTapDelay4344,153693
  } arm_fir_sparse_instance_q31;4345,153806
    uint16_t numTaps;4353,153944
    uint16_t stateIndex;4354,154025
    q15_t *pState;pState4355,154138
    q15_t *pCoeffs;pCoeffs4356,154260
    uint16_t maxDelay;4357,154367
    int32_t *pTapDelay;pTapDelay4358,154459
  } arm_fir_sparse_instance_q15;4359,154572
    uint16_t numTaps;4367,154709
    uint16_t stateIndex;4368,154790
    q7_t *pState;pState4369,154903
    q7_t *pCoeffs;pCoeffs4370,155025
    uint16_t maxDelay;4371,155132
    int32_t *pTapDelay;pTapDelay4372,155224
  } arm_fir_sparse_instance_q7;4373,155337
  __STATIC_INLINE float32_t arm_pid_f32(4715,167807
  __STATIC_INLINE q31_t arm_pid_q31(4750,169118
  __STATIC_INLINE q15_t arm_pid_q15(4798,170662
  __STATIC_INLINE void arm_clarke_f32(4909,174239
  __STATIC_INLINE void arm_clarke_q31(4938,175410
  __STATIC_INLINE void arm_inv_clarke_f32(5013,177969
  __STATIC_INLINE void arm_inv_clarke_q31(5042,179132
  __STATIC_INLINE void arm_park_f32(5129,182462
  __STATIC_INLINE void arm_park_q31(5163,183785
  __STATIC_INLINE void arm_inv_park_f32(5248,187029
  __STATIC_INLINE void arm_inv_park_q31(5283,188378
  __STATIC_INLINE float32_t arm_linear_interp_f32(5381,191805
  __STATIC_INLINE q31_t arm_linear_interp_q31(5440,193485
  __STATIC_INLINE q15_t arm_linear_interp_q15(5500,195302
  __STATIC_INLINE q7_t arm_linear_interp_q7(5557,197015
  __STATIC_INLINE arm_status  arm_sqrt_f32(5699,200849
  __STATIC_INLINE void arm_circularWrite_f32(5758,202441
  __STATIC_INLINE void arm_circularRead_f32(5803,203462
  __STATIC_INLINE void arm_circularWrite_q15(5858,204683
  __STATIC_INLINE void arm_circularRead_q15(5903,205689
  __STATIC_INLINE void arm_circularWrite_q7(5960,206903
  __STATIC_INLINE void arm_circularRead_q7(6005,207898
  __STATIC_INLINE float32_t arm_bilinear_interp_f32(6746,230016
  __STATIC_INLINE q31_t arm_bilinear_interp_q31(6813,231871
  __STATIC_INLINE q15_t arm_bilinear_interp_q15(6889,234759
  __STATIC_INLINE q7_t arm_bilinear_interp_q7(6969,237724

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm0.h,6573
#define __CORE_CM0_H_GENERIC32,1198
#define __CM0_CMSIS_VERSION_MAIN 56,2079
#define __CM0_CMSIS_VERSION_SUB 57,2196
#define __CM0_CMSIS_VERSION 58,2313
#define __CORTEX_M 61,2505
  #define __ASM 65,2654
  #define __INLINE 66,2771
  #define __STATIC_INLINE 67,2888
  #define __ASM 70,2964
  #define __INLINE 71,3081
  #define __STATIC_INLINE 72,3235
  #define __ASM 75,3307
  #define __INLINE 76,3424
  #define __STATIC_INLINE 77,3541
  #define __ASM 80,3616
  #define __INLINE 81,3733
  #define __STATIC_INLINE 82,3850
#define __FPU_USED 88,4006
#define __CORE_CM0_H_DEPENDANT118,5034
    #define __CM0_REV 123,5170
    #define __NVIC_PRIO_BITS 128,5330
    #define __Vendor_SysTickConfig 133,5500
  #define   __I 147,5984
  #define   __I 149,6089
#define     __O 151,6195
#define     __IO 152,6293
    uint32_t _reserved0:_reserved0183,7203
    uint32_t _reserved0:_reserved0185,7308
    uint32_t GE:GE186,7406
    uint32_t _reserved1:_reserved1187,7504
    uint32_t Q:Q189,7610
    uint32_t V:V190,7708
    uint32_t C:C191,7806
    uint32_t Z:Z192,7904
    uint32_t N:N193,8002
  } b;194,8100
  uint32_t w;195,8198
} APSR_Type;196,8296
    uint32_t ISR:ISR205,8432
    uint32_t _reserved0:_reserved0206,8530
  } b;207,8628
  uint32_t w;208,8726
} IPSR_Type;209,8824
    uint32_t ISR:ISR218,8967
    uint32_t _reserved0:_reserved0220,9091
    uint32_t _reserved0:_reserved0222,9196
    uint32_t GE:GE223,9294
    uint32_t _reserved1:_reserved1224,9392
    uint32_t T:T226,9498
    uint32_t IT:IT227,9596
    uint32_t Q:Q228,9694
    uint32_t V:V229,9792
    uint32_t C:C230,9890
    uint32_t Z:Z231,9988
    uint32_t N:N232,10086
  } b;233,10184
  uint32_t w;234,10282
} xPSR_Type;235,10380
    uint32_t nPRIV:nPRIV244,10503
    uint32_t SPSEL:SPSEL245,10601
    uint32_t FPCA:FPCA246,10699
    uint32_t _reserved0:_reserved0247,10797
  } b;248,10895
  uint32_t w;249,10993
} CONTROL_Type;250,11091
  __IO uint32_t ISER[ISER265,11438
       uint32_t RESERVED0[RESERVED0266,11549
  __IO uint32_t ICER[ICER267,11581
       uint32_t RSERVED1[RSERVED1268,11693
  __IO uint32_t ISPR[ISPR269,11724
       uint32_t RESERVED2[RESERVED2270,11836
  __IO uint32_t ICPR[ICPR271,11868
       uint32_t RESERVED3[RESERVED3272,11980
       uint32_t RESERVED4[RESERVED4273,12012
  __IO uint32_t IP[IP274,12044
}  NVIC_Type;275,12156
  __I  uint32_t CPUID;290,12481
  __IO uint32_t ICSR;291,12606
       uint32_t RESERVED0;292,12731
  __IO uint32_t AIRCR;293,12759
  __IO uint32_t SCR;294,12884
  __IO uint32_t CCR;295,13009
       uint32_t RESERVED1;296,13134
  __IO uint32_t SHP[SHP297,13162
  __IO uint32_t SHCSR;298,13287
} SCB_Type;299,13412
#define SCB_CPUID_IMPLEMENTER_Pos 302,13465
#define SCB_CPUID_IMPLEMENTER_Msk 303,13596
#define SCB_CPUID_VARIANT_Pos 305,13725
#define SCB_CPUID_VARIANT_Msk 306,13852
#define SCB_CPUID_ARCHITECTURE_Pos 308,13977
#define SCB_CPUID_ARCHITECTURE_Msk 309,14109
#define SCB_CPUID_PARTNO_Pos 311,14239
#define SCB_CPUID_PARTNO_Msk 312,14365
#define SCB_CPUID_REVISION_Pos 314,14489
#define SCB_CPUID_REVISION_Msk 315,14617
#define SCB_ICSR_NMIPENDSET_Pos 318,14799
#define SCB_ICSR_NMIPENDSET_Msk 319,14928
#define SCB_ICSR_PENDSVSET_Pos 321,15055
#define SCB_ICSR_PENDSVSET_Msk 322,15183
#define SCB_ICSR_PENDSVCLR_Pos 324,15309
#define SCB_ICSR_PENDSVCLR_Msk 325,15437
#define SCB_ICSR_PENDSTSET_Pos 327,15563
#define SCB_ICSR_PENDSTSET_Msk 328,15691
#define SCB_ICSR_PENDSTCLR_Pos 330,15817
#define SCB_ICSR_PENDSTCLR_Msk 331,15945
#define SCB_ICSR_ISRPREEMPT_Pos 333,16071
#define SCB_ICSR_ISRPREEMPT_Msk 334,16200
#define SCB_ICSR_ISRPENDING_Pos 336,16327
#define SCB_ICSR_ISRPENDING_Msk 337,16456
#define SCB_ICSR_VECTPENDING_Pos 339,16583
#define SCB_ICSR_VECTPENDING_Msk 340,16713
#define SCB_ICSR_VECTACTIVE_Pos 342,16841
#define SCB_ICSR_VECTACTIVE_Msk 343,16970
#define SCB_AIRCR_VECTKEY_Pos 346,17169
#define SCB_AIRCR_VECTKEY_Msk 347,17296
#define SCB_AIRCR_VECTKEYSTAT_Pos 349,17421
#define SCB_AIRCR_VECTKEYSTAT_Msk 350,17552
#define SCB_AIRCR_ENDIANESS_Pos 352,17681
#define SCB_AIRCR_ENDIANESS_Msk 353,17810
#define SCB_AIRCR_SYSRESETREQ_Pos 355,17937
#define SCB_AIRCR_SYSRESETREQ_Msk 356,18068
#define SCB_AIRCR_VECTCLRACTIVE_Pos 358,18197
#define SCB_AIRCR_VECTCLRACTIVE_Msk 359,18330
#define SCB_SCR_SEVONPEND_Pos 362,18508
#define SCB_SCR_SEVONPEND_Msk 363,18635
#define SCB_SCR_SLEEPDEEP_Pos 365,18760
#define SCB_SCR_SLEEPDEEP_Msk 366,18887
#define SCB_SCR_SLEEPONEXIT_Pos 368,19012
#define SCB_SCR_SLEEPONEXIT_Msk 369,19141
#define SCB_CCR_STKALIGN_Pos 372,19322
#define SCB_CCR_STKALIGN_Msk 373,19448
#define SCB_CCR_UNALIGN_TRP_Pos 375,19572
#define SCB_CCR_UNALIGN_TRP_Msk 376,19701
#define SCB_SHCSR_SVCALLPENDED_Pos 379,19893
#define SCB_SHCSR_SVCALLPENDED_Msk 380,20025
  __IO uint32_t CTRL;395,20456
  __IO uint32_t LOAD;396,20563
  __IO uint32_t VAL;397,20670
  __I  uint32_t CALIB;398,20777
} SysTick_Type;399,20884
#define SysTick_CTRL_COUNTFLAG_Pos 402,20956
#define SysTick_CTRL_COUNTFLAG_Msk 403,21088
#define SysTick_CTRL_CLKSOURCE_Pos 405,21218
#define SysTick_CTRL_CLKSOURCE_Msk 406,21350
#define SysTick_CTRL_TICKINT_Pos 408,21480
#define SysTick_CTRL_TICKINT_Msk 409,21610
#define SysTick_CTRL_ENABLE_Pos 411,21738
#define SysTick_CTRL_ENABLE_Msk 412,21867
#define SysTick_LOAD_RELOAD_Pos 415,22037
#define SysTick_LOAD_RELOAD_Msk 416,22166
#define SysTick_VAL_CURRENT_Pos 419,22337
#define SysTick_VAL_CURRENT_Msk 420,22466
#define SysTick_CALIB_NOREF_Pos 423,22641
#define SysTick_CALIB_NOREF_Msk 424,22770
#define SysTick_CALIB_SKEW_Pos 426,22897
#define SysTick_CALIB_SKEW_Msk 427,23025
#define SysTick_CALIB_TENMS_Pos 429,23151
#define SysTick_CALIB_TENMS_Msk 430,23280
#define SCS_BASE 452,24054
#define SysTick_BASE 453,24167
#define NVIC_BASE 454,24280
#define SCB_BASE 455,24393
#define SCB 457,24508
#define SysTick 458,24622
#define NVIC 459,24736
#define _BIT_SHIFT(487,25746
#define _SHP_IDX(488,25828
#define _IP_IDX(489,25910
__STATIC_INLINE void NVIC_EnableIRQ(498,26213
__STATIC_INLINE void NVIC_DisableIRQ(510,26548
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(526,26998
__STATIC_INLINE void NVIC_SetPendingIRQ(538,27330
__STATIC_INLINE void NVIC_ClearPendingIRQ(550,27644
__STATIC_INLINE void NVIC_SetPriority(565,28053
__STATIC_INLINE uint32_t NVIC_GetPriority(587,28959
__STATIC_INLINE void NVIC_SystemReset(601,29468
__STATIC_INLINE uint32_t SysTick_Config(639,31050

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc000.h,8505
#define __CORE_SC000_H_GENERIC32,1198
#define __SC000_CMSIS_VERSION_MAIN 56,2079
#define __SC000_CMSIS_VERSION_SUB 57,2196
#define __SC000_CMSIS_VERSION 58,2313
#define __CORTEX_SC 61,2509
  #define __ASM 65,2658
  #define __INLINE 66,2775
  #define __STATIC_INLINE 67,2892
  #define __ASM 70,2968
  #define __INLINE 71,3085
  #define __STATIC_INLINE 72,3239
  #define __ASM 75,3311
  #define __INLINE 76,3428
  #define __STATIC_INLINE 77,3545
  #define __ASM 80,3620
  #define __INLINE 81,3737
  #define __STATIC_INLINE 82,3854
#define __FPU_USED 88,4010
#define __CORE_SC000_H_DEPENDANT118,5042
    #define __SC000_REV 123,5182
    #define __MPU_PRESENT 128,5341
    #define __NVIC_PRIO_BITS 133,5502
    #define __Vendor_SysTickConfig 138,5672
  #define   __I 152,6156
  #define   __I 154,6261
#define     __O 156,6367
#define     __IO 157,6465
    uint32_t _reserved0:_reserved0189,7394
    uint32_t _reserved0:_reserved0191,7499
    uint32_t GE:GE192,7597
    uint32_t _reserved1:_reserved1193,7695
    uint32_t Q:Q195,7801
    uint32_t V:V196,7899
    uint32_t C:C197,7997
    uint32_t Z:Z198,8095
    uint32_t N:N199,8193
  } b;200,8291
  uint32_t w;201,8389
} APSR_Type;202,8487
    uint32_t ISR:ISR211,8623
    uint32_t _reserved0:_reserved0212,8721
  } b;213,8819
  uint32_t w;214,8917
} IPSR_Type;215,9015
    uint32_t ISR:ISR224,9158
    uint32_t _reserved0:_reserved0226,9282
    uint32_t _reserved0:_reserved0228,9387
    uint32_t GE:GE229,9485
    uint32_t _reserved1:_reserved1230,9583
    uint32_t T:T232,9689
    uint32_t IT:IT233,9787
    uint32_t Q:Q234,9885
    uint32_t V:V235,9983
    uint32_t C:C236,10081
    uint32_t Z:Z237,10179
    uint32_t N:N238,10277
  } b;239,10375
  uint32_t w;240,10473
} xPSR_Type;241,10571
    uint32_t nPRIV:nPRIV250,10694
    uint32_t SPSEL:SPSEL251,10792
    uint32_t FPCA:FPCA252,10890
    uint32_t _reserved0:_reserved0253,10988
  } b;254,11086
  uint32_t w;255,11184
} CONTROL_Type;256,11282
  __IO uint32_t ISER[ISER271,11629
       uint32_t RESERVED0[RESERVED0272,11740
  __IO uint32_t ICER[ICER273,11772
       uint32_t RSERVED1[RSERVED1274,11884
  __IO uint32_t ISPR[ISPR275,11915
       uint32_t RESERVED2[RESERVED2276,12027
  __IO uint32_t ICPR[ICPR277,12059
       uint32_t RESERVED3[RESERVED3278,12171
       uint32_t RESERVED4[RESERVED4279,12203
  __IO uint32_t IP[IP280,12235
}  NVIC_Type;281,12347
  __I  uint32_t CPUID;296,12672
  __IO uint32_t ICSR;297,12797
  __IO uint32_t VTOR;298,12922
  __IO uint32_t AIRCR;299,13047
  __IO uint32_t SCR;300,13172
  __IO uint32_t CCR;301,13297
       uint32_t RESERVED0[RESERVED0302,13422
  __IO uint32_t SHP[SHP303,13453
  __IO uint32_t SHCSR;304,13578
       uint32_t RESERVED1[RESERVED1305,13703
  __IO uint32_t SFCR;306,13736
} SCB_Type;307,13861
#define SCB_CPUID_IMPLEMENTER_Pos 310,13914
#define SCB_CPUID_IMPLEMENTER_Msk 311,14045
#define SCB_CPUID_VARIANT_Pos 313,14174
#define SCB_CPUID_VARIANT_Msk 314,14301
#define SCB_CPUID_ARCHITECTURE_Pos 316,14426
#define SCB_CPUID_ARCHITECTURE_Msk 317,14558
#define SCB_CPUID_PARTNO_Pos 319,14688
#define SCB_CPUID_PARTNO_Msk 320,14814
#define SCB_CPUID_REVISION_Pos 322,14938
#define SCB_CPUID_REVISION_Msk 323,15066
#define SCB_ICSR_NMIPENDSET_Pos 326,15248
#define SCB_ICSR_NMIPENDSET_Msk 327,15377
#define SCB_ICSR_PENDSVSET_Pos 329,15504
#define SCB_ICSR_PENDSVSET_Msk 330,15632
#define SCB_ICSR_PENDSVCLR_Pos 332,15758
#define SCB_ICSR_PENDSVCLR_Msk 333,15886
#define SCB_ICSR_PENDSTSET_Pos 335,16012
#define SCB_ICSR_PENDSTSET_Msk 336,16140
#define SCB_ICSR_PENDSTCLR_Pos 338,16266
#define SCB_ICSR_PENDSTCLR_Msk 339,16394
#define SCB_ICSR_ISRPREEMPT_Pos 341,16520
#define SCB_ICSR_ISRPREEMPT_Msk 342,16649
#define SCB_ICSR_ISRPENDING_Pos 344,16776
#define SCB_ICSR_ISRPENDING_Msk 345,16905
#define SCB_ICSR_VECTPENDING_Pos 347,17032
#define SCB_ICSR_VECTPENDING_Msk 348,17162
#define SCB_ICSR_VECTACTIVE_Pos 350,17290
#define SCB_ICSR_VECTACTIVE_Msk 351,17419
#define SCB_VTOR_TBLOFF_Pos 354,17602
#define SCB_VTOR_TBLOFF_Msk 355,17727
#define SCB_AIRCR_VECTKEY_Pos 358,17922
#define SCB_AIRCR_VECTKEY_Msk 359,18049
#define SCB_AIRCR_VECTKEYSTAT_Pos 361,18174
#define SCB_AIRCR_VECTKEYSTAT_Msk 362,18305
#define SCB_AIRCR_ENDIANESS_Pos 364,18434
#define SCB_AIRCR_ENDIANESS_Msk 365,18563
#define SCB_AIRCR_SYSRESETREQ_Pos 367,18690
#define SCB_AIRCR_SYSRESETREQ_Msk 368,18821
#define SCB_AIRCR_VECTCLRACTIVE_Pos 370,18950
#define SCB_AIRCR_VECTCLRACTIVE_Msk 371,19083
#define SCB_SCR_SEVONPEND_Pos 374,19261
#define SCB_SCR_SEVONPEND_Msk 375,19388
#define SCB_SCR_SLEEPDEEP_Pos 377,19513
#define SCB_SCR_SLEEPDEEP_Msk 378,19640
#define SCB_SCR_SLEEPONEXIT_Pos 380,19765
#define SCB_SCR_SLEEPONEXIT_Msk 381,19894
#define SCB_CCR_STKALIGN_Pos 384,20075
#define SCB_CCR_STKALIGN_Msk 385,20201
#define SCB_CCR_UNALIGN_TRP_Pos 387,20325
#define SCB_CCR_UNALIGN_TRP_Msk 388,20454
#define SCB_SHCSR_SVCALLPENDED_Pos 391,20646
#define SCB_SHCSR_SVCALLPENDED_Msk 392,20778
#define SCB_SFCR_UNIBRTIMING_Pos 395,20958
#define SCB_SFCR_UNIBRTIMING_Msk 396,21088
#define SCB_SFCR_SECKEY_Pos 398,21216
#define SCB_SFCR_SECKEY_Msk 399,21341
       uint32_t RESERVED0[RESERVED0414,21813
  __IO uint32_t ACTLR;415,21844
} SCnSCB_Type;416,21947
#define SCnSCB_ACTLR_DISMCYCINT_Pos 419,22011
#define SCnSCB_ACTLR_DISMCYCINT_Msk 420,22134
  __IO uint32_t CTRL;435,22561
  __IO uint32_t LOAD;436,22668
  __IO uint32_t VAL;437,22775
  __I  uint32_t CALIB;438,22882
} SysTick_Type;439,22989
#define SysTick_CTRL_COUNTFLAG_Pos 442,23061
#define SysTick_CTRL_COUNTFLAG_Msk 443,23193
#define SysTick_CTRL_CLKSOURCE_Pos 445,23323
#define SysTick_CTRL_CLKSOURCE_Msk 446,23455
#define SysTick_CTRL_TICKINT_Pos 448,23585
#define SysTick_CTRL_TICKINT_Msk 449,23715
#define SysTick_CTRL_ENABLE_Pos 451,23843
#define SysTick_CTRL_ENABLE_Msk 452,23972
#define SysTick_LOAD_RELOAD_Pos 455,24142
#define SysTick_LOAD_RELOAD_Msk 456,24271
#define SysTick_VAL_CURRENT_Pos 459,24442
#define SysTick_VAL_CURRENT_Msk 460,24571
#define SysTick_CALIB_NOREF_Pos 463,24746
#define SysTick_CALIB_NOREF_Msk 464,24875
#define SysTick_CALIB_SKEW_Pos 466,25002
#define SysTick_CALIB_SKEW_Msk 467,25130
#define SysTick_CALIB_TENMS_Pos 469,25256
#define SysTick_CALIB_TENMS_Msk 470,25385
  __I  uint32_t TYPE;485,25849
  __IO uint32_t CTRL;486,25967
  __IO uint32_t RNR;487,26085
  __IO uint32_t RBAR;488,26203
  __IO uint32_t RASR;489,26321
} MPU_Type;490,26439
#define MPU_TYPE_IREGION_Pos 493,26479
#define MPU_TYPE_IREGION_Msk 494,26605
#define MPU_TYPE_DREGION_Pos 496,26729
#define MPU_TYPE_DREGION_Msk 497,26855
#define MPU_TYPE_SEPARATE_Pos 499,26979
#define MPU_TYPE_SEPARATE_Msk 500,27106
#define MPU_CTRL_PRIVDEFENA_Pos 503,27259
#define MPU_CTRL_PRIVDEFENA_Msk 504,27388
#define MPU_CTRL_HFNMIENA_Pos 506,27515
#define MPU_CTRL_HFNMIENA_Msk 507,27642
#define MPU_CTRL_ENABLE_Pos 509,27767
#define MPU_CTRL_ENABLE_Msk 510,27892
#define MPU_RNR_REGION_Pos 513,28049
#define MPU_RNR_REGION_Msk 514,28173
#define MPU_RBAR_ADDR_Pos 517,28335
#define MPU_RBAR_ADDR_Msk 518,28458
#define MPU_RBAR_VALID_Pos 520,28579
#define MPU_RBAR_VALID_Msk 521,28703
#define MPU_RBAR_REGION_Pos 523,28825
#define MPU_RBAR_REGION_Msk 524,28950
#define MPU_RASR_ATTRS_Pos 527,29119
#define MPU_RASR_ATTRS_Msk 528,29264
#define MPU_RASR_SRD_Pos 530,29407
#define MPU_RASR_SRD_Msk 531,29544
#define MPU_RASR_SIZE_Pos 533,29679
#define MPU_RASR_SIZE_Msk 534,29815
#define MPU_RASR_ENABLE_Pos 536,29949
#define MPU_RASR_ENABLE_Msk 537,30085
#define SCS_BASE 560,30870
#define SysTick_BASE 561,30983
#define NVIC_BASE 562,31096
#define SCB_BASE 563,31209
#define SCnSCB 565,31324
#define SCB 566,31438
#define SysTick 567,31552
#define NVIC 568,31666
  #define MPU_BASE 571,31808
  #define MPU 572,31922
#define _BIT_SHIFT(600,32938
#define _SHP_IDX(601,33020
#define _IP_IDX(602,33102
__STATIC_INLINE void NVIC_EnableIRQ(611,33405
__STATIC_INLINE void NVIC_DisableIRQ(623,33740
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(639,34190
__STATIC_INLINE void NVIC_SetPendingIRQ(651,34522
__STATIC_INLINE void NVIC_ClearPendingIRQ(663,34836
__STATIC_INLINE void NVIC_SetPriority(678,35245
__STATIC_INLINE uint32_t NVIC_GetPriority(700,36151
__STATIC_INLINE void NVIC_SystemReset(714,36656
__STATIC_INLINE uint32_t SysTick_Config(752,38238

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc300.h,23961
#define __CORE_SC300_H_GENERIC32,1199
#define __SC300_CMSIS_VERSION_MAIN 56,2081
#define __SC300_CMSIS_VERSION_SUB 57,2198
#define __SC300_CMSIS_VERSION 58,2315
#define __CORTEX_SC 61,2511
  #define __ASM 65,2660
  #define __INLINE 66,2777
  #define __STATIC_INLINE 67,2894
  #define __ASM 70,2970
  #define __INLINE 71,3087
  #define __STATIC_INLINE 72,3241
  #define __ASM 75,3313
  #define __INLINE 76,3430
  #define __STATIC_INLINE 77,3547
  #define __ASM 80,3622
  #define __INLINE 81,3739
  #define __STATIC_INLINE 82,3856
#define __FPU_USED 88,4012
#define __CORE_SC300_H_DEPENDANT118,5044
    #define __SC300_REV 123,5184
    #define __MPU_PRESENT 128,5345
    #define __NVIC_PRIO_BITS 133,5506
    #define __Vendor_SysTickConfig 138,5676
  #define   __I 152,6160
  #define   __I 154,6265
#define     __O 156,6371
#define     __IO 157,6469
    uint32_t _reserved0:_reserved0190,7423
    uint32_t _reserved0:_reserved0192,7528
    uint32_t GE:GE193,7626
    uint32_t _reserved1:_reserved1194,7724
    uint32_t Q:Q196,7830
    uint32_t V:V197,7928
    uint32_t C:C198,8026
    uint32_t Z:Z199,8124
    uint32_t N:N200,8222
  } b;201,8320
  uint32_t w;202,8418
} APSR_Type;203,8516
    uint32_t ISR:ISR212,8652
    uint32_t _reserved0:_reserved0213,8750
  } b;214,8848
  uint32_t w;215,8946
} IPSR_Type;216,9044
    uint32_t ISR:ISR225,9187
    uint32_t _reserved0:_reserved0227,9311
    uint32_t _reserved0:_reserved0229,9416
    uint32_t GE:GE230,9514
    uint32_t _reserved1:_reserved1231,9612
    uint32_t T:T233,9718
    uint32_t IT:IT234,9816
    uint32_t Q:Q235,9914
    uint32_t V:V236,10012
    uint32_t C:C237,10110
    uint32_t Z:Z238,10208
    uint32_t N:N239,10306
  } b;240,10404
  uint32_t w;241,10502
} xPSR_Type;242,10600
    uint32_t nPRIV:nPRIV251,10723
    uint32_t SPSEL:SPSEL252,10821
    uint32_t FPCA:FPCA253,10919
    uint32_t _reserved0:_reserved0254,11017
  } b;255,11115
  uint32_t w;256,11213
} CONTROL_Type;257,11311
  __IO uint32_t ISER[ISER272,11658
       uint32_t RESERVED0[RESERVED0273,11769
  __IO uint32_t ICER[ICER274,11801
       uint32_t RSERVED1[RSERVED1275,11912
  __IO uint32_t ISPR[ISPR276,11943
       uint32_t RESERVED2[RESERVED2277,12054
  __IO uint32_t ICPR[ICPR278,12086
       uint32_t RESERVED3[RESERVED3279,12197
  __IO uint32_t IABR[IABR280,12229
       uint32_t RESERVED4[RESERVED4281,12340
  __IO uint8_t  IP[IP282,12372
       uint32_t RESERVED5[RESERVED5283,12483
  __O  uint32_t STIR;284,12516
}  NVIC_Type;285,12627
#define NVIC_STIR_INTID_Pos 288,12701
#define NVIC_STIR_INTID_Msk 289,12824
  __I  uint32_t CPUID;304,13253
  __IO uint32_t ICSR;305,13378
  __IO uint32_t VTOR;306,13503
  __IO uint32_t AIRCR;307,13628
  __IO uint32_t SCR;308,13753
  __IO uint32_t CCR;309,13878
  __IO uint8_t  SHP[SHP310,14003
  __IO uint32_t SHCSR;311,14128
  __IO uint32_t CFSR;312,14253
  __IO uint32_t HFSR;313,14378
  __IO uint32_t DFSR;314,14503
  __IO uint32_t MMFAR;315,14628
  __IO uint32_t BFAR;316,14753
  __IO uint32_t AFSR;317,14878
  __I  uint32_t PFR[PFR318,15003
  __I  uint32_t DFR;319,15128
  __I  uint32_t ADR;320,15253
  __I  uint32_t MMFR[MMFR321,15378
  __I  uint32_t ISAR[ISAR322,15503
       uint32_t RESERVED0[RESERVED0323,15628
  __IO uint32_t CPACR;324,15659
} SCB_Type;325,15784
#define SCB_CPUID_IMPLEMENTER_Pos 328,15837
#define SCB_CPUID_IMPLEMENTER_Msk 329,15968
#define SCB_CPUID_VARIANT_Pos 331,16097
#define SCB_CPUID_VARIANT_Msk 332,16224
#define SCB_CPUID_ARCHITECTURE_Pos 334,16349
#define SCB_CPUID_ARCHITECTURE_Msk 335,16481
#define SCB_CPUID_PARTNO_Pos 337,16611
#define SCB_CPUID_PARTNO_Msk 338,16737
#define SCB_CPUID_REVISION_Pos 340,16861
#define SCB_CPUID_REVISION_Msk 341,16989
#define SCB_ICSR_NMIPENDSET_Pos 344,17171
#define SCB_ICSR_NMIPENDSET_Msk 345,17300
#define SCB_ICSR_PENDSVSET_Pos 347,17427
#define SCB_ICSR_PENDSVSET_Msk 348,17555
#define SCB_ICSR_PENDSVCLR_Pos 350,17681
#define SCB_ICSR_PENDSVCLR_Msk 351,17809
#define SCB_ICSR_PENDSTSET_Pos 353,17935
#define SCB_ICSR_PENDSTSET_Msk 354,18063
#define SCB_ICSR_PENDSTCLR_Pos 356,18189
#define SCB_ICSR_PENDSTCLR_Msk 357,18317
#define SCB_ICSR_ISRPREEMPT_Pos 359,18443
#define SCB_ICSR_ISRPREEMPT_Msk 360,18572
#define SCB_ICSR_ISRPENDING_Pos 362,18699
#define SCB_ICSR_ISRPENDING_Msk 363,18828
#define SCB_ICSR_VECTPENDING_Pos 365,18955
#define SCB_ICSR_VECTPENDING_Msk 366,19085
#define SCB_ICSR_RETTOBASE_Pos 368,19213
#define SCB_ICSR_RETTOBASE_Msk 369,19341
#define SCB_ICSR_VECTACTIVE_Pos 371,19467
#define SCB_ICSR_VECTACTIVE_Msk 372,19596
#define SCB_VTOR_TBLBASE_Pos 375,19775
#define SCB_VTOR_TBLBASE_Msk 376,19901
#define SCB_VTOR_TBLOFF_Pos 378,20025
#define SCB_VTOR_TBLOFF_Msk 379,20150
#define SCB_AIRCR_VECTKEY_Pos 382,20345
#define SCB_AIRCR_VECTKEY_Msk 383,20472
#define SCB_AIRCR_VECTKEYSTAT_Pos 385,20597
#define SCB_AIRCR_VECTKEYSTAT_Msk 386,20728
#define SCB_AIRCR_ENDIANESS_Pos 388,20857
#define SCB_AIRCR_ENDIANESS_Msk 389,20986
#define SCB_AIRCR_PRIGROUP_Pos 391,21113
#define SCB_AIRCR_PRIGROUP_Msk 392,21241
#define SCB_AIRCR_SYSRESETREQ_Pos 394,21367
#define SCB_AIRCR_SYSRESETREQ_Msk 395,21498
#define SCB_AIRCR_VECTCLRACTIVE_Pos 397,21627
#define SCB_AIRCR_VECTCLRACTIVE_Msk 398,21760
#define SCB_AIRCR_VECTRESET_Pos 400,21891
#define SCB_AIRCR_VECTRESET_Msk 401,22020
#define SCB_SCR_SEVONPEND_Pos 404,22194
#define SCB_SCR_SEVONPEND_Msk 405,22321
#define SCB_SCR_SLEEPDEEP_Pos 407,22446
#define SCB_SCR_SLEEPDEEP_Msk 408,22573
#define SCB_SCR_SLEEPONEXIT_Pos 410,22698
#define SCB_SCR_SLEEPONEXIT_Msk 411,22827
#define SCB_CCR_STKALIGN_Pos 414,23008
#define SCB_CCR_STKALIGN_Msk 415,23134
#define SCB_CCR_BFHFNMIGN_Pos 417,23258
#define SCB_CCR_BFHFNMIGN_Msk 418,23385
#define SCB_CCR_DIV_0_TRP_Pos 420,23510
#define SCB_CCR_DIV_0_TRP_Msk 421,23637
#define SCB_CCR_UNALIGN_TRP_Pos 423,23762
#define SCB_CCR_UNALIGN_TRP_Msk 424,23891
#define SCB_CCR_USERSETMPEND_Pos 426,24018
#define SCB_CCR_USERSETMPEND_Msk 427,24148
#define SCB_CCR_NONBASETHRDENA_Pos 429,24276
#define SCB_CCR_NONBASETHRDENA_Msk 430,24408
#define SCB_SHCSR_USGFAULTENA_Pos 433,24603
#define SCB_SHCSR_USGFAULTENA_Msk 434,24734
#define SCB_SHCSR_BUSFAULTENA_Pos 436,24863
#define SCB_SHCSR_BUSFAULTENA_Msk 437,24994
#define SCB_SHCSR_MEMFAULTENA_Pos 439,25123
#define SCB_SHCSR_MEMFAULTENA_Msk 440,25254
#define SCB_SHCSR_SVCALLPENDED_Pos 442,25383
#define SCB_SHCSR_SVCALLPENDED_Msk 443,25515
#define SCB_SHCSR_BUSFAULTPENDED_Pos 445,25645
#define SCB_SHCSR_BUSFAULTPENDED_Msk 446,25779
#define SCB_SHCSR_MEMFAULTPENDED_Pos 448,25911
#define SCB_SHCSR_MEMFAULTPENDED_Msk 449,26045
#define SCB_SHCSR_USGFAULTPENDED_Pos 451,26177
#define SCB_SHCSR_USGFAULTPENDED_Msk 452,26311
#define SCB_SHCSR_SYSTICKACT_Pos 454,26443
#define SCB_SHCSR_SYSTICKACT_Msk 455,26573
#define SCB_SHCSR_PENDSVACT_Pos 457,26701
#define SCB_SHCSR_PENDSVACT_Msk 458,26830
#define SCB_SHCSR_MONITORACT_Pos 460,26957
#define SCB_SHCSR_MONITORACT_Msk 461,27087
#define SCB_SHCSR_SVCALLACT_Pos 463,27215
#define SCB_SHCSR_SVCALLACT_Msk 464,27344
#define SCB_SHCSR_USGFAULTACT_Pos 466,27471
#define SCB_SHCSR_USGFAULTACT_Msk 467,27602
#define SCB_SHCSR_BUSFAULTACT_Pos 469,27731
#define SCB_SHCSR_BUSFAULTACT_Msk 470,27862
#define SCB_SHCSR_MEMFAULTACT_Pos 472,27991
#define SCB_SHCSR_MEMFAULTACT_Msk 473,28122
#define SCB_CFSR_USGFAULTSR_Pos 476,28310
#define SCB_CFSR_USGFAULTSR_Msk 477,28456
#define SCB_CFSR_BUSFAULTSR_Pos 479,28600
#define SCB_CFSR_BUSFAULTSR_Msk 480,28744
#define SCB_CFSR_MEMFAULTSR_Pos 482,28886
#define SCB_CFSR_MEMFAULTSR_Msk 483,29040
#define SCB_HFSR_DEBUGEVT_Pos 486,29243
#define SCB_HFSR_DEBUGEVT_Msk 487,29370
#define SCB_HFSR_FORCED_Pos 489,29495
#define SCB_HFSR_FORCED_Msk 490,29620
#define SCB_HFSR_VECTTBL_Pos 492,29743
#define SCB_HFSR_VECTTBL_Msk 493,29869
#define SCB_DFSR_EXTERNAL_Pos 496,30044
#define SCB_DFSR_EXTERNAL_Msk 497,30171
#define SCB_DFSR_VCATCH_Pos 499,30296
#define SCB_DFSR_VCATCH_Msk 500,30421
#define SCB_DFSR_DWTTRAP_Pos 502,30544
#define SCB_DFSR_DWTTRAP_Msk 503,30670
#define SCB_DFSR_BKPT_Pos 505,30794
#define SCB_DFSR_BKPT_Msk 506,30917
#define SCB_DFSR_HALTED_Pos 508,31038
#define SCB_DFSR_HALTED_Msk 509,31163
       uint32_t RESERVED0[RESERVED0524,31635
  __I  uint32_t ICTR;525,31666
       uint32_t RESERVED1[RESERVED1526,31777
} SCnSCB_Type;527,31808
#define SCnSCB_ICTR_INTLINESNUM_Pos 530,31880
#define SCnSCB_ICTR_INTLINESNUM_Msk 531,32003
  __IO uint32_t CTRL;546,32430
  __IO uint32_t LOAD;547,32537
  __IO uint32_t VAL;548,32644
  __I  uint32_t CALIB;549,32751
} SysTick_Type;550,32858
#define SysTick_CTRL_COUNTFLAG_Pos 553,32930
#define SysTick_CTRL_COUNTFLAG_Msk 554,33062
#define SysTick_CTRL_CLKSOURCE_Pos 556,33192
#define SysTick_CTRL_CLKSOURCE_Msk 557,33324
#define SysTick_CTRL_TICKINT_Pos 559,33454
#define SysTick_CTRL_TICKINT_Msk 560,33584
#define SysTick_CTRL_ENABLE_Pos 562,33712
#define SysTick_CTRL_ENABLE_Msk 563,33841
#define SysTick_LOAD_RELOAD_Pos 566,34011
#define SysTick_LOAD_RELOAD_Msk 567,34140
#define SysTick_VAL_CURRENT_Pos 570,34311
#define SysTick_VAL_CURRENT_Msk 571,34440
#define SysTick_CALIB_NOREF_Pos 574,34615
#define SysTick_CALIB_NOREF_Msk 575,34744
#define SysTick_CALIB_SKEW_Pos 577,34871
#define SysTick_CALIB_SKEW_Msk 578,34999
#define SysTick_CALIB_TENMS_Pos 580,35125
#define SysTick_CALIB_TENMS_Msk 581,35254
    __O  uint8_t    u8;598,35749
    __O  uint16_t   u16;599,35862
    __O  uint32_t   u32;600,35975
  }  PORT 601,36088
       uint32_t RESERVED0[RESERVED0602,36201
  __IO uint32_t TER;603,36234
       uint32_t RESERVED1[RESERVED1604,36347
  __IO uint32_t TPR;605,36379
       uint32_t RESERVED2[RESERVED2606,36492
  __IO uint32_t TCR;607,36524
} ITM_Type;608,36637
#define ITM_TPR_PRIVMASK_Pos 611,36700
#define ITM_TPR_PRIVMASK_Msk 612,36823
#define ITM_TCR_BUSY_Pos 615,36990
#define ITM_TCR_BUSY_Msk 616,37109
#define ITM_TCR_TraceBusID_Pos 618,37226
#define ITM_TCR_TraceBusID_Msk 619,37346
#define ITM_TCR_GTSFREQ_Pos 621,37464
#define ITM_TCR_GTSFREQ_Msk 622,37605
#define ITM_TCR_TSPrescale_Pos 624,37744
#define ITM_TCR_TSPrescale_Msk 625,37869
#define ITM_TCR_SWOENA_Pos 627,37992
#define ITM_TCR_SWOENA_Msk 628,38113
#define ITM_TCR_TXENA_Pos 630,38232
#define ITM_TCR_TXENA_Msk 631,38352
#define ITM_TCR_SYNCENA_Pos 633,38470
#define ITM_TCR_SYNCENA_Msk 634,38592
#define ITM_TCR_TSENA_Pos 636,38712
#define ITM_TCR_TSENA_Msk 637,38832
#define ITM_TCR_ITMENA_Pos 639,38950
#define ITM_TCR_ITMENA_Msk 640,39079
  __IO uint32_t CTRL;655,39538
  __IO uint32_t CYCCNT;656,39651
  __IO uint32_t CPICNT;657,39764
  __IO uint32_t EXCCNT;658,39877
  __IO uint32_t SLEEPCNT;659,39990
  __IO uint32_t LSUCNT;660,40103
  __IO uint32_t FOLDCNT;661,40216
  __I  uint32_t PCSR;662,40329
  __IO uint32_t COMP0;663,40442
  __IO uint32_t MASK0;664,40555
  __IO uint32_t FUNCTION0;665,40668
       uint32_t RESERVED0[RESERVED0666,40781
  __IO uint32_t COMP1;667,40812
  __IO uint32_t MASK1;668,40925
  __IO uint32_t FUNCTION1;669,41038
       uint32_t RESERVED1[RESERVED1670,41151
  __IO uint32_t COMP2;671,41182
  __IO uint32_t MASK2;672,41295
  __IO uint32_t FUNCTION2;673,41408
       uint32_t RESERVED2[RESERVED2674,41521
  __IO uint32_t COMP3;675,41552
  __IO uint32_t MASK3;676,41665
  __IO uint32_t FUNCTION3;677,41778
} DWT_Type;678,41891
#define DWT_CTRL_NUMCOMP_Pos 681,41946
#define DWT_CTRL_NUMCOMP_Msk 682,42069
#define DWT_CTRL_NOTRCPKT_Pos 684,42190
#define DWT_CTRL_NOTRCPKT_Msk 685,42314
#define DWT_CTRL_NOEXTTRIG_Pos 687,42436
#define DWT_CTRL_NOEXTTRIG_Msk 688,42561
#define DWT_CTRL_NOCYCCNT_Pos 690,42684
#define DWT_CTRL_NOCYCCNT_Msk 691,42808
#define DWT_CTRL_NOPRFCNT_Pos 693,42930
#define DWT_CTRL_NOPRFCNT_Msk 694,43054
#define DWT_CTRL_CYCEVTENA_Pos 696,43176
#define DWT_CTRL_CYCEVTENA_Msk 697,43301
#define DWT_CTRL_FOLDEVTENA_Pos 699,43424
#define DWT_CTRL_FOLDEVTENA_Msk 700,43550
#define DWT_CTRL_LSUEVTENA_Pos 702,43674
#define DWT_CTRL_LSUEVTENA_Msk 703,43799
#define DWT_CTRL_SLEEPEVTENA_Pos 705,43922
#define DWT_CTRL_SLEEPEVTENA_Msk 706,44049
#define DWT_CTRL_EXCEVTENA_Pos 708,44174
#define DWT_CTRL_EXCEVTENA_Msk 709,44299
#define DWT_CTRL_CPIEVTENA_Pos 711,44422
#define DWT_CTRL_CPIEVTENA_Msk 712,44547
#define DWT_CTRL_EXCTRCENA_Pos 714,44670
#define DWT_CTRL_EXCTRCENA_Msk 715,44795
#define DWT_CTRL_PCSAMPLENA_Pos 717,44918
#define DWT_CTRL_PCSAMPLENA_Msk 718,45044
#define DWT_CTRL_SYNCTAP_Pos 720,45168
#define DWT_CTRL_SYNCTAP_Msk 721,45291
#define DWT_CTRL_CYCTAP_Pos 723,45412
#define DWT_CTRL_CYCTAP_Msk 724,45534
#define DWT_CTRL_POSTINIT_Pos 726,45654
#define DWT_CTRL_POSTINIT_Msk 727,45778
#define DWT_CTRL_POSTPRESET_Pos 729,45900
#define DWT_CTRL_POSTPRESET_Msk 730,46026
#define DWT_CTRL_CYCCNTENA_Pos 732,46150
#define DWT_CTRL_CYCCNTENA_Msk 733,46275
#define DWT_CPICNT_CPICNT_Pos 736,46440
#define DWT_CPICNT_CPICNT_Msk 737,46564
#define DWT_EXCCNT_EXCCNT_Pos 740,46743
#define DWT_EXCCNT_EXCCNT_Msk 741,46867
#define DWT_SLEEPCNT_SLEEPCNT_Pos 744,47033
#define DWT_SLEEPCNT_SLEEPCNT_Msk 745,47161
#define DWT_LSUCNT_LSUCNT_Pos 748,47329
#define DWT_LSUCNT_LSUCNT_Msk 749,47453
#define DWT_FOLDCNT_FOLDCNT_Pos 752,47632
#define DWT_FOLDCNT_FOLDCNT_Msk 753,47758
#define DWT_MASK_MASK_Pos 756,47930
#define DWT_MASK_MASK_Msk 757,48050
#define DWT_FUNCTION_MATCHED_Pos 760,48220
#define DWT_FUNCTION_MATCHED_Msk 761,48347
#define DWT_FUNCTION_DATAVADDR1_Pos 763,48472
#define DWT_FUNCTION_DATAVADDR1_Msk 764,48602
#define DWT_FUNCTION_DATAVADDR0_Pos 766,48730
#define DWT_FUNCTION_DATAVADDR0_Msk 767,48860
#define DWT_FUNCTION_DATAVSIZE_Pos 769,48988
#define DWT_FUNCTION_DATAVSIZE_Msk 770,49117
#define DWT_FUNCTION_LNK1ENA_Pos 772,49244
#define DWT_FUNCTION_LNK1ENA_Msk 773,49371
#define DWT_FUNCTION_DATAVMATCH_Pos 775,49496
#define DWT_FUNCTION_DATAVMATCH_Msk 776,49626
#define DWT_FUNCTION_CYCMATCH_Pos 778,49754
#define DWT_FUNCTION_CYCMATCH_Msk 779,49882
#define DWT_FUNCTION_EMITRANGE_Pos 781,50008
#define DWT_FUNCTION_EMITRANGE_Msk 782,50137
#define DWT_FUNCTION_FUNCTION_Pos 784,50264
#define DWT_FUNCTION_FUNCTION_Msk 785,50392
  __IO uint32_t SSPSR;800,50835
  __IO uint32_t CSPSR;801,50948
       uint32_t RESERVED0[RESERVED0802,51055
  __IO uint32_t ACPR;803,51086
       uint32_t RESERVED1[RESERVED1804,51195
  __IO uint32_t SPPR;805,51227
       uint32_t RESERVED2[RESERVED2806,51329
  __I  uint32_t FFSR;807,51362
  __IO uint32_t FFCR;808,51469
  __I  uint32_t FSCR;809,51577
       uint32_t RESERVED3[RESERVED3810,51691
  __I  uint32_t TRIGGER;811,51724
  __I  uint32_t FIFO0;812,51803
  __I  uint32_t ITATBCTR2;813,51895
       uint32_t RESERVED4[RESERVED4814,51976
  __I  uint32_t ITATBCTR0;815,52007
  __I  uint32_t FIFO1;816,52088
  __IO uint32_t ITCTRL;817,52180
       uint32_t RESERVED5[RESERVED5818,52276
  __IO uint32_t CLAIMSET;819,52308
  __IO uint32_t CLAIMCLR;820,52393
       uint32_t RESERVED7[RESERVED7821,52480
  __I  uint32_t DEVID;822,52511
  __I  uint32_t DEVTYPE;823,52593
} TPI_Type;824,52677
#define TPI_ACPR_PRESCALER_Pos 827,52753
#define TPI_ACPR_PRESCALER_Msk 828,52878
#define TPI_SPPR_TXMODE_Pos 831,53055
#define TPI_SPPR_TXMODE_Msk 832,53177
#define TPI_FFSR_FtNonStop_Pos 835,53356
#define TPI_FFSR_FtNonStop_Msk 836,53481
#define TPI_FFSR_TCPresent_Pos 838,53604
#define TPI_FFSR_TCPresent_Msk 839,53729
#define TPI_FFSR_FtStopped_Pos 841,53852
#define TPI_FFSR_FtStopped_Msk 842,53977
#define TPI_FFSR_FlInProg_Pos 844,54100
#define TPI_FFSR_FlInProg_Msk 845,54224
#define TPI_FFCR_TrigIn_Pos 848,54406
#define TPI_FFCR_TrigIn_Msk 849,54528
#define TPI_FFCR_EnFCont_Pos 851,54648
#define TPI_FFCR_EnFCont_Msk 852,54771
#define TPI_TRIGGER_TRIGGER_Pos 855,54932
#define TPI_TRIGGER_TRIGGER_Msk 856,55058
#define TPI_FIFO0_ITM_ATVALID_Pos 859,55243
#define TPI_FIFO0_ITM_ATVALID_Msk 860,55371
#define TPI_FIFO0_ITM_bytecount_Pos 862,55497
#define TPI_FIFO0_ITM_bytecount_Msk 863,55627
#define TPI_FIFO0_ETM_ATVALID_Pos 865,55755
#define TPI_FIFO0_ETM_ATVALID_Msk 866,55883
#define TPI_FIFO0_ETM_bytecount_Pos 868,56009
#define TPI_FIFO0_ETM_bytecount_Msk 869,56139
#define TPI_FIFO0_ETM2_Pos 871,56267
#define TPI_FIFO0_ETM2_Msk 872,56388
#define TPI_FIFO0_ETM1_Pos 874,56507
#define TPI_FIFO0_ETM1_Msk 875,56628
#define TPI_FIFO0_ETM0_Pos 877,56747
#define TPI_FIFO0_ETM0_Msk 878,56868
#define TPI_ITATBCTR2_ATREADY_Pos 881,57029
#define TPI_ITATBCTR2_ATREADY_Msk 882,57157
#define TPI_FIFO1_ITM_ATVALID_Pos 885,57344
#define TPI_FIFO1_ITM_ATVALID_Msk 886,57472
#define TPI_FIFO1_ITM_bytecount_Pos 888,57598
#define TPI_FIFO1_ITM_bytecount_Msk 889,57728
#define TPI_FIFO1_ETM_ATVALID_Pos 891,57856
#define TPI_FIFO1_ETM_ATVALID_Msk 892,57984
#define TPI_FIFO1_ETM_bytecount_Pos 894,58110
#define TPI_FIFO1_ETM_bytecount_Msk 895,58240
#define TPI_FIFO1_ITM2_Pos 897,58368
#define TPI_FIFO1_ITM2_Msk 898,58489
#define TPI_FIFO1_ITM1_Pos 900,58608
#define TPI_FIFO1_ITM1_Msk 901,58729
#define TPI_FIFO1_ITM0_Pos 903,58848
#define TPI_FIFO1_ITM0_Msk 904,58969
#define TPI_ITATBCTR0_ATREADY_Pos 907,59130
#define TPI_ITATBCTR0_ATREADY_Msk 908,59258
#define TPI_ITCTRL_Mode_Pos 911,59441
#define TPI_ITCTRL_Mode_Msk 912,59563
#define TPI_DEVID_NRZVALID_Pos 915,59721
#define TPI_DEVID_NRZVALID_Msk 916,59846
#define TPI_DEVID_MANCVALID_Pos 918,59969
#define TPI_DEVID_MANCVALID_Msk 919,60095
#define TPI_DEVID_PTINVALID_Pos 921,60219
#define TPI_DEVID_PTINVALID_Msk 922,60345
#define TPI_DEVID_MinBufSz_Pos 924,60469
#define TPI_DEVID_MinBufSz_Msk 925,60594
#define TPI_DEVID_AsynClkIn_Pos 927,60717
#define TPI_DEVID_AsynClkIn_Msk 928,60843
#define TPI_DEVID_NrTraceInput_Pos 930,60967
#define TPI_DEVID_NrTraceInput_Msk 931,61096
#define TPI_DEVTYPE_SubType_Pos 934,61263
#define TPI_DEVTYPE_SubType_Msk 935,61389
#define TPI_DEVTYPE_MajorType_Pos 937,61513
#define TPI_DEVTYPE_MajorType_Msk 938,61641
  __I  uint32_t TYPE;954,62107
  __IO uint32_t CTRL;955,62225
  __IO uint32_t RNR;956,62343
  __IO uint32_t RBAR;957,62461
  __IO uint32_t RASR;958,62579
  __IO uint32_t RBAR_A1;959,62697
  __IO uint32_t RASR_A1;960,62815
  __IO uint32_t RBAR_A2;961,62933
  __IO uint32_t RASR_A2;962,63051
  __IO uint32_t RBAR_A3;963,63169
  __IO uint32_t RASR_A3;964,63287
} MPU_Type;965,63405
#define MPU_TYPE_IREGION_Pos 968,63445
#define MPU_TYPE_IREGION_Msk 969,63571
#define MPU_TYPE_DREGION_Pos 971,63695
#define MPU_TYPE_DREGION_Msk 972,63821
#define MPU_TYPE_SEPARATE_Pos 974,63945
#define MPU_TYPE_SEPARATE_Msk 975,64072
#define MPU_CTRL_PRIVDEFENA_Pos 978,64225
#define MPU_CTRL_PRIVDEFENA_Msk 979,64354
#define MPU_CTRL_HFNMIENA_Pos 981,64481
#define MPU_CTRL_HFNMIENA_Msk 982,64608
#define MPU_CTRL_ENABLE_Pos 984,64733
#define MPU_CTRL_ENABLE_Msk 985,64858
#define MPU_RNR_REGION_Pos 988,65015
#define MPU_RNR_REGION_Msk 989,65139
#define MPU_RBAR_ADDR_Pos 992,65301
#define MPU_RBAR_ADDR_Msk 993,65424
#define MPU_RBAR_VALID_Pos 995,65545
#define MPU_RBAR_VALID_Msk 996,65669
#define MPU_RBAR_REGION_Pos 998,65791
#define MPU_RBAR_REGION_Msk 999,65916
#define MPU_RASR_ATTRS_Pos 1002,66085
#define MPU_RASR_ATTRS_Msk 1003,66230
#define MPU_RASR_SRD_Pos 1005,66373
#define MPU_RASR_SRD_Msk 1006,66510
#define MPU_RASR_SIZE_Pos 1008,66645
#define MPU_RASR_SIZE_Msk 1009,66781
#define MPU_RASR_ENABLE_Pos 1011,66915
#define MPU_RASR_ENABLE_Msk 1012,67051
  __IO uint32_t DHCSR;1028,67517
  __O  uint32_t DCRSR;1029,67633
  __IO uint32_t DCRDR;1030,67749
  __IO uint32_t DEMCR;1031,67865
} CoreDebug_Type;1032,67981
#define CoreDebug_DHCSR_DBGKEY_Pos 1035,68051
#define CoreDebug_DHCSR_DBGKEY_Msk 1036,68183
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1038,68313
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1039,68449
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1041,68583
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1042,68720
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1044,68855
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1045,68989
#define CoreDebug_DHCSR_S_SLEEP_Pos 1047,69121
#define CoreDebug_DHCSR_S_SLEEP_Msk 1048,69254
#define CoreDebug_DHCSR_S_HALT_Pos 1050,69385
#define CoreDebug_DHCSR_S_HALT_Msk 1051,69517
#define CoreDebug_DHCSR_S_REGRDY_Pos 1053,69647
#define CoreDebug_DHCSR_S_REGRDY_Msk 1054,69781
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1056,69913
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1057,70050
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1059,70185
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1060,70321
#define CoreDebug_DHCSR_C_STEP_Pos 1062,70455
#define CoreDebug_DHCSR_C_STEP_Msk 1063,70587
#define CoreDebug_DHCSR_C_HALT_Pos 1065,70717
#define CoreDebug_DHCSR_C_HALT_Msk 1066,70849
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1068,70979
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1069,71114
#define CoreDebug_DCRSR_REGWnR_Pos 1072,71292
#define CoreDebug_DCRSR_REGWnR_Msk 1073,71424
#define CoreDebug_DCRSR_REGSEL_Pos 1075,71554
#define CoreDebug_DCRSR_REGSEL_Msk 1076,71686
#define CoreDebug_DEMCR_TRCENA_Pos 1079,71868
#define CoreDebug_DEMCR_TRCENA_Msk 1080,72000
#define CoreDebug_DEMCR_MON_REQ_Pos 1082,72130
#define CoreDebug_DEMCR_MON_REQ_Msk 1083,72263
#define CoreDebug_DEMCR_MON_STEP_Pos 1085,72394
#define CoreDebug_DEMCR_MON_STEP_Msk 1086,72528
#define CoreDebug_DEMCR_MON_PEND_Pos 1088,72660
#define CoreDebug_DEMCR_MON_PEND_Msk 1089,72794
#define CoreDebug_DEMCR_MON_EN_Pos 1091,72926
#define CoreDebug_DEMCR_MON_EN_Msk 1092,73058
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1094,73188
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1095,73324
#define CoreDebug_DEMCR_VC_INTERR_Pos 1097,73458
#define CoreDebug_DEMCR_VC_INTERR_Msk 1098,73593
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1100,73726
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1101,73861
#define CoreDebug_DEMCR_VC_STATERR_Pos 1103,73994
#define CoreDebug_DEMCR_VC_STATERR_Msk 1104,74130
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1106,74264
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1107,74399
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1109,74532
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1110,74668
#define CoreDebug_DEMCR_VC_MMERR_Pos 1112,74802
#define CoreDebug_DEMCR_VC_MMERR_Msk 1113,74936
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1115,75068
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1116,75206
#define SCS_BASE 1128,75605
#define ITM_BASE 1129,75719
#define DWT_BASE 1130,75833
#define TPI_BASE 1131,75947
#define CoreDebug_BASE 1132,76061
#define SysTick_BASE 1133,76175
#define NVIC_BASE 1134,76289
#define SCB_BASE 1135,76403
#define SCnSCB 1137,76519
#define SCB 1138,76633
#define SysTick 1139,76747
#define NVIC 1140,76861
#define ITM 1141,76975
#define DWT 1142,77089
#define TPI 1143,77203
#define CoreDebug 1144,77317
  #define MPU_BASE 1147,77459
  #define MPU 1148,77573
__STATIC_INLINE void NVIC_SetPriorityGrouping(1185,78910
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1205,79866
__STATIC_INLINE void NVIC_EnableIRQ(1217,80264
__STATIC_INLINE void NVIC_DisableIRQ(1229,80644
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1245,81140
__STATIC_INLINE void NVIC_SetPendingIRQ(1257,81525
__STATIC_INLINE void NVIC_ClearPendingIRQ(1269,81889
__STATIC_INLINE uint32_t NVIC_GetActive(1284,82358
__STATIC_INLINE void NVIC_SetPriority(1299,82813
__STATIC_INLINE uint32_t NVIC_GetPriority(1319,83667
__STATIC_INLINE uint32_t NVIC_EncodePriority 1341,84707
__STATIC_INLINE void NVIC_DecodePriority 1369,86075
__STATIC_INLINE void NVIC_SystemReset(1387,86906
__STATIC_INLINE uint32_t SysTick_Config(1426,88600
#define                 ITM_RXBUFFER_EMPTY 1453,89830
__STATIC_INLINE uint32_t ITM_SendChar 1466,90364
__STATIC_INLINE int32_t ITM_ReceiveChar 1485,90916
__STATIC_INLINE int32_t ITM_CheckChar 1504,91459

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_common_tables.h,37
#define _ARM_COMMON_TABLES_H 25,827

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm3.h,24416
#define __CORE_CM3_H_GENERIC32,1199
#define __CM3_CMSIS_VERSION_MAIN 56,2080
#define __CM3_CMSIS_VERSION_SUB 57,2197
#define __CM3_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
#define __FPU_USED 92,4198
#define __CORE_CM3_H_DEPENDANT127,5407
    #define __CM3_REV 132,5543
    #define __MPU_PRESENT 137,5700
    #define __NVIC_PRIO_BITS 142,5861
    #define __Vendor_SysTickConfig 147,6031
  #define   __I 161,6515
  #define   __I 163,6620
#define     __O 165,6726
#define     __IO 166,6824
    uint32_t _reserved0:_reserved0199,7782
    uint32_t _reserved0:_reserved0201,7887
    uint32_t GE:GE202,7985
    uint32_t _reserved1:_reserved1203,8083
    uint32_t Q:Q205,8189
    uint32_t V:V206,8287
    uint32_t C:C207,8385
    uint32_t Z:Z208,8483
    uint32_t N:N209,8581
  } b;210,8679
  uint32_t w;211,8777
} APSR_Type;212,8875
    uint32_t ISR:ISR221,9011
    uint32_t _reserved0:_reserved0222,9109
  } b;223,9207
  uint32_t w;224,9305
} IPSR_Type;225,9403
    uint32_t ISR:ISR234,9546
    uint32_t _reserved0:_reserved0236,9670
    uint32_t _reserved0:_reserved0238,9775
    uint32_t GE:GE239,9873
    uint32_t _reserved1:_reserved1240,9971
    uint32_t T:T242,10077
    uint32_t IT:IT243,10175
    uint32_t Q:Q244,10273
    uint32_t V:V245,10371
    uint32_t C:C246,10469
    uint32_t Z:Z247,10567
    uint32_t N:N248,10665
  } b;249,10763
  uint32_t w;250,10861
} xPSR_Type;251,10959
    uint32_t nPRIV:nPRIV260,11082
    uint32_t SPSEL:SPSEL261,11180
    uint32_t FPCA:FPCA262,11278
    uint32_t _reserved0:_reserved0263,11376
  } b;264,11474
  uint32_t w;265,11572
} CONTROL_Type;266,11670
  __IO uint32_t ISER[ISER281,12017
       uint32_t RESERVED0[RESERVED0282,12128
  __IO uint32_t ICER[ICER283,12160
       uint32_t RSERVED1[RSERVED1284,12271
  __IO uint32_t ISPR[ISPR285,12302
       uint32_t RESERVED2[RESERVED2286,12413
  __IO uint32_t ICPR[ICPR287,12445
       uint32_t RESERVED3[RESERVED3288,12556
  __IO uint32_t IABR[IABR289,12588
       uint32_t RESERVED4[RESERVED4290,12699
  __IO uint8_t  IP[IP291,12731
       uint32_t RESERVED5[RESERVED5292,12842
  __O  uint32_t STIR;293,12875
}  NVIC_Type;294,12986
#define NVIC_STIR_INTID_Pos 297,13060
#define NVIC_STIR_INTID_Msk 298,13183
  __I  uint32_t CPUID;313,13612
  __IO uint32_t ICSR;314,13737
  __IO uint32_t VTOR;315,13862
  __IO uint32_t AIRCR;316,13987
  __IO uint32_t SCR;317,14112
  __IO uint32_t CCR;318,14237
  __IO uint8_t  SHP[SHP319,14362
  __IO uint32_t SHCSR;320,14487
  __IO uint32_t CFSR;321,14612
  __IO uint32_t HFSR;322,14737
  __IO uint32_t DFSR;323,14862
  __IO uint32_t MMFAR;324,14987
  __IO uint32_t BFAR;325,15112
  __IO uint32_t AFSR;326,15237
  __I  uint32_t PFR[PFR327,15362
  __I  uint32_t DFR;328,15487
  __I  uint32_t ADR;329,15612
  __I  uint32_t MMFR[MMFR330,15737
  __I  uint32_t ISAR[ISAR331,15862
       uint32_t RESERVED0[RESERVED0332,15987
  __IO uint32_t CPACR;333,16018
} SCB_Type;334,16143
#define SCB_CPUID_IMPLEMENTER_Pos 337,16196
#define SCB_CPUID_IMPLEMENTER_Msk 338,16327
#define SCB_CPUID_VARIANT_Pos 340,16456
#define SCB_CPUID_VARIANT_Msk 341,16583
#define SCB_CPUID_ARCHITECTURE_Pos 343,16708
#define SCB_CPUID_ARCHITECTURE_Msk 344,16840
#define SCB_CPUID_PARTNO_Pos 346,16970
#define SCB_CPUID_PARTNO_Msk 347,17096
#define SCB_CPUID_REVISION_Pos 349,17220
#define SCB_CPUID_REVISION_Msk 350,17348
#define SCB_ICSR_NMIPENDSET_Pos 353,17530
#define SCB_ICSR_NMIPENDSET_Msk 354,17659
#define SCB_ICSR_PENDSVSET_Pos 356,17786
#define SCB_ICSR_PENDSVSET_Msk 357,17914
#define SCB_ICSR_PENDSVCLR_Pos 359,18040
#define SCB_ICSR_PENDSVCLR_Msk 360,18168
#define SCB_ICSR_PENDSTSET_Pos 362,18294
#define SCB_ICSR_PENDSTSET_Msk 363,18422
#define SCB_ICSR_PENDSTCLR_Pos 365,18548
#define SCB_ICSR_PENDSTCLR_Msk 366,18676
#define SCB_ICSR_ISRPREEMPT_Pos 368,18802
#define SCB_ICSR_ISRPREEMPT_Msk 369,18931
#define SCB_ICSR_ISRPENDING_Pos 371,19058
#define SCB_ICSR_ISRPENDING_Msk 372,19187
#define SCB_ICSR_VECTPENDING_Pos 374,19314
#define SCB_ICSR_VECTPENDING_Msk 375,19444
#define SCB_ICSR_RETTOBASE_Pos 377,19572
#define SCB_ICSR_RETTOBASE_Msk 378,19700
#define SCB_ICSR_VECTACTIVE_Pos 380,19826
#define SCB_ICSR_VECTACTIVE_Msk 381,19955
#define SCB_VTOR_TBLBASE_Pos 385,20194
#define SCB_VTOR_TBLBASE_Msk 386,20320
#define SCB_VTOR_TBLOFF_Pos 388,20444
#define SCB_VTOR_TBLOFF_Msk 389,20569
#define SCB_VTOR_TBLOFF_Pos 391,20697
#define SCB_VTOR_TBLOFF_Msk 392,20822
#define SCB_AIRCR_VECTKEY_Pos 396,21025
#define SCB_AIRCR_VECTKEY_Msk 397,21152
#define SCB_AIRCR_VECTKEYSTAT_Pos 399,21277
#define SCB_AIRCR_VECTKEYSTAT_Msk 400,21408
#define SCB_AIRCR_ENDIANESS_Pos 402,21537
#define SCB_AIRCR_ENDIANESS_Msk 403,21666
#define SCB_AIRCR_PRIGROUP_Pos 405,21793
#define SCB_AIRCR_PRIGROUP_Msk 406,21921
#define SCB_AIRCR_SYSRESETREQ_Pos 408,22047
#define SCB_AIRCR_SYSRESETREQ_Msk 409,22178
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,22307
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,22440
#define SCB_AIRCR_VECTRESET_Pos 414,22571
#define SCB_AIRCR_VECTRESET_Msk 415,22700
#define SCB_SCR_SEVONPEND_Pos 418,22874
#define SCB_SCR_SEVONPEND_Msk 419,23001
#define SCB_SCR_SLEEPDEEP_Pos 421,23126
#define SCB_SCR_SLEEPDEEP_Msk 422,23253
#define SCB_SCR_SLEEPONEXIT_Pos 424,23378
#define SCB_SCR_SLEEPONEXIT_Msk 425,23507
#define SCB_CCR_STKALIGN_Pos 428,23688
#define SCB_CCR_STKALIGN_Msk 429,23814
#define SCB_CCR_BFHFNMIGN_Pos 431,23938
#define SCB_CCR_BFHFNMIGN_Msk 432,24065
#define SCB_CCR_DIV_0_TRP_Pos 434,24190
#define SCB_CCR_DIV_0_TRP_Msk 435,24317
#define SCB_CCR_UNALIGN_TRP_Pos 437,24442
#define SCB_CCR_UNALIGN_TRP_Msk 438,24571
#define SCB_CCR_USERSETMPEND_Pos 440,24698
#define SCB_CCR_USERSETMPEND_Msk 441,24828
#define SCB_CCR_NONBASETHRDENA_Pos 443,24956
#define SCB_CCR_NONBASETHRDENA_Msk 444,25088
#define SCB_SHCSR_USGFAULTENA_Pos 447,25283
#define SCB_SHCSR_USGFAULTENA_Msk 448,25414
#define SCB_SHCSR_BUSFAULTENA_Pos 450,25543
#define SCB_SHCSR_BUSFAULTENA_Msk 451,25674
#define SCB_SHCSR_MEMFAULTENA_Pos 453,25803
#define SCB_SHCSR_MEMFAULTENA_Msk 454,25934
#define SCB_SHCSR_SVCALLPENDED_Pos 456,26063
#define SCB_SHCSR_SVCALLPENDED_Msk 457,26195
#define SCB_SHCSR_BUSFAULTPENDED_Pos 459,26325
#define SCB_SHCSR_BUSFAULTPENDED_Msk 460,26459
#define SCB_SHCSR_MEMFAULTPENDED_Pos 462,26591
#define SCB_SHCSR_MEMFAULTPENDED_Msk 463,26725
#define SCB_SHCSR_USGFAULTPENDED_Pos 465,26857
#define SCB_SHCSR_USGFAULTPENDED_Msk 466,26991
#define SCB_SHCSR_SYSTICKACT_Pos 468,27123
#define SCB_SHCSR_SYSTICKACT_Msk 469,27253
#define SCB_SHCSR_PENDSVACT_Pos 471,27381
#define SCB_SHCSR_PENDSVACT_Msk 472,27510
#define SCB_SHCSR_MONITORACT_Pos 474,27637
#define SCB_SHCSR_MONITORACT_Msk 475,27767
#define SCB_SHCSR_SVCALLACT_Pos 477,27895
#define SCB_SHCSR_SVCALLACT_Msk 478,28024
#define SCB_SHCSR_USGFAULTACT_Pos 480,28151
#define SCB_SHCSR_USGFAULTACT_Msk 481,28282
#define SCB_SHCSR_BUSFAULTACT_Pos 483,28411
#define SCB_SHCSR_BUSFAULTACT_Msk 484,28542
#define SCB_SHCSR_MEMFAULTACT_Pos 486,28671
#define SCB_SHCSR_MEMFAULTACT_Msk 487,28802
#define SCB_CFSR_USGFAULTSR_Pos 490,28990
#define SCB_CFSR_USGFAULTSR_Msk 491,29136
#define SCB_CFSR_BUSFAULTSR_Pos 493,29280
#define SCB_CFSR_BUSFAULTSR_Msk 494,29424
#define SCB_CFSR_MEMFAULTSR_Pos 496,29566
#define SCB_CFSR_MEMFAULTSR_Msk 497,29720
#define SCB_HFSR_DEBUGEVT_Pos 500,29923
#define SCB_HFSR_DEBUGEVT_Msk 501,30050
#define SCB_HFSR_FORCED_Pos 503,30175
#define SCB_HFSR_FORCED_Msk 504,30300
#define SCB_HFSR_VECTTBL_Pos 506,30423
#define SCB_HFSR_VECTTBL_Msk 507,30549
#define SCB_DFSR_EXTERNAL_Pos 510,30724
#define SCB_DFSR_EXTERNAL_Msk 511,30851
#define SCB_DFSR_VCATCH_Pos 513,30976
#define SCB_DFSR_VCATCH_Msk 514,31101
#define SCB_DFSR_DWTTRAP_Pos 516,31224
#define SCB_DFSR_DWTTRAP_Msk 517,31350
#define SCB_DFSR_BKPT_Pos 519,31474
#define SCB_DFSR_BKPT_Msk 520,31597
#define SCB_DFSR_HALTED_Pos 522,31718
#define SCB_DFSR_HALTED_Msk 523,31843
       uint32_t RESERVED0[RESERVED0538,32315
  __I  uint32_t ICTR;539,32346
  __IO uint32_t ACTLR;541,32508
       uint32_t RESERVED1[RESERVED1543,32618
} SCnSCB_Type;545,32657
#define SCnSCB_ICTR_INTLINESNUM_Pos 548,32729
#define SCnSCB_ICTR_INTLINESNUM_Msk 549,32852
#define SCnSCB_ACTLR_DISFOLD_Pos 553,33021
#define SCnSCB_ACTLR_DISFOLD_Msk 554,33141
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 556,33259
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 557,33382
#define SCnSCB_ACTLR_DISMCYCINT_Pos 559,33503
#define SCnSCB_ACTLR_DISMCYCINT_Msk 560,33626
  __IO uint32_t CTRL;575,34053
  __IO uint32_t LOAD;576,34160
  __IO uint32_t VAL;577,34267
  __I  uint32_t CALIB;578,34374
} SysTick_Type;579,34481
#define SysTick_CTRL_COUNTFLAG_Pos 582,34553
#define SysTick_CTRL_COUNTFLAG_Msk 583,34685
#define SysTick_CTRL_CLKSOURCE_Pos 585,34815
#define SysTick_CTRL_CLKSOURCE_Msk 586,34947
#define SysTick_CTRL_TICKINT_Pos 588,35077
#define SysTick_CTRL_TICKINT_Msk 589,35207
#define SysTick_CTRL_ENABLE_Pos 591,35335
#define SysTick_CTRL_ENABLE_Msk 592,35464
#define SysTick_LOAD_RELOAD_Pos 595,35634
#define SysTick_LOAD_RELOAD_Msk 596,35763
#define SysTick_VAL_CURRENT_Pos 599,35934
#define SysTick_VAL_CURRENT_Msk 600,36063
#define SysTick_CALIB_NOREF_Pos 603,36238
#define SysTick_CALIB_NOREF_Msk 604,36367
#define SysTick_CALIB_SKEW_Pos 606,36494
#define SysTick_CALIB_SKEW_Msk 607,36622
#define SysTick_CALIB_TENMS_Pos 609,36748
#define SysTick_CALIB_TENMS_Msk 610,36877
    __O  uint8_t    u8;627,37372
    __O  uint16_t   u16;628,37485
    __O  uint32_t   u32;629,37598
  }  PORT 630,37711
       uint32_t RESERVED0[RESERVED0631,37824
  __IO uint32_t TER;632,37857
       uint32_t RESERVED1[RESERVED1633,37970
  __IO uint32_t TPR;634,38002
       uint32_t RESERVED2[RESERVED2635,38115
  __IO uint32_t TCR;636,38147
} ITM_Type;637,38260
#define ITM_TPR_PRIVMASK_Pos 640,38323
#define ITM_TPR_PRIVMASK_Msk 641,38446
#define ITM_TCR_BUSY_Pos 644,38613
#define ITM_TCR_BUSY_Msk 645,38732
#define ITM_TCR_TraceBusID_Pos 647,38849
#define ITM_TCR_TraceBusID_Msk 648,38969
#define ITM_TCR_GTSFREQ_Pos 650,39087
#define ITM_TCR_GTSFREQ_Msk 651,39228
#define ITM_TCR_TSPrescale_Pos 653,39367
#define ITM_TCR_TSPrescale_Msk 654,39492
#define ITM_TCR_SWOENA_Pos 656,39615
#define ITM_TCR_SWOENA_Msk 657,39736
#define ITM_TCR_TXENA_Pos 659,39855
#define ITM_TCR_TXENA_Msk 660,39975
#define ITM_TCR_SYNCENA_Pos 662,40093
#define ITM_TCR_SYNCENA_Msk 663,40215
#define ITM_TCR_TSENA_Pos 665,40335
#define ITM_TCR_TSENA_Msk 666,40455
#define ITM_TCR_ITMENA_Pos 668,40573
#define ITM_TCR_ITMENA_Msk 669,40702
  __IO uint32_t CTRL;684,41161
  __IO uint32_t CYCCNT;685,41274
  __IO uint32_t CPICNT;686,41387
  __IO uint32_t EXCCNT;687,41500
  __IO uint32_t SLEEPCNT;688,41613
  __IO uint32_t LSUCNT;689,41726
  __IO uint32_t FOLDCNT;690,41839
  __I  uint32_t PCSR;691,41952
  __IO uint32_t COMP0;692,42065
  __IO uint32_t MASK0;693,42178
  __IO uint32_t FUNCTION0;694,42291
       uint32_t RESERVED0[RESERVED0695,42404
  __IO uint32_t COMP1;696,42435
  __IO uint32_t MASK1;697,42548
  __IO uint32_t FUNCTION1;698,42661
       uint32_t RESERVED1[RESERVED1699,42774
  __IO uint32_t COMP2;700,42805
  __IO uint32_t MASK2;701,42918
  __IO uint32_t FUNCTION2;702,43031
       uint32_t RESERVED2[RESERVED2703,43144
  __IO uint32_t COMP3;704,43175
  __IO uint32_t MASK3;705,43288
  __IO uint32_t FUNCTION3;706,43401
} DWT_Type;707,43514
#define DWT_CTRL_NUMCOMP_Pos 710,43569
#define DWT_CTRL_NUMCOMP_Msk 711,43692
#define DWT_CTRL_NOTRCPKT_Pos 713,43813
#define DWT_CTRL_NOTRCPKT_Msk 714,43937
#define DWT_CTRL_NOEXTTRIG_Pos 716,44059
#define DWT_CTRL_NOEXTTRIG_Msk 717,44184
#define DWT_CTRL_NOCYCCNT_Pos 719,44307
#define DWT_CTRL_NOCYCCNT_Msk 720,44431
#define DWT_CTRL_NOPRFCNT_Pos 722,44553
#define DWT_CTRL_NOPRFCNT_Msk 723,44677
#define DWT_CTRL_CYCEVTENA_Pos 725,44799
#define DWT_CTRL_CYCEVTENA_Msk 726,44924
#define DWT_CTRL_FOLDEVTENA_Pos 728,45047
#define DWT_CTRL_FOLDEVTENA_Msk 729,45173
#define DWT_CTRL_LSUEVTENA_Pos 731,45297
#define DWT_CTRL_LSUEVTENA_Msk 732,45422
#define DWT_CTRL_SLEEPEVTENA_Pos 734,45545
#define DWT_CTRL_SLEEPEVTENA_Msk 735,45672
#define DWT_CTRL_EXCEVTENA_Pos 737,45797
#define DWT_CTRL_EXCEVTENA_Msk 738,45922
#define DWT_CTRL_CPIEVTENA_Pos 740,46045
#define DWT_CTRL_CPIEVTENA_Msk 741,46170
#define DWT_CTRL_EXCTRCENA_Pos 743,46293
#define DWT_CTRL_EXCTRCENA_Msk 744,46418
#define DWT_CTRL_PCSAMPLENA_Pos 746,46541
#define DWT_CTRL_PCSAMPLENA_Msk 747,46667
#define DWT_CTRL_SYNCTAP_Pos 749,46791
#define DWT_CTRL_SYNCTAP_Msk 750,46914
#define DWT_CTRL_CYCTAP_Pos 752,47035
#define DWT_CTRL_CYCTAP_Msk 753,47157
#define DWT_CTRL_POSTINIT_Pos 755,47277
#define DWT_CTRL_POSTINIT_Msk 756,47401
#define DWT_CTRL_POSTPRESET_Pos 758,47523
#define DWT_CTRL_POSTPRESET_Msk 759,47649
#define DWT_CTRL_CYCCNTENA_Pos 761,47773
#define DWT_CTRL_CYCCNTENA_Msk 762,47898
#define DWT_CPICNT_CPICNT_Pos 765,48063
#define DWT_CPICNT_CPICNT_Msk 766,48187
#define DWT_EXCCNT_EXCCNT_Pos 769,48366
#define DWT_EXCCNT_EXCCNT_Msk 770,48490
#define DWT_SLEEPCNT_SLEEPCNT_Pos 773,48656
#define DWT_SLEEPCNT_SLEEPCNT_Msk 774,48784
#define DWT_LSUCNT_LSUCNT_Pos 777,48952
#define DWT_LSUCNT_LSUCNT_Msk 778,49076
#define DWT_FOLDCNT_FOLDCNT_Pos 781,49255
#define DWT_FOLDCNT_FOLDCNT_Msk 782,49381
#define DWT_MASK_MASK_Pos 785,49553
#define DWT_MASK_MASK_Msk 786,49673
#define DWT_FUNCTION_MATCHED_Pos 789,49843
#define DWT_FUNCTION_MATCHED_Msk 790,49970
#define DWT_FUNCTION_DATAVADDR1_Pos 792,50095
#define DWT_FUNCTION_DATAVADDR1_Msk 793,50225
#define DWT_FUNCTION_DATAVADDR0_Pos 795,50353
#define DWT_FUNCTION_DATAVADDR0_Msk 796,50483
#define DWT_FUNCTION_DATAVSIZE_Pos 798,50611
#define DWT_FUNCTION_DATAVSIZE_Msk 799,50740
#define DWT_FUNCTION_LNK1ENA_Pos 801,50867
#define DWT_FUNCTION_LNK1ENA_Msk 802,50994
#define DWT_FUNCTION_DATAVMATCH_Pos 804,51119
#define DWT_FUNCTION_DATAVMATCH_Msk 805,51249
#define DWT_FUNCTION_CYCMATCH_Pos 807,51377
#define DWT_FUNCTION_CYCMATCH_Msk 808,51505
#define DWT_FUNCTION_EMITRANGE_Pos 810,51631
#define DWT_FUNCTION_EMITRANGE_Msk 811,51760
#define DWT_FUNCTION_FUNCTION_Pos 813,51887
#define DWT_FUNCTION_FUNCTION_Msk 814,52015
  __IO uint32_t SSPSR;829,52458
  __IO uint32_t CSPSR;830,52571
       uint32_t RESERVED0[RESERVED0831,52678
  __IO uint32_t ACPR;832,52709
       uint32_t RESERVED1[RESERVED1833,52818
  __IO uint32_t SPPR;834,52850
       uint32_t RESERVED2[RESERVED2835,52952
  __I  uint32_t FFSR;836,52985
  __IO uint32_t FFCR;837,53092
  __I  uint32_t FSCR;838,53200
       uint32_t RESERVED3[RESERVED3839,53314
  __I  uint32_t TRIGGER;840,53347
  __I  uint32_t FIFO0;841,53426
  __I  uint32_t ITATBCTR2;842,53518
       uint32_t RESERVED4[RESERVED4843,53599
  __I  uint32_t ITATBCTR0;844,53630
  __I  uint32_t FIFO1;845,53711
  __IO uint32_t ITCTRL;846,53803
       uint32_t RESERVED5[RESERVED5847,53899
  __IO uint32_t CLAIMSET;848,53931
  __IO uint32_t CLAIMCLR;849,54016
       uint32_t RESERVED7[RESERVED7850,54103
  __I  uint32_t DEVID;851,54134
  __I  uint32_t DEVTYPE;852,54216
} TPI_Type;853,54300
#define TPI_ACPR_PRESCALER_Pos 856,54376
#define TPI_ACPR_PRESCALER_Msk 857,54501
#define TPI_SPPR_TXMODE_Pos 860,54678
#define TPI_SPPR_TXMODE_Msk 861,54800
#define TPI_FFSR_FtNonStop_Pos 864,54979
#define TPI_FFSR_FtNonStop_Msk 865,55104
#define TPI_FFSR_TCPresent_Pos 867,55227
#define TPI_FFSR_TCPresent_Msk 868,55352
#define TPI_FFSR_FtStopped_Pos 870,55475
#define TPI_FFSR_FtStopped_Msk 871,55600
#define TPI_FFSR_FlInProg_Pos 873,55723
#define TPI_FFSR_FlInProg_Msk 874,55847
#define TPI_FFCR_TrigIn_Pos 877,56029
#define TPI_FFCR_TrigIn_Msk 878,56151
#define TPI_FFCR_EnFCont_Pos 880,56271
#define TPI_FFCR_EnFCont_Msk 881,56394
#define TPI_TRIGGER_TRIGGER_Pos 884,56555
#define TPI_TRIGGER_TRIGGER_Msk 885,56681
#define TPI_FIFO0_ITM_ATVALID_Pos 888,56866
#define TPI_FIFO0_ITM_ATVALID_Msk 889,56994
#define TPI_FIFO0_ITM_bytecount_Pos 891,57120
#define TPI_FIFO0_ITM_bytecount_Msk 892,57250
#define TPI_FIFO0_ETM_ATVALID_Pos 894,57378
#define TPI_FIFO0_ETM_ATVALID_Msk 895,57506
#define TPI_FIFO0_ETM_bytecount_Pos 897,57632
#define TPI_FIFO0_ETM_bytecount_Msk 898,57762
#define TPI_FIFO0_ETM2_Pos 900,57890
#define TPI_FIFO0_ETM2_Msk 901,58011
#define TPI_FIFO0_ETM1_Pos 903,58130
#define TPI_FIFO0_ETM1_Msk 904,58251
#define TPI_FIFO0_ETM0_Pos 906,58370
#define TPI_FIFO0_ETM0_Msk 907,58491
#define TPI_ITATBCTR2_ATREADY_Pos 910,58652
#define TPI_ITATBCTR2_ATREADY_Msk 911,58780
#define TPI_FIFO1_ITM_ATVALID_Pos 914,58967
#define TPI_FIFO1_ITM_ATVALID_Msk 915,59095
#define TPI_FIFO1_ITM_bytecount_Pos 917,59221
#define TPI_FIFO1_ITM_bytecount_Msk 918,59351
#define TPI_FIFO1_ETM_ATVALID_Pos 920,59479
#define TPI_FIFO1_ETM_ATVALID_Msk 921,59607
#define TPI_FIFO1_ETM_bytecount_Pos 923,59733
#define TPI_FIFO1_ETM_bytecount_Msk 924,59863
#define TPI_FIFO1_ITM2_Pos 926,59991
#define TPI_FIFO1_ITM2_Msk 927,60112
#define TPI_FIFO1_ITM1_Pos 929,60231
#define TPI_FIFO1_ITM1_Msk 930,60352
#define TPI_FIFO1_ITM0_Pos 932,60471
#define TPI_FIFO1_ITM0_Msk 933,60592
#define TPI_ITATBCTR0_ATREADY_Pos 936,60753
#define TPI_ITATBCTR0_ATREADY_Msk 937,60881
#define TPI_ITCTRL_Mode_Pos 940,61064
#define TPI_ITCTRL_Mode_Msk 941,61186
#define TPI_DEVID_NRZVALID_Pos 944,61344
#define TPI_DEVID_NRZVALID_Msk 945,61469
#define TPI_DEVID_MANCVALID_Pos 947,61592
#define TPI_DEVID_MANCVALID_Msk 948,61718
#define TPI_DEVID_PTINVALID_Pos 950,61842
#define TPI_DEVID_PTINVALID_Msk 951,61968
#define TPI_DEVID_MinBufSz_Pos 953,62092
#define TPI_DEVID_MinBufSz_Msk 954,62217
#define TPI_DEVID_AsynClkIn_Pos 956,62340
#define TPI_DEVID_AsynClkIn_Msk 957,62466
#define TPI_DEVID_NrTraceInput_Pos 959,62590
#define TPI_DEVID_NrTraceInput_Msk 960,62719
#define TPI_DEVTYPE_SubType_Pos 963,62886
#define TPI_DEVTYPE_SubType_Msk 964,63012
#define TPI_DEVTYPE_MajorType_Pos 966,63136
#define TPI_DEVTYPE_MajorType_Msk 967,63264
  __I  uint32_t TYPE;983,63730
  __IO uint32_t CTRL;984,63848
  __IO uint32_t RNR;985,63966
  __IO uint32_t RBAR;986,64084
  __IO uint32_t RASR;987,64202
  __IO uint32_t RBAR_A1;988,64320
  __IO uint32_t RASR_A1;989,64438
  __IO uint32_t RBAR_A2;990,64556
  __IO uint32_t RASR_A2;991,64674
  __IO uint32_t RBAR_A3;992,64792
  __IO uint32_t RASR_A3;993,64910
} MPU_Type;994,65028
#define MPU_TYPE_IREGION_Pos 997,65068
#define MPU_TYPE_IREGION_Msk 998,65194
#define MPU_TYPE_DREGION_Pos 1000,65318
#define MPU_TYPE_DREGION_Msk 1001,65444
#define MPU_TYPE_SEPARATE_Pos 1003,65568
#define MPU_TYPE_SEPARATE_Msk 1004,65695
#define MPU_CTRL_PRIVDEFENA_Pos 1007,65848
#define MPU_CTRL_PRIVDEFENA_Msk 1008,65977
#define MPU_CTRL_HFNMIENA_Pos 1010,66104
#define MPU_CTRL_HFNMIENA_Msk 1011,66231
#define MPU_CTRL_ENABLE_Pos 1013,66356
#define MPU_CTRL_ENABLE_Msk 1014,66481
#define MPU_RNR_REGION_Pos 1017,66638
#define MPU_RNR_REGION_Msk 1018,66762
#define MPU_RBAR_ADDR_Pos 1021,66924
#define MPU_RBAR_ADDR_Msk 1022,67047
#define MPU_RBAR_VALID_Pos 1024,67168
#define MPU_RBAR_VALID_Msk 1025,67292
#define MPU_RBAR_REGION_Pos 1027,67414
#define MPU_RBAR_REGION_Msk 1028,67539
#define MPU_RASR_ATTRS_Pos 1031,67708
#define MPU_RASR_ATTRS_Msk 1032,67853
#define MPU_RASR_SRD_Pos 1034,67996
#define MPU_RASR_SRD_Msk 1035,68133
#define MPU_RASR_SIZE_Pos 1037,68268
#define MPU_RASR_SIZE_Msk 1038,68404
#define MPU_RASR_ENABLE_Pos 1040,68538
#define MPU_RASR_ENABLE_Msk 1041,68674
  __IO uint32_t DHCSR;1057,69140
  __O  uint32_t DCRSR;1058,69256
  __IO uint32_t DCRDR;1059,69372
  __IO uint32_t DEMCR;1060,69488
} CoreDebug_Type;1061,69604
#define CoreDebug_DHCSR_DBGKEY_Pos 1064,69674
#define CoreDebug_DHCSR_DBGKEY_Msk 1065,69806
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1067,69936
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1068,70072
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1070,70206
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1071,70343
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1073,70478
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1074,70612
#define CoreDebug_DHCSR_S_SLEEP_Pos 1076,70744
#define CoreDebug_DHCSR_S_SLEEP_Msk 1077,70877
#define CoreDebug_DHCSR_S_HALT_Pos 1079,71008
#define CoreDebug_DHCSR_S_HALT_Msk 1080,71140
#define CoreDebug_DHCSR_S_REGRDY_Pos 1082,71270
#define CoreDebug_DHCSR_S_REGRDY_Msk 1083,71404
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1085,71536
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1086,71673
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1088,71808
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1089,71944
#define CoreDebug_DHCSR_C_STEP_Pos 1091,72078
#define CoreDebug_DHCSR_C_STEP_Msk 1092,72210
#define CoreDebug_DHCSR_C_HALT_Pos 1094,72340
#define CoreDebug_DHCSR_C_HALT_Msk 1095,72472
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1097,72602
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1098,72737
#define CoreDebug_DCRSR_REGWnR_Pos 1101,72915
#define CoreDebug_DCRSR_REGWnR_Msk 1102,73047
#define CoreDebug_DCRSR_REGSEL_Pos 1104,73177
#define CoreDebug_DCRSR_REGSEL_Msk 1105,73309
#define CoreDebug_DEMCR_TRCENA_Pos 1108,73491
#define CoreDebug_DEMCR_TRCENA_Msk 1109,73623
#define CoreDebug_DEMCR_MON_REQ_Pos 1111,73753
#define CoreDebug_DEMCR_MON_REQ_Msk 1112,73886
#define CoreDebug_DEMCR_MON_STEP_Pos 1114,74017
#define CoreDebug_DEMCR_MON_STEP_Msk 1115,74151
#define CoreDebug_DEMCR_MON_PEND_Pos 1117,74283
#define CoreDebug_DEMCR_MON_PEND_Msk 1118,74417
#define CoreDebug_DEMCR_MON_EN_Pos 1120,74549
#define CoreDebug_DEMCR_MON_EN_Msk 1121,74681
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1123,74811
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1124,74947
#define CoreDebug_DEMCR_VC_INTERR_Pos 1126,75081
#define CoreDebug_DEMCR_VC_INTERR_Msk 1127,75216
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1129,75349
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1130,75484
#define CoreDebug_DEMCR_VC_STATERR_Pos 1132,75617
#define CoreDebug_DEMCR_VC_STATERR_Msk 1133,75753
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1135,75887
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1136,76022
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1138,76155
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1139,76291
#define CoreDebug_DEMCR_VC_MMERR_Pos 1141,76425
#define CoreDebug_DEMCR_VC_MMERR_Msk 1142,76559
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1144,76691
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1145,76829
#define SCS_BASE 1157,77228
#define ITM_BASE 1158,77342
#define DWT_BASE 1159,77456
#define TPI_BASE 1160,77570
#define CoreDebug_BASE 1161,77684
#define SysTick_BASE 1162,77798
#define NVIC_BASE 1163,77912
#define SCB_BASE 1164,78026
#define SCnSCB 1166,78142
#define SCB 1167,78256
#define SysTick 1168,78370
#define NVIC 1169,78484
#define ITM 1170,78598
#define DWT 1171,78712
#define TPI 1172,78826
#define CoreDebug 1173,78940
  #define MPU_BASE 1176,79082
  #define MPU 1177,79196
__STATIC_INLINE void NVIC_SetPriorityGrouping(1214,80533
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1234,81489
__STATIC_INLINE void NVIC_EnableIRQ(1246,81887
__STATIC_INLINE void NVIC_DisableIRQ(1258,82267
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1274,82763
__STATIC_INLINE void NVIC_SetPendingIRQ(1286,83148
__STATIC_INLINE void NVIC_ClearPendingIRQ(1298,83512
__STATIC_INLINE uint32_t NVIC_GetActive(1313,83981
__STATIC_INLINE void NVIC_SetPriority(1328,84436
__STATIC_INLINE uint32_t NVIC_GetPriority(1348,85290
__STATIC_INLINE uint32_t NVIC_EncodePriority 1370,86330
__STATIC_INLINE void NVIC_DecodePriority 1398,87698
__STATIC_INLINE void NVIC_SystemReset(1416,88529
__STATIC_INLINE uint32_t SysTick_Config(1455,90223
#define                 ITM_RXBUFFER_EMPTY 1482,91453
__STATIC_INLINE uint32_t ITM_SendChar 1495,91987
__STATIC_INLINE int32_t ITM_ReceiveChar 1514,92539
__STATIC_INLINE int32_t ITM_CheckChar 1533,93082

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmFunc.h,2604
#define __CORE_CMFUNC_H25,1027
__STATIC_INLINE uint32_t __get_CONTROL(50,1755
__STATIC_INLINE void __set_CONTROL(63,2065
__STATIC_INLINE uint32_t __get_IPSR(76,2364
__STATIC_INLINE uint32_t __get_APSR(89,2642
__STATIC_INLINE uint32_t __get_xPSR(102,2920
__STATIC_INLINE uint32_t __get_PSP(115,3225
__STATIC_INLINE void __set_PSP(128,3573
__STATIC_INLINE uint32_t __get_MSP(141,3916
__STATIC_INLINE void __set_MSP(154,4252
__STATIC_INLINE uint32_t __get_PRIMASK(167,4613
__STATIC_INLINE void __set_PRIMASK(180,4911
#define __enable_fault_irq 194,5254
#define __disable_fault_irq 202,5470
__STATIC_INLINE uint32_t  __get_BASEPRI(211,5703
__STATIC_INLINE void __set_BASEPRI(224,6015
__STATIC_INLINE uint32_t __get_FAULTMASK(237,6339
__STATIC_INLINE void __set_FAULTMASK(250,6649
__STATIC_INLINE uint32_t __get_FPSCR(267,7093
__STATIC_INLINE void __set_FPSCR(284,7495
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(315,8314
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(326,8594
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(338,8869
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(353,9226
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(365,9531
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(380,9861
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(395,10191
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(410,10548
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(425,10939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(437,11273
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(452,11654
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(464,12009
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(479,12354
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(492,12701
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(503,12980
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(515,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(530,13640
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(542,13956
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(557,14313
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(573,14745
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(592,15199

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4_simd.h,6019
#define __CORE_CM4_SIMD_H29,1062
#define __SADD8 47,1715
#define __QADD8 48,1766
#define __SHADD8 49,1817
#define __UADD8 50,1869
#define __UQADD8 51,1920
#define __UHADD8 52,1972
#define __SSUB8 53,2024
#define __QSUB8 54,2075
#define __SHSUB8 55,2126
#define __USUB8 56,2178
#define __UQSUB8 57,2229
#define __UHSUB8 58,2281
#define __SADD16 59,2333
#define __QADD16 60,2385
#define __SHADD16 61,2437
#define __UADD16 62,2490
#define __UQADD16 63,2542
#define __UHADD16 64,2595
#define __SSUB16 65,2648
#define __QSUB16 66,2700
#define __SHSUB16 67,2752
#define __USUB16 68,2805
#define __UQSUB16 69,2857
#define __UHSUB16 70,2910
#define __SASX 71,2963
#define __QASX 72,3013
#define __SHASX 73,3063
#define __UASX 74,3114
#define __UQASX 75,3164
#define __UHASX 76,3215
#define __SSAX 77,3266
#define __QSAX 78,3316
#define __SHSAX 79,3366
#define __USAX 80,3417
#define __UQSAX 81,3467
#define __UHSAX 82,3518
#define __USAD8 83,3569
#define __USADA8 84,3620
#define __SSAT16 85,3672
#define __USAT16 86,3724
#define __UXTB16 87,3776
#define __UXTAB16 88,3828
#define __SXTB16 89,3881
#define __SXTAB16 90,3933
#define __SMUAD 91,3986
#define __SMUADX 92,4037
#define __SMLAD 93,4089
#define __SMLADX 94,4140
#define __SMLALD 95,4192
#define __SMLALDX 96,4244
#define __SMUSD 97,4297
#define __SMUSDX 98,4348
#define __SMLSD 99,4400
#define __SMLSDX 100,4451
#define __SMLSLD 101,4503
#define __SMLSLDX 102,4555
#define __SEL 103,4608
#define __QADD 104,4657
#define __QSUB 105,4707
#define __PKHBT(107,4759
#define __PKHTB(110,4953
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(142,6103
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(150,6331
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(158,6559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(166,6789
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(174,7017
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(182,7247
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(191,7479
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(199,7707
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(207,7935
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(215,8165
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(223,8393
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(231,8623
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(240,8855
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(248,9085
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(256,9315
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(264,9547
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(272,9777
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(280,10009
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(288,10241
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(296,10471
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(304,10701
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(312,10933
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(320,11163
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(328,11395
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(336,11627
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(344,11853
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(352,12079
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(360,12307
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(368,12533
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(376,12761
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(384,12989
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(392,13215
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(400,13441
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(408,13669
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(416,13895
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(424,14123
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(432,14351
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(440,14579
#define __SSAT16(448,14838
#define __USAT16(455,15037
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(462,15234
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(470,15434
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(478,15666
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(486,15866
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 494,16098
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 502,16328
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 510,16559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 518,16817
#define __SMLALD(526,17077
#define __SMLALDX(533,17477
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 540,17879
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 548,18109
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 556,18340
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 564,18598
#define __SMLSLD(572,18858
#define __SMLSLDX(579,19238
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 586,19620
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(594,19846
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(602,20070
#define __PKHBT(610,20296
#define __PKHTB(617,20536

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.c,688
GPIO_TypeDef* GPIO_PORT[GPIO_PORT73,2071
const uint16_t GPIO_PIN[GPIO_PIN76,2304
const uint32_t GPIO_CLK[GPIO_CLK78,2454
GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT82,2680
const uint16_t BUTTON_PIN[BUTTON_PIN84,2747
const uint32_t BUTTON_CLK[BUTTON_CLK86,2808
const uint16_t BUTTON_EXTI_LINE[BUTTON_EXTI_LINE88,2873
const uint8_t BUTTON_PORT_SOURCE[BUTTON_PORT_SOURCE90,2945
const uint8_t BUTTON_PIN_SOURCE[BUTTON_PIN_SOURCE92,3033
const uint8_t BUTTON_IRQn[BUTTON_IRQn93,3110
void STM_EVAL_LEDInit(126,3716
void STM_EVAL_LEDOn(156,4557
void STM_EVAL_LEDOff(175,4973
void STM_EVAL_LEDToggle(194,5393
void STM_EVAL_PBInit(210,5986
uint32_t STM_EVAL_PBGetState(254,7640

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.h,5200
#define __STM32F3_DISCOVERY_L3GD20_H32,1327
  uint8_t Power_Mode;60,1789
  uint8_t Output_DataRate;61,1871
  uint8_t Axes_Enable;62,1938
  uint8_t Band_Width;63,2003
  uint8_t BlockData_Update;64,2076
  uint8_t Endianness;65,2147
  uint8_t Full_Scale;66,2222
}L3GD20_InitTypeDef;L3GD20_InitTypeDef67,2296
  uint8_t HighPassFilter_Mode_Selection;72,2377
  uint8_t HighPassFilter_CutOff_Frequency;73,2451
}L3GD20_FilterConfigTypeDef;L3GD20_FilterConfigTypeDef74,2539
  uint8_t Latch_Request;79,2621
  uint8_t Interrupt_Axes;80,2722
  uint8_t Interrupt_ActiveEdge;81,2800
}L3GD20_InterruptConfigTypeDef;L3GD20_InterruptConfigTypeDef82,2876
#define READWRITE_CMD 98,3061
#define MULTIPLEBYTE_CMD 100,3155
#define DUMMY_BYTE 102,3306
#define L3GD20_FLAG_TIMEOUT 116,4124
#define L3GD20_SPI 121,4236
#define L3GD20_SPI_CLK 122,4283
#define L3GD20_SPI_SCK_PIN 124,4347
#define L3GD20_SPI_SCK_GPIO_PORT 125,4429
#define L3GD20_SPI_SCK_GPIO_CLK 126,4511
#define L3GD20_SPI_SCK_SOURCE 127,4573
#define L3GD20_SPI_SCK_AF 128,4631
#define L3GD20_SPI_MISO_PIN 130,4685
#define L3GD20_SPI_MISO_GPIO_PORT 131,4766
#define L3GD20_SPI_MISO_GPIO_CLK 132,4848
#define L3GD20_SPI_MISO_SOURCE 133,4910
#define L3GD20_SPI_MISO_AF 134,4968
#define L3GD20_SPI_MOSI_PIN 136,5022
#define L3GD20_SPI_MOSI_GPIO_PORT 137,5103
#define L3GD20_SPI_MOSI_GPIO_CLK 138,5185
#define L3GD20_SPI_MOSI_SOURCE 139,5247
#define L3GD20_SPI_MOSI_AF 140,5305
#define L3GD20_SPI_CS_PIN 142,5359
#define L3GD20_SPI_CS_GPIO_PORT 143,5441
#define L3GD20_SPI_CS_GPIO_CLK 144,5523
#define L3GD20_SPI_INT1_PIN 146,5587
#define L3GD20_SPI_INT1_GPIO_PORT 147,5669
#define L3GD20_SPI_INT1_GPIO_CLK 148,5751
#define L3GD20_SPI_INT1_EXTI_LINE 149,5813
#define L3GD20_SPI_INT1_EXTI_PORT_SOURCE 150,5866
#define L3GD20_SPI_INT1_EXTI_PIN_SOURCE 151,5929
#define L3GD20_SPI_INT1_EXTI_IRQn 152,5987
#define L3GD20_SPI_INT2_PIN 154,6043
#define L3GD20_SPI_INT2_GPIO_PORT 155,6125
#define L3GD20_SPI_INT2_GPIO_CLK 156,6207
#define L3GD20_SPI_INT2_EXTI_LINE 157,6269
#define L3GD20_SPI_INT2_EXTI_PORT_SOURCE 158,6322
#define L3GD20_SPI_INT2_EXTI_PIN_SOURCE 159,6385
#define L3GD20_SPI_INT2_EXTI_IRQn 160,6443
#define L3GD20_WHO_AM_I_ADDR 165,6745
#define L3GD20_CTRL_REG1_ADDR 166,6827
#define L3GD20_CTRL_REG2_ADDR 167,6897
#define L3GD20_CTRL_REG3_ADDR 168,6967
#define L3GD20_CTRL_REG4_ADDR 169,7037
#define L3GD20_CTRL_REG5_ADDR 170,7107
#define L3GD20_REFERENCE_REG_ADDR 171,7177
#define L3GD20_OUT_TEMP_ADDR 172,7247
#define L3GD20_STATUS_REG_ADDR 173,7316
#define L3GD20_OUT_X_L_ADDR 174,7383
#define L3GD20_OUT_X_H_ADDR 175,7452
#define L3GD20_OUT_Y_L_ADDR 176,7521
#define L3GD20_OUT_Y_H_ADDR 177,7590
#define L3GD20_OUT_Z_L_ADDR 178,7659
#define L3GD20_OUT_Z_H_ADDR 179,7728
#define L3GD20_FIFO_CTRL_REG_ADDR 180,7798
#define L3GD20_FIFO_SRC_REG_ADDR 181,7871
#define L3GD20_INT1_CFG_ADDR 183,7942
#define L3GD20_INT1_SRC_ADDR 184,8028
#define L3GD20_INT1_TSH_XH_ADDR 185,8107
#define L3GD20_INT1_TSH_XL_ADDR 186,8191
#define L3GD20_INT1_TSH_YH_ADDR 187,8275
#define L3GD20_INT1_TSH_YL_ADDR 188,8359
#define L3GD20_INT1_TSH_ZH_ADDR 189,8443
#define L3GD20_INT1_TSH_ZL_ADDR 190,8527
#define L3GD20_INT1_DURATION_ADDR 191,8611
#define I_AM_L3GD20	197,8942
#define L3GD20_MODE_POWERDOWN 202,9037
#define L3GD20_MODE_ACTIVE 203,9090
#define L3GD20_OUTPUT_DATARATE_1 211,9220
#define L3GD20_OUTPUT_DATARATE_2 212,9273
#define L3GD20_OUTPUT_DATARATE_3 213,9326
#define L3GD20_OUTPUT_DATARATE_4 214,9379
#define L3GD20_X_ENABLE 222,9498
#define L3GD20_Y_ENABLE 223,9550
#define L3GD20_Z_ENABLE 224,9602
#define L3GD20_AXES_ENABLE 225,9654
#define L3GD20_AXES_DISABLE 226,9706
#define L3GD20_BANDWIDTH_1 234,9829
#define L3GD20_BANDWIDTH_2 235,9881
#define L3GD20_BANDWIDTH_3 236,9933
#define L3GD20_BANDWIDTH_4 237,9985
#define L3GD20_FULLSCALE_250 245,10109
#define L3GD20_FULLSCALE_500 246,10169
#define L3GD20_FULLSCALE_2000 247,10229
#define L3GD20_BlockDataUpdate_Continous 255,10363
#define L3GD20_BlockDataUpdate_Single 256,10423
#define L3GD20_BLE_LSB 264,10559
#define L3GD20_BLE_MSB	265,10619
#define L3GD20_HIGHPASSFILTER_DISABLE 273,10758
#define L3GD20_HIGHPASSFILTER_ENABLE	274,10818
#define L3GD20_INT1INTERRUPT_DISABLE 282,10953
#define L3GD20_INT1INTERRUPT_ENABLE	283,11013
#define L3GD20_INT2INTERRUPT_DISABLE 291,11145
#define L3GD20_INT2INTERRUPT_ENABLE	292,11205
#define L3GD20_INT1INTERRUPT_LOW_EDGE 300,11341
#define L3GD20_INT1INTERRUPT_HIGH_EDGE 301,11401
#define L3GD20_BOOT_NORMALMODE 309,11534
#define L3GD20_BOOT_REBOOTMEMORY 310,11594
#define L3GD20_HPM_NORMAL_MODE_RES 318,11733
#define L3GD20_HPM_REF_SIGNAL 319,11793
#define L3GD20_HPM_NORMAL_MODE 320,11853
#define L3GD20_HPM_AUTORESET_INT 321,11913
#define L3GD20_HPFCF_0 329,12055
#define L3GD20_HPFCF_1 330,12097
#define L3GD20_HPFCF_2 331,12139
#define L3GD20_HPFCF_3 332,12181
#define L3GD20_HPFCF_4 333,12223
#define L3GD20_HPFCF_5 334,12265
#define L3GD20_HPFCF_6 335,12307
#define L3GD20_HPFCF_7 336,12349
#define L3GD20_HPFCF_8 337,12391
#define L3GD20_HPFCF_9 338,12433
#define L3GD20_CS_LOW(347,12568
#define L3GD20_CS_HIGH(348,12658

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.h,1390
#define __STM32F3_DISCOVERY_H31,1326
  LED3 57,1816
  LED4 58,1829
  LED5 59,1842
  LED6 60,1855
  LED7 61,1868
  LED8 62,1881
  LED9 63,1894
  LED10 64,1907
} Led_TypeDef;65,1920
  BUTTON_USER 69,1958
} Button_TypeDef;70,1978
  BUTTON_MODE_GPIO 74,2019
  BUTTON_MODE_EXTI 75,2044
} ButtonMode_TypeDef;76,2068
#define LEDn 88,2260
#define LED6_PIN 90,2306
#define LED6_GPIO_PORT 91,2360
#define LED6_GPIO_CLK 92,2408
#define LED8_PIN 94,2474
#define LED8_GPIO_PORT 95,2528
#define LED8_GPIO_CLK 96,2576
#define LED10_PIN 98,2644
#define LED10_GPIO_PORT 99,2698
#define LED10_GPIO_CLK 100,2746
#define LED9_PIN 102,2814
#define LED9_GPIO_PORT 103,2868
#define LED9_GPIO_CLK 104,2916
#define LED7_PIN 106,2983
#define LED7_GPIO_PORT 107,3037
#define LED7_GPIO_CLK 108,3085
#define LED5_PIN 110,3150
#define LED5_GPIO_PORT 111,3204
#define LED5_GPIO_CLK 112,3252
#define LED3_PIN 114,3317
#define LED3_GPIO_PORT 115,3370
#define LED3_GPIO_CLK 116,3418
#define LED4_PIN 118,3483
#define LED4_GPIO_PORT 119,3536
#define LED4_GPIO_CLK 120,3584
#define BUTTONn 128,3739
#define USER_BUTTON_PIN 133,3827
#define USER_BUTTON_GPIO_PORT 134,3878
#define USER_BUTTON_GPIO_CLK 135,3924
#define USER_BUTTON_EXTI_LINE 136,3984
#define USER_BUTTON_EXTI_PORT_SOURCE 137,4035
#define USER_BUTTON_EXTI_PIN_SOURCE 138,4096
#define USER_BUTTON_EXTI_IRQn 139,4152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.c,762
__IO uint32_t  LSM303DLHC_Timeout 71,1916
void LSM303DLHC_AccInit(94,2458
void LSM303DLHC_AccRebootCmd(120,3508
void LSM303DLHC_AccFilterConfig(140,4147
void LSM303DLHC_AccFilterCmd(167,5254
void LSM303DLHC_AccFilterClickCmd(190,5965
void LSM303DLHC_AccIT1Config(219,7008
void LSM303DLHC_AccIT2Config(256,8190
void LSM303DLHC_AccINT1InterruptConfig(286,8939
void LSM303DLHC_AccINT2InterruptConfig(314,9688
void LSM303DLHC_AccClickITConfig(342,10437
uint8_t LSM303DLHC_AccGetDataStatus(368,11072
void LSM303DLHC_MagInit(384,11528
uint8_t LSM303DLHC_MagGetDataStatus(415,12701
uint16_t LSM303DLHC_Write(432,13250
uint16_t LSM303DLHC_Read(495,15747
static void LSM303DLHC_LowLevel_Init(568,18218
uint32_t LSM303DLHC_TIMEOUT_UserCallback(658,21740

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.c,511
__IO uint32_t  L3GD20Timeout 71,1884
void L3GD20_Init(95,2437
void L3GD20_RebootCmd(121,3378
void L3GD20_INT1InterruptConfig(141,3970
void L3GD20_INT1InterruptCmd(176,5097
void L3GD20_INT2InterruptCmd(198,5700
void L3GD20_FilterConfig(218,6279
void L3GD20_FilterCmd(243,7131
uint8_t L3GD20_GetDataStatus(263,7597
void L3GD20_Write(280,8075
void L3GD20_Read(314,9201
static void L3GD20_LowLevel_Init(347,10107
static uint8_t L3GD20_SendByte(434,13626
uint32_t L3GD20_TIMEOUT_UserCallback(463,14476

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.h,9254
#define __STM32F3_DISCOVERY_LSM303DLHC_H32,1339
  uint8_t Power_Mode;64,1869
  uint8_t AccOutput_DataRate;65,1945
  uint8_t Axes_Enable;66,2012
  uint8_t High_Resolution;67,2077
  uint8_t BlockData_Update;68,2165
  uint8_t Endianness;69,2236
  uint8_t AccFull_Scale;70,2311
}LSM303DLHCAcc_InitTypeDef;LSM303DLHCAcc_InitTypeDef71,2385
  uint8_t HighPassFilter_Mode_Selection;76,2481
  uint8_t HighPassFilter_CutOff_Frequency;77,2555
  uint8_t HighPassFilter_AOI1;78,2643
  uint8_t HighPassFilter_AOI2;79,2751
}LSM303DLHCAcc_FilterConfigTypeDef;LSM303DLHCAcc_FilterConfigTypeDef80,2859
  uint8_t Temperature_Sensor;85,2946
  uint8_t MagOutput_DataRate;86,3032
  uint8_t Working_Mode;87,3098
  uint8_t MagFull_Scale;88,3165
}LSM303DLHCMag_InitTypeDef;LSM303DLHCMag_InitTypeDef89,3238
#define LSM303DLHC_OK 97,3367
#define LSM303DLHC_FAIL 98,3427
#define LSM303DLHC_FLAG_TIMEOUT 112,4261
#define LSM303DLHC_LONG_TIMEOUT 113,4325
#define LSM303DLHC_I2C 117,4469
#define LSM303DLHC_I2C_CLK 118,4520
#define LSM303DLHC_I2C_SCK_PIN 120,4588
#define LSM303DLHC_I2C_SCK_GPIO_PORT 121,4674
#define LSM303DLHC_I2C_SCK_GPIO_CLK 122,4760
#define LSM303DLHC_I2C_SCK_SOURCE 123,4826
#define LSM303DLHC_I2C_SCK_AF 124,4888
#define LSM303DLHC_I2C_SDA_PIN 126,4946
#define LSM303DLHC_I2C_SDA_GPIO_PORT 127,5031
#define LSM303DLHC_I2C_SDA_GPIO_CLK 128,5117
#define LSM303DLHC_I2C_SDA_SOURCE 129,5183
#define LSM303DLHC_I2C_SDA_AF 130,5245
#define LSM303DLHC_DRDY_PIN 132,5303
#define LSM303DLHC_DRDY_GPIO_PORT 133,5389
#define LSM303DLHC_DRDY_GPIO_CLK 134,5475
#define LSM303DLHC_DRDY_EXTI_LINE 135,5541
#define LSM303DLHC_DRDY_EXTI_PORT_SOURCE 136,5598
#define LSM303DLHC_DRDY_EXTI_PIN_SOURCE 137,5665
#define LSM303DLHC_DRDY_EXTI_IRQn 138,5727
#define LSM303DLHC_I2C_INT1_PIN 140,5790
#define LSM303DLHC_I2C_INT1_GPIO_PORT 141,5876
#define LSM303DLHC_I2C_INT1_GPIO_CLK 142,5962
#define LSM303DLHC_I2C_INT1_EXTI_LINE 143,6028
#define LSM303DLHC_I2C_INT1_EXTI_PORT_SOURCE 144,6085
#define LSM303DLHC_I2C_INT1_EXTI_PIN_SOURCE 145,6152
#define LSM303DLHC_I2C_INT1_EXTI_IRQn 146,6214
#define LSM303DLHC_I2C_INT2_PIN 148,6274
#define LSM303DLHC_I2C_INT2_GPIO_PORT 149,6360
#define LSM303DLHC_I2C_INT2_GPIO_CLK 150,6446
#define LSM303DLHC_I2C_INT2_EXTI_LINE 151,6512
#define LSM303DLHC_I2C_INT2_EXTI_PORT_SOURCE 152,6569
#define LSM303DLHC_I2C_INT2_EXTI_PIN_SOURCE 153,6636
#define LSM303DLHC_I2C_INT2_EXTI_IRQn 154,6700
#define LSM303DLHC_CTRL_REG1_A 160,7038
#define LSM303DLHC_CTRL_REG2_A 161,7128
#define LSM303DLHC_CTRL_REG3_A 162,7218
#define LSM303DLHC_CTRL_REG4_A 163,7308
#define LSM303DLHC_CTRL_REG5_A 164,7398
#define LSM303DLHC_CTRL_REG6_A 165,7488
#define LSM303DLHC_REFERENCE_A 166,7578
#define LSM303DLHC_STATUS_REG_A 167,7668
#define LSM303DLHC_OUT_X_L_A 168,7755
#define LSM303DLHC_OUT_X_H_A 169,7844
#define LSM303DLHC_OUT_Y_L_A 170,7933
#define LSM303DLHC_OUT_Y_H_A 171,8022
#define LSM303DLHC_OUT_Z_L_A 172,8111
#define LSM303DLHC_OUT_Z_H_A 173,8200
#define LSM303DLHC_FIFO_CTRL_REG_A 174,8290
#define LSM303DLHC_FIFO_SRC_REG_A 175,8383
#define LSM303DLHC_INT1_CFG_A 177,8474
#define LSM303DLHC_INT1_SOURCE_A 178,8580
#define LSM303DLHC_INT1_THS_A 179,8679
#define LSM303DLHC_INT1_DURATION_A 180,8781
#define LSM303DLHC_INT2_CFG_A 182,8884
#define LSM303DLHC_INT2_SOURCE_A 183,8990
#define LSM303DLHC_INT2_THS_A 184,9089
#define LSM303DLHC_INT2_DURATION_A 185,9191
#define LSM303DLHC_CLICK_CFG_A 187,9294
#define LSM303DLHC_CLICK_SOURCE_A 188,9394
#define LSM303DLHC_CLICK_THS_A 189,9489
#define LSM303DLHC_TIME_LIMIT_A 191,9589
#define LSM303DLHC_TIME_LATENCY_A 192,9680
#define LSM303DLHC_TIME_WINDOW_A 193,9773
#define LSM303DLHC_CRA_REG_M 196,9899
#define LSM303DLHC_CRB_REG_M 197,9991
#define LSM303DLHC_MR_REG_M 198,10083
#define LSM303DLHC_OUT_X_H_M 199,10176
#define LSM303DLHC_OUT_X_L_M 200,10267
#define LSM303DLHC_OUT_Z_H_M 201,10358
#define LSM303DLHC_OUT_Z_L_M 202,10449
#define LSM303DLHC_OUT_Y_H_M 203,10541
#define LSM303DLHC_OUT_Y_L_M 204,10632
#define LSM303DLHC_SR_REG_M 206,10725
#define LSM303DLHC_IRA_REG_M 207,10814
#define LSM303DLHC_IRB_REG_M 208,10900
#define LSM303DLHC_IRC_REG_M 209,10986
#define LSM303DLHC_TEMP_OUT_H_M 211,11074
#define LSM303DLHC_TEMP_OUT_L_M 212,11168
#define ACC_I2C_ADDRESS 217,11510
#define MAG_I2C_ADDRESS 218,11561
#define LSM303DLHC_NORMAL_MODE 223,11669
#define LSM303DLHC_LOWPOWER_MODE 224,11728
#define LSM303DLHC_ODR_1_HZ 232,11868
#define LSM303DLHC_ODR_10_HZ 233,11961
#define LSM303DLHC_ODR_25_HZ 234,12055
#define LSM303DLHC_ODR_50_HZ 235,12149
#define LSM303DLHC_ODR_100_HZ 236,12243
#define LSM303DLHC_ODR_200_HZ 237,12338
#define LSM303DLHC_ODR_400_HZ 238,12433
#define LSM303DLHC_ODR_1620_HZ_LP 239,12528
#define LSM303DLHC_ODR_1344_HZ 240,12647
#define LSM303DLHC_X_ENABLE 249,12860
#define LSM303DLHC_Y_ENABLE 250,12920
#define LSM303DLHC_Z_ENABLE 251,12980
#define LSM303DLHC_AXES_ENABLE 252,13040
#define LSM303DLHC_AXES_DISABLE 253,13100
#define LSM303DLHC_HR_ENABLE 261,13230
#define LSM303DLHC_HR_DISABLE 262,13290
#define LSM303DLHC_FULLSCALE_2G 270,13426
#define LSM303DLHC_FULLSCALE_4G 271,13500
#define LSM303DLHC_FULLSCALE_8G 272,13574
#define LSM303DLHC_FULLSCALE_16G 273,13648
#define LSM303DLHC_BlockUpdate_Continous 281,13800
#define LSM303DLHC_BlockUpdate_Single 282,13885
#define LSM303DLHC_BLE_LSB 290,14103
#define LSM303DLHC_BLE_MSB	291,14211
#define LSM303DLHC_BOOT_NORMALMODE 299,14388
#define LSM303DLHC_BOOT_REBOOTMEMORY 300,14448
#define LSM303DLHC_HPM_NORMAL_MODE_RES 308,14591
#define LSM303DLHC_HPM_REF_SIGNAL 309,14651
#define LSM303DLHC_HPM_NORMAL_MODE 310,14711
#define LSM303DLHC_HPM_AUTORESET_INT 311,14771
#define LSM303DLHC_HPFCF_8 319,14917
#define LSM303DLHC_HPFCF_16 320,14977
#define LSM303DLHC_HPFCF_32 321,15037
#define LSM303DLHC_HPFCF_64 322,15097
#define LSM303DLHC_HIGHPASSFILTER_DISABLE 330,15243
#define LSM303DLHC_HIGHPASSFILTER_ENABLE 331,15303
#define LSM303DLHC_HPF_CLICK_DISABLE 339,15453
#define LSM303DLHC_HPF_CLICK_ENABLE	340,15513
#define LSM303DLHC_HPF_AOI1_DISABLE 348,15660
#define LSM303DLHC_HPF_AOI1_ENABLE	349,15720
#define LSM303DLHC_HPF_AOI2_DISABLE 357,15868
#define LSM303DLHC_HPF_AOI2_ENABLE	358,15928
#define LSM303DLHC_IT1_CLICK 366,16085
#define LSM303DLHC_IT1_AOI1 367,16145
#define LSM303DLHC_IT1_AOI2 368,16205
#define LSM303DLHC_IT1_DRY1 369,16265
#define LSM303DLHC_IT1_DRY2 370,16325
#define LSM303DLHC_IT1_WTM 371,16385
#define LSM303DLHC_IT1_OVERRUN 372,16445
#define LSM303DLHC_IT2_CLICK 380,16609
#define LSM303DLHC_IT2_INT1 381,16669
#define LSM303DLHC_IT2_INT2 382,16729
#define LSM303DLHC_IT2_BOOT 383,16789
#define LSM303DLHC_IT2_ACT 384,16849
#define LSM303DLHC_IT2_HLACTIVE 385,16909
#define LSM303DLHC_OR_COMBINATION 393,17051
#define LSM303DLHC_AND_COMBINATION	394,17151
#define LSM303DLHC_MOV_RECOGNITION 395,17251
#define LSM303DLHC_POS_RECOGNITION	396,17344
#define LSM303DLHC_Z_HIGH 404,17503
#define LSM303DLHC_Z_LOW	405,17592
#define LSM303DLHC_Y_HIGH 406,17679
#define LSM303DLHC_Y_LOW	407,17768
#define LSM303DLHC_X_HIGH 408,17855
#define LSM303DLHC_X_LOW	409,17944
#define LSM303DLHC_Z_DOUBLE_CLICK 417,18105
#define LSM303DLHC_Z_SINGLE_CLICK	418,18194
#define LSM303DLHC_Y_DOUBLE_CLICK 419,18283
#define LSM303DLHC_Y_SINGLE_CLICK	420,18372
#define LSM303DLHC_X_DOUBLE_CLICK 421,18461
#define LSM303DLHC_X_SINGLE_CLICK	422,18550
#define LSM303DLHC_INT1INTERRUPT_DISABLE 430,18721
#define LSM303DLHC_INT1INTERRUPT_ENABLE	431,18781
#define LSM303DLHC_INT1INTERRUPT_LOW_EDGE 439,18925
#define LSM303DLHC_INT1INTERRUPT_HIGH_EDGE 440,18985
#define LSM303DLHC_ODR_0_75_HZ 448,19111
#define LSM303DLHC_ODR_1_5_HZ 449,19209
#define LSM303DLHC_ODR_3_0_HZ 450,19306
#define LSM303DLHC_ODR_7_5_HZ 451,19401
#define LSM303DLHC_ODR_15_HZ 452,19498
#define LSM303DLHC_ODR_30_HZ 453,19594
#define LSM303DLHC_ODR_75_HZ 454,19690
#define LSM303DLHC_ODR_220_HZ 455,19786
#define  LSM303DLHC_FS_1_3_GA 463,19950
#define  LSM303DLHC_FS_1_9_GA 464,20045
#define  LSM303DLHC_FS_2_5_GA 465,20140
#define  LSM303DLHC_FS_4_0_GA 466,20235
#define  LSM303DLHC_FS_4_7_GA 467,20330
#define  LSM303DLHC_FS_5_6_GA 468,20425
#define  LSM303DLHC_FS_8_1_GA 469,20520
#define LSM303DLHC_M_SENSITIVITY_XY_1_3Ga 478,20708
#define LSM303DLHC_M_SENSITIVITY_XY_1_9Ga 479,20834
#define LSM303DLHC_M_SENSITIVITY_XY_2_5Ga 480,20960
#define LSM303DLHC_M_SENSITIVITY_XY_4Ga 481,21086
#define LSM303DLHC_M_SENSITIVITY_XY_4_7Ga 482,21210
#define LSM303DLHC_M_SENSITIVITY_XY_5_6Ga 483,21336
#define LSM303DLHC_M_SENSITIVITY_XY_8_1Ga 484,21462
#define LSM303DLHC_M_SENSITIVITY_Z_1_3Ga 485,21588
#define LSM303DLHC_M_SENSITIVITY_Z_1_9Ga 486,21712
#define LSM303DLHC_M_SENSITIVITY_Z_2_5Ga 487,21836
#define LSM303DLHC_M_SENSITIVITY_Z_4Ga 488,21960
#define LSM303DLHC_M_SENSITIVITY_Z_4_7Ga 489,22082
#define LSM303DLHC_M_SENSITIVITY_Z_5_6Ga 490,22206
#define LSM303DLHC_M_SENSITIVITY_Z_8_1Ga 491,22330
#define LSM303DLHC_CONTINUOS_CONVERSION 499,22520
#define LSM303DLHC_SINGLE_CONVERSION 500,22620
#define LSM303DLHC_SLEEP 501,22716
#define LSM303DLHC_TEMPSENSOR_ENABLE 509,22897
#define LSM303DLHC_TEMPSENSOR_DISABLE 510,22989

../driver/src/f3d_mag.c,53
void f3d_mag_init(41,560
void f3d_mag_read(56,1035

../driver/src/f3d_led.c,165
static int leds[leds31,334
void f3d_led_init(34,463
void f3d_led_on(53,1064
void f3d_led_off(61,1247
void f3d_led_all_on(69,1430
void f3d_led_all_off(74,1511

../driver/src/f3d_button.c,63
void f3d_button_init(50,1121
uint8_t f3d_button_read(62,1467

../driver/src/f3d_gyro.c,201
void f3d_gyro_interface_init(49,1116
void f3d_gyro_init(101,3170
void f3d_gyro_read(130,3876
void f3d_gyro_write(154,4690
static uint8_t f3d_gyro_sendbyte(170,5127
void f3d_gyro_getdata(179,5484

../driver/src/f3d_accel.c,57
void f3d_accel_init(40,565
void f3d_accel_read(56,1171

../driver/src/f3d_delay.c,19
void delay(38,543

../driver/src/f3d_nunchuk.c,92
#define NUNCHUK_ADDRESS 41,590
void f3d_nunchuk_init(43,620
void f3d_nunchuk_read(53,868

../driver/src/f3d_i2c.c,121
void f3d_i2c1_init(40,561
void f3d_i2c1_read(71,1738
void f3d_i2c1_write(95,2979
void f3d_i2c1_read_nunchuk 114,3611

../driver/src/glcdfont.c,32
const uint8_t ASCII[ASCII3,21

../driver/src/f3d_i2c.h,84
void f3d_i2c1_init(39,538
void f3d_i2c1_read(70,1715
void f3d_i2c1_write(94,2956

../driver/src/f3d_uart.c,93
void f3d_uart_init(40,563
int putchar(75,1750
int getchar(80,1876
int getchar_nb(88,2031

../driver/src/f3d_lcd_sd.c,664
static uint8_t madctlcurrent 40,591
void f3d_lcd_sd_interface_init(42,647
struct lcd_cmdBuf 102,2856
  uint8_t command;103,2876
  uint8_t delay;104,2895
  uint8_t len;105,2912
  uint8_t data 106,2927
static const struct lcd_cmdBuf initializers[initializers109,2952
void f3d_lcd_init(160,4846
static void LcdWrite(188,5606
static void LcdWrite16(199,5929
int spiReadWrite(206,6164
int spiReadWrite16(230,6699
void f3d_lcd_setAddrWindow 257,7366
void f3d_lcd_pushColor(273,7849
static void f3d_lcd_writeCmd(277,7933
void f3d_lcd_fillScreen(281,8002
void f3d_lcd_drawPixel(291,8254
void f3d_lcd_drawChar(297,8463
void f3d_lcd_drawString(315,8892

../driver/inc/f3d_nunchuk.h,246
typedef struct nunchuk_data 38,547
  unsigned char jx;39,578
  unsigned char jy;40,598
  unsigned short ax;41,618
  unsigned short ay;42,639
  unsigned short az;43,660
  unsigned char c;44,681
  unsigned char z;45,700
} nunchuk_t;46,719

../driver/inc/f3d_gyro.h,180
#define L3G_Sensitivity_250dps 49,1117
#define L3G_Sensitivity_500dps 50,1167
#define L3G_Sensitivity_2000dps 51,1217
#define GYRO_CS_LOW(53,1268
#define GYRO_CS_HIGH(54,1327

../driver/inc/f3d_lcd_sd.h,1059
#define SPI_SLOW 38,545
#define SPI_MEDIUM 39,598
#define SPI_FAST 40,652
#define LCD_RS_CONTROL(42,705
#define LCD_RS_DATA(43,766
#define GPIO_PIN_DC 44,821
#define LCD_RESET_ASSERT(46,854
#define LCD_RESET_DEASSERT(47,918
#define GPIO_PIN_RST 48,981
#define LCD_BKL_ON(50,1015
#define LCD_BKL_OFF(51,1073
#define LCD_CS_ASSERT(53,1130
#define LCD_CS_DEASSERT(54,1191
#define GPIO_PIN_SCE 55,1251
#define ST7735_CASET 57,1289
#define ST7735_RASET 58,1315
#define ST7735_MADCTL 59,1341
#define ST7735_COLMOD 60,1368
#define ST7735_RAMWR 61,1395
#define ST7735_RAMRD 62,1421
#define MADVAL(64,1448
#define MADCTLGRAPHICS 66,1484
#define ST7735_width 68,1512
#define ST7735_height 69,1537
#define LCDSPEED 71,1564
#define SPILCD 72,1590
#define LCD_PORT 73,1610
#define LOW 75,1634
#define HIGH 76,1648
#define LCD_C 77,1663
#define LCD_D 78,1681
#define BLACK 80,1701
#define BLUE 81,1722
#define GREEN 82,1742
#define CYAN 83,1763
#define RED 84,1783
#define MAGENTA 85,1802
#define YELLOW 86,1825
#define WHITE 87,1847

../driver/inc/f3d_i2c.h,0

../driver/inc/f3d_uart.h,0

../driver/inc/f3d_accel.h,0

../driver/inc/f3d_button.h,0

../driver/inc/f3d_mag.h,0

../driver/inc/f3d_delay.h,0

../driver/inc/f3d_led.h,0

../driver/inc/glcdfont.h,0

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_conf.h,99
#define __STM32F30X_CONF_H30,1252
  #define assert_param(73,2918
  #define assert_param(77,3156

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.h,25
#define __MAIN_H30,1230

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.c,275
void NMI_Handler(57,2332
void HardFault_Handler(66,2468
void MemManage_Handler(79,2698
void BusFault_Handler(92,2927
void UsageFault_Handler(105,3153
void SVC_Handler(118,3378
void DebugMon_Handler(127,3517
void PendSV_Handler(136,3655
void SysTick_Handler(145,3789

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/system_stm32f30x.c,261
#define VECT_TAB_OFFSET 104,4528
#define PLL_SOURCE_HSE_BYPASS 111,4976
  uint32_t SystemCoreClock 130,5415
  __I uint8_t AHBPrescTable[AHBPrescTable132,5457
void SystemInit(159,5975
void SystemCoreClockUpdate 238,9218
static void SetSysClock(290,11025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.h,33
#define __STM32F30X_IT_H30,1278

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/TrueSTUDIO/GPIO_IOToggle/syscalls.c,538
extern int __io_putchar(42,1312
extern int __io_getchar(43,1368
char *__env[__env47,1464
char **environ environ48,1489
void initialise_monitor_handles(52,1535
int _getpid(56,1578
int _kill(61,1617
void _exit 67,1685
int _read 73,1784
int _write(85,1949
caddr_t _sbrk(96,2113
int _close(119,2504
int _fstat(125,2549
int _isatty(131,2633
int _lseek(136,2676
int _open(141,2736
int _wait(147,2832
int _unlink(153,2895
int _times(159,2959
int _stat(164,3009
int _link(170,3094
int _fork(176,3166
int _execve(182,3222

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.c,125
#define BSRR_VAL 41,1509
GPIO_InitTypeDef        GPIO_InitStructure;44,1698
int main(53,1983
void assert_failed(141,4712

newlib_stubs.c,430
#undef errno24,525
char *__env[__env32,695
char **environ environ33,719
void _exit(37,787
int _close(44,873
int _execve(51,1021
int _fork(60,1203
int _fstat(70,1521
int _getpid(80,1776
int _isatty(88,1924
int _kill(106,2199
int _link(116,2351
int _lseek(125,2486
caddr_t _sbrk(134,2632
int _read(166,3353
int _stat(196,3886
clock_t _times(206,4061
int _unlink(214,4186
int _wait(223,4314
int _write(233,4556

main.c,235
#define TIMER 39,639
void putstring(43,682
int main(50,780
void assert_failed(85,1398
void strategy(92,1533
  enum {RUN,RUN93,1555
  enum {RUN, PAUSE_BUTTON,93,1555
  enum {RUN, PAUSE_BUTTON, PAUSE_SERIAL}PAUSE_SERIAL93,1555

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dbgmcu.c,210
#define IDCODE_DEVID_MASK 45,1739
uint32_t DBGMCU_GetREVID(73,2714
uint32_t DBGMCU_GetDEVID(83,2893
void DBGMCU_Config(115,4004
void DBGMCU_APB1PeriphConfig(152,5679
void DBGMCU_APB2PeriphConfig(181,6814

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_wwdg.c,341
#define CFR_WDGTB_MASK 103,4730
#define CFR_W_MASK 104,4780
#define BIT_MASK 105,4830
void WWDG_DeInit(133,5855
void WWDG_SetPrescaler(149,6456
void WWDG_SetWindowValue(168,7045
void WWDG_EnableIT(191,7631
void WWDG_SetCounter(203,7940
void WWDG_Enable(235,8896
FlagStatus WWDG_GetFlagStatus(263,9664
void WWDG_ClearFlag(283,9977

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_misc.c,210
#define AIRCR_VECTKEY_MASK 71,3045
void NVIC_PriorityGroupConfig(100,4582
void NVIC_Init(118,5324
void NVIC_SetVectorTable(161,7164
void NVIC_SystemLPConfig(180,7870
void SysTick_CLKSourceConfig(204,8607

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_flash.c,1227
#define RDPRT_MASK 91,3966
#define WRP01_MASK 92,4025
#define WRP23_MASK 93,4084
void FLASH_SetLatency(131,5666
void FLASH_HalfCycleAccessCmd(157,6461
void FLASH_PrefetchBufferCmd(178,6960
void FLASH_Unlock(228,8656
void FLASH_Lock(243,8955
FLASH_Status FLASH_ErasePage(261,9786
FLASH_Status FLASH_EraseAllPages(299,11030
FLASH_Status FLASH_ProgramWord(334,12252
FLASH_Status FLASH_ProgramHalfWord(392,14108
void FLASH_OB_Unlock(483,18211
void FLASH_OB_Lock(498,18526
void FLASH_OB_Launch(509,18753
FLASH_Status FLASH_OB_Erase(522,19186
FLASH_Status FLASH_OB_EnableWRP(592,21450
FLASH_Status FLASH_OB_RDPConfig(651,23489
FLASH_Status FLASH_OB_UserConfig(716,25725
FLASH_Status FLASH_OB_BOOTConfig(760,27110
FLASH_Status FLASH_OB_VDDAConfig(802,28448
FLASH_Status FLASH_OB_SRAMParityConfig(844,29746
FLASH_Status FLASH_OB_WriteUser(890,31685
FLASH_Status FLASH_ProgramOptionByteData(934,33265
uint8_t FLASH_OB_GetUser(965,34185
uint32_t FLASH_OB_GetWRP(976,34456
FlagStatus FLASH_OB_GetRDP(987,34757
void FLASH_ITConfig(1027,35831
FlagStatus FLASH_GetFlagStatus(1055,36762
void FLASH_ClearFlag(1083,37559
FLASH_Status FLASH_GetStatus(1098,37950
FLASH_Status FLASH_WaitForLastOperation(1134,38851

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_pwr.c,559
#define PWR_OFFSET 51,1967
#define CR_OFFSET 56,2093
#define DBP_BitNumber 57,2147
#define CR_DBP_BB 58,2186
#define PVDE_BitNumber 61,2318
#define CR_PVDE_BB 62,2357
#define CR_DS_MASK 67,2556
#define CR_PLS_MASK 68,2613
void PWR_DeInit(100,3829
void PWR_BackupAccessCmd(114,4335
void PWR_PVDLevelConfig(158,6171
void PWR_PVDCmd(183,6757
void PWR_WakeUpPinCmd(219,8005
void PWR_EnterSleepMode(351,14131
void PWR_EnterSTOPMode(391,15844
void PWR_EnterSTANDBYMode(438,17306
FlagStatus PWR_GetFlagStatus(488,19037
void PWR_ClearFlag(514,19645

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rtc.c,2336
#define RTC_TR_RESERVED_MASK 255,13923
#define RTC_DR_RESERVED_MASK 256,13979
#define RTC_INIT_MASK 257,14036
#define RTC_RSF_MASK 258,14094
#define RTC_FLAGS_MASK 259,14150
#define INITMODE_TIMEOUT 266,14705
#define SYNCHRO_TIMEOUT 267,14763
#define RECALPF_TIMEOUT 268,14821
#define SHPF_TIMEOUT 269,14879
ErrorStatus RTC_DeInit(326,18026
ErrorStatus RTC_Init(409,20474
void RTC_StructInit(455,21772
void RTC_WriteProtectionCmd(477,22611
ErrorStatus RTC_EnterInitMode(504,23370
void RTC_ExitInitMode(549,24545
ErrorStatus RTC_WaitForSynchro(571,25578
ErrorStatus RTC_RefClockCmd(622,26861
void RTC_BypassShadowCmd(670,28021
ErrorStatus RTC_SetTime(724,29682
void RTC_TimeStructInit(828,32696
void RTC_GetTime(847,33401
uint32_t RTC_GetSubSecond(880,34726
ErrorStatus RTC_SetDate(905,35600
void RTC_DateStructInit(996,38294
void RTC_GetDate(1015,39013
void RTC_SetAlarm(1075,41482
void RTC_AlarmStructInit(1186,45722
void RTC_GetAlarm(1216,47031
ErrorStatus RTC_AlarmCmd(1270,49570
void RTC_AlarmSubSecondConfig(1364,53974
uint32_t RTC_GetAlarmSubSecond(1405,55234
void RTC_WakeUpClockConfig(1453,56878
void RTC_SetWakeUpCounter(1480,57724
uint32_t RTC_GetWakeUpCounter(1501,58276
ErrorStatus RTC_WakeUpCmd(1513,58589
void RTC_DayLightSavingConfig(1589,60830
uint32_t RTC_GetStoreOperation(1616,61669
void RTC_OutputConfig(1654,63164
void RTC_CalibOutputCmd(1697,64439
void RTC_CalibOutputConfig(1729,65373
ErrorStatus RTC_SmoothCalibConfig(1765,66923
void RTC_TimeStampCmd(1841,69492
void RTC_GetTimeStamp(1885,70967
uint32_t RTC_GetTimeStampSubSecond(1929,73137
void RTC_TamperTriggerConfig(1967,74600
void RTC_TamperCmd(1997,75649
void RTC_TamperFilterConfig(2028,76790
void RTC_TamperSamplingFreqConfig(2062,78745
void RTC_TamperPinsPrechargeDuration(2085,79863
void RTC_TimeStampOnTamperDetectionCmd(2105,80604
void RTC_TamperPullUpCmd(2128,81246
void RTC_WriteBackupRegister(2169,82485
uint32_t RTC_ReadBackupRegister(2190,83100
void RTC_OutputTypeConfig(2230,84306
ErrorStatus RTC_SynchroShiftConfig(2268,85723
void RTC_ITConfig(2384,90413
FlagStatus RTC_GetFlagStatus(2434,92382
void RTC_ClearFlag(2472,93490
ITStatus RTC_GetITStatus(2494,94398
void RTC_ClearITPendingBit(2536,95762
static uint8_t RTC_ByteToBcd2(2559,96347
static uint8_t RTC_Bcd2ToByte(2577,96681

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_can.c,1315
#define MCR_DBF 86,4113
#define TMIDxR_TXRQ 89,4229
#define FMR_FINIT 92,4351
#define INAK_TIMEOUT 95,4455
#define SLAK_TIMEOUT 97,4534
#define CAN_FLAGS_TSR 100,4615
#define CAN_FLAGS_RF1R 102,4696
#define CAN_FLAGS_RF0R 104,4777
#define CAN_FLAGS_MSR 106,4857
#define CAN_FLAGS_ESR 108,4937
#define CAN_TXMAILBOX_0 111,5018
#define CAN_TXMAILBOX_1 112,5061
#define CAN_TXMAILBOX_2 113,5104
#define CAN_MODE_MASK 115,5150
void CAN_DeInit(152,6845
uint8_t CAN_Init(172,7626
void CAN_FilterInit(309,11444
void CAN_StructInit(400,15080
void CAN_SlaveStartBank(443,16353
void CAN_DBGFreeze(468,17226
void CAN_TTComModeCmd(497,18181
uint8_t CAN_Transmit(551,20033
uint8_t CAN_TransmitStatus(623,22811
void CAN_CancelTransmit(677,24505
void CAN_Receive(724,25980
void CAN_FIFORelease(773,27928
uint8_t CAN_MessagePending(796,28592
uint8_t CAN_OperatingModeRequest(846,30088
uint8_t CAN_Sleep(927,32248
uint8_t CAN_WakeUp(952,32990
uint8_t CAN_GetLastErrorCode(1014,35147
uint8_t CAN_GetReceiveErrorCounter(1039,36071
uint8_t CAN_GetLSBTransmitErrorCounter(1059,36616
void CAN_ITConfig(1218,45281
FlagStatus CAN_GetFlagStatus(1258,46931
void CAN_ClearFlag(1358,49793
ITStatus CAN_GetITStatus(1418,51974
void CAN_ClearITPendingBit(1522,55617
static ITStatus CheckITStatus(1600,58039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_syscfg.c,825
#define CFGR1_CLEAR_MASK 63,2521
#define SYSCFG_OFFSET 66,2665
#define CFGR1_OFFSET 70,2806
#define USBITRMP_BitNumber 71,2867
#define CFGR1_USBITRMP_BB 72,2911
#define CFGR2_OFFSET 76,3092
#define BYPADDRPAR_BitNumber 77,3153
#define CFGR1_BYPADDRPAR_BB 78,3197
void SYSCFG_DeInit(108,4373
void SYSCFG_MemoryRemapConfig(134,5383
void SYSCFG_DMAChannelRemapConfig(175,7286
void SYSCFG_TriggerRemapConfig(205,8423
void SYSCFG_EncoderRemapConfig(235,9585
void SYSCFG_USBInterruptLineRemapCmd(261,10742
void SYSCFG_I2CFastModePlusConfig(293,12596
void SYSCFG_ITConfig(325,13830
void SYSCFG_EXTILineConfig(351,14661
void SYSCFG_BreakConfig(375,15832
void SYSCFG_BypassParityCheckDisable(390,16264
void SYSCFG_SRAMWRPEnable(403,16696
FlagStatus SYSCFG_GetFlagStatus(419,17262
void SYSCFG_ClearFlag(448,18009

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_adc.c,2777
#define CFGR_CLEAR_Mask 92,4083
#define JSQR_CLEAR_Mask 95,4171
#define CCR_CLEAR_MASK 98,4254
#define JDR_Offset 101,4349
void ADC_DeInit(139,5885
void ADC_Init(168,6895
void ADC_StructInit(218,9008
void ADC_InjectedInit(239,10029
void ADC_InjectedStructInit(276,12072
void ADC_CommonInit(295,13156
void ADC_CommonStructInit(353,15331
void ADC_Cmd(379,16223
void ADC_StartCalibration(402,16787
uint32_t ADC_GetCalibrationValue(416,17126
void ADC_SetCalibrationValue(430,17502
void ADC_SelectCalibrationMode(448,18225
FlagStatus ADC_GetCalibrationStatus(464,18766
void ADC_DisableCmd(489,19392
FlagStatus ADC_GetDisableCmdStatus(504,19789
void ADC_VoltageRegulatorCmd(532,20537
void ADC_SelectDifferentialMode(576,22239
void ADC_SelectQueueOfContextMode(602,23028
void ADC_AutoDelayCmd(627,23721
void ADC_AnalogWatchdogCmd(694,26452
void ADC_AnalogWatchdog1ThresholdsConfig(719,27434
void ADC_AnalogWatchdog2ThresholdsConfig(744,28424
void ADC_AnalogWatchdog3ThresholdsConfig(768,29317
void ADC_AnalogWatchdog1SingleChannelConfig(808,31041
void ADC_AnalogWatchdog2SingleChannelConfig(849,32839
void ADC_AnalogWatchdog3SingleChannelConfig(890,34633
void ADC_TempSensorCmd(948,36897
void ADC_VrefintCmd(989,37928
void ADC_VbatCmd(1030,38914
void ADC_RegularChannelConfig(1162,44082
void ADC_RegularChannelSequencerLengthConfig(1269,47732
void ADC_ExternalTriggerConfig(1309,50060
void ADC_StartConversion(1326,50768
FlagStatus ADC_GetStartConversionStatus(1340,51170
void ADC_StopConversion(1365,51798
void ADC_DiscModeChannelCountConfig(1383,52326
void ADC_DiscModeCmd(1410,53298
uint16_t ADC_GetConversionValue(1432,53966
uint32_t ADC_GetDualModeConversionValue(1449,54694
void ADC_SetChannelOffset1(1497,56484
void ADC_SetChannelOffset2(1540,58320
void ADC_SetChannelOffset3(1583,60156
void ADC_SetChannelOffset4(1626,61992
void ADC_ChannelOffset1Cmd(1649,62755
void ADC_ChannelOffset2Cmd(1674,63422
void ADC_ChannelOffset3Cmd(1699,64089
void ADC_ChannelOffset4Cmd(1724,64756
void ADC_DMACmd(1775,66496
void ADC_DMAConfig(1799,67204
void ADC_InjectedChannelConfig(1880,70916
void ADC_InjectedSequencerLengthConfig(1943,73156
void ADC_ExternalTriggerInjectedConfig(1990,75930
void ADC_StartInjectedConversion(2010,76864
void ADC_StopInjectedConversion(2025,77336
FlagStatus ADC_GetStartInjectedConversionStatus(2039,77771
void ADC_AutoInjectedConvCmd(2068,78603
void ADC_InjectedDiscModeCmd(2094,79461
uint16_t ADC_GetInjectedConversionValue(2122,80498
void ADC_ITConfig(2255,86742
FlagStatus ADC_GetFlagStatus(2292,88206
void ADC_ClearFlag(2332,89681
FlagStatus ADC_GetCommonFlagStatus(2370,91849
void ADC_ClearCommonFlag(2431,94383
ITStatus ADC_GetITStatus(2467,95944
void ADC_ClearITPendingBit(2507,97537

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_gpio.c,430
void GPIO_DeInit(121,5318
void GPIO_Init(174,7048
void GPIO_StructInit(229,9126
void GPIO_PinLockConfig(250,10040
uint8_t GPIO_ReadInputDataBit(296,11298
uint16_t GPIO_ReadInputData(320,11892
uint8_t GPIO_ReadOutputDataBit(337,12477
uint16_t GPIO_ReadOutputData(361,13082
void GPIO_SetBits(378,13647
void GPIO_ResetBits(396,14255
void GPIO_WriteBit(418,15106
void GPIO_Write(442,15760
void GPIO_PinAFConfig(498,18218

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_opamp.c,678
#define OPAMP_CSR_DEFAULT_MASK 109,4557
#define OPAMP_CSR_TIMERMUX_MASK 110,4631
#define OPAMP_CSR_TRIMMING_MASK 111,4705
void OPAMP_DeInit(144,6046
void OPAMP_Init(164,7026
void OPAMP_StructInit(192,8122
void OPAMP_PGAConfig(209,8858
void OPAMP_VrefConfig(239,10241
void OPAMP_VrefConnectNonInvertingInput(271,11399
void OPAMP_VrefConnectADCCmd(297,12403
void OPAMP_TimerControlledMuxConfig(331,13906
void OPAMP_TimerControlledMuxCmd(364,15400
void OPAMP_Cmd(393,16478
uint32_t OPAMP_GetOutputLevel(424,17722
void OPAMP_OffsetTrimModeSelect(458,18846
void OPAMP_OffsetTrimConfig(484,20010
void OPAMP_StartCalibration(517,21293
void OPAMP_LockConfig(562,22797

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_iwdg.c,299
#define KR_KEY_RELOAD 108,5654
#define KR_KEY_ENABLE 109,5699
void IWDG_WriteAccessCmd(140,6998
void IWDG_SetPrescaler(160,7776
void IWDG_SetReload(173,8125
void IWDG_ReloadCounter(186,8454
void IWDG_SetWindowValue(197,8682
void IWDG_Enable(225,9368
FlagStatus IWDG_GetFlagStatus(255,10249

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_usart.c,1940
#define CR1_CLEAR_MASK 97,4398
#define CR2_CLOCK_CLEAR_MASK 102,4696
#define CR3_CLEAR_MASK 106,4928
#define IT_MASK 109,5042
void USART_DeInit(173,8261
void USART_Init(217,9686
void USART_StructInit(338,14133
void USART_ClockInit(359,15103
void USART_ClockStructInit(389,16563
void USART_Cmd(406,17305
void USART_DirectionModeCmd(436,18432
void USART_OverSampling8Cmd(468,19634
void USART_OneBitMethodCmd(496,20650
void USART_MSBFirstCmd(526,21781
void USART_DataInvCmd(560,23175
void USART_InvPinCmd(596,24680
void USART_SWAPPinCmd(629,25975
void USART_ReceiverTimeOutCmd(655,26867
void USART_SetReceiverTimeOut(682,27752
void USART_SetPrescaler(705,28673
void USART_STOPModeCmd(754,30361
void USART_StopModeWakeUpSourceConfig(787,31624
void USART_AutoBaudRateCmd(838,33796
void USART_AutoBaudRateConfig(872,35131
void USART_SendData(915,36782
uint16_t USART_ReceiveData(931,37314
void USART_SetAddress(981,39477
void USART_MuteModeCmd(1000,40177
void USART_MuteModeWakeUpConfig(1028,41219
void USART_AddressDetectionConfig(1048,42075
void USART_LINBreakDetectLengthConfig(1113,45122
void USART_LINCmd(1131,45847
void USART_HalfDuplexCmd(1189,48162
void USART_SetGuardTime(1270,51660
void USART_SmartCardCmd(1289,52346
void USART_SmartCardNACKCmd(1314,53193
void USART_SetAutoRetryCount(1338,54046
void USART_SetBlockLength(1356,54771
void USART_IrDAConfig(1419,57707
void USART_IrDACmd(1437,58366
void USART_DECmd(1495,60680
void USART_DEPolarityConfig(1522,61633
void USART_SetDEAssertionTime(1540,62335
void USART_SetDEDeassertionTime(1560,63226
void USART_DMACmd(1607,65252
void USART_DMAReceptionErrorConfig(1640,66622
void USART_ITConfig(1773,74422
void USART_RequestCmd(1827,76212
void USART_OverrunDetectionConfig(1860,77508
FlagStatus USART_GetFlagStatus(1902,79646
void USART_ClearFlag(1953,81777
ITStatus USART_GetITStatus(1984,83305
void USART_ClearITPendingBit(2056,86013

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_i2c.c,1646
#define CR1_CLEAR_MASK 94,4336
#define CR2_CLEAR_MASK 95,4429
#define TIMING_CLEAR_MASK 96,4522
#define ERROR_IT_MASK 97,4618
#define TC_IT_MASK 98,4717
void I2C_DeInit(145,6852
void I2C_Init(174,7783
void I2C_StructInit(253,10871
void I2C_Cmd(279,11950
void I2C_SoftwareResetCmd(302,12538
void I2C_ITConfig(334,13802
void I2C_StretchClockCmd(360,14553
void I2C_StopModeCmd(385,15250
void I2C_DualAddressCmd(410,15949
void I2C_OwnAddress2Config(444,17221
void I2C_GeneralCallCmd(474,18178
void I2C_SlaveByteControlCmd(499,18873
void I2C_SlaveAddressConfig(524,19629
void I2C_10BitAddressingModeCmd(553,20539
void I2C_AutoEndCmd(618,23169
void I2C_ReloadCmd(643,23852
void I2C_NumberOfBytesConfig(667,24514
void I2C_MasterRequestConfig(696,25470
void I2C_GenerateSTART(722,26263
void I2C_GenerateSTOP(747,26979
void I2C_10BitAddressHeaderCmd(774,27845
void I2C_AcknowledgeConfig(799,28550
uint8_t I2C_GetAddressMatched(822,29158
uint16_t I2C_GetTransferDirection(836,29606
void I2C_TransferHandling(880,31349
void I2C_SMBusAlertCmd(951,34249
void I2C_ClockTimeoutCmd(976,34953
void I2C_ExtendedClockTimeoutCmd(1001,35714
void I2C_IdleClockTimeoutCmd(1027,36488
void I2C_TimeoutAConfig(1052,37225
void I2C_TimeoutBConfig(1079,38008
void I2C_CalculatePEC(1107,38824
void I2C_PECRequestCmd(1132,39526
uint8_t I2C_GetPEC(1155,40143
uint32_t I2C_ReadRegister(1201,41764
void I2C_SendData(1244,43144
uint8_t I2C_ReceiveData(1258,43567
void I2C_DMACmd(1301,45234
FlagStatus I2C_GetFlagStatus(1421,51402
void I2C_ClearFlag(1465,52700
ITStatus I2C_GetITStatus(1495,53927
void I2C_ClearITPendingBit(1559,55759

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dac.c,808
#define CR_CLEAR_MASK 118,5841
#define DUAL_SWTRIG_SET 121,5940
#define DUAL_SWTRIG_RESET 122,5999
#define DHR12R1_OFFSET 125,6089
#define DHR12R2_OFFSET 126,6148
#define DHR12RD_OFFSET 127,6207
#define DOR_OFFSET 130,6295
void DAC_DeInit(158,7302
void DAC_Init(177,8024
void DAC_StructInit(213,9686
void DAC_Cmd(237,10783
void DAC_SoftwareTriggerCmd(265,11661
void DAC_DualSoftwareTriggerCmd(289,12453
void DAC_WaveGenerationCmd(320,13525
void DAC_SetChannel1Data(349,14599
void DAC_SetChannel2Data(374,15487
void DAC_SetDualChannelData(402,16616
uint16_t DAC_GetDataOutputValue(436,17622
void DAC_DMACmd(481,19210
void DAC_ITConfig(529,20908
FlagStatus DAC_GetFlagStatus(561,22099
void DAC_ClearFlag(594,23117
ITStatus DAC_GetITStatus(617,24095
void DAC_ClearITPendingBit(655,25311

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_spi.c,1240
#define CR1_CLEAR_MASK 138,7406
#define CR2_LDMA_MASK 139,7455
#define I2SCFGR_CLEAR_MASK 141,7506
void SPI_I2S_DeInit(190,10153
void SPI_StructInit(226,11178
void SPI_Init(257,12558
void I2S_StructInit(354,17167
void I2S_Init(391,18661
void SPI_Cmd(494,22313
void SPI_TIModeCmd(524,23347
void I2S_Cmd(550,24157
void SPI_DataSizeConfig(587,25654
void SPI_RxFIFOThresholdConfig(614,26641
void SPI_BiDirectionalLineConfig(636,27492
void SPI_NSSInternalSoftwareConfig(664,28458
void I2S_FullDuplexConfig(701,29975
void SPI_SSOutputCmd(752,31933
void SPI_NSSPulseModeCmd(781,32970
void SPI_SendData8(830,34618
void SPI_I2S_SendData16(850,35182
uint8_t SPI_ReceiveData8(863,35565
uint16_t SPI_I2S_ReceiveData16(882,36123
void SPI_CRCLengthConfig(964,40681
void SPI_CalculateCRC(984,41330
void SPI_TransmitCRC(1007,41922
uint16_t SPI_GetCRC(1025,42570
uint16_t SPI_GetCRCPolynomial(1051,43226
void SPI_I2S_DMACmd(1088,44518
void SPI_LastDMATransferCmd(1125,46117
void SPI_I2S_ITConfig(1224,51088
uint16_t SPI_GetTransmissionFIFOStatus(1260,52219
uint16_t SPI_GetReceptionFIFOStatus(1275,52847
FlagStatus SPI_I2S_GetFlagStatus(1298,53907
void SPI_I2S_ClearFlag(1334,55284
ITStatus SPI_I2S_GetITStatus(1358,56359

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_exti.c,302
#define EXTI_LINENONE 95,4601
void EXTI_DeInit(124,5631
void EXTI_Init(154,6655
void EXTI_StructInit(213,9244
void EXTI_GenerateSWInterrupt(228,9808
FlagStatus EXTI_GetFlagStatus(262,10967
void EXTI_ClearFlag(286,11608
ITStatus EXTI_GetITStatus(300,12124
void EXTI_ClearITPendingBit(328,12968

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_crc.c,482
void CRC_DeInit(95,3751
void CRC_ResetDR(114,4257
void CRC_PolynomialSizeSelect(130,4798
void CRC_ReverseInputDataSelect(159,5783
void CRC_ReverseOutputDataCmd(185,6544
void CRC_SetInitRegister(208,7157
void CRC_SetPolynomial(218,7393
uint32_t CRC_CalcCRC(244,8061
uint32_t CRC_CalcCRC16bits(256,8319
uint32_t CRC_CalcCRC8bits(268,8594
uint32_t CRC_CalcBlockCRC(281,8971
uint32_t CRC_GetCRC(297,9284
void CRC_SetIDRegister(323,9970
uint8_t CRC_GetIDRegister(333,10204

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_comp.c,284
#define COMP_CSR_CLEAR_MASK 180,11467
void COMP_DeInit(213,12795
void COMP_Init(241,14332
void COMP_StructInit(283,16601
void COMP_Cmd(310,17977
void COMP_SwitchCmd(340,19121
uint32_t COMP_GetOutputLevel(376,20617
void COMP_WindowCmd(433,22653
void COMP_LockConfig(478,24169

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_dma.c,893
#define CCR_CLEAR_MASK 87,4291
#define FLAG_Mask 88,4381
#define DMA1_CHANNEL1_IT_MASK 92,4504
#define DMA1_CHANNEL2_IT_MASK 93,4613
#define DMA1_CHANNEL3_IT_MASK 94,4722
#define DMA1_CHANNEL4_IT_MASK 95,4831
#define DMA1_CHANNEL5_IT_MASK 96,4940
#define DMA1_CHANNEL6_IT_MASK 97,5049
#define DMA1_CHANNEL7_IT_MASK 98,5158
#define DMA2_CHANNEL1_IT_MASK 101,5318
#define DMA2_CHANNEL2_IT_MASK 102,5427
#define DMA2_CHANNEL3_IT_MASK 103,5536
#define DMA2_CHANNEL4_IT_MASK 104,5645
#define DMA2_CHANNEL5_IT_MASK 105,5754
void DMA_DeInit(141,7382
void DMA_Init(235,10282
void DMA_StructInit(293,12960
void DMA_Cmd(328,14562
void DMA_SetCurrDataCounter(387,17065
uint16_t DMA_GetCurrDataCounter(405,17777
void DMA_ITConfig(481,21407
FlagStatus DMA_GetFlagStatus(561,25454
void DMA_ClearFlag(657,29685
ITStatus DMA_GetITStatus(736,33785
void DMA_ClearITPendingBit(832,38196

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_tim.c,4248
#define SMCR_ETR_MASK 136,6349
#define CCMR_OFFSET 137,6397
#define CCER_CCE_SET 138,6444
#define	CCER_CCNE_SET 139,6493
#define CCMR_OC13M_MASK 140,6541
#define CCMR_OC24M_MASK 141,6592
void TIM_DeInit(199,9207
void TIM_TimeBaseInit(267,11409
void TIM_TimeBaseStructInit(319,13111
void TIM_PrescalerConfig(339,14068
void TIM_CounterModeConfig(362,15090
void TIM_SetCounter(388,15806
void TIM_SetAutoreload(403,16261
uint32_t TIM_GetCounter(417,16666
uint16_t TIM_GetPrescaler(431,17045
void TIM_UpdateDisableConfig(447,17529
void TIM_UpdateRequestConfig(476,18580
void TIM_UIFRemap(502,19409
void TIM_ARRPreloadConfig(527,20146
void TIM_SelectOnePulseMode(554,20933
void TIM_SetClockDivision(577,21706
void TIM_Cmd(598,22337
void TIM_OC1Init(676,25488
void TIM_OC2Init(756,28449
void TIM_OC3Init(837,31563
void TIM_OC4Init(917,34656
void TIM_OC5Init(982,36948
void TIM_OC6Init(1046,39210
void TIM_SelectGC5C1(1110,41425
void TIM_SelectGC5C2(1136,42161
void TIM_SelectGC5C3(1163,42899
void TIM_OCStructInit(1187,43508
void TIM_SelectOCxM(1229,45506
void TIM_SetCompare1(1275,46894
void TIM_SetCompare2(1291,47373
void TIM_SetCompare3(1306,47837
void TIM_SetCompare4(1321,48301
void TIM_SetCompare5(1336,48753
void TIM_SetCompare6(1351,49205
void TIM_ForcedOC1Config(1369,49934
void TIM_ForcedOC2Config(1398,50935
void TIM_ForcedOC3Config(1426,51934
void TIM_ForcedOC4Config(1455,52918
void TIM_ForcedOC5Config(1483,53908
void TIM_ForcedOC6Config(1511,54892
void TIM_OC1PreloadConfig(1539,55820
void TIM_OC2PreloadConfig(1569,56757
void TIM_OC3PreloadConfig(1598,57693
void TIM_OC4PreloadConfig(1627,58612
void TIM_OC5PreloadConfig(1656,59539
void TIM_OC6PreloadConfig(1685,60461
void TIM_OC1FastConfig(1714,61448
void TIM_OC2FastConfig(1745,62434
void TIM_OC3FastConfig(1775,63422
void TIM_OC4FastConfig(1805,64393
void TIM_ClearOC1Ref(1835,65391
void TIM_ClearOC2Ref(1865,66345
void TIM_ClearOC3Ref(1894,67299
void TIM_ClearOC4Ref(1923,68236
void TIM_ClearOC5Ref(1952,69181
void TIM_ClearOC6Ref(1981,70121
void TIM_SelectOCREFClear(2010,71141
void TIM_OC1PolarityConfig(2030,71944
void TIM_OC1NPolarityConfig(2057,72805
void TIM_OC2PolarityConfig(2084,73681
void TIM_OC2NPolarityConfig(2111,74547
void TIM_OC3PolarityConfig(2138,75424
void TIM_OC3NPolarityConfig(2165,76288
void TIM_OC4PolarityConfig(2192,77168
void TIM_OC5PolarityConfig(2219,78028
void TIM_OC6PolarityConfig(2246,78888
void TIM_CCxCmd(2279,80089
void TIM_CCxNCmd(2309,81144
void TIM_ICInit(2391,84571
void TIM_ICStructInit(2444,86655
void TIM_PWMIConfig(2463,87479
uint32_t TIM_GetCapture1(2520,89572
uint32_t TIM_GetCapture2(2535,89971
uint32_t TIM_GetCapture3(2549,90352
uint32_t TIM_GetCapture4(2563,90734
void TIM_SetIC1Prescaler(2583,91510
void TIM_SetIC2Prescaler(2608,92436
void TIM_SetIC3Prescaler(2632,93371
void TIM_SetIC4Prescaler(2656,94279
void TIM_BDTRConfig(2709,96345
void TIM_Break1Config(2739,97987
void TIM_Break2Config(2761,98985
void TIM_Break1Cmd(2781,99727
void TIM_Break2Cmd(2806,100387
void TIM_BDTRStructInit(2830,100997
void TIM_CtrlPWMOutputs(2849,101834
void TIM_SelectCOM(2874,102535
void TIM_CCPreloadControl(2899,103236
void TIM_ITConfig(2956,105548
void TIM_GenerateEvent(2994,107101
FlagStatus TIM_GetFlagStatus(3029,108771
void TIM_ClearFlag(3073,110508
ITStatus TIM_GetITStatus(3101,111778
void TIM_ClearITPendingBit(3142,113300
void TIM_DMAConfig(3179,114676
void TIM_DMACmd(3206,115951
void TIM_SelectCCDMA(3232,116740
void TIM_InternalClockConfig(3271,117695
void TIM_ITRxExternalClockConfig(3292,118480
void TIM_TIxExternalClockConfig(3322,119760
void TIM_ETRClockMode1Config(3362,121556
void TIM_ETRClockMode2Config(3409,123482
void TIM_SelectInputTrigger(3476,126541
void TIM_SelectOutputTrigger(3519,128357
void TIM_SelectOutputTrigger2(3557,130726
void TIM_SelectSlaveMode(3584,132191
void TIM_SelectMasterSlaveMode(3607,133077
void TIM_ETRConfig(3637,134432
void TIM_EncoderInterfaceConfig(3695,136766
void TIM_SelectHallSensor(3747,138460
void TIM_RemapConfig(3803,140788
static void TI1_Config(3834,142045
static void TI2_Config(3875,143833
static void TI3_Config(3917,145678
static void TI4_Config(3958,147487

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/src/stm32f30x_rcc.c,2305
#define RCC_OFFSET 72,3408
#define CR_OFFSET 77,3537
#define HSION_BitNumber 78,3592
#define CR_HSION_BB 79,3632
#define PLLON_BitNumber 82,3768
#define CR_PLLON_BB 83,3808
#define CSSON_BitNumber 86,3944
#define CR_CSSON_BB 87,3984
#define CFGR_OFFSET 91,4149
#define USBPRE_BitNumber 92,4204
#define CFGR_USBPRE_BB 93,4244
#define I2SSRC_BitNumber 95,4382
#define CFGR_I2SSRC_BB 96,4422
#define BDCR_OFFSET 101,4591
#define RTCEN_BitNumber 102,4646
#define BDCR_RTCEN_BB 103,4686
#define BDRST_BitNumber 106,4824
#define BDCR_BDRST_BB 107,4864
#define CSR_OFFSET 112,5031
#define LSION_BitNumber 113,5086
#define CSR_LSION_BB 114,5126
#define FLAG_MASK 118,5323
#define CFGR_BYTE3_ADDRESS 121,5431
#define CIR_BYTE2_ADDRESS 124,5544
#define CIR_BYTE3_ADDRESS 127,5658
#define CR_BYTE2_ADDRESS 130,5771
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable134,5995
static __I uint16_t ADCPrescTable[ADCPrescTable135,6088
void RCC_DeInit(189,8837
void RCC_HSEConfig(236,10766
ErrorStatus RCC_WaitForHSEStartUp(261,11771
void RCC_AdjustHSICalibrationValue(295,12833
void RCC_HSICmd(329,14130
void RCC_LSEConfig(354,15314
void RCC_LSEDriveConfig(380,16241
void RCC_LSICmd(404,17097
void RCC_PLLConfig(427,18107
void RCC_PLLCmd(451,19057
void RCC_PREDIV1Config(466,19539
void RCC_ClockSecuritySystemCmd(495,20540
void RCC_MCOConfig(518,21555
void RCC_SYSCLKConfig(624,27749
uint8_t RCC_GetSYSCLKSource(652,28526
void RCC_HCLKConfig(677,29697
void RCC_PCLK1Config(708,30587
void RCC_PCLK2Config(738,31516
void RCC_GetClocksFreq(795,34191
void RCC_ADCCLKConfig(1106,45215
void RCC_I2CCLKConfig(1139,46070
void RCC_TIMCLKConfig(1175,47272
void RCC_USARTCLKConfig(1209,48238
void RCC_USBCLKConfig(1254,49549
void RCC_RTCCLKConfig(1285,51130
void RCC_I2SCLKConfig(1304,51886
void RCC_RTCCLKCmd(1320,52408
void RCC_BackupResetCmd(1336,52960
void RCC_AHBPeriphClockCmd(1369,54259
void RCC_APB2PeriphClockCmd(1404,55465
void RCC_APB1PeriphClockCmd(1449,57013
void RCC_AHBPeriphResetCmd(1482,58019
void RCC_APB2PeriphResetCmd(1514,59020
void RCC_APB1PeriphResetCmd(1556,60359
void RCC_ITConfig(1607,62196
FlagStatus RCC_GetFlagStatus(1644,63647
void RCC_ClearFlag(1695,64879
ITStatus RCC_GetITStatus(1713,65557
void RCC_ClearITPendingBit(1745,66473

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h,5698
#define __STM32F30x_SPI_H31,1300
  uint16_t SPI_Direction;56,1741
  uint16_t SPI_Mode;59,1948
  uint16_t SPI_DataSize;62,2125
  uint16_t SPI_CPOL;65,2295
  uint16_t SPI_CPHA;68,2482
  uint16_t SPI_NSS;71,2678
  uint16_t SPI_BaudRatePrescaler;75,2976
  uint16_t SPI_FirstBit;81,3472
  uint16_t SPI_CRCPolynomial;84,3684
}SPI_InitTypeDef;SPI_InitTypeDef85,3784
  uint16_t I2S_Mode;94,3885
  uint16_t I2S_Standard;97,4041
  uint16_t I2S_DataFormat;100,4222
  uint16_t I2S_MCLKOutput;103,4404
  uint32_t I2S_AudioFreq;106,4590
  uint16_t I2S_CPOL;109,4783
}I2S_InitTypeDef;I2S_InitTypeDef111,4956
#define IS_SPI_ALL_PERIPH(119,5115
#define IS_SPI_ALL_PERIPH_EXT(123,5293
#define IS_SPI_23_PERIPH(129,5617
#define IS_SPI_23_PERIPH_EXT(132,5735
#define IS_I2S_EXT_PERIPH(137,5995
#define SPI_Direction_2Lines_FullDuplex 144,6174
#define SPI_Direction_2Lines_RxOnly 145,6234
#define SPI_Direction_1Line_Rx 146,6294
#define SPI_Direction_1Line_Tx 147,6354
#define IS_SPI_DIRECTION_MODE(148,6414
#define SPI_Mode_Master 160,6798
#define SPI_Mode_Slave 161,6858
#define IS_SPI_MODE(162,6918
#define SPI_DataSize_4b 172,7101
#define SPI_DataSize_5b 173,7161
#define SPI_DataSize_6b 174,7221
#define SPI_DataSize_7b 175,7281
#define SPI_DataSize_8b 176,7341
#define SPI_DataSize_9b 177,7401
#define SPI_DataSize_10b 178,7461
#define SPI_DataSize_11b 179,7521
#define SPI_DataSize_12b 180,7581
#define SPI_DataSize_13b 181,7641
#define SPI_DataSize_14b 182,7701
#define SPI_DataSize_15b 183,7761
#define SPI_DataSize_16b 184,7821
#define IS_SPI_DATA_SIZE(185,7881
#define SPI_CRCLength_8b 206,8809
#define SPI_CRCLength_16b 207,8869
#define IS_SPI_CRC_LENGTH(208,8929
#define SPI_CPOL_Low 218,9142
#define SPI_CPOL_High 219,9202
#define IS_SPI_CPOL(220,9262
#define SPI_CPHA_1Edge 230,9444
#define SPI_CPHA_2Edge 231,9504
#define IS_SPI_CPHA(232,9564
#define SPI_NSS_Soft 242,9761
#define SPI_NSS_Hard 243,9821
#define IS_SPI_NSS(244,9881
#define SPI_BaudRatePrescaler_2 254,10063
#define SPI_BaudRatePrescaler_4 255,10123
#define SPI_BaudRatePrescaler_8 256,10183
#define SPI_BaudRatePrescaler_16 257,10243
#define SPI_BaudRatePrescaler_32 258,10303
#define SPI_BaudRatePrescaler_64 259,10363
#define SPI_BaudRatePrescaler_128 260,10423
#define SPI_BaudRatePrescaler_256 261,10483
#define IS_SPI_BAUDRATE_PRESCALER(262,10543
#define SPI_FirstBit_MSB 278,11368
#define SPI_FirstBit_LSB 279,11428
#define IS_SPI_FIRST_BIT(280,11488
#define I2S_Mode_SlaveTx 290,11678
#define I2S_Mode_SlaveRx 291,11738
#define I2S_Mode_MasterTx 292,11798
#define I2S_Mode_MasterRx 293,11858
#define IS_I2S_MODE(294,11918
#define I2S_Standard_Phillips 306,12229
#define I2S_Standard_MSB 307,12289
#define I2S_Standard_LSB 308,12349
#define I2S_Standard_PCMShort 309,12409
#define I2S_Standard_PCMLong 310,12469
#define IS_I2S_STANDARD(311,12529
#define I2S_DataFormat_16b 324,12978
#define I2S_DataFormat_16bextended 325,13038
#define I2S_DataFormat_24b 326,13098
#define I2S_DataFormat_32b 327,13158
#define IS_I2S_DATA_FORMAT(328,13218
#define I2S_MCLKOutput_Enable 340,13591
#define I2S_MCLKOutput_Disable 341,13651
#define IS_I2S_MCLK_OUTPUT(342,13711
#define I2S_AudioFreq_192k 352,13937
#define I2S_AudioFreq_96k 353,13998
#define I2S_AudioFreq_48k 354,14058
#define I2S_AudioFreq_44k 355,14118
#define I2S_AudioFreq_32k 356,14178
#define I2S_AudioFreq_22k 357,14238
#define I2S_AudioFreq_16k 358,14298
#define I2S_AudioFreq_11k 359,14358
#define I2S_AudioFreq_8k 360,14418
#define I2S_AudioFreq_Default 361,14477
#define IS_I2S_AUDIO_FREQ(363,14535
#define I2S_CPOL_Low 374,14816
#define I2S_CPOL_High 375,14876
#define IS_I2S_CPOL(376,14936
#define SPI_RxFIFOThreshold_HF 386,15131
#define SPI_RxFIFOThreshold_QF 387,15191
#define IS_SPI_RX_FIFO_THRESHOLD(388,15251
#define SPI_I2S_DMAReq_Tx 398,15512
#define SPI_I2S_DMAReq_Rx 399,15572
#define IS_SPI_I2S_DMA_REQ(400,15632
#define SPI_LastDMATransfer_TxEvenRxEven 409,15798
#define SPI_LastDMATransfer_TxOddRxEven 410,15861
#define SPI_LastDMATransfer_TxEvenRxOdd 411,15924
#define SPI_LastDMATransfer_TxOddRxOdd 412,15987
#define IS_SPI_LAST_DMA_TRANSFER(413,16050
#define SPI_NSSInternalSoft_Set 424,16526
#define SPI_NSSInternalSoft_Reset 425,16586
#define IS_SPI_NSS_INTERNAL(426,16646
#define SPI_CRC_Tx 436,16892
#define SPI_CRC_Rx 437,16949
#define IS_SPI_CRC(438,17006
#define SPI_Direction_Rx 447,17164
#define SPI_Direction_Tx 448,17224
#define IS_SPI_DIRECTION(449,17284
#define SPI_I2S_IT_TXE 459,17517
#define SPI_I2S_IT_RXNE 460,17574
#define SPI_I2S_IT_ERR 461,17631
#define IS_SPI_I2S_CONFIG_IT(463,17690
#define I2S_IT_UDR 467,17884
#define SPI_IT_MODF 468,17941
#define SPI_I2S_IT_OVR 469,17998
#define SPI_I2S_IT_FRE 470,18055
#define IS_SPI_I2S_GET_IT(472,18114
#define SPI_TransmissionFIFOStatus_Empty 484,18464
#define SPI_TransmissionFIFOStatus_1QuarterFull 485,18535
#define SPI_TransmissionFIFOStatus_HalfFull 486,18607
#define SPI_TransmissionFIFOStatus_Full 487,18679
#define SPI_ReceptionFIFOStatus_Empty 496,18837
#define SPI_ReceptionFIFOStatus_1QuarterFull 497,18905
#define SPI_ReceptionFIFOStatus_HalfFull 498,18974
#define SPI_ReceptionFIFOStatus_Full 499,19043
#define SPI_I2S_FLAG_RXNE 510,19194
#define SPI_I2S_FLAG_TXE 511,19254
#define I2S_FLAG_CHSIDE 512,19314
#define I2S_FLAG_UDR 513,19374
#define SPI_FLAG_CRCERR 514,19434
#define SPI_FLAG_MODF 515,19494
#define SPI_I2S_FLAG_OVR 516,19554
#define SPI_I2S_FLAG_BSY 517,19614
#define SPI_I2S_FLAG_FRE 518,19674
#define IS_SPI_CLEAR_FLAG(522,19740
#define IS_SPI_I2S_GET_FLAG(523,19803
#define IS_SPI_CRC_POLYNOMIAL(536,20338

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dbgmcu.h,802
#define __STM32F30x_DBGMCU_H30,1294
#define DBGMCU_SLEEP 53,1802
#define DBGMCU_STOP 54,1872
#define DBGMCU_STANDBY 55,1942
#define IS_DBGMCU_PERIPH(56,2012
#define DBGMCU_TIM2_STOP 58,2106
#define DBGMCU_TIM3_STOP 59,2167
#define DBGMCU_TIM4_STOP 60,2228
#define DBGMCU_TIM6_STOP 61,2289
#define DBGMCU_TIM7_STOP 62,2350
#define DBGMCU_RTC_STOP 63,2411
#define DBGMCU_WWDG_STOP 64,2472
#define DBGMCU_IWDG_STOP 65,2533
#define DBGMCU_I2C1_SMBUS_TIMEOUT 66,2594
#define DBGMCU_I2C2_SMBUS_TIMEOUT 67,2655
#define DBGMCU_CAN1_STOP 68,2716
#define IS_DBGMCU_APB1PERIPH(70,2779
#define DBGMCU_TIM1_STOP 72,2877
#define DBGMCU_TIM8_STOP 73,2938
#define DBGMCU_TIM15_STOP 74,2999
#define DBGMCU_TIM16_STOP 75,3060
#define DBGMCU_TIM17_STOP 76,3121
#define IS_DBGMCU_APB2PERIPH(77,3182

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_syscfg.h,2755
#define __STM32F30x_SYSCFG_H31,1309
#define EXTI_PortSourceGPIOA 58,1876
#define EXTI_PortSourceGPIOB 59,1928
#define EXTI_PortSourceGPIOC 60,1980
#define EXTI_PortSourceGPIOD 61,2032
#define EXTI_PortSourceGPIOE 62,2084
#define EXTI_PortSourceGPIOF 63,2136
#define IS_EXTI_PORT_SOURCE(65,2190
#define EXTI_PinSource0 78,2779
#define EXTI_PinSource1 79,2831
#define EXTI_PinSource2 80,2883
#define EXTI_PinSource3 81,2935
#define EXTI_PinSource4 82,2987
#define EXTI_PinSource5 83,3039
#define EXTI_PinSource6 84,3091
#define EXTI_PinSource7 85,3143
#define EXTI_PinSource8 86,3195
#define EXTI_PinSource9 87,3247
#define EXTI_PinSource10 88,3299
#define EXTI_PinSource11 89,3351
#define EXTI_PinSource12 90,3403
#define EXTI_PinSource13 91,3455
#define EXTI_PinSource14 92,3507
#define EXTI_PinSource15 93,3559
#define IS_EXTI_PIN_SOURCE(95,3613
#define SYSCFG_MemoryRemap_Flash 118,4942
#define SYSCFG_MemoryRemap_SystemMemory 119,5007
#define SYSCFG_MemoryRemap_SRAM 120,5072
#define IS_SYSCFG_MEMORY_REMAP(123,5141
#define SYSCFG_DMARemap_TIM17 134,5477
#define SYSCFG_DMARemap_TIM16 135,5614
#define SYSCFG_DMARemap_TIM6DAC1 136,5751
#define SYSCFG_DMARemap_TIM7DAC2 137,5902
#define SYSCFG_DMARemap_ADC2ADC4 138,6053
#define IS_SYSCFG_DMA_REMAP(140,6223
#define SYSCFG_TriggerRemap_DACTIM3 153,6701
#define SYSCFG_TriggerRemap_TIM1TIM17 154,6815
#define IS_SYSCFG_TRIGGER_REMAP(156,6933
#define SYSCFG_EncoderRemap_No 166,7187
#define SYSCFG_EncoderRemap_TIM2 167,7283
#define SYSCFG_EncoderRemap_TIM3 168,7415
#define SYSCFG_EncoderRemap_TIM4 169,7547
#define IS_SYSCFG_ENCODER_REMAP(171,7681
#define SYSCFG_I2CFastModePlus_PB6 183,8101
#define SYSCFG_I2CFastModePlus_PB7 184,8206
#define SYSCFG_I2CFastModePlus_PB8 185,8311
#define SYSCFG_I2CFastModePlus_PB9 186,8416
#define SYSCFG_I2CFastModePlus_I2C1 187,8521
#define SYSCFG_I2CFastModePlus_I2C2 188,8632
#define IS_SYSCFG_I2C_FMP(190,8745
#define SYSCFG_IT_IXC 204,9285
#define SYSCFG_IT_IDC 205,9409
#define SYSCFG_IT_OFC 206,9508
#define SYSCFG_IT_UFC 207,9601
#define SYSCFG_IT_DZC 208,9695
#define SYSCFG_IT_IOC 209,9794
#define IS_SYSCFG_IT(211,9898
#define SYSCFG_Break_PVD 220,10049
#define SYSCFG_Break_SRAMParity 221,10276
#define SYSCFG_Break_Lockup 222,10444
#define IS_SYSCFG_LOCK_CONFIG(224,10615
#define SYSCFG_SRAMWRP_Page0 235,10930
#define SYSCFG_SRAMWRP_Page1 236,11036
#define SYSCFG_SRAMWRP_Page2 237,11142
#define SYSCFG_SRAMWRP_Page3 238,11248
#define SYSCFG_SRAMWRP_Page4 239,11354
#define SYSCFG_SRAMWRP_Page5 240,11460
#define SYSCFG_SRAMWRP_Page6 241,11566
#define SYSCFG_SRAMWRP_Page7 242,11672
#define IS_SYSCFG_PAGE(244,11780
#define SYSCFG_FLAG_PE 254,11964
#define IS_SYSCFG_FLAG(256,12025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dma.h,4922
#define __STM32F30X_DMA_H31,1299
  uint32_t DMA_PeripheralBaseAddr;55,1737
  uint32_t DMA_MemoryBaseAddr;57,1853
  uint32_t DMA_DIR;59,1969
  uint16_t DMA_BufferSize;62,2184
  uint32_t DMA_PeripheralInc;66,2524
  uint32_t DMA_MemoryInc;69,2754
  uint32_t DMA_PeripheralDataSize;72,2980
  uint32_t DMA_MemoryDataSize;75,3174
  uint32_t DMA_Mode;78,3364
  uint32_t DMA_Priority;83,3776
  uint32_t DMA_M2M;86,3988
}DMA_InitTypeDef;DMA_InitTypeDef88,4217
#define IS_DMA_ALL_PERIPH(96,4378
#define DMA_DIR_PeripheralSRC 113,5264
#define DMA_DIR_PeripheralDST 114,5331
#define IS_DMA_DIR(116,5389
#define DMA_PeripheralInc_Disable 127,5600
#define DMA_PeripheralInc_Enable 128,5667
#define IS_DMA_PERIPHERAL_INC_STATE(130,5726
#define DMA_MemoryInc_Disable 140,5980
#define DMA_MemoryInc_Enable 141,6047
#define IS_DMA_MEMORY_INC_STATE(143,6106
#define DMA_PeripheralDataSize_Byte 153,6341
#define DMA_PeripheralDataSize_HalfWord 154,6408
#define DMA_PeripheralDataSize_Word 155,6468
#define IS_DMA_PERIPHERAL_DATA_SIZE(157,6530
#define DMA_MemoryDataSize_Byte 168,6871
#define DMA_MemoryDataSize_HalfWord 169,6938
#define DMA_MemoryDataSize_Word 170,6998
#define IS_DMA_MEMORY_DATA_SIZE(172,7060
#define DMA_Mode_Normal 183,7381
#define DMA_Mode_Circular 184,7448
#define IS_DMA_MODE(186,7507
#define DMA_Priority_VeryHigh 195,7669
#define DMA_Priority_High 196,7724
#define DMA_Priority_Medium 197,7781
#define DMA_Priority_Low 198,7838
#define IS_DMA_PRIORITY(200,7907
#define DMA_M2M_Disable 212,8282
#define DMA_M2M_Enable 213,8349
#define IS_DMA_M2M_STATE(215,8411
#define DMA_IT_TC 225,8586
#define DMA_IT_HT 226,8653
#define DMA_IT_TE 227,8720
#define IS_DMA_CONFIG_IT(228,8787
#define DMA1_IT_GL1 230,8869
#define DMA1_IT_TC1 231,8936
#define DMA1_IT_HT1 232,9003
#define DMA1_IT_TE1 233,9070
#define DMA1_IT_GL2 234,9137
#define DMA1_IT_TC2 235,9204
#define DMA1_IT_HT2 236,9271
#define DMA1_IT_TE2 237,9338
#define DMA1_IT_GL3 238,9405
#define DMA1_IT_TC3 239,9472
#define DMA1_IT_HT3 240,9539
#define DMA1_IT_TE3 241,9606
#define DMA1_IT_GL4 242,9673
#define DMA1_IT_TC4 243,9740
#define DMA1_IT_HT4 244,9807
#define DMA1_IT_TE4 245,9874
#define DMA1_IT_GL5 246,9941
#define DMA1_IT_TC5 247,10008
#define DMA1_IT_HT5 248,10075
#define DMA1_IT_TE5 249,10142
#define DMA1_IT_GL6 250,10209
#define DMA1_IT_TC6 251,10276
#define DMA1_IT_HT6 252,10343
#define DMA1_IT_TE6 253,10410
#define DMA1_IT_GL7 254,10477
#define DMA1_IT_TC7 255,10544
#define DMA1_IT_HT7 256,10611
#define DMA1_IT_TE7 257,10678
#define DMA2_IT_GL1 259,10747
#define DMA2_IT_TC1 260,10814
#define DMA2_IT_HT1 261,10881
#define DMA2_IT_TE1 262,10948
#define DMA2_IT_GL2 263,11015
#define DMA2_IT_TC2 264,11082
#define DMA2_IT_HT2 265,11149
#define DMA2_IT_TE2 266,11216
#define DMA2_IT_GL3 267,11283
#define DMA2_IT_TC3 268,11350
#define DMA2_IT_HT3 269,11417
#define DMA2_IT_TE3 270,11484
#define DMA2_IT_GL4 271,11551
#define DMA2_IT_TC4 272,11618
#define DMA2_IT_HT4 273,11685
#define DMA2_IT_TE4 274,11752
#define DMA2_IT_GL5 275,11819
#define DMA2_IT_TC5 276,11886
#define DMA2_IT_HT5 277,11953
#define DMA2_IT_TE5 278,12020
#define IS_DMA_CLEAR_IT(280,12089
#define IS_DMA_GET_IT(282,12205
#define DMA1_FLAG_GL1 315,14199
#define DMA1_FLAG_TC1 316,14266
#define DMA1_FLAG_HT1 317,14333
#define DMA1_FLAG_TE1 318,14400
#define DMA1_FLAG_GL2 319,14467
#define DMA1_FLAG_TC2 320,14534
#define DMA1_FLAG_HT2 321,14601
#define DMA1_FLAG_TE2 322,14668
#define DMA1_FLAG_GL3 323,14735
#define DMA1_FLAG_TC3 324,14802
#define DMA1_FLAG_HT3 325,14869
#define DMA1_FLAG_TE3 326,14936
#define DMA1_FLAG_GL4 327,15003
#define DMA1_FLAG_TC4 328,15070
#define DMA1_FLAG_HT4 329,15137
#define DMA1_FLAG_TE4 330,15204
#define DMA1_FLAG_GL5 331,15271
#define DMA1_FLAG_TC5 332,15338
#define DMA1_FLAG_HT5 333,15405
#define DMA1_FLAG_TE5 334,15472
#define DMA1_FLAG_GL6 335,15539
#define DMA1_FLAG_TC6 336,15606
#define DMA1_FLAG_HT6 337,15673
#define DMA1_FLAG_TE6 338,15740
#define DMA1_FLAG_GL7 339,15807
#define DMA1_FLAG_TC7 340,15874
#define DMA1_FLAG_HT7 341,15941
#define DMA1_FLAG_TE7 342,16008
#define DMA2_FLAG_GL1 344,16077
#define DMA2_FLAG_TC1 345,16144
#define DMA2_FLAG_HT1 346,16211
#define DMA2_FLAG_TE1 347,16278
#define DMA2_FLAG_GL2 348,16345
#define DMA2_FLAG_TC2 349,16412
#define DMA2_FLAG_HT2 350,16479
#define DMA2_FLAG_TE2 351,16546
#define DMA2_FLAG_GL3 352,16613
#define DMA2_FLAG_TC3 353,16680
#define DMA2_FLAG_HT3 354,16747
#define DMA2_FLAG_TE3 355,16814
#define DMA2_FLAG_GL4 356,16881
#define DMA2_FLAG_TC4 357,16948
#define DMA2_FLAG_HT4 358,17015
#define DMA2_FLAG_TE4 359,17082
#define DMA2_FLAG_GL5 360,17149
#define DMA2_FLAG_TC5 361,17216
#define DMA2_FLAG_HT5 362,17283
#define DMA2_FLAG_TE5 363,17350
#define IS_DMA_CLEAR_FLAG(365,17419
#define IS_DMA_GET_FLAG(367,17545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_iwdg.h,631
#define __STM32F30X_IWDG_H31,1305
#define IWDG_WriteAccess_Enable 59,1855
#define IWDG_WriteAccess_Disable 60,1911
#define IS_IWDG_WRITE_ACCESS(61,1967
#define IWDG_Prescaler_4 71,2196
#define IWDG_Prescaler_8 72,2249
#define IWDG_Prescaler_16 73,2302
#define IWDG_Prescaler_32 74,2355
#define IWDG_Prescaler_64 75,2408
#define IWDG_Prescaler_128 76,2461
#define IWDG_Prescaler_256 77,2514
#define IS_IWDG_PRESCALER(78,2567
#define IWDG_FLAG_PVU 93,3180
#define IWDG_FLAG_RVU 94,3236
#define IWDG_FLAG_WVU 95,3292
#define IS_IWDG_FLAG(96,3348
#define IS_IWDG_RELOAD(105,3564
#define IS_IWDG_WINDOW_VALUE(114,3693

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_can.h,5894
#define __STM32F30x_CAN_H31,1300
#define IS_CAN_ALL_PERIPH(50,1663
  uint16_t CAN_Prescaler;57,1795
  uint8_t CAN_Mode;60,1937
  uint8_t CAN_SJW;63,2101
  uint8_t CAN_BS1;68,2444
  uint8_t CAN_BS2;72,2679
  FunctionalState CAN_TTCM;75,2880
  FunctionalState CAN_ABOM;78,3066
  FunctionalState CAN_AWUM;81,3248
  FunctionalState CAN_NART;84,3425
  FunctionalState CAN_RFLM;87,3612
  FunctionalState CAN_TXFP;90,3790
} CAN_InitTypeDef;92,3964
  uint16_t CAN_FilterIdHigh;99,4067
  uint16_t CAN_FilterIdLow;103,4381
  uint16_t CAN_FilterMaskIdHigh;107,4696
  uint16_t CAN_FilterMaskIdLow;112,5095
  uint16_t CAN_FilterFIFOAssignment;117,5495
  uint8_t CAN_FilterNumber;120,5712
  uint8_t CAN_FilterMode;122,5832
  uint8_t CAN_FilterScale;125,6026
  FunctionalState CAN_FilterActivation;128,6204
} CAN_FilterInitTypeDef;130,6385
  uint32_t StdId;137,6495
  uint32_t ExtId;140,6635
  uint8_t IDE;143,6780
  uint8_t RTR;147,6995
  uint8_t DLC;151,7217
  uint8_t Data[Data155,7404
} CanTxMsg;157,7521
  uint32_t StdId;164,7618
  uint32_t ExtId;167,7758
  uint8_t IDE;170,7903
  uint8_t RTR;174,8115
  uint8_t DLC;178,8320
  uint8_t Data[Data181,8477
  uint8_t FMI;184,8593
} CanRxMsg;187,8805
#define CAN_InitStatus_Failed 199,9005
#define CAN_InitStatus_Success 200,9099
#define CANINITFAILED 204,9215
#define CANINITOK 205,9263
#define CAN_Mode_Normal 214,9384
#define CAN_Mode_LoopBack 215,9458
#define CAN_Mode_Silent 216,9534
#define CAN_Mode_Silent_LoopBack 217,9608
#define IS_CAN_MODE(219,9707
#define CAN_OperatingMode_Initialization 232,10037
#define CAN_OperatingMode_Normal 233,10124
#define CAN_OperatingMode_Sleep 234,10203
#define IS_CAN_OPERATING_MODE(237,10285
#define CAN_ModeStatus_Failed 249,10593
#define CAN_ModeStatus_Success 250,10704
#define CAN_SJW_1tq 258,10903
#define CAN_SJW_2tq 259,10980
#define CAN_SJW_3tq 260,11057
#define CAN_SJW_4tq 261,11134
#define IS_CAN_SJW(263,11213
#define CAN_BS1_1tq 272,11453
#define CAN_BS1_2tq 273,11530
#define CAN_BS1_3tq 274,11607
#define CAN_BS1_4tq 275,11684
#define CAN_BS1_5tq 276,11761
#define CAN_BS1_6tq 277,11838
#define CAN_BS1_7tq 278,11915
#define CAN_BS1_8tq 279,11992
#define CAN_BS1_9tq 280,12069
#define CAN_BS1_10tq 281,12146
#define CAN_BS1_11tq 282,12224
#define CAN_BS1_12tq 283,12302
#define CAN_BS1_13tq 284,12380
#define CAN_BS1_14tq 285,12458
#define CAN_BS1_15tq 286,12536
#define CAN_BS1_16tq 287,12614
#define IS_CAN_BS1(289,12694
#define CAN_BS2_1tq 297,12828
#define CAN_BS2_2tq 298,12905
#define CAN_BS2_3tq 299,12982
#define CAN_BS2_4tq 300,13059
#define CAN_BS2_5tq 301,13136
#define CAN_BS2_6tq 302,13213
#define CAN_BS2_7tq 303,13290
#define CAN_BS2_8tq 304,13367
#define IS_CAN_BS2(306,13446
#define IS_CAN_PRESCALER(314,13565
#define IS_CAN_FILTER_NUMBER(322,13717
#define CAN_FilterMode_IdMask 330,13839
#define CAN_FilterMode_IdList 331,13922
#define IS_CAN_FILTER_MODE(333,14007
#define CAN_FilterScale_16bit 342,14219
#define CAN_FilterScale_32bit 343,14299
#define IS_CAN_FILTER_SCALE(345,14380
#define CAN_Filter_FIFO0 354,14596
#define CAN_Filter_FIFO1 355,14697
#define IS_CAN_FILTER_FIFO(356,14798
#define CAN_FilterFIFO0 360,14954
#define CAN_FilterFIFO1 361,14997
#define IS_CAN_BANKNUMBER(369,15127
#define IS_CAN_TRANSMITMAILBOX(377,15270
#define IS_CAN_STDID(378,15358
#define IS_CAN_EXTID(379,15420
#define IS_CAN_DLC(380,15487
#define CAN_Id_Standard 388,15616
#define CAN_Id_Extended 389,15697
#define IS_CAN_IDTYPE(390,15778
#define CAN_ID_STD 394,15932
#define CAN_ID_EXT 395,15984
#define CAN_RTR_Data 403,16108
#define CAN_RTR_Remote 404,16188
#define IS_CAN_RTR(405,16270
#define CAN_RTR_DATA 408,16374
#define CAN_RTR_REMOTE 409,16422
#define CAN_TxStatus_Failed 417,16537
#define CAN_TxStatus_Ok 418,16621
#define CAN_TxStatus_Pending 419,16709
#define CAN_TxStatus_NoMailBox 420,16795
#define CANTXFAILED 423,16980
#define CANTXOK 424,17038
#define CANTXPENDING 425,17092
#define CAN_NO_MB 426,17151
#define CAN_FIFO0 434,17297
#define CAN_FIFO1 435,17383
#define IS_CAN_FIFO(437,17471
#define CAN_Sleep_Failed 445,17618
#define CAN_Sleep_Ok 446,17705
#define CANSLEEPFAILED 449,17811
#define CANSLEEPOK 450,17854
#define CAN_WakeUp_Failed 458,17966
#define CAN_WakeUp_Ok 459,18057
#define CANWAKEUPFAILED 462,18165
#define CANWAKEUPOK 463,18218
#define CAN_ErrorCode_NoErr 472,18404
#define	CAN_ErrorCode_StuffErr 473,18477
#define	CAN_ErrorCode_FormErr 474,18553
#define	CAN_ErrorCode_ACKErr 475,18628
#define	CAN_ErrorCode_BitRecessiveErr 476,18713
#define	CAN_ErrorCode_BitDominantErr 477,18797
#define	CAN_ErrorCode_CRCErr 478,18880
#define	CAN_ErrorCode_SoftwareSetErr 479,18955
#define CAN_FLAG_RQCP0 493,19355
#define CAN_FLAG_RQCP1 494,19444
#define CAN_FLAG_RQCP2 495,19533
#define CAN_FLAG_FMP0 498,19645
#define CAN_FLAG_FF0 499,19740
#define CAN_FLAG_FOV0 500,19835
#define CAN_FLAG_FMP1 501,19930
#define CAN_FLAG_FF1 502,20025
#define CAN_FLAG_FOV1 503,20120
#define CAN_FLAG_WKU 506,20245
#define CAN_FLAG_SLAK 507,20325
#define CAN_FLAG_EWG 512,20576
#define CAN_FLAG_EPV 513,20664
#define CAN_FLAG_BOF 514,20752
#define CAN_FLAG_LEC 515,20840
#define IS_CAN_GET_FLAG(517,20930
#define IS_CAN_CLEAR_FLAG(526,21643
#define CAN_IT_TME 539,22175
#define CAN_IT_FMP0 542,22303
#define CAN_IT_FF0 543,22403
#define CAN_IT_FOV0 544,22492
#define CAN_IT_FMP1 545,22584
#define CAN_IT_FF1 546,22684
#define CAN_IT_FOV1 547,22773
#define CAN_IT_WKU 550,22900
#define CAN_IT_SLK 551,22985
#define CAN_IT_EWG 554,23106
#define CAN_IT_EPV 555,23197
#define CAN_IT_BOF 556,23288
#define CAN_IT_LEC 557,23373
#define CAN_IT_ERR 558,23466
#define CAN_IT_RQCP0 561,23617
#define CAN_IT_RQCP1 562,23652
#define CAN_IT_RQCP2 563,23687
#define IS_CAN_IT(566,23726
#define IS_CAN_CLEAR_IT(574,24297

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h,3149
#define __STM32F30x_GPIO_H31,1304
#define IS_GPIO_ALL_PERIPH(50,1670
#define IS_GPIO_LIST_PERIPH(57,2078
  GPIO_Mode_IN 65,2345
  GPIO_Mode_IN   = 0x00,x0065,2345
  GPIO_Mode_OUT 66,2395
  GPIO_Mode_OUT  = 0x01,x0166,2395
  GPIO_Mode_AF 67,2446
  GPIO_Mode_AF   = 0x02,x0267,2446
  GPIO_Mode_AN 68,2509
  GPIO_Mode_AN   = 0x03 x0368,2509
}GPIOMode_TypeDef;GPIOMode_TypeDef69,2560
#define IS_GPIO_MODE(71,2582
  GPIO_OType_PP 82,2846
  GPIO_OType_PP = 0x00,x0082,2846
  GPIO_OType_OD 83,2871
  GPIO_OType_OD = 0x01x0183,2871
}GPIOOType_TypeDef;GPIOOType_TypeDef84,2895
#define IS_GPIO_OTYPE(86,2918
  GPIO_Speed_2MHz 97,3116
  GPIO_Speed_2MHz   = 0x01,x0197,3116
  GPIO_Speed_10MHz 98,3166
  GPIO_Speed_10MHz  = 0x02,x0298,3166
  GPIO_Speed_50MHz 99,3216
  GPIO_Speed_50MHz  = 0x03 x0399,3216
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef100,3266
#define IS_GPIO_SPEED(102,3289
  GPIO_PuPd_NOPULL 113,3564
  GPIO_PuPd_NOPULL = 0x00,x00113,3564
  GPIO_PuPd_UP 114,3592
  GPIO_PuPd_UP     = 0x01,x01114,3592
  GPIO_PuPd_DOWN 115,3620
  GPIO_PuPd_DOWN   = 0x02x02115,3620
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef116,3647
#define IS_GPIO_PUPD(118,3669
  Bit_RESET 129,3919
  Bit_SET130,3937
}BitAction;BitAction131,3948
#define IS_GPIO_BIT_ACTION(133,3963
  uint32_t GPIO_Pin;143,4149
  GPIOMode_TypeDef GPIO_Mode;146,4372
  GPIOSpeed_TypeDef GPIO_Speed;149,4566
  GPIOOType_TypeDef GPIO_OType;152,4751
  GPIOPuPd_TypeDef GPIO_PuPd;155,4952
}GPIO_InitTypeDef;GPIO_InitTypeDef157,5157
#define GPIO_Pin_0 168,5368
#define GPIO_Pin_1 169,5450
#define GPIO_Pin_2 170,5532
#define GPIO_Pin_3 171,5614
#define GPIO_Pin_4 172,5696
#define GPIO_Pin_5 173,5778
#define GPIO_Pin_6 174,5860
#define GPIO_Pin_7 175,5942
#define GPIO_Pin_8 176,6024
#define GPIO_Pin_9 177,6106
#define GPIO_Pin_10 178,6188
#define GPIO_Pin_11 179,6270
#define GPIO_Pin_12 180,6352
#define GPIO_Pin_13 181,6434
#define GPIO_Pin_14 182,6516
#define GPIO_Pin_15 183,6598
#define GPIO_Pin_All 184,6680
#define IS_GPIO_PIN(186,6764
#define IS_GET_GPIO_PIN(188,6818
#define GPIO_PinSource0 212,7819
#define GPIO_PinSource1 213,7871
#define GPIO_PinSource2 214,7923
#define GPIO_PinSource3 215,7975
#define GPIO_PinSource4 216,8027
#define GPIO_PinSource5 217,8079
#define GPIO_PinSource6 218,8131
#define GPIO_PinSource7 219,8183
#define GPIO_PinSource8 220,8235
#define GPIO_PinSource9 221,8287
#define GPIO_PinSource10 222,8339
#define GPIO_PinSource11 223,8391
#define GPIO_PinSource12 224,8443
#define GPIO_PinSource13 225,8495
#define GPIO_PinSource14 226,8547
#define GPIO_PinSource15 227,8599
#define IS_GPIO_PIN_SOURCE(229,8653
#define GPIO_AF_0 256,10038
#define GPIO_AF_1 261,10256
#define GPIO_AF_2 266,10383
#define GPIO_AF_3 271,10525
#define GPIO_AF_4 276,10650
#define GPIO_AF_5 281,10782
#define GPIO_AF_6 286,10930
#define GPIO_AF_7 291,11069
#define GPIO_AF_8 297,11285
#define GPIO_AF_9 303,11495
#define GPIO_AF_10 308,11624
#define GPIO_AF_11 313,11771
#define GPIO_AF_12 318,11881
#define GPIO_AF_14 323,11983
#define GPIO_AF_15 328,12093
#define IS_GPIO_AF(330,12152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_comp.h,3671
#define __STM32F30x_COMP_H31,1304
  uint32_t COMP_InvertingInput;57,1752
  uint32_t COMP_NonInvertingInput;60,1947
  uint32_t COMP_Output;63,2148
  uint32_t COMP_BlankingSrce;66,2338
  uint32_t COMP_OutputPol;69,2537
  uint32_t COMP_Hysteresis;72,2734
  uint32_t COMP_Mode;75,2928
}COMP_InitTypeDef;COMP_InitTypeDef79,3197
#define COMP_Selection_COMP1 91,3408
#define COMP_Selection_COMP2 92,3504
#define COMP_Selection_COMP3 93,3600
#define COMP_Selection_COMP4 94,3696
#define COMP_Selection_COMP5 95,3792
#define COMP_Selection_COMP6 96,3888
#define COMP_Selection_COMP7 97,3984
#define IS_COMP_ALL_PERIPH(99,4082
#define COMP_InvertingInput_1_4VREFINT 115,4693
#define COMP_InvertingInput_1_2VREFINT 116,4825
#define COMP_InvertingInput_3_4VREFINT 117,4957
#define COMP_InvertingInput_VREFINT 118,5089
#define COMP_InvertingInput_DAC1 119,5217
#define COMP_InvertingInput_DAC2 120,5352
#define COMP_InvertingInput_IO1 121,5487
#define COMP_InvertingInput_IO2 125,5878
#define IS_COMP_INVERTING_INPUT(128,6146
#define COMP_NonInvertingInput_IO1 144,6931
#define COMP_NonInvertingInput_IO2 148,7335
#define IS_COMP_NONINVERTING_INPUT(151,7643
#define COMP_Output_None 161,7882
#define COMP_Output_TIM1BKIN 164,8076
#define COMP_Output_TIM1BKIN2 165,8201
#define COMP_Output_TIM8BKIN 166,8329
#define COMP_Output_TIM8BKIN2 167,8454
#define COMP_Output_TIM1BKIN2_TIM8BKIN2 168,8582
#define COMP_Output_TIM1OCREFCLR 171,8780
#define COMP_Output_TIM1IC1 172,8898
#define COMP_Output_TIM2IC4 173,9020
#define COMP_Output_TIM2OCREFCLR 174,9142
#define COMP_Output_TIM3IC1 175,9260
#define COMP_Output_TIM3OCREFCLR 176,9382
#define COMP_Output_TIM4IC1 179,9546
#define COMP_Output_TIM3IC2 180,9668
#define COMP_Output_TIM15IC1 181,9790
#define COMP_Output_TIM15BKIN 182,9913
#define COMP_Output_TIM3IC3 185,10085
#define COMP_Output_TIM8OCREFCLR 186,10207
#define COMP_Output_TIM15IC2 187,10325
#define COMP_Output_TIM4IC2 188,10448
#define COMP_Output_TIM15OCREFCLR 189,10570
#define COMP_Output_TIM2IC1 192,10735
#define COMP_Output_TIM17IC1 193,10857
#define COMP_Output_TIM4IC3 194,10980
#define COMP_Output_TIM16BKIN 195,11102
#define COMP_Output_TIM2IC2 198,11274
#define COMP_Output_COMP6TIM2OCREFCLR 199,11396
#define COMP_Output_TIM16OCREFCLR 200,11514
#define COMP_Output_TIM16IC1 201,11633
#define COMP_Output_TIM4IC4 202,11756
#define COMP_Output_TIM2IC3 205,11924
#define COMP_Output_TIM1IC2 206,12046
#define COMP_Output_TIM17OCREFCLR 207,12168
#define COMP_Output_TIM17BKIN 208,12287
#define IS_COMP_OUTPUT(210,12415
#define COMP_BlankingSrce_None 253,15394
#define COMP_BlankingSrce_TIM1OC5 256,15563
#define COMP_BlankingSrce_TIM2OC3 259,15750
#define COMP_BlankingSrce_TIM3OC3 262,15944
#define COMP_BlankingSrce_TIM2OC4 265,16131
#define COMP_BlankingSrce_TIM8OC5 268,16330
#define COMP_BlankingSrce_TIM3OC4 271,16500
#define COMP_BlankingSrce_TIM15OC1 272,16635
#define COMP_BlankingSrce_TIM15OC2 275,16823
#define IS_COMP_BLANKING_SOURCE(277,16963
#define COMP_OutputPol_NonInverted 293,17823
#define COMP_OutputPol_Inverted 294,17935
#define IS_COMP_OUTPUT_POL(296,18046
#define COMP_Hysteresis_No 308,18370
#define COMP_Hysteresis_Low 309,18465
#define COMP_Hysteresis_Medium 310,18567
#define COMP_Hysteresis_High 311,18672
#define IS_COMP_HYSTERESIS(313,18777
#define COMP_Mode_HighSpeed 326,19306
#define COMP_Mode_MediumSpeed 327,19396
#define COMP_Mode_LowPower 328,19488
#define COMP_Mode_UltraLowPower 329,19582
#define IS_COMP_MODE(331,19684
#define COMP_OutputLevel_High 344,20188
#define COMP_OutputLevel_Low 347,20404
#define IS_COMP_WINDOW(356,20545

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_exti.h,1936
#define __STM32F30x_EXTI_H31,1304
  EXTI_Mode_Interrupt 56,1737
  EXTI_Mode_Interrupt = 0x00,x0056,1737
  EXTI_Mode_Event 57,1768
  EXTI_Mode_Event = 0x04x0457,1768
}EXTIMode_TypeDef;EXTIMode_TypeDef58,1794
#define IS_EXTI_MODE(60,1816
  EXTI_Trigger_Rising 68,1982
  EXTI_Trigger_Rising = 0x08,x0868,1982
  EXTI_Trigger_Falling 69,2013
  EXTI_Trigger_Falling = 0x0C,x0C69,2013
  EXTI_Trigger_Rising_Falling 70,2045
  EXTI_Trigger_Rising_Falling = 0x10x1070,2045
}EXTITrigger_TypeDef;EXTITrigger_TypeDef71,2083
#define IS_EXTI_TRIGGER(73,2108
  uint32_t EXTI_Line;82,2417
  EXTIMode_TypeDef EXTI_Mode;85,2618
  EXTITrigger_TypeDef EXTI_Trigger;88,2801
  FunctionalState EXTI_LineCmd;91,3009
}EXTI_InitTypeDef;EXTI_InitTypeDef93,3202
#define EXTI_Line0 104,3405
#define EXTI_Line1 105,3484
#define EXTI_Line2 106,3563
#define EXTI_Line3 107,3642
#define EXTI_Line4 108,3721
#define EXTI_Line5 109,3800
#define EXTI_Line6 110,3879
#define EXTI_Line7 111,3958
#define EXTI_Line8 112,4037
#define EXTI_Line9 113,4116
#define EXTI_Line10 114,4195
#define EXTI_Line11 115,4274
#define EXTI_Line12 116,4353
#define EXTI_Line13 117,4432
#define EXTI_Line14 118,4511
#define EXTI_Line15 119,4590
#define EXTI_Line16 120,4669
#define EXTI_Line17 122,4832
#define EXTI_Line18 125,5056
#define EXTI_Line19 128,5300
#define EXTI_Line20 131,5539
#define EXTI_Line21 134,5816
#define EXTI_Line22 137,6041
#define EXTI_Line23 140,6266
#define EXTI_Line24 143,6490
#define EXTI_Line25 146,6714
#define EXTI_Line26 149,6940
#define EXTI_Line27 152,7166
#define EXTI_Line28 154,7310
#define EXTI_Line29 157,7536
#define EXTI_Line30 160,7762
#define EXTI_Line31 163,7988
#define EXTI_Line32 166,8214
#define EXTI_Line33 169,8440
#define EXTI_Line34 172,8666
#define EXTI_Line35 175,8892
#define IS_EXTI_LINE_ALL(179,9552
#define IS_EXTI_LINE_EXT(180,9601
#define IS_GET_EXTI_LINE(183,9825

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_flash.h,2695
#define __STM32F30x_FLASH_H31,1306
  FLASH_BUSY 54,1730
  FLASH_ERROR_WRP,55,1749
  FLASH_ERROR_PROGRAM,56,1769
  FLASH_COMPLETE,57,1793
  FLASH_TIMEOUT58,1812
}FLASH_Status;FLASH_Status59,1829
#define FLASH_Latency_0 70,2034
#define FLASH_Latency_1 71,2128
#define FLASH_Latency_2 72,2221
#define IS_FLASH_LATENCY(74,2317
#define FLASH_IT_EOP 85,2603
#define FLASH_IT_ERR 86,2703
#define IS_FLASH_IT(87,2790
#define IS_FLASH_PROGRAM_ADDRESS(95,2956
#define IS_OB_DATA_ADDRESS(104,3134
#define OB_WRP_Pages0to1 114,3316
#define OB_WRP_Pages2to3 115,3417
#define OB_WRP_Pages4to5 116,3518
#define OB_WRP_Pages6to7 117,3619
#define OB_WRP_Pages8to9 118,3720
#define OB_WRP_Pages10to11 119,3821
#define OB_WRP_Pages12to13 120,3924
#define OB_WRP_Pages14to15 121,4027
#define OB_WRP_Pages16to17 122,4130
#define OB_WRP_Pages18to19 123,4233
#define OB_WRP_Pages20to21 124,4336
#define OB_WRP_Pages22to23 125,4439
#define OB_WRP_Pages24to25 126,4542
#define OB_WRP_Pages26to27 127,4645
#define OB_WRP_Pages28to29 128,4748
#define OB_WRP_Pages30to31 129,4851
#define OB_WRP_Pages32to33 130,4954
#define OB_WRP_Pages34to35 131,5057
#define OB_WRP_Pages36to37 132,5160
#define OB_WRP_Pages38to39 133,5263
#define OB_WRP_Pages40to41 134,5366
#define OB_WRP_Pages42to43 135,5469
#define OB_WRP_Pages44to45 136,5572
#define OB_WRP_Pages46to47 137,5675
#define OB_WRP_Pages48to49 138,5778
#define OB_WRP_Pages50to51 139,5881
#define OB_WRP_Pages52to53 140,5984
#define OB_WRP_Pages54to55 141,6087
#define OB_WRP_Pages56to57 142,6190
#define OB_WRP_Pages58to59 143,6293
#define OB_WRP_Pages60to61 144,6396
#define OB_WRP_Pages62to127 145,6499
#define OB_WRP_AllPages 147,6605
#define IS_OB_WRP(149,6710
#define OB_RDP_Level_0 162,6894
#define OB_RDP_Level_1 163,6936
#define IS_OB_RDP(167,7178
#define OB_IWDG_SW 178,7432
#define OB_IWDG_HW 179,7520
#define IS_OB_IWDG_SOURCE(180,7608
#define OB_STOP_NoRST 190,7776
#define OB_STOP_RST 191,7881
#define IS_OB_STOP_SOURCE(192,7983
#define OB_STDBY_NoRST 202,8156
#define OB_STDBY_RST 203,8264
#define IS_OB_STDBY_SOURCE(204,8369
#define OB_BOOT1_RESET 213,8537
#define OB_BOOT1_SET 214,8613
#define IS_OB_BOOT1(215,8687
#define OB_VDDA_ANALOG_ON 224,8864
#define OB_VDDA_ANALOG_OFF 225,8970
#define IS_OB_VDDA_ANALOG(227,9079
#define OB_SRAM_PARITY_SET 237,9278
#define OB_SRAM_PARITY_RESET 238,9366
#define IS_OB_SRAM_PARITY(240,9458
#define FLASH_FLAG_BSY 250,9641
#define FLASH_FLAG_PGERR 251,9722
#define FLASH_FLAG_WRPERR 252,9816
#define FLASH_FLAG_EOP 253,9914
#define IS_FLASH_CLEAR_FLAG(255,10012
#define IS_FLASH_GET_FLAG(257,10125
#define FLASH_ER_PRG_TIMEOUT 265,10390

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_adc.h,8621
#define __STM32F30x_ADC_H31,1300
  uint32_t ADC_ContinuousConvMode;56,1741
  uint32_t ADC_Resolution;59,2012
  uint32_t ADC_ExternalTrigConvEvent;61,2196
  uint32_t ADC_ExternalTrigEventEdge;64,2540
  uint32_t ADC_DataAlign;67,2908
  uint32_t ADC_OverrunMode;69,3119
  uint32_t ADC_AutoInjMode;71,3310
  uint8_t ADC_NbrOfRegChannel;74,3588
}ADC_InitTypeDef;ADC_InitTypeDef77,3882
   uint32_t ADC_ExternalTrigInjecConvEvent;88,4000
  uint32_t ADC_ExternalTrigInjecEventEdge;91,4363
  uint8_t ADC_NbrOfInjecChannel;94,4702
  uint32_t ADC_InjecSequence1;97,5012
  uint32_t ADC_InjecSequence2;98,5045
  uint32_t ADC_InjecSequence3;99,5077
  uint32_t ADC_InjecSequence4;100,5109
}ADC_InjectedInitTypeDef;ADC_InjectedInitTypeDef101,5185
  uint32_t ADC_Mode;108,5253
  uint32_t ADC_Clock;111,5555
  uint32_t ADC_DMAAccessMode;114,5829
  uint32_t ADC_DMAMode;117,6168
  uint8_t ADC_TwoSamplingDelay;119,6405
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef123,6678
#define IS_ADC_ALL_PERIPH(131,6844
#define IS_ADC_DMA_PERIPH(136,7082
#define ADC_ContinuousConvMode_Enable	144,7373
#define ADC_ContinuousConvMode_Disable	145,7484
#define IS_ADC_CONVMODE(146,7597
#define ADC_OverrunMode_Enable	154,7816
#define ADC_OverrunMode_Disable	155,7906
#define IS_ADC_OVRUNMODE(156,7998
#define ADC_AutoInjec_Enable	164,8208
#define ADC_AutoInjec_Disable	165,8302
#define IS_ADC_AUTOINJECMODE(166,8398
#define ADC_Resolution_12b 174,8610
#define ADC_Resolution_10b 175,8717
#define ADC_Resolution_8b 176,8824
#define ADC_Resolution_6b 177,8930
#define IS_ADC_RESOLUTION(178,9036
#define ADC_ExternalTrigEventEdge_None 191,9514
#define ADC_ExternalTrigEventEdge_RisingEdge 192,9644
#define ADC_ExternalTrigEventEdge_FallingEdge 193,9783
#define ADC_ExternalTrigEventEdge_BothEdge 194,9927
#define IS_EXTERNALTRIG_EDGE(196,10071
#define ADC_ExternalTrigInjecEventEdge_None	208,10546
#define ADC_ExternalTrigInjecEventEdge_RisingEdge	209,10675
#define ADC_ExternalTrigInjecEventEdge_FallingEdge	210,10815
#define ADC_ExternalTrigInjecEventEdge_BothEdge	211,10955
#define IS_EXTERNALTRIGINJ_EDGE(213,11096
#define ADC_ExternalTrigConvEvent_0 221,11576
#define ADC_ExternalTrigConvEvent_1 222,11685
#define ADC_ExternalTrigConvEvent_2 223,11794
#define ADC_ExternalTrigConvEvent_3 224,11903
#define ADC_ExternalTrigConvEvent_4 225,12012
#define ADC_ExternalTrigConvEvent_5 226,12121
#define ADC_ExternalTrigConvEvent_6 227,12230
#define ADC_ExternalTrigConvEvent_7 228,12339
#define ADC_ExternalTrigConvEvent_8 229,12448
#define ADC_ExternalTrigConvEvent_9 230,12557
#define ADC_ExternalTrigConvEvent_10 231,12666
#define ADC_ExternalTrigConvEvent_11 232,12776
#define ADC_ExternalTrigConvEvent_12 233,12886
#define ADC_ExternalTrigConvEvent_13 234,12996
#define ADC_ExternalTrigConvEvent_14 235,13106
#define ADC_ExternalTrigConvEvent_15 236,13216
#define IS_ADC_EXT_TRIG(238,13328
#define ADC_ExternalTrigInjecConvEvent_0 263,14783
#define ADC_ExternalTrigInjecConvEvent_1 264,14920
#define ADC_ExternalTrigInjecConvEvent_2 265,15057
#define ADC_ExternalTrigInjecConvEvent_3 266,15194
#define ADC_ExternalTrigInjecConvEvent_4 267,15331
#define ADC_ExternalTrigInjecConvEvent_5 268,15468
#define ADC_ExternalTrigInjecConvEvent_6 269,15605
#define ADC_ExternalTrigInjecConvEvent_7 270,15742
#define ADC_ExternalTrigInjecConvEvent_8 271,15879
#define ADC_ExternalTrigInjecConvEvent_9 272,16016
#define ADC_ExternalTrigInjecConvEvent_10 273,16153
#define ADC_ExternalTrigInjecConvEvent_11 274,16291
#define ADC_ExternalTrigInjecConvEvent_12 275,16429
#define ADC_ExternalTrigInjecConvEvent_13 276,16567
#define ADC_ExternalTrigInjecConvEvent_14 277,16705
#define ADC_ExternalTrigInjecConvEvent_15 278,16843
#define IS_ADC_EXT_INJEC_TRIG(280,16983
#define ADC_DataAlign_Right 303,18555
#define ADC_DataAlign_Left 304,18665
#define IS_ADC_DATA_ALIGN(305,18774
#define ADC_Channel_1 315,18981
#define ADC_Channel_2 316,19076
#define ADC_Channel_3 317,19171
#define ADC_Channel_4 318,19266
#define ADC_Channel_5 319,19361
#define ADC_Channel_6 320,19456
#define ADC_Channel_7 321,19551
#define ADC_Channel_8 322,19646
#define ADC_Channel_9 323,19741
#define ADC_Channel_10 324,19836
#define ADC_Channel_11 325,19932
#define ADC_Channel_12 326,20028
#define ADC_Channel_13 327,20124
#define ADC_Channel_14 328,20220
#define ADC_Channel_15 329,20316
#define ADC_Channel_16 330,20412
#define ADC_Channel_17 331,20508
#define ADC_Channel_18 332,20604
#define ADC_Channel_TempSensor 334,20702
#define ADC_Channel_Vrefint 335,20781
#define ADC_Channel_Vbat 336,20860
#define IS_ADC_CHANNEL(338,20941
#define IS_ADC_DIFFCHANNEL(356,22179
#define ADC_Mode_Independent 377,23261
#define ADC_Mode_CombRegSimulInjSimul 378,23361
#define ADC_Mode_CombRegSimulAltTrig 379,23517
#define ADC_Mode_InjSimul 380,23669
#define ADC_Mode_RegSimul 381,23795
#define ADC_Mode_Interleave 382,23920
#define ADC_Mode_AltTrig 383,24035
#define IS_ADC_MODE(385,24159
#define ADC_Clock_AsynClkMode 400,24724
#define ADC_Clock_SynClkModeDiv1 401,24833
#define ADC_Clock_SynClkModeDiv2 402,24950
#define ADC_Clock_SynClkModeDiv4 403,25068
#define IS_ADC_CLOCKMODE(404,25186
#define ADC_DMAAccessMode_Disabled 414,25491
#define ADC_DMAAccessMode_1 415,25586
#define ADC_DMAAccessMode_2 416,25717
#define IS_ADC_DMA_ACCESS_MODE(417,25845
#define ADC_SampleTime_1Cycles5 428,26184
#define ADC_SampleTime_2Cycles5 429,26291
#define ADC_SampleTime_4Cycles5 430,26399
#define ADC_SampleTime_7Cycles5 431,26507
#define ADC_SampleTime_19Cycles5 432,26615
#define ADC_SampleTime_61Cycles5 433,26724
#define ADC_SampleTime_181Cycles5 434,26833
#define ADC_SampleTime_601Cycles5 435,26943
#define IS_ADC_SAMPLE_TIME(436,27053
#define ADC_InjectedChannel_1 452,27747
#define ADC_InjectedChannel_2 453,27853
#define ADC_InjectedChannel_3 454,27959
#define ADC_InjectedChannel_4 455,28065
#define IS_ADC_INJECTED_CHANNEL(456,28171
#define ADC_AnalogWatchdog_SingleRegEnable 468,28590
#define ADC_AnalogWatchdog_SingleInjecEnable 469,28717
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 470,28845
#define ADC_AnalogWatchdog_AllRegEnable 471,28984
#define ADC_AnalogWatchdog_AllInjecEnable 472,29108
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 473,29233
#define ADC_AnalogWatchdog_None 474,29374
#define IS_ADC_ANALOG_WATCHDOG(476,29487
#define ADC_CalibrationMode_Single 490,30258
#define ADC_CalibrationMode_Differential 491,30377
#define IS_ADC_CALIBRATION_MODE(493,30498
#define ADC_DMAMode_OneShot	502,30702
#define ADC_DMAMode_Circular 503,30789
#define IS_ADC_DMA_MODE(505,30879
#define ADC_IT_RDY 514,31059
#define ADC_IT_EOSMP 515,31152
#define ADC_IT_EOC 516,31247
#define ADC_IT_EOS 517,31352
#define ADC_IT_OVR 518,31470
#define ADC_IT_JEOC 519,31557
#define ADC_IT_JEOS 520,31663
#define ADC_IT_AWD1 521,31782
#define ADC_IT_AWD2 522,31879
#define ADC_IT_AWD3 523,31976
#define ADC_IT_JQOVF 524,32073
#define IS_ADC_IT(527,32188
#define IS_ADC_GET_IT(529,32273
#define ADC_FLAG_RDY 543,32797
#define ADC_FLAG_EOSMP 544,32880
#define ADC_FLAG_EOC 545,32965
#define ADC_FLAG_EOS 546,33060
#define ADC_FLAG_OVR 547,33168
#define ADC_FLAG_JEOC 548,33245
#define ADC_FLAG_JEOS 549,33341
#define ADC_FLAG_AWD1 550,33450
#define ADC_FLAG_AWD2 551,33537
#define ADC_FLAG_AWD3 552,33624
#define ADC_FLAG_JQOVF 553,33711
#define IS_ADC_CLEAR_FLAG(555,33814
#define IS_ADC_GET_FLAG(556,33911
#define ADC_FLAG_MSTRDY 570,34511
#define ADC_FLAG_MSTEOSMP 571,34608
#define ADC_FLAG_MSTEOC 572,34707
#define ADC_FLAG_MSTEOS 573,34816
#define ADC_FLAG_MSTOVR 574,34938
#define ADC_FLAG_MSTJEOC 575,35029
#define ADC_FLAG_MSTJEOS 576,35139
#define ADC_FLAG_MSTAWD1 577,35262
#define ADC_FLAG_MSTAWD2 578,35363
#define ADC_FLAG_MSTAWD3 579,35464
#define ADC_FLAG_MSTJQOVF 580,35565
#define ADC_FLAG_SLVRDY 582,35682
#define ADC_FLAG_SLVEOSMP 583,35778
#define ADC_FLAG_SLVEOC 584,35876
#define ADC_FLAG_SLVEOS 585,35984
#define ADC_FLAG_SLVOVR 586,36105
#define ADC_FLAG_SLVJEOC 587,36195
#define ADC_FLAG_SLVJEOS 588,36304
#define ADC_FLAG_SLVAWD1 589,36426
#define ADC_FLAG_SLVAWD2 590,36526
#define ADC_FLAG_SLVAWD3 591,36626
#define ADC_FLAG_SLVJQOVF 592,36726
#define IS_ADC_CLEAR_COMMONFLAG(594,36842
#define IS_ADC_GET_COMMONFLAG(595,36953
#define IS_ADC_THRESHOLD(615,38195
#define IS_ADC_OFFSET(625,38332
#define IS_ADC_INJECTED_LENGTH(635,38461
#define IS_ADC_REGULAR_LENGTH(646,38618
#define IS_ADC_REGULAR_DISC_NUMBER(655,38791
#define IS_ADC_TWOSAMPLING_DELAY(664,38961

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_wwdg.h,277
#define __STM32F30X_WWDG_H31,1307
#define WWDG_Prescaler_1 58,1861
#define WWDG_Prescaler_2 59,1913
#define WWDG_Prescaler_4 60,1965
#define WWDG_Prescaler_8 61,2017
#define IS_WWDG_PRESCALER(62,2069
#define IS_WWDG_WINDOW_VALUE(66,2377
#define IS_WWDG_COUNTER(67,2432

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rcc.h,8523
#define __STM32F30x_RCC_H31,1300
  uint32_t SYSCLK_Frequency;52,1682
  uint32_t HCLK_Frequency;53,1712
  uint32_t PCLK1_Frequency;54,1740
  uint32_t PCLK2_Frequency;55,1769
  uint32_t ADC12CLK_Frequency;56,1798
  uint32_t ADC34CLK_Frequency;57,1830
  uint32_t I2C1CLK_Frequency;58,1862
  uint32_t I2C2CLK_Frequency;59,1893
  uint32_t TIM1CLK_Frequency;60,1924
  uint32_t TIM8CLK_Frequency;61,1955
  uint32_t USART1CLK_Frequency;62,1986
  uint32_t USART2CLK_Frequency;63,2019
  uint32_t USART3CLK_Frequency;64,2052
  uint32_t UART4CLK_Frequency;65,2085
  uint32_t UART5CLK_Frequency;66,2117
}RCC_ClocksTypeDef;RCC_ClocksTypeDef67,2151
#define RCC_HSE_OFF 79,2366
#define RCC_HSE_ON 80,2424
#define RCC_HSE_Bypass 81,2482
#define IS_RCC_HSE(82,2540
#define RCC_PLLSource_HSI_Div2 93,2750
#define RCC_PLLSource_PREDIV1 94,2817
#define IS_RCC_PLL_SOURCE(96,2886
#define RCC_PLLMul_2 106,3121
#define RCC_PLLMul_3 107,3180
#define RCC_PLLMul_4 108,3239
#define RCC_PLLMul_5 109,3298
#define RCC_PLLMul_6 110,3357
#define RCC_PLLMul_7 111,3416
#define RCC_PLLMul_8 112,3475
#define RCC_PLLMul_9 113,3534
#define RCC_PLLMul_10 114,3593
#define RCC_PLLMul_11 115,3653
#define RCC_PLLMul_12 116,3713
#define RCC_PLLMul_13 117,3773
#define RCC_PLLMul_14 118,3833
#define RCC_PLLMul_15 119,3893
#define RCC_PLLMul_16 120,3953
#define IS_RCC_PLL_MUL(121,4013
#define  RCC_PREDIV1_Div1 136,4763
#define  RCC_PREDIV1_Div2 137,4827
#define  RCC_PREDIV1_Div3 138,4891
#define  RCC_PREDIV1_Div4 139,4955
#define  RCC_PREDIV1_Div5 140,5019
#define  RCC_PREDIV1_Div6 141,5083
#define  RCC_PREDIV1_Div7 142,5147
#define  RCC_PREDIV1_Div8 143,5211
#define  RCC_PREDIV1_Div9 144,5275
#define  RCC_PREDIV1_Div10 145,5339
#define  RCC_PREDIV1_Div11 146,5404
#define  RCC_PREDIV1_Div12 147,5469
#define  RCC_PREDIV1_Div13 148,5534
#define  RCC_PREDIV1_Div14 149,5599
#define  RCC_PREDIV1_Div15 150,5664
#define  RCC_PREDIV1_Div16 151,5729
#define IS_RCC_PREDIV1(153,5796
#define RCC_SYSCLKSource_HSI 169,6726
#define RCC_SYSCLKSource_HSE 170,6784
#define RCC_SYSCLKSource_PLLCLK 171,6842
#define IS_RCC_SYSCLK_SOURCE(172,6900
#define RCC_SYSCLK_Div1 183,7209
#define RCC_SYSCLK_Div2 184,7270
#define RCC_SYSCLK_Div4 185,7331
#define RCC_SYSCLK_Div8 186,7392
#define RCC_SYSCLK_Div16 187,7453
#define RCC_SYSCLK_Div64 188,7515
#define RCC_SYSCLK_Div128 189,7577
#define RCC_SYSCLK_Div256 190,7640
#define RCC_SYSCLK_Div512 191,7703
#define IS_RCC_HCLK(192,7766
#define RCC_HCLK_Div1 205,8280
#define RCC_HCLK_Div2 206,8345
#define RCC_HCLK_Div4 207,8410
#define RCC_HCLK_Div8 208,8475
#define RCC_HCLK_Div16 209,8540
#define IS_RCC_PCLK(210,8605
#define RCC_ADC12PLLCLK_OFF 222,8934
#define RCC_ADC12PLLCLK_Div1 223,9005
#define RCC_ADC12PLLCLK_Div2 224,9076
#define RCC_ADC12PLLCLK_Div4 225,9147
#define RCC_ADC12PLLCLK_Div6 226,9218
#define RCC_ADC12PLLCLK_Div8 227,9289
#define RCC_ADC12PLLCLK_Div10 228,9360
#define RCC_ADC12PLLCLK_Div12 229,9431
#define RCC_ADC12PLLCLK_Div16 230,9502
#define RCC_ADC12PLLCLK_Div32 231,9573
#define RCC_ADC12PLLCLK_Div64 232,9644
#define RCC_ADC12PLLCLK_Div128 233,9715
#define RCC_ADC12PLLCLK_Div256 234,9786
#define RCC_ADC34PLLCLK_OFF 237,9878
#define RCC_ADC34PLLCLK_Div1 238,9949
#define RCC_ADC34PLLCLK_Div2 239,10020
#define RCC_ADC34PLLCLK_Div4 240,10091
#define RCC_ADC34PLLCLK_Div6 241,10162
#define RCC_ADC34PLLCLK_Div8 242,10233
#define RCC_ADC34PLLCLK_Div10 243,10304
#define RCC_ADC34PLLCLK_Div12 244,10375
#define RCC_ADC34PLLCLK_Div16 245,10446
#define RCC_ADC34PLLCLK_Div32 246,10517
#define RCC_ADC34PLLCLK_Div64 247,10588
#define RCC_ADC34PLLCLK_Div128 248,10659
#define RCC_ADC34PLLCLK_Div256 249,10730
#define IS_RCC_ADCCLK(251,10803
#define RCC_TIM1CLK_HCLK 273,12321
#define RCC_TIM1CLK_PLLCLK 274,12387
#define RCC_TIM8CLK_HCLK 276,12449
#define RCC_TIM8CLK_PLLCLK 277,12515
#define IS_RCC_TIMCLK(279,12583
#define RCC_I2C1CLK_HSI 290,12863
#define RCC_I2C1CLK_SYSCLK 291,12929
#define RCC_I2C2CLK_HSI 293,12991
#define RCC_I2C2CLK_SYSCLK 294,13057
#define IS_RCC_I2CCLK(296,13125
#define RCC_USART1CLK_PCLK 307,13405
#define RCC_USART1CLK_SYSCLK 308,13473
#define RCC_USART1CLK_LSE 309,13541
#define RCC_USART1CLK_HSI 310,13609
#define RCC_USART2CLK_PCLK 312,13679
#define RCC_USART2CLK_SYSCLK 313,13747
#define RCC_USART2CLK_LSE 314,13815
#define RCC_USART2CLK_HSI 315,13883
#define RCC_USART3CLK_PCLK 317,13953
#define RCC_USART3CLK_SYSCLK 318,14021
#define RCC_USART3CLK_LSE 319,14089
#define RCC_USART3CLK_HSI 320,14157
#define RCC_UART4CLK_PCLK 322,14227
#define RCC_UART4CLK_SYSCLK 323,14295
#define RCC_UART4CLK_LSE 324,14363
#define RCC_UART4CLK_HSI 325,14431
#define RCC_UART5CLK_PCLK 327,14501
#define RCC_UART5CLK_SYSCLK 328,14569
#define RCC_UART5CLK_LSE 329,14637
#define RCC_UART5CLK_HSI 330,14705
#define IS_RCC_USARTCLK(332,14775
#define RCC_IT_LSIRDY 351,15985
#define RCC_IT_LSERDY 352,16043
#define RCC_IT_HSIRDY 353,16101
#define RCC_IT_HSERDY 354,16159
#define RCC_IT_PLLRDY 355,16217
#define RCC_IT_CSS 356,16275
#define IS_RCC_IT(358,16335
#define IS_RCC_GET_IT(360,16413
#define IS_RCC_CLEAR_IT(365,16689
#define RCC_LSE_OFF 375,16850
#define RCC_LSE_ON 376,16915
#define RCC_LSE_Bypass 377,16972
#define IS_RCC_LSE(378,17061
#define RCC_RTCCLKSource_LSE 388,17266
#define RCC_RTCCLKSource_LSI 389,17328
#define RCC_RTCCLKSource_HSE_Div32 390,17390
#define IS_RCC_RTCCLK_SOURCE(392,17454
#define RCC_I2S2CLKSource_SYSCLK 402,17764
#define RCC_I2S2CLKSource_Ext 403,17826
#define IS_RCC_I2SCLK_SOURCE(405,17890
#define RCC_LSEDrive_Low 411,18071
#define RCC_LSEDrive_MediumLow 412,18136
#define RCC_LSEDrive_MediumHigh 413,18196
#define RCC_LSEDrive_High 414,18256
#define IS_RCC_LSE_DRIVE(415,18314
#define RCC_AHBPeriph_ADC34 425,18603
#define RCC_AHBPeriph_ADC12 426,18665
#define RCC_AHBPeriph_GPIOA 427,18727
#define RCC_AHBPeriph_GPIOB 428,18789
#define RCC_AHBPeriph_GPIOC 429,18851
#define RCC_AHBPeriph_GPIOD 430,18913
#define RCC_AHBPeriph_GPIOE 431,18975
#define RCC_AHBPeriph_GPIOF 432,19037
#define RCC_AHBPeriph_TS 433,19099
#define RCC_AHBPeriph_CRC 434,19158
#define RCC_AHBPeriph_FLITF 435,19218
#define RCC_AHBPeriph_SRAM 436,19280
#define RCC_AHBPeriph_DMA2 437,19341
#define RCC_AHBPeriph_DMA1 438,19402
#define IS_RCC_AHB_PERIPH(440,19465
#define IS_RCC_AHB_RST_PERIPH(441,19558
#define RCC_APB2Periph_SYSCFG 451,19731
#define RCC_APB2Periph_TIM1 452,19796
#define RCC_APB2Periph_SPI1 453,19861
#define RCC_APB2Periph_TIM8 454,19926
#define RCC_APB2Periph_USART1 455,19991
#define RCC_APB2Periph_TIM15 456,20056
#define RCC_APB2Periph_TIM16 457,20121
#define RCC_APB2Periph_TIM17 458,20186
#define IS_RCC_APB2_PERIPH(460,20253
#define RCC_APB1Periph_TIM2 469,20422
#define RCC_APB1Periph_TIM3 470,20487
#define RCC_APB1Periph_TIM4 471,20552
#define RCC_APB1Periph_TIM6 472,20617
#define RCC_APB1Periph_TIM7 473,20682
#define RCC_APB1Periph_WWDG 474,20747
#define RCC_APB1Periph_SPI2 475,20812
#define RCC_APB1Periph_SPI3 476,20877
#define RCC_APB1Periph_USART2 477,20942
#define RCC_APB1Periph_USART3 478,21007
#define RCC_APB1Periph_UART4 479,21072
#define RCC_APB1Periph_UART5 480,21137
#define RCC_APB1Periph_I2C1 481,21202
#define RCC_APB1Periph_I2C2 482,21267
#define RCC_APB1Periph_USB 483,21332
#define RCC_APB1Periph_CAN1 484,21397
#define RCC_APB1Periph_PWR 485,21462
#define RCC_APB1Periph_DAC 486,21527
#define IS_RCC_APB1_PERIPH(488,21594
#define RCC_MCOSource_NoClock 497,21761
#define RCC_MCOSource_LSI 498,21819
#define RCC_MCOSource_LSE 499,21877
#define RCC_MCOSource_SYSCLK 500,21935
#define RCC_MCOSource_HSI 501,21993
#define RCC_MCOSource_HSE 502,22051
#define RCC_MCOSource_PLLCLK_Div2 503,22109
#define IS_RCC_MCO_SOURCE(505,22169
 #define RCC_USBCLKSource_PLLCLK_1Div5 517,22662
 #define RCC_USBCLKSource_PLLCLK_Div1 518,22720
 #define IS_RCC_USBCLK_SOURCE(520,22780
#define RCC_FLAG_HSIRDY 529,23012
#define RCC_FLAG_HSERDY 530,23070
#define RCC_FLAG_PLLRDY 531,23128
#define RCC_FLAG_MCOF 532,23186
#define RCC_FLAG_LSERDY 533,23244
#define RCC_FLAG_LSIRDY 534,23302
#define RCC_FLAG_OBLRST 535,23360
#define RCC_FLAG_PINRST 536,23418
#define RCC_FLAG_PORRST 537,23476
#define RCC_FLAG_SFTRST 538,23534
#define RCC_FLAG_IWDGRST 539,23592
#define RCC_FLAG_WWDGRST 540,23650
#define RCC_FLAG_LPWRRST 541,23708
#define IS_RCC_FLAG(543,23768
#define IS_RCC_HSI_CALIBRATION_VALUE(551,24377

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rtc.h,8397
#define __STM32F30x_RTC_H31,1301
  uint32_t RTC_HourFormat;55,1743
  uint32_t RTC_AsynchPrediv;58,1901
  uint32_t RTC_SynchPrediv;61,2076
}RTC_InitTypeDef;RTC_InitTypeDef63,2249
  uint8_t RTC_Hours;70,2346
  uint8_t RTC_Minutes;75,2630
  uint8_t RTC_Seconds;78,2781
  uint8_t RTC_H12;81,2930
}RTC_TimeTypeDef;RTC_TimeTypeDef83,3078
  uint8_t RTC_WeekDay;90,3176
  uint8_t RTC_Month;93,3331
  uint8_t RTC_Date;96,3501
  uint8_t RTC_Year;99,3644
}RTC_DateTypeDef;RTC_DateTypeDef101,3788
  RTC_TimeTypeDef RTC_AlarmTime;108,3892
  uint32_t RTC_AlarmMask;110,3978
  uint32_t RTC_AlarmDateWeekDaySel;113,4159
  uint8_t RTC_AlarmDateWeekDay;116,4365
}RTC_AlarmTypeDef;RTC_AlarmTypeDef121,4786
#define RTC_HourFormat_24 133,4997
#define RTC_HourFormat_12 134,5060
#define IS_RTC_HOUR_FORMAT(135,5123
#define IS_RTC_ASYNCH_PREDIV(144,5356
#define IS_RTC_SYNCH_PREDIV(154,5500
#define IS_RTC_HOUR12(163,5637
#define IS_RTC_HOUR24(164,5710
#define IS_RTC_MINUTES(165,5765
#define IS_RTC_SECONDS(166,5823
#define RTC_H12_AM 175,5958
#define RTC_H12_PM 176,6014
#define IS_RTC_H12(177,6070
#define IS_RTC_YEAR(186,6222
#define RTC_Month_January 197,6388
#define RTC_Month_February 198,6444
#define RTC_Month_March 199,6500
#define RTC_Month_April 200,6556
#define RTC_Month_May 201,6612
#define RTC_Month_June 202,6668
#define RTC_Month_July 203,6724
#define RTC_Month_August 204,6780
#define RTC_Month_September 205,6836
#define RTC_Month_October 206,6892
#define RTC_Month_November 207,6948
#define RTC_Month_December 208,7004
#define IS_RTC_MONTH(209,7060
#define IS_RTC_DATE(210,7136
#define RTC_Weekday_Monday 220,7293
#define RTC_Weekday_Tuesday 221,7349
#define RTC_Weekday_Wednesday 222,7405
#define RTC_Weekday_Thursday 223,7461
#define RTC_Weekday_Friday 224,7517
#define RTC_Weekday_Saturday 225,7573
#define RTC_Weekday_Sunday 226,7629
#define IS_RTC_WEEKDAY(227,7685
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(242,8277
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(243,8356
#define RTC_AlarmDateWeekDaySel_Date 259,9094
#define RTC_AlarmDateWeekDaySel_WeekDay 260,9162
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(262,9232
#define RTC_AlarmMask_None 273,9494
#define RTC_AlarmMask_DateWeekDay 274,9560
#define RTC_AlarmMask_Hours 275,9628
#define RTC_AlarmMask_Minutes 276,9694
#define RTC_AlarmMask_Seconds 277,9760
#define RTC_AlarmMask_All 278,9826
#define IS_ALARM_MASK(279,9892
#define RTC_Alarm_A 288,10043
#define RTC_Alarm_B 289,10109
#define IS_RTC_ALARM(290,10175
#define IS_RTC_CMD_ALARM(291,10263
#define RTC_AlarmSubSecondMask_All 300,10451
#define RTC_AlarmSubSecondMask_SS14_1 303,10752
#define RTC_AlarmSubSecondMask_SS14_2 305,10969
#define RTC_AlarmSubSecondMask_SS14_3 307,11188
#define RTC_AlarmSubSecondMask_SS14_4 309,11407
#define RTC_AlarmSubSecondMask_SS14_5 311,11626
#define RTC_AlarmSubSecondMask_SS14_6 313,11845
#define RTC_AlarmSubSecondMask_SS14_7 315,12064
#define RTC_AlarmSubSecondMask_SS14_8 317,12283
#define RTC_AlarmSubSecondMask_SS14_9 319,12502
#define RTC_AlarmSubSecondMask_SS14_10 321,12721
#define RTC_AlarmSubSecondMask_SS14_11 323,12941
#define RTC_AlarmSubSecondMask_SS14_12 325,13162
#define RTC_AlarmSubSecondMask_SS14_13 327,13382
#define RTC_AlarmSubSecondMask_SS14 329,13603
#define RTC_AlarmSubSecondMask_None 331,13819
#define IS_RTC_ALARM_SUB_SECOND_MASK(333,14023
#define IS_RTC_ALARM_SUB_SECOND_VALUE(357,15602
#define RTC_WakeUpClock_RTCCLK_Div16 366,15755
#define RTC_WakeUpClock_RTCCLK_Div8 367,15823
#define RTC_WakeUpClock_RTCCLK_Div4 368,15891
#define RTC_WakeUpClock_RTCCLK_Div2 369,15959
#define RTC_WakeUpClock_CK_SPRE_16bits 370,16027
#define RTC_WakeUpClock_CK_SPRE_17bits 371,16095
#define IS_RTC_WAKEUP_CLOCK(372,16163
#define IS_RTC_WAKEUP_COUNTER(378,16664
#define RTC_TimeStampEdge_Rising 386,16813
#define RTC_TimeStampEdge_Falling 387,16879
#define IS_RTC_TIMESTAMP_EDGE(388,16945
#define RTC_Output_Disable 397,17188
#define RTC_Output_AlarmA 398,17251
#define RTC_Output_AlarmB 399,17314
#define RTC_Output_WakeUp 400,17377
#define IS_RTC_OUTPUT(402,17443
#define RTC_OutputPolarity_High 414,17803
#define RTC_OutputPolarity_Low 415,17869
#define IS_RTC_OUTPUT_POL(416,17935
#define RTC_CalibSign_Positive 425,18165
#define RTC_CalibSign_Negative 426,18232
#define IS_RTC_CALIB_SIGN(427,18298
#define IS_RTC_CALIB_VALUE(429,18442
#define RTC_CalibOutput_512Hz 438,18589
#define RTC_CalibOutput_1Hz 439,18655
#define IS_RTC_CALIB_OUTPUT(440,18720
#define RTC_SmoothCalibPeriod_32sec 449,18963
#define RTC_SmoothCalibPeriod_16sec 451,19179
#define RTC_SmoothCalibPeriod_8sec 453,19395
#define  IS_RTC_SMOOTH_CALIB_PERIOD(455,19610
#define RTC_SmoothCalibPlusPulses_Set 466,20022
#define RTC_SmoothCalibPlusPulses_Reset 469,20349
#define  IS_RTC_SMOOTH_CALIB_PLUS(471,20569
#define  IS_RTC_SMOOTH_CALIB_MINUS(481,20842
#define RTC_DayLightSaving_SUB1H 490,20994
#define RTC_DayLightSaving_ADD1H 491,21053
#define IS_RTC_DAYLIGHT_SAVING(492,21112
#define RTC_StoreOperation_Reset 495,21272
#define RTC_StoreOperation_Set 496,21336
#define IS_RTC_STORE_OPERATION(497,21400
#define RTC_TamperTrigger_RisingEdge 506,21660
#define RTC_TamperTrigger_FallingEdge 507,21732
#define RTC_TamperTrigger_LowLevel 508,21804
#define RTC_TamperTrigger_HighLevel 509,21876
#define IS_RTC_TAMPER_TRIGGER(510,21948
#define RTC_TamperFilter_Disable 522,22388
#define RTC_TamperFilter_2Sample 524,22483
#define RTC_TamperFilter_4Sample 526,22678
#define RTC_TamperFilter_8Sample 528,22873
#define IS_RTC_TAMPER_FILTER(530,23068
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 541,23493
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 543,23722
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 545,23953
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 547,24182
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 549,24411
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 551,24640
#define RTC_TamperSamplingFreq_RTCCLK_Div512 553,24869
#define RTC_TamperSamplingFreq_RTCCLK_Div256 555,25098
#define IS_RTC_TAMPER_SAMPLING_FREQ(557,25327
#define RTC_TamperPrechargeDuration_1RTCCLK 573,26209
#define RTC_TamperPrechargeDuration_2RTCCLK 575,26427
#define RTC_TamperPrechargeDuration_4RTCCLK 577,26646
#define RTC_TamperPrechargeDuration_8RTCCLK 579,26865
#define IS_RTC_TAMPER_PRECHARGE_DURATION(582,27086
#define RTC_Tamper_1 593,27602
#define RTC_Tamper_2 595,27759
#define RTC_Tamper_3 597,27916
#define IS_RTC_TAMPER(600,28075
#define RTC_OutputType_OpenDrain 610,28267
#define RTC_OutputType_PushPull 611,28334
#define IS_RTC_OUTPUT_TYPE(612,28401
#define RTC_ShiftAdd1S_Reset 622,28642
#define RTC_ShiftAdd1S_Set 623,28700
#define IS_RTC_SHIFT_ADD1S(624,28758
#define IS_RTC_SHIFT_SUBFS(633,28985
#define RTC_BKP_DR0 643,29128
#define RTC_BKP_DR1 644,29194
#define RTC_BKP_DR2 645,29260
#define RTC_BKP_DR3 646,29326
#define RTC_BKP_DR4 647,29392
#define RTC_BKP_DR5 648,29458
#define RTC_BKP_DR6 649,29524
#define RTC_BKP_DR7 650,29590
#define RTC_BKP_DR8 651,29656
#define RTC_BKP_DR9 652,29722
#define RTC_BKP_DR10 653,29788
#define RTC_BKP_DR11 654,29854
#define RTC_BKP_DR12 655,29920
#define RTC_BKP_DR13 656,29986
#define RTC_BKP_DR14 657,30052
#define RTC_BKP_DR15 658,30118
#define IS_RTC_BKP(659,30184
#define RTC_Format_BIN 682,31430
#define RTC_Format_BCD 683,31497
#define IS_RTC_FORMAT(684,31564
#define RTC_FLAG_RECALPF 693,31735
#define RTC_FLAG_TAMP3F 694,31801
#define RTC_FLAG_TAMP2F 695,31867
#define RTC_FLAG_TAMP1F 696,31933
#define RTC_FLAG_TSOVF 697,31999
#define RTC_FLAG_TSF 698,32065
#define RTC_FLAG_WUTF 699,32131
#define RTC_FLAG_ALRBF 700,32197
#define RTC_FLAG_ALRAF 701,32263
#define RTC_FLAG_INITF 702,32329
#define RTC_FLAG_RSF 703,32395
#define RTC_FLAG_INITS 704,32461
#define RTC_FLAG_SHPF 705,32527
#define RTC_FLAG_WUTWF 706,32593
#define RTC_FLAG_ALRBWF 707,32659
#define RTC_FLAG_ALRAWF 708,32725
#define IS_RTC_GET_FLAG(709,32791
#define IS_RTC_CLEAR_FLAG(717,33512
#define RTC_IT_TS 726,33703
#define RTC_IT_WUT 727,33769
#define RTC_IT_ALRB 728,33835
#define RTC_IT_ALRA 729,33901
#define RTC_IT_TAMP 730,33967
#define RTC_IT_TAMP1 731,34080
#define RTC_IT_TAMP2 732,34146
#define RTC_IT_TAMP3 733,34212
#define IS_RTC_CONFIG_IT(736,34282
#define IS_RTC_GET_IT(737,34384
#define IS_RTC_CLEAR_IT(741,34679

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_misc.h,969
#define __STM32F30x_MISC_H31,1349
  uint8_t NVIC_IRQChannel;56,1793
  uint8_t NVIC_IRQChannelPreemptionPriority;61,2194
  uint8_t NVIC_IRQChannelSubPriority;67,2644
  FunctionalState NVIC_IRQChannelCmd;72,3039
} NVIC_InitTypeDef;75,3346
#define NVIC_VectTab_RAM 113,6067
#define NVIC_VectTab_FLASH 114,6128
#define IS_NVIC_VECTTAB(115,6189
#define NVIC_LP_SEVONPEND 125,6406
#define NVIC_LP_SLEEPDEEP 126,6460
#define NVIC_LP_SLEEPONEXIT 127,6514
#define IS_NVIC_LP(128,6568
#define NVIC_PriorityGroup_0 139,6824
#define NVIC_PriorityGroup_1 141,7004
#define NVIC_PriorityGroup_2 143,7184
#define NVIC_PriorityGroup_3 145,7364
#define NVIC_PriorityGroup_4 147,7544
#define IS_NVIC_PRIORITY_GROUP(150,7726
#define IS_NVIC_PREEMPTION_PRIORITY(156,8119
#define IS_NVIC_SUB_PRIORITY(158,8189
#define IS_NVIC_OFFSET(160,8252
#define SysTick_CLKSource_HCLK_Div8 169,8382
#define SysTick_CLKSource_HCLK 170,8445
#define IS_SYSTICK_CLK_SOURCE(171,8508

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_tim.h,13866
#define __stm32f30x_TIM_H31,1300
  uint16_t TIM_Prescaler;57,1830
  uint16_t TIM_CounterMode;60,2032
  uint32_t TIM_Period;63,2200
  uint16_t TIM_ClockDivision;67,2489
  uint8_t TIM_RepetitionCounter;70,2664
} TIM_TimeBaseInitTypeDef;78,3416
  uint32_t TIM_OCMode;86,3540
  uint16_t TIM_OutputState;89,3712
  uint16_t TIM_OutputNState;92,3892
  uint32_t TIM_Pulse;96,4178
  uint16_t TIM_OCPolarity;99,4387
  uint16_t TIM_OCNPolarity;102,4561
  uint16_t TIM_OCIdleState;106,4841
  uint16_t TIM_OCNIdleState;110,5138
} TIM_OCInitTypeDef;113,5435
  uint16_t TIM_Channel;122,5553
  uint16_t TIM_ICPolarity;125,5705
  uint16_t TIM_ICSelection;128,5892
  uint16_t TIM_ICPrescaler;131,6054
  uint16_t TIM_ICFilter;134,6234
} TIM_ICInitTypeDef;136,6394
  uint16_t TIM_OSSRState;146,6558
  uint16_t TIM_OSSIState;149,6779
  uint16_t TIM_LOCKLevel;152,6993
  uint16_t TIM_DeadTime;155,7167
  uint16_t TIM_Break;159,7431
  uint16_t TIM_BreakPolarity;162,7641
  uint16_t TIM_AutomaticOutput;165,7825
} TIM_BDTRInitTypeDef;167,8037
#define IS_TIM_ALL_PERIPH(175,8202
#define IS_TIM_LIST1_PERIPH(186,8909
#define IS_TIM_LIST2_PERIPH(196,9497
#define IS_TIM_LIST3_PERIPH(203,9913
#define IS_TIM_LIST4_PERIPH(209,10248
#define IS_TIM_LIST5_PERIPH(212,10431
#define IS_TIM_LIST6_PERIPH(220,10941
#define IS_TIM_LIST7_PERIPH(227,11316
#define IS_TIM_LIST8_PERIPH(236,11878
#define TIM_OCMode_Timing 244,12126
#define TIM_OCMode_Active 245,12190
#define TIM_OCMode_Inactive 246,12254
#define TIM_OCMode_Toggle 247,12318
#define TIM_OCMode_PWM1 248,12382
#define TIM_OCMode_PWM2 249,12446
#define TIM_OCMode_Retrigerrable_OPM1 251,12512
#define TIM_OCMode_Retrigerrable_OPM2 252,12576
#define TIM_OCMode_Combined_PWM1 253,12640
#define TIM_OCMode_Combined_PWM2 254,12704
#define TIM_OCMode_Asymmetric_PWM1 255,12768
#define TIM_OCMode_Asymmetric_PWM2 256,12832
#define IS_TIM_OC_MODE(258,12898
#define IS_TIM_OCM(271,13771
#define TIM_OPMode_Single 293,14774
#define TIM_OPMode_Repetitive 294,14837
#define IS_TIM_OPM_MODE(295,14900
#define TIM_Channel_1 305,15100
#define TIM_Channel_2 306,15163
#define TIM_Channel_3 307,15226
#define TIM_Channel_4 308,15289
#define TIM_Channel_5 309,15352
#define TIM_Channel_6 310,15415
#define IS_TIM_CHANNEL(312,15513
#define IS_TIM_PWMI_CHANNEL(317,15816
#define IS_TIM_COMPLEMENTARY_CHANNEL(319,15958
#define TIM_CKD_DIV1 330,16277
#define TIM_CKD_DIV2 331,16340
#define TIM_CKD_DIV4 332,16403
#define IS_TIM_CKD_DIV(333,16466
#define TIM_CounterMode_Up 344,16709
#define TIM_CounterMode_Down 345,16772
#define TIM_CounterMode_CenterAligned1 346,16835
#define TIM_CounterMode_CenterAligned2 347,16898
#define TIM_CounterMode_CenterAligned3 348,16961
#define IS_TIM_COUNTER_MODE(349,17024
#define TIM_OCPolarity_High 362,17501
#define TIM_OCPolarity_Low 363,17564
#define IS_TIM_OC_POLARITY(364,17627
#define TIM_OCNPolarity_High 374,17867
#define TIM_OCNPolarity_Low 375,17930
#define IS_TIM_OCN_POLARITY(376,17993
#define TIM_OutputState_Disable 386,18230
#define TIM_OutputState_Enable 387,18293
#define IS_TIM_OUTPUT_STATE(388,18356
#define TIM_OutputNState_Disable 398,18589
#define TIM_OutputNState_Enable 399,18652
#define IS_TIM_OUTPUTN_STATE(400,18715
#define TIM_CCx_Enable 410,18951
#define TIM_CCx_Disable 411,19015
#define IS_TIM_CCX(412,19079
#define TIM_CCxN_Enable 422,19271
#define TIM_CCxN_Disable 423,19335
#define IS_TIM_CCXN(424,19399
#define TIM_Break_Enable 434,19603
#define TIM_Break_Disable 435,19666
#define IS_TIM_BREAK_STATE(436,19729
#define TIM_Break1_Enable 446,19954
#define TIM_Break1_Disable 447,20022
#define IS_TIM_BREAK1_STATE(448,20090
#define TIM_Break2_Enable 458,20317
#define TIM_Break2_Disable 459,20385
#define IS_TIM_BREAK2_STATE(460,20453
#define TIM_BreakPolarity_Low 470,20667
#define TIM_BreakPolarity_High 471,20730
#define IS_TIM_BREAK_POLARITY(472,20793
#define TIM_Break1Polarity_Low 482,21034
#define TIM_Break1Polarity_High 483,21102
#define IS_TIM_BREAK1_POLARITY(484,21170
#define TIM_Break2Polarity_Low 494,21414
#define TIM_Break2Polarity_High 495,21482
#define IS_TIM_BREAK2_POLARITY(496,21550
#define IS_TIM_BREAK1_FILTER(506,21792
#define IS_TIM_BREAK2_FILTER(515,21920
#define TIM_AutomaticOutput_Enable 524,22052
#define TIM_AutomaticOutput_Disable 525,22115
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(526,22178
#define TIM_LOCKLevel_OFF 536,22427
#define TIM_LOCKLevel_1 537,22490
#define TIM_LOCKLevel_2 538,22553
#define TIM_LOCKLevel_3 539,22616
#define IS_TIM_LOCK_LEVEL(540,22679
#define TIM_OSSIState_Enable 552,23056
#define TIM_OSSIState_Disable 553,23119
#define IS_TIM_OSSI_STATE(554,23182
#define TIM_OSSRState_Enable 564,23427
#define TIM_OSSRState_Disable 565,23490
#define IS_TIM_OSSR_STATE(566,23553
#define TIM_OCIdleState_Set 576,23782
#define TIM_OCIdleState_Reset 577,23845
#define IS_TIM_OCIDLE_STATE(578,23908
#define TIM_OCNIdleState_Set 588,24142
#define TIM_OCNIdleState_Reset 589,24205
#define IS_TIM_OCNIDLE_STATE(590,24268
#define  TIM_ICPolarity_Rising 600,24501
#define  TIM_ICPolarity_Falling 601,24564
#define  TIM_ICPolarity_BothEdge 602,24627
#define IS_TIM_IC_POLARITY(603,24690
#define TIM_ICSelection_DirectTI 614,25016
#define TIM_ICSelection_IndirectTI 616,25245
#define TIM_ICSelection_TRC 618,25474
#define IS_TIM_IC_SELECTION(619,25604
#define TIM_ICPSC_DIV1 630,25943
#define TIM_ICPSC_DIV2 631,26084
#define TIM_ICPSC_DIV4 632,26194
#define TIM_ICPSC_DIV8 633,26304
#define IS_TIM_IC_PRESCALER(634,26414
#define TIM_IT_Update 646,26798
#define TIM_IT_CC1 647,26861
#define TIM_IT_CC2 648,26924
#define TIM_IT_CC3 649,26987
#define TIM_IT_CC4 650,27050
#define TIM_IT_COM 651,27113
#define TIM_IT_Trigger 652,27176
#define TIM_IT_Break 653,27239
#define IS_TIM_IT(654,27302
#define IS_TIM_GET_IT(656,27387
#define TIM_DMABase_CR1 672,27899
#define TIM_DMABase_CR2 673,27962
#define TIM_DMABase_SMCR 674,28025
#define TIM_DMABase_DIER 675,28088
#define TIM_DMABase_SR 676,28151
#define TIM_DMABase_EGR 677,28214
#define TIM_DMABase_CCMR1 678,28277
#define TIM_DMABase_CCMR2 679,28340
#define TIM_DMABase_CCER 680,28403
#define TIM_DMABase_CNT 681,28466
#define TIM_DMABase_PSC 682,28529
#define TIM_DMABase_ARR 683,28592
#define TIM_DMABase_RCR 684,28655
#define TIM_DMABase_CCR1 685,28718
#define TIM_DMABase_CCR2 686,28781
#define TIM_DMABase_CCR3 687,28844
#define TIM_DMABase_CCR4 688,28907
#define TIM_DMABase_BDTR 689,28970
#define TIM_DMABase_DCR 690,29033
#define TIM_DMABase_OR 691,29096
#define TIM_DMABase_CCMR3 692,29159
#define TIM_DMABase_CCR5 693,29222
#define TIM_DMABase_CCR6 694,29285
#define IS_TIM_DMA_BASE(695,29348
#define TIM_DMABurstLength_1Transfer 726,30949
#define TIM_DMABurstLength_2Transfers 727,31016
#define TIM_DMABurstLength_3Transfers 728,31083
#define TIM_DMABurstLength_4Transfers 729,31150
#define TIM_DMABurstLength_5Transfers 730,31217
#define TIM_DMABurstLength_6Transfers 731,31284
#define TIM_DMABurstLength_7Transfers 732,31351
#define TIM_DMABurstLength_8Transfers 733,31418
#define TIM_DMABurstLength_9Transfers 734,31485
#define TIM_DMABurstLength_10Transfers 735,31552
#define TIM_DMABurstLength_11Transfers 736,31619
#define TIM_DMABurstLength_12Transfers 737,31686
#define TIM_DMABurstLength_13Transfers 738,31753
#define TIM_DMABurstLength_14Transfers 739,31820
#define TIM_DMABurstLength_15Transfers 740,31887
#define TIM_DMABurstLength_16Transfers 741,31954
#define TIM_DMABurstLength_17Transfers 742,32021
#define TIM_DMABurstLength_18Transfers 743,32088
#define IS_TIM_DMA_LENGTH(744,32155
#define TIM_DMA_Update 770,33759
#define TIM_DMA_CC1 771,33822
#define TIM_DMA_CC2 772,33885
#define TIM_DMA_CC3 773,33948
#define TIM_DMA_CC4 774,34011
#define TIM_DMA_COM 775,34074
#define TIM_DMA_Trigger 776,34137
#define IS_TIM_DMA_SOURCE(777,34200
#define TIM_ExtTRGPSC_OFF 787,34390
#define TIM_ExtTRGPSC_DIV2 788,34453
#define TIM_ExtTRGPSC_DIV4 789,34516
#define TIM_ExtTRGPSC_DIV8 790,34579
#define IS_TIM_EXT_PRESCALER(791,34642
#define TIM_TS_ITR0 803,35054
#define TIM_TS_ITR1 804,35117
#define TIM_TS_ITR2 805,35180
#define TIM_TS_ITR3 806,35243
#define TIM_TS_TI1F_ED 807,35306
#define TIM_TS_TI1FP1 808,35369
#define TIM_TS_TI2FP2 809,35432
#define TIM_TS_ETRF 810,35495
#define IS_TIM_TRIGGER_SELECTION(811,35558
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(819,36201
#define TIM_TIxExternalCLK1Source_TI1 831,36637
#define TIM_TIxExternalCLK1Source_TI2 832,36700
#define TIM_TIxExternalCLK1Source_TI1ED 833,36763
#define TIM_ExtTRGPolarity_Inverted 842,36911
#define TIM_ExtTRGPolarity_NonInverted 843,36974
#define IS_TIM_EXT_POLARITY(844,37037
#define TIM_PSCReloadMode_Update 854,37293
#define TIM_PSCReloadMode_Immediate 855,37356
#define IS_TIM_PRESCALER_RELOAD(856,37419
#define TIM_ForcedAction_Active 866,37662
#define TIM_ForcedAction_InActive 867,37725
#define IS_TIM_FORCED_ACTION(868,37788
#define TIM_EncoderMode_TI1 878,38021
#define TIM_EncoderMode_TI2 879,38084
#define TIM_EncoderMode_TI12 880,38147
#define IS_TIM_ENCODER_MODE(881,38210
#define TIM_EventSource_Update 893,38499
#define TIM_EventSource_CC1 894,38562
#define TIM_EventSource_CC2 895,38625
#define TIM_EventSource_CC3 896,38688
#define TIM_EventSource_CC4 897,38751
#define TIM_EventSource_COM 898,38814
#define TIM_EventSource_Trigger 899,38877
#define TIM_EventSource_Break 900,38940
#define TIM_EventSource_Break2 901,39003
#define IS_TIM_EVENT_SOURCE(902,39066
#define TIM_UpdateSource_Global 912,39289
#define TIM_UpdateSource_Regular 915,39632
#define IS_TIM_UPDATE_SOURCE(916,39751
#define TIM_OCPreload_Enable 926,39999
#define TIM_OCPreload_Disable 927,40062
#define IS_TIM_OCPRELOAD_STATE(928,40125
#define TIM_OCFast_Enable 938,40364
#define TIM_OCFast_Disable 939,40427
#define IS_TIM_OCFAST_STATE(940,40490
#define TIM_OCClear_Enable 951,40757
#define TIM_OCClear_Disable 952,40820
#define IS_TIM_OCCLEAR_STATE(953,40883
#define TIM_TRGOSource_Reset 963,41110
#define TIM_TRGOSource_Enable 964,41173
#define TIM_TRGOSource_Update 965,41236
#define TIM_TRGOSource_OC1 966,41299
#define TIM_TRGOSource_OC1Ref 967,41362
#define TIM_TRGOSource_OC2Ref 968,41425
#define TIM_TRGOSource_OC3Ref 969,41488
#define TIM_TRGOSource_OC4Ref 970,41551
#define IS_TIM_TRGO_SOURCE(971,41614
#define TIM_TRGO2Source_Reset 981,42234
#define TIM_TRGO2Source_Enable 982,42316
#define TIM_TRGO2Source_Update 983,42398
#define TIM_TRGO2Source_OC1 984,42480
#define TIM_TRGO2Source_OC1Ref 985,42562
#define TIM_TRGO2Source_OC2Ref 986,42644
#define TIM_TRGO2Source_OC3Ref 987,42726
#define TIM_TRGO2Source_OC4Ref 988,42808
#define TIM_TRGO2Source_OC5Ref 989,42890
#define TIM_TRGO2Source_OC6Ref 990,42972
#define TIM_TRGO2Source_OC4Ref_RisingFalling 991,43054
#define TIM_TRGO2Source_OC6Ref_RisingFalling 992,43136
#define TIM_TRGO2Source_OC4RefRising_OC6RefRising 993,43218
#define TIM_TRGO2Source_OC4RefRising_OC6RefFalling 994,43300
#define TIM_TRGO2Source_OC5RefRising_OC6RefRising 995,43382
#define TIM_TRGO2Source_OC5RefRising_OC6RefFalling 996,43464
#define IS_TIM_TRGO2_SOURCE(997,43546
#define TIM_SlaveMode_Reset 1021,44993
#define TIM_SlaveMode_Gated 1022,45064
#define TIM_SlaveMode_Trigger 1023,45135
#define TIM_SlaveMode_External1 1024,45206
#define TIM_SlaveMode_Combined_ResetTrigger 1025,45277
#define IS_TIM_SLAVE_MODE(1026,45348
#define TIM_MasterSlaveMode_Enable 1039,45797
#define TIM_MasterSlaveMode_Disable 1040,45860
#define IS_TIM_MSM_STATE(1041,45923
#define TIM16_GPIO 1049,46138
#define TIM16_RTC_CLK 1050,46198
#define TIM16_HSEDiv32 1051,46258
#define TIM16_MCO 1052,46318
#define TIM1_ADC1_AWDG1 1054,46380
#define TIM1_ADC1_AWDG2 1055,46439
#define TIM1_ADC1_AWDG3 1056,46498
#define TIM1_ADC4_AWDG1 1057,46557
#define TIM1_ADC4_AWDG2 1058,46616
#define TIM1_ADC4_AWDG3 1059,46675
#define TIM8_ADC2_AWDG1 1061,46736
#define TIM8_ADC2_AWDG2 1062,46795
#define TIM8_ADC2_AWDG3 1063,46854
#define TIM8_ADC3_AWDG1 1064,46913
#define TIM8_ADC3_AWDG2 1065,46972
#define TIM8_ADC3_AWDG3 1066,47031
#define IS_TIM_REMAP(1068,47092
#define TIM_FLAG_Update 1092,48327
#define TIM_FLAG_CC1 1093,48391
#define TIM_FLAG_CC2 1094,48455
#define TIM_FLAG_CC3 1095,48519
#define TIM_FLAG_CC4 1096,48583
#define TIM_FLAG_COM 1097,48647
#define TIM_FLAG_Trigger 1098,48711
#define TIM_FLAG_Break 1099,48775
#define TIM_FLAG_Break2 1100,48839
#define TIM_FLAG_CC1OF 1101,48903
#define TIM_FLAG_CC2OF 1102,48967
#define TIM_FLAG_CC3OF 1103,49031
#define TIM_FLAG_CC4OF 1104,49095
#define TIM_FLAG_CC5 1105,49159
#define TIM_FLAG_CC6 1106,49223
#define IS_TIM_GET_FLAG(1107,49287
#define IS_TIM_CLEAR_FLAG(1123,50233
#define TIM_OCReferenceClear_ETRF 1131,50415
#define TIM_OCReferenceClear_OCREFCLR 1132,50478
#define TIM_OCREFERENCECECLEAR_SOURCE(1133,50541
#define IS_TIM_IC_FILTER(1140,50790
#define IS_TIM_EXT_FILTER(1149,50929
#define TIM_DMABurstLength_1Byte 1158,51053
#define TIM_DMABurstLength_2Bytes 1159,51126
#define TIM_DMABurstLength_3Bytes 1160,51200
#define TIM_DMABurstLength_4Bytes 1161,51274
#define TIM_DMABurstLength_5Bytes 1162,51348
#define TIM_DMABurstLength_6Bytes 1163,51422
#define TIM_DMABurstLength_7Bytes 1164,51496
#define TIM_DMABurstLength_8Bytes 1165,51570
#define TIM_DMABurstLength_9Bytes 1166,51644
#define TIM_DMABurstLength_10Bytes 1167,51718
#define TIM_DMABurstLength_11Bytes 1168,51793
#define TIM_DMABurstLength_12Bytes 1169,51868
#define TIM_DMABurstLength_13Bytes 1170,51943
#define TIM_DMABurstLength_14Bytes 1171,52018
#define TIM_DMABurstLength_15Bytes 1172,52093
#define TIM_DMABurstLength_16Bytes 1173,52168
#define TIM_DMABurstLength_17Bytes 1174,52243
#define TIM_DMABurstLength_18Bytes 1175,52318

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_opamp.h,1730
#define __STM32F30x_OPAMP_H31,1340
  uint32_t OPAMP_InvertingInput;57,1791
  uint32_t OPAMP_NonInvertingInput;60,1999
}OPAMP_InitTypeDef;OPAMP_InitTypeDef63,2213
#define OPAMP_Selection_OPAMP1 75,2424
#define OPAMP_Selection_OPAMP2 76,2523
#define OPAMP_Selection_OPAMP3 77,2622
#define OPAMP_Selection_OPAMP4 78,2721
#define IS_OPAMP_ALL_PERIPH(80,2822
#define OPAMP_InvertingInput_IO1 93,3214
#define OPAMP_InvertingInput_IO2 95,3454
#define OPAMP_InvertingInput_PGA 97,3704
#define OPAMP_InvertingInput_Vout 98,3850
#define IS_OPAMP_INVERTING_INPUT(100,3983
#define OPAMP_NonInvertingInput_IO1 112,4396
#define OPAMP_NonInvertingInput_IO2 114,4658
#define OPAMP_NonInvertingInput_IO3 116,4920
#define OPAMP_NonInvertingInput_IO4 118,5180
#define IS_OPAMP_NONINVERTING_INPUT(121,5443
#define OPAMP_OPAMP_PGAGain_2 133,5876
#define OPAMP_OPAMP_PGAGain_4 134,5945
#define OPAMP_OPAMP_PGAGain_8 135,6010
#define OPAMP_OPAMP_PGAGain_16 136,6075
#define IS_OPAMP_PGAGAIN(138,6146
#define OPAMP_PGAConnect_No 150,6507
#define OPAMP_PGAConnect_IO1 151,6574
#define OPAMP_PGAConnect_IO2 152,6637
#define IS_OPAMP_PGACONNECT(154,6706
#define IS_OPAMP_SECONDARY_INVINPUT(165,7024
#define OPAMP_Input_Inverting 175,7272
#define OPAMP_Input_NonInverting 176,7366
#define IS_OPAMP_INPUT(178,7466
#define OPAMP_Vref_3VDDA 189,7675
#define OPAMP_Vref_10VDDA 190,7774
#define OPAMP_Vref_50VDDA 191,7874
#define OPAMP_Vref_90VDDA 192,7974
#define IS_OPAMP_VREF(194,8076
#define OPAMP_Trimming_Factory 206,8393
#define OPAMP_Trimming_User 207,8480
#define IS_OPAMP_TRIMMING(209,8566
#define IS_OPAMP_TRIMMINGVALUE(220,8794
#define OPAMP_OutputLevel_High 230,8952
#define OPAMP_OutputLevel_Low 231,9019

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_i2c.h,3654
#define __STM32F30x_I2C_H31,1299
  uint32_t I2C_Timing;56,1737
  uint32_t I2C_AnalogFilter;60,1999
  uint32_t I2C_DigitalFilter;63,2185
  uint32_t I2C_Mode;66,2364
  uint32_t I2C_OwnAddress1;69,2524
  uint32_t I2C_Ack;72,2697
  uint32_t I2C_AcknowledgedAddress;75,2885
}I2C_InitTypeDef;I2C_InitTypeDef77,3089
#define IS_I2C_ALL_PERIPH(86,3250
#define I2C_AnalogFilter_Enable 93,3430
#define I2C_AnalogFilter_Disable 94,3494
#define IS_I2C_ANALOG_FILTER(96,3552
#define IS_I2C_DIGITAL_FILTER(106,3795
#define I2C_Mode_I2C 115,3923
#define I2C_Mode_SMBusDevice 116,3987
#define I2C_Mode_SMBusHost 117,4043
#define IS_I2C_MODE(119,4101
#define I2C_Ack_Enable 130,4399
#define I2C_Ack_Disable 131,4463
#define IS_I2C_ACK(133,4519
#define I2C_AcknowledgedAddress_7bit 143,4739
#define I2C_AcknowledgedAddress_10bit 144,4803
#define IS_I2C_ACKNOWLEDGE_ADDRESS(146,4863
#define IS_I2C_OWN_ADDRESS1(156,5120
#define I2C_Direction_Transmitter 165,5274
#define I2C_Direction_Receiver 166,5334
#define IS_I2C_DIRECTION(168,5396
#define I2C_DMAReq_Tx 178,5648
#define I2C_DMAReq_Rx 179,5705
#define IS_I2C_DMA_REQ(181,5764
#define IS_I2C_SLAVE_ADDRESS(190,5937
#define IS_I2C_OWN_ADDRESS2(200,6081
#define I2C_OA2_NoMask 210,6231
#define I2C_OA2_Mask01 211,6288
#define I2C_OA2_Mask02 212,6345
#define I2C_OA2_Mask03 213,6402
#define I2C_OA2_Mask04 214,6459
#define I2C_OA2_Mask05 215,6516
#define I2C_OA2_Mask06 216,6573
#define I2C_OA2_Mask07 217,6630
#define IS_I2C_OWN_ADDRESS2_MASK(219,6689
#define IS_I2C_TIMEOUT(236,7345
#define I2C_Register_CR1 246,7481
#define I2C_Register_CR2 247,7538
#define I2C_Register_OAR1 248,7595
#define I2C_Register_OAR2 249,7652
#define I2C_Register_TIMINGR 250,7709
#define I2C_Register_TIMEOUTR 251,7766
#define I2C_Register_ISR 252,7823
#define I2C_Register_ICR 253,7880
#define I2C_Register_PECR 254,7937
#define I2C_Register_RXDR 255,7994
#define I2C_Register_TXDR 256,8051
#define IS_I2C_REGISTER(258,8110
#define I2C_IT_ERRI 277,9079
#define I2C_IT_TCI 278,9134
#define I2C_IT_STOPI 279,9188
#define I2C_IT_NACKI 280,9244
#define I2C_IT_ADDRI 281,9300
#define I2C_IT_RXI 282,9356
#define I2C_IT_TXI 283,9410
#define IS_I2C_CONFIG_IT(285,9466
#define  I2C_FLAG_TXE 295,9643
#define  I2C_FLAG_TXIS 296,9696
#define  I2C_FLAG_RXNE 297,9750
#define  I2C_FLAG_ADDR 298,9804
#define  I2C_FLAG_NACKF 299,9858
#define  I2C_FLAG_STOPF 300,9913
#define  I2C_FLAG_TC 301,9968
#define  I2C_FLAG_TCR 302,10020
#define  I2C_FLAG_BERR 303,10073
#define  I2C_FLAG_ARLO 304,10127
#define  I2C_FLAG_OVR 305,10181
#define  I2C_FLAG_PECERR 306,10234
#define  I2C_FLAG_TIMEOUT 307,10290
#define  I2C_FLAG_ALERT 308,10347
#define  I2C_FLAG_BUSY 309,10402
#define IS_I2C_CLEAR_FLAG(311,10458
#define IS_I2C_GET_FLAG(313,10565
#define  I2C_IT_TXIS 331,11434
#define  I2C_IT_RXNE 332,11488
#define  I2C_IT_ADDR 333,11542
#define  I2C_IT_NACKF 334,11596
#define  I2C_IT_STOPF 335,11651
#define  I2C_IT_TC 336,11706
#define  I2C_IT_TCR 337,11758
#define  I2C_IT_BERR 338,11811
#define  I2C_IT_ARLO 339,11865
#define  I2C_IT_OVR 340,11919
#define  I2C_IT_PECERR 341,11972
#define  I2C_IT_TIMEOUT 342,12028
#define  I2C_IT_ALERT 343,12085
#define IS_I2C_CLEAR_IT(345,12142
#define IS_I2C_GET_IT(347,12276
#define  I2C_Reload_Mode 364,13026
#define  I2C_AutoEnd_Mode 365,13082
#define  I2C_SoftEnd_Mode 366,13139
#define IS_RELOAD_END_MODE(369,13237
#define  I2C_No_StartStop 382,13577
#define  I2C_Generate_Stop 383,13643
#define  I2C_Generate_Start_Read 384,13699
#define  I2C_Generate_Start_Write 385,13785
#define IS_START_STOP_MODE(388,13876

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_pwr.h,985
#define __STM32F30x_PWR_H31,1300
#define PWR_PVDLevel_0 59,1858
#define PWR_PVDLevel_1 60,1915
#define PWR_PVDLevel_2 61,1972
#define PWR_PVDLevel_3 62,2029
#define PWR_PVDLevel_4 63,2086
#define PWR_PVDLevel_5 64,2143
#define PWR_PVDLevel_6 65,2200
#define PWR_PVDLevel_7 66,2257
#define IS_PWR_PVD_LEVEL(68,2316
#define PWR_WakeUpPin_1 80,2770
#define PWR_WakeUpPin_2 81,2825
#define PWR_WakeUpPin_3 82,2880
#define IS_PWR_WAKEUP_PIN(83,2935
#define PWR_Regulator_ON 95,3221
#define PWR_Regulator_LowPower 96,3285
#define IS_PWR_REGULATOR(97,3340
#define PWR_SLEEPEntry_WFI 107,3572
#define PWR_SLEEPEntry_WFE 108,3629
#define IS_PWR_SLEEP_ENTRY(109,3686
#define PWR_STOPEntry_WFI 119,3866
#define PWR_STOPEntry_WFE 120,3923
#define IS_PWR_STOP_ENTRY(121,3980
#define PWR_FLAG_WU 131,4146
#define PWR_FLAG_SB 132,4199
#define PWR_FLAG_PVDO 133,4252
#define PWR_FLAG_VREFINTRDY 134,4306
#define IS_PWR_GET_FLAG(136,4369
#define IS_PWR_CLEAR_FLAG(139,4553

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_usart.h,5128
#define __STM32F30x_USART_H31,1306
  uint32_t USART_BaudRate;58,1765
  uint32_t USART_WordLength;63,2216
  uint32_t USART_StopBits;66,2435
  uint32_t USART_Parity;69,2629
  uint32_t USART_Mode;76,3207
  uint32_t USART_HardwareFlowControl;79,3419
} USART_InitTypeDef;82,3691
  uint32_t USART_Clock;90,3800
  uint32_t USART_CPOL;93,3997
  uint32_t USART_CPHA;96,4193
  uint32_t USART_LastBit;99,4403
} USART_ClockInitTypeDef;102,4726
#define IS_USART_ALL_PERIPH(110,4896
#define IS_USART_123_PERIPH(116,5212
#define IS_USART_1234_PERIPH(120,5402
#define USART_WordLength_8b 130,5712
#define USART_WordLength_9b 131,5781
#define IS_USART_WORD_LENGTH(132,5839
#define USART_StopBits_1 142,6062
#define USART_StopBits_2 143,6131
#define USART_StopBits_1_5 144,6194
#define IS_USART_STOPBITS(145,6278
#define USART_Parity_No 156,6572
#define USART_Parity_Even 157,6641
#define USART_Parity_Odd 158,6701
#define IS_USART_PARITY(159,6779
#define USART_Mode_Rx 170,7051
#define USART_Mode_Tx 171,7110
#define IS_USART_MODE(172,7169
#define USART_HardwareFlowControl_None 182,7388
#define USART_HardwareFlowControl_RTS 183,7457
#define USART_HardwareFlowControl_CTS 184,7518
#define USART_HardwareFlowControl_RTS_CTS 185,7579
#define IS_USART_HARDWARE_FLOW_CONTROL(186,7659
#define USART_Clock_Disable 199,8107
#define USART_Clock_Enable 200,8176
#define IS_USART_CLOCK(201,8238
#define USART_CPOL_Low 211,8450
#define USART_CPOL_High 212,8519
#define IS_USART_CPOL(213,8580
#define USART_CPHA_1Edge 223,8742
#define USART_CPHA_2Edge 224,8811
#define IS_USART_CPHA(225,8872
#define USART_LastBit_Disable 235,9033
#define USART_LastBit_Enable 236,9102
#define IS_USART_LASTBIT(237,9163
#define USART_DMAReq_Tx 247,9388
#define USART_DMAReq_Rx 248,9449
#define IS_USART_DMAREQ(249,9510
#define USART_DMAOnError_Enable 260,9740
#define USART_DMAOnError_Disable 261,9809
#define IS_USART_DMAONERROR(262,9870
#define USART_WakeUp_IdleLine 272,10119
#define USART_WakeUp_AddressMark 273,10188
#define IS_USART_MUTEMODE_WAKEUP(274,10249
#define USART_AddressLength_4b 284,10493
#define USART_AddressLength_7b 285,10562
#define IS_USART_ADDRESS_DETECTION(286,10624
#define USART_WakeUpSource_AddressMatch 296,10883
#define USART_WakeUpSource_StartBit 297,10952
#define USART_WakeUpSource_RXNE 298,11014
#define IS_USART_STOPMODE_WAKEUPSOURCE(299,11106
#define USART_LINBreakDetectLength_10b 310,11479
#define USART_LINBreakDetectLength_11b 311,11548
#define IS_USART_LIN_BREAK_DETECT_LENGTH(312,11609
#define USART_IrDAMode_LowPower 323,11897
#define USART_IrDAMode_Normal 324,11958
#define IS_USART_IRDA_MODE(325,12027
#define USART_DEPolarity_High 335,12245
#define USART_DEPolarity_Low 336,12314
#define IS_USART_DE_POLARITY(337,12374
#define USART_InvPin_Tx 347,12612
#define USART_InvPin_Rx 348,12674
#define IS_USART_INVERSTION_PIN(349,12736
#define USART_AutoBaudRate_StartBit 360,12967
#define USART_AutoBaudRate_FallingEdge 361,13043
#define USART_AutoBaudRate_0x7FFrame 362,13116
#define USART_AutoBaudRate_0x55Frame 363,13189
#define IS_USART_AUTOBAUDRATE_MODE(364,13286
#define USART_OVRDetection_Enable 376,13711
#define USART_OVRDetection_Disable 377,13780
#define IS_USART_OVRDETECTION(378,13843
#define USART_Request_ABRRQ 387,14063
#define USART_Request_SBKRQ 388,14125
#define USART_Request_MMRQ 389,14187
#define USART_Request_RXFRQ 390,14248
#define USART_Request_TXFRQ 391,14310
#define IS_USART_REQUEST(393,14374
#define USART_FLAG_REACK 405,14813
#define USART_FLAG_TEACK 406,14875
#define USART_FLAG_WU 407,14937
#define USART_FLAG_RWU 408,14997
#define USART_FLAG_SBK 409,15057
#define USART_FLAG_CM 410,15118
#define USART_FLAG_BUSY 411,15178
#define USART_FLAG_ABRF 412,15239
#define USART_FLAG_ABRE 413,15300
#define USART_FLAG_EOB 414,15361
#define USART_FLAG_RTO 415,15422
#define USART_FLAG_nCTSS 416,15483
#define USART_FLAG_CTS 417,15544
#define USART_FLAG_LBD 418,15606
#define USART_FLAG_TXE 419,15666
#define USART_FLAG_TC 420,15726
#define USART_FLAG_RXNE 421,15785
#define USART_FLAG_IDLE 422,15846
#define USART_FLAG_ORE 423,15907
#define USART_FLAG_NE 424,15967
#define USART_FLAG_FE 425,16026
#define USART_FLAG_PE 426,16085
#define IS_USART_FLAG(427,16144
#define IS_USART_CLEAR_FLAG(439,17158
#define USART_IT_WU 459,18035
#define USART_IT_CM 460,18104
#define USART_IT_EOB 461,18173
#define USART_IT_RTO 462,18242
#define USART_IT_PE 463,18311
#define USART_IT_TXE 464,18380
#define USART_IT_TC 465,18449
#define USART_IT_RXNE 466,18518
#define USART_IT_IDLE 467,18587
#define USART_IT_LBD 468,18656
#define USART_IT_CTS 469,18725
#define USART_IT_ERR 470,18795
#define USART_IT_ORE 471,18864
#define USART_IT_NE 472,18933
#define USART_IT_FE 473,19002
#define IS_USART_CONFIG_IT(475,19073
#define IS_USART_GET_IT(482,19591
#define IS_USART_CLEAR_IT(490,20173
#define IS_USART_BAUDRATE(504,20757
#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(505,20842
#define IS_USART_AUTO_RETRY_COUNTER(506,20913
#define IS_USART_TIMEOUT(507,20978
#define IS_USART_DATA(508,21039

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_crc.h,411
#define __STM32F30x_CRC_H31,1301
#define CRC_ReverseInputData_No 54,1796
#define CRC_ReverseInputData_8bits 55,1907
#define CRC_ReverseInputData_16bits 56,2025
#define CRC_ReverseInputData_32bits 57,2144
#define IS_CRC_REVERSE_INPUT_DATA(59,2265
#define CRC_PolSize_7 71,2680
#define CRC_PolSize_8 72,2792
#define CRC_PolSize_16 73,2904
#define CRC_PolSize_32 74,3017
#define IS_CRC_POL_SIZE(76,3132

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/STM32F30x_StdPeriph_Driver/inc/stm32f30x_dac.h,2540
#define __STM32F30x_DAC_H31,1300
#define DAC_CR_DMAUDRIE 49,1661
  uint32_t DAC_Trigger;57,1861
  uint32_t DAC_WaveGeneration;60,2089
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;64,2413
  uint32_t DAC_OutputBuffer;68,2759
}DAC_InitTypeDef;DAC_InitTypeDef70,2992
#define DAC_Trigger_None 82,3205
#define DAC_Trigger_T2_TRGO 84,3453
#define DAC_Trigger_T3_TRGO 85,3594
#define DAC_Trigger_T4_TRGO 86,3735
#define DAC_Trigger_T6_TRGO 87,3876
#define DAC_Trigger_T7_TRGO 88,4017
#define DAC_Trigger_T8_TRGO 89,4158
#define DAC_Trigger_T15_TRGO 90,4299
#define DAC_Trigger_Ext_IT9 91,4441
#define DAC_Trigger_Software 92,4589
#define IS_DAC_TRIGGER(94,4721
#define DAC_WaveGeneration_None 113,5542
#define DAC_WaveGeneration_Noise 114,5609
#define DAC_WaveGeneration_Triangle 115,5676
#define IS_DAC_GENERATE_WAVE(116,5743
#define DAC_LFSRUnmask_Bit0 127,6064
#define DAC_LFSRUnmask_Bits1_0 128,6194
#define DAC_LFSRUnmask_Bits2_0 129,6328
#define DAC_LFSRUnmask_Bits3_0 130,6462
#define DAC_LFSRUnmask_Bits4_0 131,6596
#define DAC_LFSRUnmask_Bits5_0 132,6730
#define DAC_LFSRUnmask_Bits6_0 133,6864
#define DAC_LFSRUnmask_Bits7_0 134,6998
#define DAC_LFSRUnmask_Bits8_0 135,7132
#define DAC_LFSRUnmask_Bits9_0 136,7266
#define DAC_LFSRUnmask_Bits10_0 137,7400
#define DAC_LFSRUnmask_Bits11_0 138,7535
#define DAC_TriangleAmplitude_1 139,7670
#define DAC_TriangleAmplitude_3 140,7780
#define DAC_TriangleAmplitude_7 141,7890
#define DAC_TriangleAmplitude_15 142,8000
#define DAC_TriangleAmplitude_31 143,8111
#define DAC_TriangleAmplitude_63 144,8222
#define DAC_TriangleAmplitude_127 145,8333
#define DAC_TriangleAmplitude_255 146,8445
#define DAC_TriangleAmplitude_511 147,8557
#define DAC_TriangleAmplitude_1023 148,8669
#define DAC_TriangleAmplitude_2047 149,8782
#define DAC_TriangleAmplitude_4095 150,8895
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(152,9010
#define DAC_OutputBuffer_Enable 184,11410
#define DAC_OutputBuffer_Disable 185,11477
#define IS_DAC_OUTPUT_BUFFER_STATE(186,11544
#define DAC_Channel_1 196,11788
#define DAC_Channel_2 197,11855
#define IS_DAC_CHANNEL(198,11922
#define DAC_Align_12b_R 208,12127
#define DAC_Align_12b_L 209,12194
#define DAC_Align_8b_R 210,12261
#define IS_DAC_ALIGN(211,12328
#define DAC_Wave_Noise 222,12588
#define DAC_Wave_Triangle 223,12655
#define IS_DAC_WAVE(224,12722
#define IS_DAC_DATA(234,12903
#define DAC_IT_DMAUDR 242,13032
#define IS_DAC_IT(243,13101
#define DAC_FLAG_DMAUDR 253,13231
#define IS_DAC_FLAG(254,13300

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/stm32f30x.h,178868
#define __STM32F30x_H54,2355
  #define STM32F30X69,2641
 #define HSE_VALUE 97,3664
 #define HSE_STARTUP_TIMEOUT 105,3947
 #define HSI_STARTUP_TIMEOUT 113,4228
 #define HSI_VALUE 117,4379
 #define LSI_VALUE 122,4724
 #define LSE_VALUE 127,5069
#define __STM32F30X_STDPERIPH_VERSION_MAIN 134,5285
#define __STM32F30X_STDPERIPH_VERSION_SUB1 135,5401
#define __STM32F30X_STDPERIPH_VERSION_SUB2 136,5483
#define __STM32F30X_STDPERIPH_VERSION_RC 137,5565
#define __STM32F30X_STDPERIPH_VERSION 138,5652
#define __CM4_REV 154,6224
#define __MPU_PRESENT 155,6321
#define __NVIC_PRIO_BITS 156,6399
#define __Vendor_SysTickConfig 157,6498
#define __FPU_PRESENT 158,6596
typedef enum IRQn165,6822
  NonMaskableInt_IRQn 168,6959
  MemoryManagement_IRQn 169,7074
  BusFault_IRQn 170,7189
  UsageFault_IRQn 171,7304
  SVCall_IRQn 172,7419
  DebugMonitor_IRQn 173,7534
  PendSV_IRQn 174,7649
  SysTick_IRQn 175,7764
  WWDG_IRQn 177,7994
  PVD_IRQn 178,8109
  TAMPER_STAMP_IRQn 179,8224
  RTC_WKUP_IRQn 180,8339
  FLASH_IRQn 181,8454
  RCC_IRQn 182,8569
  EXTI0_IRQn 183,8684
  EXTI1_IRQn 184,8799
  EXTI2_TS_IRQn 185,8914
  EXTI3_IRQn 186,9029
  EXTI4_IRQn 187,9144
  DMA1_Channel1_IRQn 188,9259
  DMA1_Channel2_IRQn 189,9374
  DMA1_Channel3_IRQn 190,9489
  DMA1_Channel4_IRQn 191,9604
  DMA1_Channel5_IRQn 192,9719
  DMA1_Channel6_IRQn 193,9834
  DMA1_Channel7_IRQn 194,9949
  ADC1_2_IRQn 195,10064
  USB_HP_CAN1_TX_IRQn 196,10179
  USB_LP_CAN1_RX0_IRQn 197,10294
  CAN1_RX1_IRQn 198,10409
  CAN1_SCE_IRQn 199,10524
  EXTI9_5_IRQn 200,10639
  TIM1_BRK_TIM15_IRQn 201,10754
  TIM1_UP_TIM16_IRQn 202,10869
  TIM1_TRG_COM_TIM17_IRQn 203,10984
  TIM1_CC_IRQn 204,11099
  TIM2_IRQn 205,11214
  TIM3_IRQn 206,11329
  TIM4_IRQn 207,11444
  I2C1_EV_IRQn 208,11559
  I2C1_ER_IRQn 209,11674
  I2C2_EV_IRQn 210,11789
  I2C2_ER_IRQn 211,11904
  SPI1_IRQn 212,12021
  SPI2_IRQn 213,12136
  USART1_IRQn 214,12251
  USART2_IRQn 215,12366
  USART3_IRQn 216,12481
  EXTI15_10_IRQn 217,12596
  RTC_Alarm_IRQn 218,12711
  USBWakeUp_IRQn 219,12826
  TIM8_BRK_IRQn 220,12945
  TIM8_UP_IRQn 221,13060
  TIM8_TRG_COM_IRQn 222,13175
  TIM8_CC_IRQn 223,13290
  ADC3_IRQn 224,13405
  SPI3_IRQn 225,13520
  UART4_IRQn 226,13635
  UART5_IRQn 227,13750
  TIM6_DAC_IRQn 228,13865
  TIM7_IRQn 229,13980
  DMA2_Channel1_IRQn 230,14095
  DMA2_Channel2_IRQn 231,14210
  DMA2_Channel3_IRQn 232,14325
  DMA2_Channel4_IRQn 233,14440
  DMA2_Channel5_IRQn 234,14555
  ADC4_IRQn 235,14670
  COMP1_2_3_IRQn 236,14785
  COMP4_5_6_IRQn 237,14900
  COMP7_IRQn 238,15015
  USB_HP_IRQn 239,15130
  USB_LP_IRQn 240,15245
  USBWakeUp_RMP_IRQn 241,15360
  FPU_IRQn 242,15475
} IRQn_Type;243,15590
typedef int32_t  s32;257,15932
typedef int16_t s16;258,15955
typedef int8_t  s8;259,15977
typedef const int32_t sc32;261,16000
typedef const int16_t sc16;262,16048
typedef const int8_t sc8;263,16096
typedef __IO int32_t  vs32;265,16145
typedef __IO int16_t  vs16;266,16174
typedef __IO int8_t   vs8;267,16203
typedef __I int32_t vsc32;269,16233
typedef __I int16_t vsc16;270,16280
typedef __I int8_t vsc8;271,16327
typedef uint32_t  u32;273,16375
typedef uint16_t u16;274,16399
typedef uint8_t  u8;275,16422
typedef const uint32_t uc32;277,16446
typedef const uint16_t uc16;278,16495
typedef const uint8_t uc8;279,16544
typedef __IO uint32_t  vu32;281,16594
typedef __IO uint16_t vu16;282,16624
typedef __IO uint8_t  vu8;283,16653
typedef __I uint32_t vuc32;285,16683
typedef __I uint16_t vuc16;286,16731
typedef __I uint8_t vuc8;287,16779
typedef enum {RESET RESET289,16828
typedef enum {RESET = 0, SET 289,16828
typedef enum {RESET = 0, SET = !RESET}RESET289,16828
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;289,16828
typedef enum {DISABLE DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE 291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE291,16892
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;291,16892
#define IS_FUNCTIONAL_STATE(292,16956
typedef enum {ERROR ERROR294,17040
typedef enum {ERROR = 0, SUCCESS 294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR294,17040
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;294,17040
  __IO uint32_t ISR;310,17263
  __IO uint32_t IER;311,17378
  __IO uint32_t CR;312,17499
  __IO uint32_t CFGR;313,17614
  uint32_t      RESERVED0;314,17729
  __IO uint32_t SMPR1;315,17844
  __IO uint32_t SMPR2;316,17959
  uint32_t      RESERVED1;317,18074
  __IO uint32_t TR1;318,18189
  __IO uint32_t TR2;319,18304
  __IO uint32_t TR3;320,18419
  uint32_t      RESERVED2;321,18534
  __IO uint32_t SQR1;322,18649
  __IO uint32_t SQR2;323,18764
  __IO uint32_t SQR3;324,18879
  __IO uint32_t SQR4;325,18994
  __IO uint32_t DR;326,19109
  uint32_t      RESERVED3;327,19224
  uint32_t      RESERVED4;328,19339
  __IO uint32_t JSQR;329,19454
  uint32_t      RESERVED5[RESERVED5330,19569
  __IO uint32_t OFR1;331,19684
  __IO uint32_t OFR2;332,19799
  __IO uint32_t OFR3;333,19914
  __IO uint32_t OFR4;334,20029
  uint32_t      RESERVED6[RESERVED6335,20144
  __IO uint32_t JDR1;336,20259
  __IO uint32_t JDR2;337,20374
  __IO uint32_t JDR3;338,20489
  __IO uint32_t JDR4;339,20604
  uint32_t      RESERVED7[RESERVED7340,20719
  __IO uint32_t AWD2CR;341,20836
  __IO uint32_t AWD3CR;342,20951
  uint32_t      RESERVED8;343,21066
  uint32_t      RESERVED9;344,21181
  __IO uint32_t DIFSEL;345,21298
  __IO uint32_t CALFACT;346,21413
} ADC_TypeDef;348,21532
  __IO uint32_t CSR;352,21569
  uint32_t      RESERVED;353,21699
  __IO uint32_t CCR;354,21829
  __IO uint32_t CDR;355,21959
} ADC_Common_TypeDef;357,22169
  __IO uint32_t TIR;365,22276
  __IO uint32_t TDTR;366,22342
  __IO uint32_t TDLR;367,22429
  __IO uint32_t TDHR;368,22490
} CAN_TxMailBox_TypeDef;369,22552
  __IO uint32_t RIR;376,22660
  __IO uint32_t RDTR;377,22736
  __IO uint32_t RDLR;378,22836
  __IO uint32_t RDHR;379,22910
} CAN_FIFOMailBox_TypeDef;380,22985
  __IO uint32_t FR1;387,23100
  __IO uint32_t FR2;388,23157
} CAN_FilterRegister_TypeDef;389,23214
  __IO uint32_t              MCR;396,23315
  __IO uint32_t              MSR;397,23441
  __IO uint32_t              TSR;398,23567
  __IO uint32_t              RF0R;399,23693
  __IO uint32_t              RF1R;400,23819
  __IO uint32_t              IER;401,23945
  __IO uint32_t              ESR;402,24071
  __IO uint32_t              BTR;403,24197
  uint32_t                   RESERVED0[RESERVED0404,24323
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox405,24449
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox406,24575
  uint32_t                   RESERVED1[RESERVED1407,24701
  __IO uint32_t              FMR;408,24827
  __IO uint32_t              FM1R;409,24953
  uint32_t                   RESERVED2;410,25079
  __IO uint32_t              FS1R;411,25205
  uint32_t                   RESERVED3;412,25331
  __IO uint32_t              FFA1R;413,25457
  uint32_t                   RESERVED4;414,25583
  __IO uint32_t              FA1R;415,25709
  uint32_t                   RESERVED5[RESERVED5416,25835
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister417,25961
} CAN_TypeDef;418,26087
  __IO uint32_t CSR;427,26172
} COMP_TypeDef;428,26262
  __IO uint32_t DR;436,26348
  __IO uint8_t  IDR;437,26452
  uint8_t       RESERVED0;438,26556
  uint16_t      RESERVED1;439,26660
  __IO uint32_t CR;440,26764
  uint32_t      RESERVED2;441,26868
  __IO uint32_t INIT;442,26972
  __IO uint32_t POL;443,27076
} CRC_TypeDef;444,27180
  __IO uint32_t CR;452,27271
  __IO uint32_t SWTRIGR;453,27384
  __IO uint32_t DHR12R1;454,27497
  __IO uint32_t DHR12L1;455,27610
  __IO uint32_t DHR8R1;456,27723
  __IO uint32_t DHR12R2;457,27836
  __IO uint32_t DHR12L2;458,27949
  __IO uint32_t DHR8R2;459,28062
  __IO uint32_t DHR12RD;460,28175
  __IO uint32_t DHR12LD;461,28288
  __IO uint32_t DHR8RD;462,28401
  __IO uint32_t DOR1;463,28514
  __IO uint32_t DOR2;464,28627
  __IO uint32_t SR;465,28740
} DAC_TypeDef;466,28853
  __IO uint32_t IDCODE;474,28926
  __IO uint32_t CR;475,29015
  __IO uint32_t APB1FZ;476,29104
  __IO uint32_t APB2FZ;477,29193
}DBGMCU_TypeDef;DBGMCU_TypeDef478,29282
  __IO uint32_t CCR;486,29362
  __IO uint32_t CNDTR;487,29480
  __IO uint32_t CPAR;488,29598
  __IO uint32_t CMAR;489,29716
} DMA_Channel_TypeDef;490,29834
  __IO uint32_t ISR;494,29879
  __IO uint32_t IFCR;495,29969
} DMA_TypeDef;496,30059
  __IO uint32_t IMR;504,30158
  __IO uint32_t EMR;505,30261
  __IO uint32_t RTSR;506,30364
  __IO uint32_t FTSR;507,30467
  __IO uint32_t SWIER;508,30570
  __IO uint32_t PR;509,30673
  uint32_t      RESERVED1;510,30776
  uint32_t      RESERVED2;511,30879
  __IO uint32_t IMR2;512,30982
  __IO uint32_t EMR2;513,31085
  __IO uint32_t RTSR2;514,31188
  __IO uint32_t FTSR2;515,31291
  __IO uint32_t SWIER2;516,31394
  __IO uint32_t PR2;517,31497
}EXTI_TypeDef;EXTI_TypeDef518,31600
  __IO uint32_t ACR;526,31679
  __IO uint32_t KEYR;527,31783
  __IO uint32_t OPTKEYR;528,31887
  __IO uint32_t SR;529,31991
  __IO uint32_t CR;530,32095
  __IO uint32_t AR;531,32199
  uint32_t      RESERVED;532,32303
  __IO uint32_t OBR;533,32407
  __IO uint32_t WRPR;534,32511
} FLASH_TypeDef;536,32619
  __IO uint16_t RDP;543,32705
  __IO uint16_t USER;544,32811
  uint16_t RESERVED0;545,32917
  uint16_t RESERVED1;546,33023
  __IO uint16_t WRP0;547,33129
  __IO uint16_t WRP1;548,33235
  __IO uint16_t WRP2;549,33341
  __IO uint16_t WRP3;550,33447
} OB_TypeDef;551,33553
  __IO uint32_t MODER;559,33635
  __IO uint16_t OTYPER;560,33753
  uint16_t RESERVED0;561,33871
  __IO uint32_t OSPEEDR;562,33989
  __IO uint32_t PUPDR;563,34107
  __IO uint16_t IDR;564,34225
  uint16_t RESERVED1;565,34343
  __IO uint16_t ODR;566,34461
  uint16_t RESERVED2;567,34579
  __IO uint32_t BSRR;568,34697
  __IO uint32_t LCKR;569,34815
  __IO uint32_t AFR[AFR570,34933
  __IO uint16_t BRR;571,35051
  uint16_t RESERVED3;572,35169
}GPIO_TypeDef;GPIO_TypeDef573,35287
  __IO uint32_t CSR;581,35382
} OPAMP_TypeDef;582,35486
  __IO uint32_t CFGR1;591,35587
  __IO uint32_t RCR;592,35696
  __IO uint32_t EXTICR[EXTICR593,35805
  __IO uint32_t CFGR2;594,35919
} SYSCFG_TypeDef;595,36028
  __IO uint32_t CR1;603,36129
  __IO uint32_t CR2;604,36220
  __IO uint32_t OAR1;605,36313
  __IO uint32_t OAR2;606,36404
  __IO uint32_t TIMINGR;607,36495
  __IO uint32_t TIMEOUTR;608,36586
  __IO uint32_t ISR;609,36677
  __IO uint32_t ICR;610,36768
  __IO uint32_t PECR;611,36859
  __IO uint32_t RXDR;612,36950
  __IO uint32_t TXDR;613,37041
}I2C_TypeDef;I2C_TypeDef614,37134
  __IO uint32_t KR;622,37217
  __IO uint32_t PR;623,37294
  __IO uint32_t RLR;624,37371
  __IO uint32_t SR;625,37448
  __IO uint32_t WINR;626,37525
} IWDG_TypeDef;627,37603
  __IO uint32_t CR;635,37681
  __IO uint32_t CSR;636,37768
} PWR_TypeDef;637,37855
  __IO uint32_t CR;644,37940
  __IO uint32_t CFGR;645,38059
  __IO uint32_t CIR;646,38178
  __IO uint32_t APB2RSTR;647,38297
  __IO uint32_t APB1RSTR;648,38416
  __IO uint32_t AHBENR;649,38535
  __IO uint32_t APB2ENR;650,38654
  __IO uint32_t APB1ENR;651,38773
  __IO uint32_t BDCR;652,38892
  __IO uint32_t CSR;653,39012
  __IO uint32_t AHBRSTR;654,39131
  __IO uint32_t CFGR2;655,39250
  __IO uint32_t CFGR3;656,39369
} RCC_TypeDef;657,39489
  __IO uint32_t TR;665,39570
  __IO uint32_t DR;666,39686
  __IO uint32_t CR;667,39802
  __IO uint32_t ISR;668,39918
  __IO uint32_t PRER;669,40034
  __IO uint32_t WUTR;670,40150
  uint32_t RESERVED0;671,40266
  __IO uint32_t ALRMAR;672,40382
  __IO uint32_t ALRMBR;673,40498
  __IO uint32_t WPR;674,40614
  __IO uint32_t SSR;675,40730
  __IO uint32_t SHIFTR;676,40846
  __IO uint32_t TSTR;677,40962
  __IO uint32_t TSDR;678,41078
  __IO uint32_t TSSSR;679,41194
  __IO uint32_t CALR;680,41310
  __IO uint32_t TAFCR;681,41426
  __IO uint32_t ALRMASSR;682,41542
  __IO uint32_t ALRMBSSR;683,41658
  uint32_t RESERVED7;684,41774
  __IO uint32_t BKP0R;685,41890
  __IO uint32_t BKP1R;686,42006
  __IO uint32_t BKP2R;687,42122
  __IO uint32_t BKP3R;688,42238
  __IO uint32_t BKP4R;689,42354
  __IO uint32_t BKP5R;690,42470
  __IO uint32_t BKP6R;691,42586
  __IO uint32_t BKP7R;692,42702
  __IO uint32_t BKP8R;693,42818
  __IO uint32_t BKP9R;694,42934
  __IO uint32_t BKP10R;695,43050
  __IO uint32_t BKP11R;696,43166
  __IO uint32_t BKP12R;697,43282
  __IO uint32_t BKP13R;698,43398
  __IO uint32_t BKP14R;699,43514
  __IO uint32_t BKP15R;700,43630
} RTC_TypeDef;701,43746
  __IO uint16_t CR1;710,43841
  uint16_t  RESERVED0;711,43950
  __IO uint16_t CR2;712,44059
  uint16_t  RESERVED1;713,44168
  __IO uint16_t SR;714,44277
  uint16_t  RESERVED2;715,44386
  __IO uint16_t DR;716,44495
  uint16_t  RESERVED3;717,44604
  __IO uint16_t CRCPR;718,44713
  uint16_t  RESERVED4;719,44822
  __IO uint16_t RXCRCR;720,44931
  uint16_t  RESERVED5;721,45040
  __IO uint16_t TXCRCR;722,45149
  uint16_t  RESERVED6;723,45258
  __IO uint16_t I2SCFGR;724,45368
  uint16_t  RESERVED7;725,45477
  __IO uint16_t I2SPR;726,45586
  uint16_t  RESERVED8;727,45695
} SPI_TypeDef;728,45808
  __IO uint16_t CR1;735,45873
  uint16_t      RESERVED0;736,45969
 __IO uint32_t CR2;737,46065
  __IO uint32_t SMCR;738,46161
  __IO uint32_t DIER;739,46257
  __IO uint32_t SR;740,46353
  __IO uint32_t EGR;741,46449
  __IO uint32_t CCMR1;742,46545
  __IO uint32_t CCMR2;743,46641
  __IO uint32_t CCER;744,46737
  __IO uint32_t CNT;745,46833
  __IO uint16_t PSC;746,46929
  uint16_t      RESERVED9;747,47025
  __IO uint32_t ARR;748,47121
  __IO uint16_t RCR;749,47217
  uint16_t      RESERVED10;750,47313
  __IO uint32_t CCR1;751,47409
  __IO uint32_t CCR2;752,47505
  __IO uint32_t CCR3;753,47601
  __IO uint32_t CCR4;754,47697
  __IO uint32_t BDTR;755,47793
  __IO uint16_t DCR;756,47889
  uint16_t      RESERVED12;757,47985
  __IO uint16_t DMAR;758,48081
  uint16_t      RESERVED13;759,48177
  __IO uint16_t OR;760,48273
  __IO uint32_t CCMR3;761,48369
  __IO uint32_t CCR5;762,48465
  __IO uint32_t CCR6;763,48560
} TIM_TypeDef;764,48656
  __IO uint32_t CR;772,48750
  __IO uint32_t IER;773,48869
  __IO uint32_t ICR;774,48988
  __IO uint32_t ISR;775,49107
  __IO uint32_t IOHCR;776,49226
  uint32_t      RESERVED1;777,49345
  __IO uint32_t IOASCR;778,49464
  uint32_t      RESERVED2;779,49583
  __IO uint32_t IOSCR;780,49702
  uint32_t      RESERVED3;781,49821
  __IO uint32_t IOCCR;782,49940
  uint32_t      RESERVED4;783,50059
  __IO uint32_t IOGCSR;784,50178
  __IO uint32_t IOGXCR[IOGXCR785,50297
} TSC_TypeDef;786,50419
  __IO uint32_t CR1;794,50540
  __IO uint32_t CR2;795,50637
  __IO uint32_t CR3;796,50734
  __IO uint16_t BRR;797,50830
  uint16_t  RESERVED1;798,50926
  __IO uint16_t GTPR;799,51024
  uint16_t  RESERVED2;800,51120
  __IO uint32_t RTOR;801,51216
  __IO uint16_t RQR;802,51314
  uint16_t  RESERVED3;803,51410
  __IO uint32_t ISR;804,51506
  __IO uint32_t ICR;805,51602
  __IO uint16_t RDR;806,51698
  uint16_t  RESERVED4;807,51794
  __IO uint16_t TDR;808,51890
  uint16_t  RESERVED5;809,51986
} USART_TypeDef;810,52082
  __IO uint32_t CR;817,52162
  __IO uint32_t CFR;818,52243
  __IO uint32_t SR;819,52324
} WWDG_TypeDef;820,52405
#define FLASH_BASE 827,52483
#define SRAM_BASE 828,52584
#define PERIPH_BASE 829,52684
#define SRAM_BB_BASE 831,52792
#define PERIPH_BB_BASE 832,52895
#define APB1PERIPH_BASE 836,53039
#define APB2PERIPH_BASE 837,53082
#define AHB1PERIPH_BASE 838,53140
#define AHB2PERIPH_BASE 839,53198
#define AHB3PERIPH_BASE 840,53256
#define TIM2_BASE 843,53342
#define TIM3_BASE 844,53404
#define TIM4_BASE 845,53466
#define TIM6_BASE 846,53528
#define TIM7_BASE 847,53590
#define RTC_BASE 848,53652
#define WWDG_BASE 849,53714
#define IWDG_BASE 850,53776
#define I2S2ext_BASE 851,53838
#define SPI2_BASE 852,53900
#define SPI3_BASE 853,53962
#define I2S3ext_BASE 854,54024
#define USART2_BASE 855,54086
#define USART3_BASE 856,54148
#define UART4_BASE 857,54210
#define UART5_BASE 858,54272
#define I2C1_BASE 859,54334
#define I2C2_BASE 860,54396
#define CAN1_BASE 861,54458
#define PWR_BASE 862,54520
#define DAC_BASE 863,54582
#define SYSCFG_BASE 866,54672
#define COMP_BASE 867,54734
#define COMP1_BASE 868,54796
#define COMP2_BASE 869,54858
#define COMP3_BASE 870,54920
#define COMP4_BASE 871,54982
#define COMP5_BASE 872,55044
#define COMP6_BASE 873,55106
#define COMP7_BASE 874,55168
#define OPAMP_BASE 875,55230
#define OPAMP1_BASE 876,55292
#define OPAMP2_BASE 877,55354
#define OPAMP3_BASE 878,55416
#define OPAMP4_BASE 879,55478
#define EXTI_BASE 880,55540
#define TIM1_BASE 881,55602
#define SPI1_BASE 882,55664
#define TIM8_BASE 883,55726
#define USART1_BASE 884,55788
#define TIM15_BASE 885,55850
#define TIM16_BASE 886,55912
#define TIM17_BASE 887,55974
#define DMA1_BASE 890,56064
#define DMA1_Channel1_BASE 891,56126
#define DMA1_Channel2_BASE 892,56188
#define DMA1_Channel3_BASE 893,56250
#define DMA1_Channel4_BASE 894,56312
#define DMA1_Channel5_BASE 895,56374
#define DMA1_Channel6_BASE 896,56436
#define DMA1_Channel7_BASE 897,56498
#define DMA2_BASE 898,56560
#define DMA2_Channel1_BASE 899,56622
#define DMA2_Channel2_BASE 900,56684
#define DMA2_Channel3_BASE 901,56746
#define DMA2_Channel4_BASE 902,56808
#define DMA2_Channel5_BASE 903,56870
#define RCC_BASE 904,56932
#define FLASH_R_BASE 905,56994
#define OB_BASE 906,57093
#define CRC_BASE 907,57191
#define TSC_BASE 908,57253
#define GPIOA_BASE 911,57343
#define GPIOB_BASE 912,57401
#define GPIOC_BASE 913,57459
#define GPIOD_BASE 914,57517
#define GPIOE_BASE 915,57575
#define GPIOF_BASE 916,57633
#define ADC1_BASE 919,57719
#define ADC2_BASE 920,57777
#define ADC1_2_BASE 921,57835
#define ADC3_BASE 922,57893
#define ADC4_BASE 923,57951
#define ADC3_4_BASE 924,58009
#define DBGMCU_BASE 926,58069
#define TIM2 934,58242
#define TIM3 935,58299
#define TIM4 936,58356
#define TIM6 937,58413
#define TIM7 938,58470
#define RTC 939,58527
#define WWDG 940,58583
#define IWDG 941,58641
#define I2S2ext 942,58699
#define SPI2 943,58759
#define SPI3 944,58816
#define I2S3ext 945,58873
#define USART2 946,58933
#define USART3 947,58994
#define UART4 948,59055
#define UART5 949,59115
#define I2C1 950,59175
#define I2C2 951,59232
#define CAN1 952,59289
#define PWR 953,59346
#define DAC 954,59402
#define SYSCFG 955,59458
#define COMP 956,59520
#define COMP1 957,59578
#define COMP2 958,59637
#define COMP3 959,59696
#define COMP4 960,59755
#define COMP5 961,59814
#define COMP6 962,59873
#define COMP7 963,59932
#define OPAMP 964,59991
#define OPAMP1 965,60051
#define OPAMP2 966,60112
#define OPAMP3 967,60173
#define OPAMP4 968,60234
#define EXTI 969,60295
#define TIM1 970,60353
#define SPI1 971,60410
#define TIM8 972,60467
#define USART1 973,60524
#define TIM15 974,60585
#define TIM16 975,60643
#define TIM17 976,60701
#define DBGMCU 977,60759
#define DMA1 978,60821
#define DMA1_Channel1 979,60878
#define DMA1_Channel2 980,60952
#define DMA1_Channel3 981,61026
#define DMA1_Channel4 982,61100
#define DMA1_Channel5 983,61174
#define DMA1_Channel6 984,61248
#define DMA1_Channel7 985,61322
#define DMA2 986,61396
#define DMA2_Channel1 987,61453
#define DMA2_Channel2 988,61527
#define DMA2_Channel3 989,61601
#define DMA2_Channel4 990,61675
#define DMA2_Channel5 991,61749
#define RCC 992,61823
#define FLASH 993,61879
#define OB 994,61941
#define CRC 995,61995
#define TSC 996,62051
#define GPIOA 997,62107
#define GPIOB 998,62166
#define GPIOC 999,62225
#define GPIOD 1000,62284
#define GPIOE 1001,62343
#define GPIOF 1002,62402
#define ADC1 1003,62461
#define ADC2 1004,62518
#define ADC3 1005,62575
#define ADC4 1006,62632
#define ADC1_2 1007,62689
#define ADC3_4 1008,62755
#define ADC_ISR_ADRD 1031,63713
#define ADC_ISR_EOSMP 1032,63801
#define ADC_ISR_EOC 1033,63888
#define ADC_ISR_EOS 1034,63985
#define ADC_ISR_OVR 1035,64095
#define ADC_ISR_JEOC 1036,64174
#define ADC_ISR_JEOS 1037,64272
#define ADC_ISR_AWD1 1038,64383
#define ADC_ISR_AWD2 1039,64472
#define ADC_ISR_AWD3 1040,64561
#define ADC_ISR_JQOVF 1041,64650
#define ADC_IER_RDY 1044,64838
#define ADC_IER_EOSMP 1045,64935
#define ADC_IER_EOC 1046,65034
#define ADC_IER_EOS 1047,65143
#define ADC_IER_OVR 1048,65265
#define ADC_IER_JEOC 1049,65356
#define ADC_IER_JEOS 1050,65466
#define ADC_IER_AWD1 1051,65589
#define ADC_IER_AWD2 1052,65690
#define ADC_IER_AWD3 1053,65791
#define ADC_IER_JQOVF 1054,65892
#define ADC_CR_ADEN 1057,66091
#define ADC_CR_ADDIS 1058,66171
#define ADC_CR_ADSTART 1059,66252
#define ADC_CR_JADSTART 1060,66345
#define ADC_CR_ADSTP 1061,66439
#define ADC_CR_JADSTP 1062,66531
#define ADC_CR_ADVREGEN 1063,66624
#define ADC_CR_ADVREGEN_0 1064,66714
#define ADC_CR_ADVREGEN_1 1065,66794
#define ADC_CR_ADCALDIF 1066,66874
#define ADC_CR_ADCAL 1067,66973
#define ADC_CFGR_DMAEN 1070,67136
#define ADC_CFGR_DMACFG 1071,67210
#define ADC_CFGR_RES 1073,67293
#define ADC_CFGR_RES_0 1074,67372
#define ADC_CFGR_RES_1 1075,67445
#define ADC_CFGR_ALIGN 1077,67520
#define ADC_CFGR_EXTSEL 1079,67601
#define ADC_CFGR_EXTSEL_0 1080,67708
#define ADC_CFGR_EXTSEL_1 1081,67783
#define ADC_CFGR_EXTSEL_2 1082,67858
#define ADC_CFGR_EXTSEL_3 1083,67933
#define ADC_CFGR_EXTEN 1085,68010
#define ADC_CFGR_EXTEN_0 1086,68141
#define ADC_CFGR_EXTEN_1 1087,68216
#define ADC_CFGR_OVRMOD 1089,68293
#define ADC_CFGR_CONT 1090,68369
#define ADC_CFGR_AUTDLY 1091,68489
#define ADC_CFGR_AUTOFF 1092,68575
#define ADC_CFGR_DISCEN 1093,68653
#define ADC_CFGR_DISCNUM 1095,68758
#define ADC_CFGR_DISCNUM_0 1096,68854
#define ADC_CFGR_DISCNUM_1 1097,68931
#define ADC_CFGR_DISCNUM_2 1098,69008
#define ADC_CFGR_JDISCEN 1100,69087
#define ADC_CFGR_JQM 1101,69189
#define ADC_CFGR_AWD1SGL 1102,69268
#define ADC_CFGR_AWD1EN 1103,69388
#define ADC_CFGR_JAWD1EN 1104,69496
#define ADC_CFGR_JAUTO 1105,69605
#define ADC_CFGR_AWD1CH 1107,69706
#define ADC_CFGR_AWD1CH_0 1108,69805
#define ADC_CFGR_AWD1CH_1 1109,69881
#define ADC_CFGR_AWD1CH_2 1110,69958
#define ADC_CFGR_AWD1CH_3 1111,70035
#define ADC_CFGR_AWD1CH_4 1112,70112
#define ADC_SMPR1_SMP0 1115,70276
#define ADC_SMPR1_SMP0_0 1116,70374
#define ADC_SMPR1_SMP0_1 1117,70448
#define ADC_SMPR1_SMP0_2 1118,70522
#define ADC_SMPR1_SMP1 1120,70598
#define ADC_SMPR1_SMP1_0 1121,70696
#define ADC_SMPR1_SMP1_1 1122,70770
#define ADC_SMPR1_SMP1_2 1123,70844
#define ADC_SMPR1_SMP2 1125,70920
#define ADC_SMPR1_SMP2_0 1126,71018
#define ADC_SMPR1_SMP2_1 1127,71092
#define ADC_SMPR1_SMP2_2 1128,71166
#define ADC_SMPR1_SMP3 1130,71242
#define ADC_SMPR1_SMP3_0 1131,71340
#define ADC_SMPR1_SMP3_1 1132,71414
#define ADC_SMPR1_SMP3_2 1133,71488
#define ADC_SMPR1_SMP4 1135,71564
#define ADC_SMPR1_SMP4_0 1136,71662
#define ADC_SMPR1_SMP4_1 1137,71736
#define ADC_SMPR1_SMP4_2 1138,71810
#define ADC_SMPR1_SMP5 1140,71886
#define ADC_SMPR1_SMP5_0 1141,71984
#define ADC_SMPR1_SMP5_1 1142,72058
#define ADC_SMPR1_SMP5_2 1143,72132
#define ADC_SMPR1_SMP6 1145,72208
#define ADC_SMPR1_SMP6_0 1146,72306
#define ADC_SMPR1_SMP6_1 1147,72380
#define ADC_SMPR1_SMP6_2 1148,72454
#define ADC_SMPR1_SMP7 1150,72530
#define ADC_SMPR1_SMP7_0 1151,72628
#define ADC_SMPR1_SMP7_1 1152,72702
#define ADC_SMPR1_SMP7_2 1153,72776
#define ADC_SMPR1_SMP8 1155,72852
#define ADC_SMPR1_SMP8_0 1156,72950
#define ADC_SMPR1_SMP8_1 1157,73024
#define ADC_SMPR1_SMP8_2 1158,73098
#define ADC_SMPR1_SMP9 1160,73174
#define ADC_SMPR1_SMP9_0 1161,73272
#define ADC_SMPR1_SMP9_1 1162,73346
#define ADC_SMPR1_SMP9_2 1163,73420
#define ADC_SMPR2_SMP10 1166,73581
#define ADC_SMPR2_SMP10_0 1167,73681
#define ADC_SMPR2_SMP10_1 1168,73757
#define ADC_SMPR2_SMP10_2 1169,73833
#define ADC_SMPR2_SMP11 1171,73911
#define ADC_SMPR2_SMP11_0 1172,74011
#define ADC_SMPR2_SMP11_1 1173,74087
#define ADC_SMPR2_SMP11_2 1174,74163
#define ADC_SMPR2_SMP12 1176,74241
#define ADC_SMPR2_SMP12_0 1177,74341
#define ADC_SMPR2_SMP12_1 1178,74417
#define ADC_SMPR2_SMP12_2 1179,74493
#define ADC_SMPR2_SMP13 1181,74571
#define ADC_SMPR2_SMP13_0 1182,74671
#define ADC_SMPR2_SMP13_1 1183,74747
#define ADC_SMPR2_SMP13_2 1184,74823
#define ADC_SMPR2_SMP14 1186,74901
#define ADC_SMPR2_SMP14_0 1187,75001
#define ADC_SMPR2_SMP14_1 1188,75077
#define ADC_SMPR2_SMP14_2 1189,75153
#define ADC_SMPR2_SMP15 1191,75231
#define ADC_SMPR2_SMP15_0 1192,75331
#define ADC_SMPR2_SMP15_1 1193,75407
#define ADC_SMPR2_SMP15_2 1194,75483
#define ADC_SMPR2_SMP16 1196,75561
#define ADC_SMPR2_SMP16_0 1197,75661
#define ADC_SMPR2_SMP16_1 1198,75737
#define ADC_SMPR2_SMP16_2 1199,75813
#define ADC_SMPR2_SMP17 1201,75891
#define ADC_SMPR2_SMP17_0 1202,75991
#define ADC_SMPR2_SMP17_1 1203,76067
#define ADC_SMPR2_SMP17_2 1204,76143
#define ADC_SMPR2_SMP18 1206,76221
#define ADC_SMPR2_SMP18_0 1207,76321
#define ADC_SMPR2_SMP18_1 1208,76397
#define ADC_SMPR2_SMP18_2 1209,76473
#define ADC_TR1_LT1 1212,76634
#define ADC_TR1_LT1_0 1213,76732
#define ADC_TR1_LT1_1 1214,76806
#define ADC_TR1_LT1_2 1215,76880
#define ADC_TR1_LT1_3 1216,76954
#define ADC_TR1_LT1_4 1217,77028
#define ADC_TR1_LT1_5 1218,77102
#define ADC_TR1_LT1_6 1219,77176
#define ADC_TR1_LT1_7 1220,77250
#define ADC_TR1_LT1_8 1221,77324
#define ADC_TR1_LT1_9 1222,77398
#define ADC_TR1_LT1_10 1223,77472
#define ADC_TR1_LT1_11 1224,77547
#define ADC_TR1_HT1 1226,77624
#define ADC_TR1_HT1_0 1227,77723
#define ADC_TR1_HT1_1 1228,77797
#define ADC_TR1_HT1_2 1229,77871
#define ADC_TR1_HT1_3 1230,77945
#define ADC_TR1_HT1_4 1231,78019
#define ADC_TR1_HT1_5 1232,78093
#define ADC_TR1_HT1_6 1233,78167
#define ADC_TR1_HT1_7 1234,78241
#define ADC_TR1_HT1_8 1235,78315
#define ADC_TR1_HT1_9 1236,78389
#define ADC_TR1_HT1_10 1237,78463
#define ADC_TR1_HT1_11 1238,78538
#define ADC_TR2_LT2 1241,78698
#define ADC_TR2_LT2_0 1242,78796
#define ADC_TR2_LT2_1 1243,78870
#define ADC_TR2_LT2_2 1244,78944
#define ADC_TR2_LT2_3 1245,79018
#define ADC_TR2_LT2_4 1246,79092
#define ADC_TR2_LT2_5 1247,79166
#define ADC_TR2_LT2_6 1248,79240
#define ADC_TR2_LT2_7 1249,79314
#define ADC_TR2_HT2 1251,79390
#define ADC_TR2_HT2_0 1252,79489
#define ADC_TR2_HT2_1 1253,79563
#define ADC_TR2_HT2_2 1254,79637
#define ADC_TR2_HT2_3 1255,79711
#define ADC_TR2_HT2_4 1256,79785
#define ADC_TR2_HT2_5 1257,79859
#define ADC_TR2_HT2_6 1258,79933
#define ADC_TR2_HT2_7 1259,80007
#define ADC_TR3_LT3 1262,80166
#define ADC_TR3_LT3_0 1263,80264
#define ADC_TR3_LT3_1 1264,80338
#define ADC_TR3_LT3_2 1265,80412
#define ADC_TR3_LT3_3 1266,80486
#define ADC_TR3_LT3_4 1267,80560
#define ADC_TR3_LT3_5 1268,80634
#define ADC_TR3_LT3_6 1269,80708
#define ADC_TR3_LT3_7 1270,80782
#define ADC_TR3_HT3 1272,80858
#define ADC_TR3_HT3_0 1273,80957
#define ADC_TR3_HT3_1 1274,81031
#define ADC_TR3_HT3_2 1275,81105
#define ADC_TR3_HT3_3 1276,81179
#define ADC_TR3_HT3_4 1277,81253
#define ADC_TR3_HT3_5 1278,81327
#define ADC_TR3_HT3_6 1279,81401
#define ADC_TR3_HT3_7 1280,81475
#define ADC_SQR1_L 1283,81635
#define ADC_SQR1_L_0 1284,81731
#define ADC_SQR1_L_1 1285,81803
#define ADC_SQR1_L_2 1286,81875
#define ADC_SQR1_L_3 1287,81947
#define ADC_SQR1_SQ1 1289,82021
#define ADC_SQR1_SQ1_0 1290,82120
#define ADC_SQR1_SQ1_1 1291,82194
#define ADC_SQR1_SQ1_2 1292,82268
#define ADC_SQR1_SQ1_3 1293,82342
#define ADC_SQR1_SQ1_4 1294,82416
#define ADC_SQR1_SQ2 1296,82492
#define ADC_SQR1_SQ2_0 1297,82591
#define ADC_SQR1_SQ2_1 1298,82665
#define ADC_SQR1_SQ2_2 1299,82739
#define ADC_SQR1_SQ2_3 1300,82813
#define ADC_SQR1_SQ2_4 1301,82887
#define ADC_SQR1_SQ3 1303,82963
#define ADC_SQR1_SQ3_0 1304,83062
#define ADC_SQR1_SQ3_1 1305,83136
#define ADC_SQR1_SQ3_2 1306,83210
#define ADC_SQR1_SQ3_3 1307,83284
#define ADC_SQR1_SQ3_4 1308,83358
#define ADC_SQR1_SQ4 1310,83434
#define ADC_SQR1_SQ4_0 1311,83533
#define ADC_SQR1_SQ4_1 1312,83607
#define ADC_SQR1_SQ4_2 1313,83681
#define ADC_SQR1_SQ4_3 1314,83755
#define ADC_SQR1_SQ4_4 1315,83829
#define ADC_SQR2_SQ5 1318,83989
#define ADC_SQR2_SQ5_0 1319,84088
#define ADC_SQR2_SQ5_1 1320,84162
#define ADC_SQR2_SQ5_2 1321,84236
#define ADC_SQR2_SQ5_3 1322,84310
#define ADC_SQR2_SQ5_4 1323,84384
#define ADC_SQR2_SQ6 1325,84460
#define ADC_SQR2_SQ6_0 1326,84559
#define ADC_SQR2_SQ6_1 1327,84633
#define ADC_SQR2_SQ6_2 1328,84707
#define ADC_SQR2_SQ6_3 1329,84781
#define ADC_SQR2_SQ6_4 1330,84855
#define ADC_SQR2_SQ7 1332,84931
#define ADC_SQR2_SQ7_0 1333,85030
#define ADC_SQR2_SQ7_1 1334,85104
#define ADC_SQR2_SQ7_2 1335,85178
#define ADC_SQR2_SQ7_3 1336,85252
#define ADC_SQR2_SQ7_4 1337,85326
#define ADC_SQR2_SQ8 1339,85402
#define ADC_SQR2_SQ8_0 1340,85501
#define ADC_SQR2_SQ8_1 1341,85575
#define ADC_SQR2_SQ8_2 1342,85649
#define ADC_SQR2_SQ8_3 1343,85723
#define ADC_SQR2_SQ8_4 1344,85797
#define ADC_SQR2_SQ9 1346,85873
#define ADC_SQR2_SQ9_0 1347,85972
#define ADC_SQR2_SQ9_1 1348,86046
#define ADC_SQR2_SQ9_2 1349,86120
#define ADC_SQR2_SQ9_3 1350,86194
#define ADC_SQR2_SQ9_4 1351,86268
#define ADC_SQR3_SQ10 1354,86428
#define ADC_SQR3_SQ10_0 1355,86528
#define ADC_SQR3_SQ10_1 1356,86603
#define ADC_SQR3_SQ10_2 1357,86678
#define ADC_SQR3_SQ10_3 1358,86753
#define ADC_SQR3_SQ10_4 1359,86828
#define ADC_SQR3_SQ11 1361,86905
#define ADC_SQR3_SQ11_0 1362,87005
#define ADC_SQR3_SQ11_1 1363,87080
#define ADC_SQR3_SQ11_2 1364,87155
#define ADC_SQR3_SQ11_3 1365,87230
#define ADC_SQR3_SQ11_4 1366,87305
#define ADC_SQR3_SQ12 1368,87382
#define ADC_SQR3_SQ12_0 1369,87482
#define ADC_SQR3_SQ12_1 1370,87557
#define ADC_SQR3_SQ12_2 1371,87632
#define ADC_SQR3_SQ12_3 1372,87707
#define ADC_SQR3_SQ12_4 1373,87782
#define ADC_SQR3_SQ13 1375,87859
#define ADC_SQR3_SQ13_0 1376,87959
#define ADC_SQR3_SQ13_1 1377,88034
#define ADC_SQR3_SQ13_2 1378,88109
#define ADC_SQR3_SQ13_3 1379,88184
#define ADC_SQR3_SQ13_4 1380,88259
#define ADC_SQR3_SQ14 1382,88336
#define ADC_SQR3_SQ14_0 1383,88436
#define ADC_SQR3_SQ14_1 1384,88511
#define ADC_SQR3_SQ14_2 1385,88586
#define ADC_SQR3_SQ14_3 1386,88661
#define ADC_SQR3_SQ14_4 1387,88736
#define ADC_SQR3_SQ15 1390,88897
#define ADC_SQR3_SQ15_0 1391,88997
#define ADC_SQR3_SQ15_1 1392,89072
#define ADC_SQR3_SQ15_2 1393,89147
#define ADC_SQR3_SQ15_3 1394,89222
#define ADC_SQR3_SQ15_4 1395,89297
#define ADC_SQR3_SQ16 1397,89375
#define ADC_SQR3_SQ16_0 1398,89475
#define ADC_SQR3_SQ16_1 1399,89550
#define ADC_SQR3_SQ16_2 1400,89625
#define ADC_SQR3_SQ16_3 1401,89700
#define ADC_SQR3_SQ16_4 1402,89775
#define ADC_DR_RDATA 1404,89932
#define ADC_DR_RDATA_0 1405,90019
#define ADC_DR_RDATA_1 1406,90095
#define ADC_DR_RDATA_2 1407,90171
#define ADC_DR_RDATA_3 1408,90247
#define ADC_DR_RDATA_4 1409,90323
#define ADC_DR_RDATA_5 1410,90399
#define ADC_DR_RDATA_6 1411,90475
#define ADC_DR_RDATA_7 1412,90551
#define ADC_DR_RDATA_8 1413,90627
#define ADC_DR_RDATA_9 1414,90703
#define ADC_DR_RDATA_10 1415,90779
#define ADC_DR_RDATA_11 1416,90856
#define ADC_DR_RDATA_12 1417,90933
#define ADC_DR_RDATA_13 1418,91010
#define ADC_DR_RDATA_14 1419,91087
#define ADC_DR_RDATA_15 1420,91164
#define ADC_JSQR_JL 1423,91327
#define ADC_JSQR_JL_0 1424,91424
#define ADC_JSQR_JL_1 1425,91497
#define ADC_JSQR_JEXTSEL 1427,91572
#define ADC_JSQR_JEXTSEL_0 1428,91682
#define ADC_JSQR_JEXTSEL_1 1429,91760
#define ADC_JSQR_JEXTSEL_2 1430,91838
#define ADC_JSQR_JEXTSEL_3 1431,91916
#define ADC_JSQR_JEXTEN 1433,91996
#define ADC_JSQR_JEXTEN_0 1434,92129
#define ADC_JSQR_JEXTEN_1 1435,92206
#define ADC_JSQR_JSQ1 1437,92285
#define ADC_JSQR_JSQ1_0 1438,92385
#define ADC_JSQR_JSQ1_1 1439,92460
#define ADC_JSQR_JSQ1_2 1440,92535
#define ADC_JSQR_JSQ1_3 1441,92610
#define ADC_JSQR_JSQ1_4 1442,92685
#define ADC_JSQR_JSQ2 1444,92762
#define ADC_JSQR_JSQ2_0 1445,92862
#define ADC_JSQR_JSQ2_1 1446,92937
#define ADC_JSQR_JSQ2_2 1447,93012
#define ADC_JSQR_JSQ2_3 1448,93087
#define ADC_JSQR_JSQ2_4 1449,93162
#define ADC_JSQR_JSQ3 1451,93239
#define ADC_JSQR_JSQ3_0 1452,93339
#define ADC_JSQR_JSQ3_1 1453,93414
#define ADC_JSQR_JSQ3_2 1454,93489
#define ADC_JSQR_JSQ3_3 1455,93564
#define ADC_JSQR_JSQ3_4 1456,93639
#define ADC_JSQR_JSQ4 1458,93716
#define ADC_JSQR_JSQ4_0 1459,93816
#define ADC_JSQR_JSQ4_1 1460,93891
#define ADC_JSQR_JSQ4_2 1461,93966
#define ADC_JSQR_JSQ4_3 1462,94041
#define ADC_JSQR_JSQ4_4 1463,94116
#define ADC_OFR1_OFFSET1 1466,94277
#define ADC_OFR1_OFFSET1_0 1467,94404
#define ADC_OFR1_OFFSET1_1 1468,94482
#define ADC_OFR1_OFFSET1_2 1469,94560
#define ADC_OFR1_OFFSET1_3 1470,94638
#define ADC_OFR1_OFFSET1_4 1471,94716
#define ADC_OFR1_OFFSET1_5 1472,94794
#define ADC_OFR1_OFFSET1_6 1473,94872
#define ADC_OFR1_OFFSET1_7 1474,94950
#define ADC_OFR1_OFFSET1_8 1475,95028
#define ADC_OFR1_OFFSET1_9 1476,95106
#define ADC_OFR1_OFFSET1_10 1477,95184
#define ADC_OFR1_OFFSET1_11 1478,95263
#define ADC_OFR1_OFFSET1_CH 1480,95344
#define ADC_OFR1_OFFSET1_CH_0 1481,95452
#define ADC_OFR1_OFFSET1_CH_1 1482,95536
#define ADC_OFR1_OFFSET1_CH_2 1483,95620
#define ADC_OFR1_OFFSET1_CH_3 1484,95704
#define ADC_OFR1_OFFSET1_CH_4 1485,95788
#define ADC_OFR1_OFFSET1_EN 1487,95874
#define ADC_OFR2_OFFSET2 1490,96040
#define ADC_OFR2_OFFSET2_0 1491,96167
#define ADC_OFR2_OFFSET2_1 1492,96245
#define ADC_OFR2_OFFSET2_2 1493,96323
#define ADC_OFR2_OFFSET2_3 1494,96401
#define ADC_OFR2_OFFSET2_4 1495,96479
#define ADC_OFR2_OFFSET2_5 1496,96557
#define ADC_OFR2_OFFSET2_6 1497,96635
#define ADC_OFR2_OFFSET2_7 1498,96713
#define ADC_OFR2_OFFSET2_8 1499,96791
#define ADC_OFR2_OFFSET2_9 1500,96869
#define ADC_OFR2_OFFSET2_10 1501,96947
#define ADC_OFR2_OFFSET2_11 1502,97026
#define ADC_OFR2_OFFSET2_CH 1504,97107
#define ADC_OFR2_OFFSET2_CH_0 1505,97215
#define ADC_OFR2_OFFSET2_CH_1 1506,97299
#define ADC_OFR2_OFFSET2_CH_2 1507,97383
#define ADC_OFR2_OFFSET2_CH_3 1508,97467
#define ADC_OFR2_OFFSET2_CH_4 1509,97551
#define ADC_OFR2_OFFSET2_EN 1511,97637
#define ADC_OFR3_OFFSET3 1514,97803
#define ADC_OFR3_OFFSET3_0 1515,97930
#define ADC_OFR3_OFFSET3_1 1516,98008
#define ADC_OFR3_OFFSET3_2 1517,98086
#define ADC_OFR3_OFFSET3_3 1518,98164
#define ADC_OFR3_OFFSET3_4 1519,98242
#define ADC_OFR3_OFFSET3_5 1520,98320
#define ADC_OFR3_OFFSET3_6 1521,98398
#define ADC_OFR3_OFFSET3_7 1522,98476
#define ADC_OFR3_OFFSET3_8 1523,98554
#define ADC_OFR3_OFFSET3_9 1524,98632
#define ADC_OFR3_OFFSET3_10 1525,98710
#define ADC_OFR3_OFFSET3_11 1526,98789
#define ADC_OFR3_OFFSET3_CH 1528,98870
#define ADC_OFR3_OFFSET3_CH_0 1529,98978
#define ADC_OFR3_OFFSET3_CH_1 1530,99062
#define ADC_OFR3_OFFSET3_CH_2 1531,99146
#define ADC_OFR3_OFFSET3_CH_3 1532,99230
#define ADC_OFR3_OFFSET3_CH_4 1533,99314
#define ADC_OFR3_OFFSET3_EN 1535,99400
#define ADC_OFR4_OFFSET4 1538,99566
#define ADC_OFR4_OFFSET4_0 1539,99693
#define ADC_OFR4_OFFSET4_1 1540,99771
#define ADC_OFR4_OFFSET4_2 1541,99849
#define ADC_OFR4_OFFSET4_3 1542,99927
#define ADC_OFR4_OFFSET4_4 1543,100005
#define ADC_OFR4_OFFSET4_5 1544,100083
#define ADC_OFR4_OFFSET4_6 1545,100161
#define ADC_OFR4_OFFSET4_7 1546,100239
#define ADC_OFR4_OFFSET4_8 1547,100317
#define ADC_OFR4_OFFSET4_9 1548,100395
#define ADC_OFR4_OFFSET4_10 1549,100473
#define ADC_OFR4_OFFSET4_11 1550,100552
#define ADC_OFR4_OFFSET4_CH 1552,100633
#define ADC_OFR4_OFFSET4_CH_0 1553,100741
#define ADC_OFR4_OFFSET4_CH_1 1554,100825
#define ADC_OFR4_OFFSET4_CH_2 1555,100909
#define ADC_OFR4_OFFSET4_CH_3 1556,100993
#define ADC_OFR4_OFFSET4_CH_4 1557,101077
#define ADC_OFR4_OFFSET4_EN 1559,101163
#define ADC_JDR1_JDATA 1562,101329
#define ADC_JDR1_JDATA_0 1563,101407
#define ADC_JDR1_JDATA_1 1564,101483
#define ADC_JDR1_JDATA_2 1565,101559
#define ADC_JDR1_JDATA_3 1566,101635
#define ADC_JDR1_JDATA_4 1567,101711
#define ADC_JDR1_JDATA_5 1568,101787
#define ADC_JDR1_JDATA_6 1569,101863
#define ADC_JDR1_JDATA_7 1570,101939
#define ADC_JDR1_JDATA_8 1571,102015
#define ADC_JDR1_JDATA_9 1572,102091
#define ADC_JDR1_JDATA_10 1573,102167
#define ADC_JDR1_JDATA_11 1574,102244
#define ADC_JDR1_JDATA_12 1575,102321
#define ADC_JDR1_JDATA_13 1576,102398
#define ADC_JDR1_JDATA_14 1577,102475
#define ADC_JDR1_JDATA_15 1578,102552
#define ADC_JDR2_JDATA 1581,102715
#define ADC_JDR2_JDATA_0 1582,102793
#define ADC_JDR2_JDATA_1 1583,102869
#define ADC_JDR2_JDATA_2 1584,102945
#define ADC_JDR2_JDATA_3 1585,103021
#define ADC_JDR2_JDATA_4 1586,103097
#define ADC_JDR2_JDATA_5 1587,103173
#define ADC_JDR2_JDATA_6 1588,103249
#define ADC_JDR2_JDATA_7 1589,103325
#define ADC_JDR2_JDATA_8 1590,103401
#define ADC_JDR2_JDATA_9 1591,103477
#define ADC_JDR2_JDATA_10 1592,103553
#define ADC_JDR2_JDATA_11 1593,103630
#define ADC_JDR2_JDATA_12 1594,103707
#define ADC_JDR2_JDATA_13 1595,103784
#define ADC_JDR2_JDATA_14 1596,103861
#define ADC_JDR2_JDATA_15 1597,103938
#define ADC_JDR3_JDATA 1600,104101
#define ADC_JDR3_JDATA_0 1601,104179
#define ADC_JDR3_JDATA_1 1602,104255
#define ADC_JDR3_JDATA_2 1603,104331
#define ADC_JDR3_JDATA_3 1604,104407
#define ADC_JDR3_JDATA_4 1605,104483
#define ADC_JDR3_JDATA_5 1606,104559
#define ADC_JDR3_JDATA_6 1607,104635
#define ADC_JDR3_JDATA_7 1608,104711
#define ADC_JDR3_JDATA_8 1609,104787
#define ADC_JDR3_JDATA_9 1610,104863
#define ADC_JDR3_JDATA_10 1611,104939
#define ADC_JDR3_JDATA_11 1612,105016
#define ADC_JDR3_JDATA_12 1613,105093
#define ADC_JDR3_JDATA_13 1614,105170
#define ADC_JDR3_JDATA_14 1615,105247
#define ADC_JDR3_JDATA_15 1616,105324
#define ADC_JDR4_JDATA 1619,105487
#define ADC_JDR4_JDATA_0 1620,105565
#define ADC_JDR4_JDATA_1 1621,105641
#define ADC_JDR4_JDATA_2 1622,105717
#define ADC_JDR4_JDATA_3 1623,105793
#define ADC_JDR4_JDATA_4 1624,105869
#define ADC_JDR4_JDATA_5 1625,105945
#define ADC_JDR4_JDATA_6 1626,106021
#define ADC_JDR4_JDATA_7 1627,106097
#define ADC_JDR4_JDATA_8 1628,106173
#define ADC_JDR4_JDATA_9 1629,106249
#define ADC_JDR4_JDATA_10 1630,106325
#define ADC_JDR4_JDATA_11 1631,106402
#define ADC_JDR4_JDATA_12 1632,106479
#define ADC_JDR4_JDATA_13 1633,106556
#define ADC_JDR4_JDATA_14 1634,106633
#define ADC_JDR4_JDATA_15 1635,106710
#define ADC_AWD2CR_AWD2CH 1638,106875
#define ADC_AWD2CR_AWD2CH_0 1639,106976
#define ADC_AWD2CR_AWD2CH_1 1640,107054
#define ADC_AWD2CR_AWD2CH_2 1641,107132
#define ADC_AWD2CR_AWD2CH_3 1642,107210
#define ADC_AWD2CR_AWD2CH_4 1643,107288
#define ADC_AWD2CR_AWD2CH_5 1644,107366
#define ADC_AWD2CR_AWD2CH_6 1645,107444
#define ADC_AWD2CR_AWD2CH_7 1646,107522
#define ADC_AWD2CR_AWD2CH_8 1647,107600
#define ADC_AWD2CR_AWD2CH_9 1648,107678
#define ADC_AWD2CR_AWD2CH_10 1649,107756
#define ADC_AWD2CR_AWD2CH_11 1650,107835
#define ADC_AWD2CR_AWD2CH_12 1651,107914
#define ADC_AWD2CR_AWD2CH_13 1652,107993
#define ADC_AWD2CR_AWD2CH_14 1653,108072
#define ADC_AWD2CR_AWD2CH_15 1654,108151
#define ADC_AWD2CR_AWD2CH_16 1655,108230
#define ADC_AWD2CR_AWD2CH_17 1656,108309
#define ADC_AWD3CR_AWD3CH 1659,108476
#define ADC_AWD3CR_AWD3CH_0 1660,108577
#define ADC_AWD3CR_AWD3CH_1 1661,108655
#define ADC_AWD3CR_AWD3CH_2 1662,108733
#define ADC_AWD3CR_AWD3CH_3 1663,108811
#define ADC_AWD3CR_AWD3CH_4 1664,108889
#define ADC_AWD3CR_AWD3CH_5 1665,108967
#define ADC_AWD3CR_AWD3CH_6 1666,109045
#define ADC_AWD3CR_AWD3CH_7 1667,109123
#define ADC_AWD3CR_AWD3CH_8 1668,109201
#define ADC_AWD3CR_AWD3CH_9 1669,109279
#define ADC_AWD3CR_AWD3CH_10 1670,109357
#define ADC_AWD3CR_AWD3CH_11 1671,109436
#define ADC_AWD3CR_AWD3CH_12 1672,109515
#define ADC_AWD3CR_AWD3CH_13 1673,109594
#define ADC_AWD3CR_AWD3CH_14 1674,109673
#define ADC_AWD3CR_AWD3CH_15 1675,109752
#define ADC_AWD3CR_AWD3CH_16 1676,109831
#define ADC_AWD3CR_AWD3CH_17 1677,109910
#define ADC_DIFSEL_DIFSEL 1680,110077
#define ADC_DIFSEL_DIFSEL_0 1681,110182
#define ADC_DIFSEL_DIFSEL_1 1682,110260
#define ADC_DIFSEL_DIFSEL_2 1683,110338
#define ADC_DIFSEL_DIFSEL_3 1684,110416
#define ADC_DIFSEL_DIFSEL_4 1685,110494
#define ADC_DIFSEL_DIFSEL_5 1686,110572
#define ADC_DIFSEL_DIFSEL_6 1687,110650
#define ADC_DIFSEL_DIFSEL_7 1688,110728
#define ADC_DIFSEL_DIFSEL_8 1689,110806
#define ADC_DIFSEL_DIFSEL_9 1690,110884
#define ADC_DIFSEL_DIFSEL_10 1691,110962
#define ADC_DIFSEL_DIFSEL_11 1692,111041
#define ADC_DIFSEL_DIFSEL_12 1693,111120
#define ADC_DIFSEL_DIFSEL_13 1694,111199
#define ADC_DIFSEL_DIFSEL_14 1695,111278
#define ADC_DIFSEL_DIFSEL_15 1696,111357
#define ADC_DIFSEL_DIFSEL_16 1697,111436
#define ADC_DIFSEL_DIFSEL_17 1698,111515
#define ADC_CALFACT_CALFACT_S 1701,111683
#define ADC_CALFACT_CALFACT_S_0 1702,111792
#define ADC_CALFACT_CALFACT_S_1 1703,111876
#define ADC_CALFACT_CALFACT_S_2 1704,111960
#define ADC_CALFACT_CALFACT_S_3 1705,112044
#define ADC_CALFACT_CALFACT_S_4 1706,112128
#define ADC_CALFACT_CALFACT_S_5 1707,112212
#define ADC_CALFACT_CALFACT_S_6 1708,112296
#define ADC_CALFACT_CALFACT_D 1709,112380
#define ADC_CALFACT_CALFACT_D_0 1710,112489
#define ADC_CALFACT_CALFACT_D_1 1711,112573
#define ADC_CALFACT_CALFACT_D_2 1712,112657
#define ADC_CALFACT_CALFACT_D_3 1713,112741
#define ADC_CALFACT_CALFACT_D_4 1714,112825
#define ADC_CALFACT_CALFACT_D_5 1715,112909
#define ADC_CALFACT_CALFACT_D_6 1716,112993
#define ADC12_CSR_ADRDY_MST 1720,113246
#define ADC12_CSR_ADRDY_EOSMP_MST 1721,113331
#define ADC12_CSR_ADRDY_EOC_MST 1722,113444
#define ADC12_CSR_ADRDY_EOS_MST 1723,113556
#define ADC12_CSR_ADRDY_OVR_MST 1724,113671
#define ADC12_CSR_ADRDY_JEOC_MST 1725,113770
#define ADC12_CSR_ADRDY_JEOS_MST 1726,113883
#define ADC12_CSR_AWD1_MST 1727,113999
#define ADC12_CSR_AWD2_MST 1728,114108
#define ADC12_CSR_AWD3_MST 1729,114217
#define ADC12_CSR_JQOVF_MST 1730,114326
#define ADC12_CSR_ADRDY_SLV 1731,114449
#define ADC12_CSR_ADRDY_EOSMP_SLV 1732,114533
#define ADC12_CSR_ADRDY_EOC_SLV 1733,114645
#define ADC12_CSR_ADRDY_EOS_SLV 1734,114756
#define ADC12_CSR_ADRDY_OVR_SLV 1735,114870
#define ADC12_CSR_ADRDY_JEOC_SLV 1736,114968
#define ADC12_CSR_ADRDY_JEOS_SLV 1737,115080
#define ADC12_CSR_AWD1_SLV 1738,115195
#define ADC12_CSR_AWD2_SLV 1739,115303
#define ADC12_CSR_AWD3_SLV 1740,115411
#define ADC12_CSR_JQOVF_SLV 1741,115519
#define ADC34_CSR_ADRDY_MST 1744,115728
#define ADC34_CSR_ADRDY_EOSMP_MST 1745,115813
#define ADC34_CSR_ADRDY_EOC_MST 1746,115926
#define ADC34_CSR_ADRDY_EOS_MST 1747,116038
#define ADC34_CSR_ADRDY_OVR_MST 1748,116153
#define ADC34_CSR_ADRDY_JEOC_MST 1749,116252
#define ADC34_CSR_ADRDY_JEOS_MST 1750,116365
#define ADC34_CSR_AWD1_MST 1751,116481
#define ADC34_CSR_AWD2_MST 1752,116590
#define ADC34_CSR_AWD3_MST 1753,116699
#define ADC34_CSR_JQOVF_MST 1754,116808
#define ADC34_CSR_ADRDY_SLV 1755,116931
#define ADC34_CSR_ADRDY_EOSMP_SLV 1756,117015
#define ADC34_CSR_ADRDY_EOC_SLV 1757,117127
#define ADC34_CSR_ADRDY_EOS_SLV 1758,117238
#define ADC12_CSR_ADRDY_OVR_SLV 1759,117352
#define ADC34_CSR_ADRDY_JEOC_SLV 1760,117450
#define ADC34_CSR_ADRDY_JEOS_SLV 1761,117562
#define ADC34_CSR_AWD1_SLV 1762,117677
#define ADC34_CSR_AWD2_SLV 1763,117785
#define ADC34_CSR_AWD3_SLV 1764,117893
#define ADC34_CSR_JQOVF_SLV 1765,118001
#define ADC12_CCR_MULTI 1768,118208
#define ADC12_CCR_MULTI_0 1769,118301
#define ADC12_CCR_MULTI_1 1770,118381
#define ADC12_CCR_MULTI_2 1771,118461
#define ADC12_CCR_MULTI_3 1772,118541
#define ADC12_CCR_MULTI_4 1773,118621
#define ADC12_CCR_DELAY 1774,118701
#define ADC12_CCR_DELAY_0 1775,118801
#define ADC12_CCR_DELAY_1 1776,118881
#define ADC12_CCR_DELAY_2 1777,118961
#define ADC12_CCR_DELAY_3 1778,119041
#define ADC12_CCR_DMACFG 1779,119121
#define ADC12_CCR_MDMA 1780,119226
#define ADC12_CCR_MDMA_0 1781,119322
#define ADC12_CCR_MDMA_1 1782,119401
#define ADC12_CCR_CKMODE 1783,119480
#define ADC12_CCR_CKMODE_0 1784,119563
#define ADC12_CCR_CKMODE_1 1785,119644
#define ADC12_CCR_VREFEN 1786,119725
#define ADC12_CCR_TSEN 1787,119808
#define ADC12_CCR_VBATEN 1788,119902
#define ADC34_CCR_MULTI 1791,120067
#define ADC34_CCR_MULTI_0 1792,120160
#define ADC34_CCR_MULTI_1 1793,120240
#define ADC34_CCR_MULTI_2 1794,120320
#define ADC34_CCR_MULTI_3 1795,120400
#define ADC34_CCR_MULTI_4 1796,120480
#define ADC34_CCR_DELAY 1798,120562
#define ADC34_CCR_DELAY_0 1799,120662
#define ADC34_CCR_DELAY_1 1800,120742
#define ADC34_CCR_DELAY_2 1801,120822
#define ADC34_CCR_DELAY_3 1802,120902
#define ADC34_CCR_DMACFG 1804,120984
#define ADC34_CCR_MDMA 1805,121089
#define ADC34_CCR_MDMA_0 1806,121185
#define ADC34_CCR_MDMA_1 1807,121264
#define ADC34_CCR_CKMODE 1809,121345
#define ADC34_CCR_CKMODE_0 1810,121428
#define ADC34_CCR_CKMODE_1 1811,121509
#define ADC34_CCR_VREFEN 1813,121592
#define ADC34_CCR_TSEN 1814,121675
#define ADC34_CCR_VBATEN 1815,121769
#define ADC12_CDR_RDATA_MST 1818,121934
#define ADC12_CDR_RDATA_MST_0 1819,122033
#define ADC12_CDR_RDATA_MST_1 1820,122117
#define ADC12_CDR_RDATA_MST_2 1821,122201
#define ADC12_CDR_RDATA_MST_3 1822,122285
#define ADC12_CDR_RDATA_MST_4 1823,122369
#define ADC12_CDR_RDATA_MST_5 1824,122453
#define ADC12_CDR_RDATA_MST_6 1825,122537
#define ADC12_CDR_RDATA_MST_7 1826,122621
#define ADC12_CDR_RDATA_MST_8 1827,122705
#define ADC12_CDR_RDATA_MST_9 1828,122789
#define ADC12_CDR_RDATA_MST_10 1829,122873
#define ADC12_CDR_RDATA_MST_11 1830,122958
#define ADC12_CDR_RDATA_MST_12 1831,123043
#define ADC12_CDR_RDATA_MST_13 1832,123128
#define ADC12_CDR_RDATA_MST_14 1833,123213
#define ADC12_CDR_RDATA_MST_15 1834,123298
#define ADC12_CDR_RDATA_SLV 1836,123385
#define ADC12_CDR_RDATA_SLV_0 1837,123484
#define ADC12_CDR_RDATA_SLV_1 1838,123568
#define ADC12_CDR_RDATA_SLV_2 1839,123652
#define ADC12_CDR_RDATA_SLV_3 1840,123736
#define ADC12_CDR_RDATA_SLV_4 1841,123820
#define ADC12_CDR_RDATA_SLV_5 1842,123904
#define ADC12_CDR_RDATA_SLV_6 1843,123988
#define ADC12_CDR_RDATA_SLV_7 1844,124072
#define ADC12_CDR_RDATA_SLV_8 1845,124156
#define ADC12_CDR_RDATA_SLV_9 1846,124240
#define ADC12_CDR_RDATA_SLV_10 1847,124324
#define ADC12_CDR_RDATA_SLV_11 1848,124409
#define ADC12_CDR_RDATA_SLV_12 1849,124494
#define ADC12_CDR_RDATA_SLV_13 1850,124579
#define ADC12_CDR_RDATA_SLV_14 1851,124664
#define ADC12_CDR_RDATA_SLV_15 1852,124749
#define ADC34_CDR_RDATA_MST 1855,124919
#define ADC34_CDR_RDATA_MST_0 1856,125018
#define ADC34_CDR_RDATA_MST_1 1857,125102
#define ADC34_CDR_RDATA_MST_2 1858,125186
#define ADC34_CDR_RDATA_MST_3 1859,125270
#define ADC34_CDR_RDATA_MST_4 1860,125354
#define ADC34_CDR_RDATA_MST_5 1861,125438
#define ADC34_CDR_RDATA_MST_6 1862,125522
#define ADC34_CDR_RDATA_MST_7 1863,125606
#define ADC34_CDR_RDATA_MST_8 1864,125690
#define ADC34_CDR_RDATA_MST_9 1865,125774
#define ADC34_CDR_RDATA_MST_10 1866,125858
#define ADC34_CDR_RDATA_MST_11 1867,125943
#define ADC34_CDR_RDATA_MST_12 1868,126028
#define ADC34_CDR_RDATA_MST_13 1869,126113
#define ADC34_CDR_RDATA_MST_14 1870,126198
#define ADC34_CDR_RDATA_MST_15 1871,126283
#define ADC34_CDR_RDATA_SLV 1873,126370
#define ADC34_CDR_RDATA_SLV_0 1874,126469
#define ADC34_CDR_RDATA_SLV_1 1875,126553
#define ADC34_CDR_RDATA_SLV_2 1876,126637
#define ADC34_CDR_RDATA_SLV_3 1877,126721
#define ADC34_CDR_RDATA_SLV_4 1878,126805
#define ADC34_CDR_RDATA_SLV_5 1879,126889
#define ADC34_CDR_RDATA_SLV_6 1880,126973
#define ADC34_CDR_RDATA_SLV_7 1881,127057
#define ADC34_CDR_RDATA_SLV_8 1882,127141
#define ADC34_CDR_RDATA_SLV_9 1883,127225
#define ADC34_CDR_RDATA_SLV_10 1884,127309
#define ADC34_CDR_RDATA_SLV_11 1885,127394
#define ADC34_CDR_RDATA_SLV_12 1886,127479
#define ADC34_CDR_RDATA_SLV_13 1887,127564
#define ADC34_CDR_RDATA_SLV_14 1888,127649
#define ADC34_CDR_RDATA_SLV_15 1889,127734
#define COMP1_CSR_COMP1EN 1897,128313
#define COMP1_CSR_COMP1SW1 1898,128398
#define COMP1_CSR_COMP1MODE 1899,128495
#define COMP1_CSR_COMP1MODE_0 1900,128584
#define COMP1_CSR_COMP1MODE_1 1901,128679
#define COMP1_CSR_COMP1INSEL 1902,128774
#define COMP1_CSR_COMP1INSEL_0 1903,128875
#define COMP1_CSR_COMP1INSEL_1 1904,128982
#define COMP1_CSR_COMP1INSEL_2 1905,129089
#define COMP1_CSR_COMP1NONINSEL 1906,129196
#define COMP1_CSR_COMP1OUTSEL 1907,129301
#define COMP1_CSR_COMP1OUTSEL_0 1908,129393
#define COMP1_CSR_COMP1OUTSEL_1 1909,129491
#define COMP1_CSR_COMP1OUTSEL_2 1910,129589
#define COMP1_CSR_COMP1OUTSEL_3 1911,129687
#define COMP1_CSR_COMP1POL 1912,129785
#define COMP1_CSR_COMP1HYST 1913,129879
#define COMP1_CSR_COMP1HYST_0 1914,129968
#define COMP1_CSR_COMP1HYST_1 1915,130063
#define COMP1_CSR_COMP1BLANKING 1916,130158
#define COMP1_CSR_COMP1BLANKING_0 1917,130245
#define COMP1_CSR_COMP1BLANKING_1 1918,130338
#define COMP1_CSR_COMP1BLANKING_2 1919,130431
#define COMP1_CSR_COMP1OUT 1920,130524
#define COMP1_CSR_COMP1LOCK 1921,130615
#define COMP2_CSR_COMP2EN 1924,130782
#define COMP2_CSR_COMP2MODE 1925,130867
#define COMP2_CSR_COMP2MODE_0 1926,130956
#define COMP2_CSR_COMP2MODE_1 1927,131051
#define COMP2_CSR_COMP2INSEL 1928,131146
#define COMP2_CSR_COMP2INSEL_0 1929,131247
#define COMP2_CSR_COMP2INSEL_1 1930,131354
#define COMP2_CSR_COMP2INSEL_2 1931,131461
#define COMP2_CSR_COMP2NONINSEL 1932,131568
#define COMP2_CSR_COMP2WNDWEN 1933,131673
#define COMP2_CSR_COMP2OUTSEL 1934,131770
#define COMP2_CSR_COMP2OUTSEL_0 1935,131862
#define COMP2_CSR_COMP2OUTSEL_1 1936,131960
#define COMP2_CSR_COMP2OUTSEL_2 1937,132058
#define COMP2_CSR_COMP2OUTSEL_3 1938,132156
#define COMP2_CSR_COMP2POL 1939,132254
#define COMP2_CSR_COMP2HYST 1940,132348
#define COMP2_CSR_COMP2HYST_0 1941,132437
#define COMP2_CSR_COMP2HYST_1 1942,132532
#define COMP2_CSR_COMP2BLANKING 1943,132627
#define COMP2_CSR_COMP2BLANKING_0 1944,132714
#define COMP2_CSR_COMP2BLANKING_1 1945,132807
#define COMP2_CSR_COMP2BLANKING_2 1946,132900
#define COMP2_CSR_COMP2OUT 1947,132993
#define COMP2_CSR_COMP2LOCK 1948,133084
#define COMP3_CSR_COMP3EN 1951,133251
#define COMP3_CSR_COMP3MODE 1952,133336
#define COMP3_CSR_COMP3MODE_0 1953,133425
#define COMP3_CSR_COMP3MODE_1 1954,133520
#define COMP3_CSR_COMP3INSEL 1955,133615
#define COMP3_CSR_COMP3INSEL_0 1956,133716
#define COMP3_CSR_COMP3INSEL_1 1957,133823
#define COMP3_CSR_COMP3INSEL_2 1958,133930
#define COMP3_CSR_COMP3NONINSEL 1959,134037
#define COMP3_CSR_COMP3OUTSEL 1960,134142
#define COMP3_CSR_COMP3OUTSEL_0 1961,134234
#define COMP3_CSR_COMP3OUTSEL_1 1962,134332
#define COMP3_CSR_COMP3OUTSEL_2 1963,134430
#define COMP3_CSR_COMP3OUTSEL_3 1964,134528
#define COMP3_CSR_COMP3POL 1965,134626
#define COMP3_CSR_COMP3HYST 1966,134720
#define COMP3_CSR_COMP3HYST_0 1967,134809
#define COMP3_CSR_COMP3HYST_1 1968,134904
#define COMP3_CSR_COMP3BLANKING 1969,134999
#define COMP3_CSR_COMP3BLANKING_0 1970,135086
#define COMP3_CSR_COMP3BLANKING_1 1971,135179
#define COMP3_CSR_COMP3BLANKING_2 1972,135272
#define COMP3_CSR_COMP3OUT 1973,135365
#define COMP3_CSR_COMP3LOCK 1974,135456
#define COMP4_CSR_COMP4EN 1977,135623
#define COMP4_CSR_COMP4MODE 1978,135708
#define COMP4_CSR_COMP4MODE_0 1979,135797
#define COMP4_CSR_COMP4MODE_1 1980,135892
#define COMP4_CSR_COMP4INSEL 1981,135987
#define COMP4_CSR_COMP4INSEL_0 1982,136088
#define COMP4_CSR_COMP4INSEL_1 1983,136195
#define COMP4_CSR_COMP4INSEL_2 1984,136302
#define COMP4_CSR_COMP4NONINSEL 1985,136409
#define COMP4_CSR_COMP4WNDWEN 1986,136514
#define COMP4_CSR_COMP4OUTSEL 1987,136611
#define COMP4_CSR_COMP4OUTSEL_0 1988,136703
#define COMP4_CSR_COMP4OUTSEL_1 1989,136801
#define COMP4_CSR_COMP4OUTSEL_2 1990,136899
#define COMP4_CSR_COMP4OUTSEL_3 1991,136997
#define COMP4_CSR_COMP4POL 1992,137095
#define COMP4_CSR_COMP4HYST 1993,137189
#define COMP4_CSR_COMP4HYST_0 1994,137278
#define COMP4_CSR_COMP4HYST_1 1995,137373
#define COMP4_CSR_COMP4BLANKING 1996,137468
#define COMP4_CSR_COMP4BLANKING_0 1997,137555
#define COMP4_CSR_COMP4BLANKING_1 1998,137648
#define COMP4_CSR_COMP4BLANKING_2 1999,137741
#define COMP4_CSR_COMP4OUT 2000,137834
#define COMP4_CSR_COMP4LOCK 2001,137925
#define COMP5_CSR_COMP5EN 2004,138092
#define COMP5_CSR_COMP5MODE 2005,138177
#define COMP5_CSR_COMP5MODE_0 2006,138266
#define COMP5_CSR_COMP5MODE_1 2007,138361
#define COMP5_CSR_COMP5INSEL 2008,138456
#define COMP5_CSR_COMP5INSEL_0 2009,138557
#define COMP5_CSR_COMP5INSEL_1 2010,138664
#define COMP5_CSR_COMP5INSEL_2 2011,138771
#define COMP5_CSR_COMP5NONINSEL 2012,138878
#define COMP5_CSR_COMP5OUTSEL 2013,138983
#define COMP5_CSR_COMP5OUTSEL_0 2014,139075
#define COMP5_CSR_COMP5OUTSEL_1 2015,139173
#define COMP5_CSR_COMP5OUTSEL_2 2016,139271
#define COMP5_CSR_COMP5OUTSEL_3 2017,139369
#define COMP5_CSR_COMP5POL 2018,139467
#define COMP5_CSR_COMP5HYST 2019,139561
#define COMP5_CSR_COMP5HYST_0 2020,139650
#define COMP5_CSR_COMP5HYST_1 2021,139745
#define COMP5_CSR_COMP5BLANKING 2022,139840
#define COMP5_CSR_COMP5BLANKING_0 2023,139927
#define COMP5_CSR_COMP5BLANKING_1 2024,140020
#define COMP5_CSR_COMP5BLANKING_2 2025,140113
#define COMP5_CSR_COMP5OUT 2026,140206
#define COMP5_CSR_COMP5LOCK 2027,140297
#define COMP6_CSR_COMP6EN 2030,140464
#define COMP6_CSR_COMP6MODE 2031,140549
#define COMP6_CSR_COMP6MODE_0 2032,140638
#define COMP6_CSR_COMP6MODE_1 2033,140733
#define COMP6_CSR_COMP6INSEL 2034,140828
#define COMP6_CSR_COMP6INSEL_0 2035,140929
#define COMP6_CSR_COMP6INSEL_1 2036,141036
#define COMP6_CSR_COMP6INSEL_2 2037,141143
#define COMP6_CSR_COMP6NONINSEL 2038,141250
#define COMP6_CSR_COMP6WNDWEN 2039,141355
#define COMP6_CSR_COMP6OUTSEL 2040,141452
#define COMP6_CSR_COMP6OUTSEL_0 2041,141544
#define COMP6_CSR_COMP6OUTSEL_1 2042,141642
#define COMP6_CSR_COMP6OUTSEL_2 2043,141740
#define COMP6_CSR_COMP6OUTSEL_3 2044,141838
#define COMP6_CSR_COMP6POL 2045,141936
#define COMP6_CSR_COMP6HYST 2046,142030
#define COMP6_CSR_COMP6HYST_0 2047,142119
#define COMP6_CSR_COMP6HYST_1 2048,142214
#define COMP6_CSR_COMP6BLANKING 2049,142309
#define COMP6_CSR_COMP6BLANKING_0 2050,142396
#define COMP6_CSR_COMP6BLANKING_1 2051,142489
#define COMP6_CSR_COMP6BLANKING_2 2052,142582
#define COMP6_CSR_COMP6OUT 2053,142675
#define COMP6_CSR_COMP6LOCK 2054,142766
#define COMP7_CSR_COMP7EN 2057,142933
#define COMP7_CSR_COMP7MODE 2058,143018
#define COMP7_CSR_COMP7MODE_0 2059,143107
#define COMP7_CSR_COMP7MODE_1 2060,143202
#define COMP7_CSR_COMP7INSEL 2061,143297
#define COMP7_CSR_COMP7INSEL_0 2062,143398
#define COMP7_CSR_COMP7INSEL_1 2063,143505
#define COMP7_CSR_COMP7INSEL_2 2064,143612
#define COMP7_CSR_COMP7NONINSEL 2065,143719
#define COMP7_CSR_COMP7OUTSEL 2066,143824
#define COMP7_CSR_COMP7OUTSEL_0 2067,143916
#define COMP7_CSR_COMP7OUTSEL_1 2068,144014
#define COMP7_CSR_COMP7OUTSEL_2 2069,144112
#define COMP7_CSR_COMP7OUTSEL_3 2070,144210
#define COMP7_CSR_COMP7POL 2071,144308
#define COMP7_CSR_COMP7HYST 2072,144402
#define COMP7_CSR_COMP7HYST_0 2073,144491
#define COMP7_CSR_COMP7HYST_1 2074,144586
#define COMP7_CSR_COMP7BLANKING 2075,144681
#define COMP7_CSR_COMP7BLANKING_0 2076,144768
#define COMP7_CSR_COMP7BLANKING_1 2077,144861
#define COMP7_CSR_COMP7BLANKING_2 2078,144954
#define COMP7_CSR_COMP7OUT 2079,145047
#define COMP7_CSR_COMP7LOCK 2080,145138
#define COMP_CSR_COMPxEN 2083,145305
#define COMP_CSR_COMP1SW1 2084,145389
#define COMP_CSR_COMPxMODE 2085,145485
#define COMP_CSR_COMPxMODE_0 2086,145573
#define COMP_CSR_COMPxMODE_1 2087,145667
#define COMP_CSR_COMPxINSEL 2088,145761
#define COMP_CSR_COMPxINSEL_0 2089,145861
#define COMP_CSR_COMPxINSEL_1 2090,145967
#define COMP_CSR_COMPxINSEL_2 2091,146073
#define COMP_CSR_COMPxNONINSEL 2092,146179
#define COMP_CSR_COMPxWNDWEN 2093,146283
#define COMP_CSR_COMPxOUTSEL 2094,146379
#define COMP_CSR_COMPxOUTSEL_0 2095,146470
#define COMP_CSR_COMPxOUTSEL_1 2096,146567
#define COMP_CSR_COMPxOUTSEL_2 2097,146664
#define COMP_CSR_COMPxOUTSEL_3 2098,146761
#define COMP_CSR_COMPxPOL 2099,146858
#define COMP_CSR_COMPxHYST 2100,146951
#define COMP_CSR_COMPxHYST_0 2101,147039
#define COMP_CSR_COMPxHYST_1 2102,147133
#define COMP_CSR_COMPxBLANKING 2103,147227
#define COMP_CSR_COMPxBLANKING_0 2104,147313
#define COMP_CSR_COMPxBLANKING_1 2105,147405
#define COMP_CSR_COMPxBLANKING_2 2106,147497
#define COMP_CSR_COMPxOUT 2107,147589
#define COMP_CSR_COMPxLOCK 2108,147679
#define OPAMP1_CSR_OPAMP1EN 2116,148255
#define OPAMP1_CSR_FORCEVP 2117,148343
#define OPAMP1_CSR_VPSEL 2118,148481
#define OPAMP1_CSR_VPSEL_0 2119,148585
#define OPAMP1_CSR_VPSEL_1 2120,148665
#define OPAMP1_CSR_VMSEL 2121,148745
#define OPAMP1_CSR_VMSEL_0 2122,148845
#define OPAMP1_CSR_VMSEL_1 2123,148925
#define OPAMP1_CSR_TCMEN 2124,149005
#define OPAMP1_CSR_VMSSEL 2125,149112
#define OPAMP1_CSR_VPSSEL 2126,149222
#define OPAMP1_CSR_VPSSEL_0 2127,149336
#define OPAMP1_CSR_VPSSEL_1 2128,149416
#define OPAMP1_CSR_CALON 2129,149496
#define OPAMP1_CSR_CALSEL 2130,149594
#define OPAMP1_CSR_CALSEL_0 2131,149690
#define OPAMP1_CSR_CALSEL_1 2132,149770
#define OPAMP1_CSR_PGGAIN 2133,149850
#define OPAMP1_CSR_PGGAIN_0 2134,149941
#define OPAMP1_CSR_PGGAIN_1 2135,150021
#define OPAMP1_CSR_PGGAIN_2 2136,150101
#define OPAMP1_CSR_PGGAIN_3 2137,150181
#define OPAMP1_CSR_USERTRIM 2138,150261
#define OPAMP1_CSR_TRIMOFFSETP 2139,150356
#define OPAMP1_CSR_TRIMOFFSETN 2140,150459
#define OPAMP1_CSR_TSTREF 2141,150562
#define OPAMP1_CSR_OUTCAL 2142,150692
#define OPAMP1_CSR_LOCK 2143,150790
#define OPAMP2_CSR_OPAMP2EN 2146,150959
#define OPAMP2_CSR_FORCEVP 2147,151047
#define OPAMP2_CSR_VPSEL 2148,151185
#define OPAMP2_CSR_VPSEL_0 2149,151289
#define OPAMP2_CSR_VPSEL_1 2150,151369
#define OPAMP2_CSR_VMSEL 2151,151449
#define OPAMP2_CSR_VMSEL_0 2152,151549
#define OPAMP2_CSR_VMSEL_1 2153,151629
#define OPAMP2_CSR_TCMEN 2154,151709
#define OPAMP2_CSR_VMSSEL 2155,151816
#define OPAMP2_CSR_VPSSEL 2156,151926
#define OPAMP2_CSR_VPSSEL_0 2157,152040
#define OPAMP2_CSR_VPSSEL_1 2158,152120
#define OPAMP2_CSR_CALON 2159,152200
#define OPAMP2_CSR_CALSEL 2160,152298
#define OPAMP2_CSR_CALSEL_0 2161,152394
#define OPAMP2_CSR_CALSEL_1 2162,152474
#define OPAMP2_CSR_PGGAIN 2163,152554
#define OPAMP2_CSR_PGGAIN_0 2164,152645
#define OPAMP2_CSR_PGGAIN_1 2165,152725
#define OPAMP2_CSR_PGGAIN_2 2166,152805
#define OPAMP2_CSR_PGGAIN_3 2167,152885
#define OPAMP2_CSR_USERTRIM 2168,152965
#define OPAMP2_CSR_TRIMOFFSETP 2169,153060
#define OPAMP2_CSR_TRIMOFFSETN 2170,153163
#define OPAMP2_CSR_TSTREF 2171,153266
#define OPAMP2_CSR_OUTCAL 2172,153396
#define OPAMP2_CSR_LOCK 2173,153494
#define OPAMP3_CSR_OPAMP3EN 2176,153663
#define OPAMP3_CSR_FORCEVP 2177,153751
#define OPAMP3_CSR_VPSEL 2178,153889
#define OPAMP3_CSR_VPSEL_0 2179,153993
#define OPAMP3_CSR_VPSEL_1 2180,154073
#define OPAMP3_CSR_VMSEL 2181,154153
#define OPAMP3_CSR_VMSEL_0 2182,154253
#define OPAMP3_CSR_VMSEL_1 2183,154333
#define OPAMP3_CSR_TCMEN 2184,154413
#define OPAMP3_CSR_VMSSEL 2185,154520
#define OPAMP3_CSR_VPSSEL 2186,154630
#define OPAMP3_CSR_VPSSEL_0 2187,154744
#define OPAMP3_CSR_VPSSEL_1 2188,154824
#define OPAMP3_CSR_CALON 2189,154904
#define OPAMP3_CSR_CALSEL 2190,155002
#define OPAMP3_CSR_CALSEL_0 2191,155098
#define OPAMP3_CSR_CALSEL_1 2192,155178
#define OPAMP3_CSR_PGGAIN 2193,155258
#define OPAMP3_CSR_PGGAIN_0 2194,155349
#define OPAMP3_CSR_PGGAIN_1 2195,155429
#define OPAMP3_CSR_PGGAIN_2 2196,155509
#define OPAMP3_CSR_PGGAIN_3 2197,155589
#define OPAMP3_CSR_USERTRIM 2198,155669
#define OPAMP3_CSR_TRIMOFFSETP 2199,155764
#define OPAMP3_CSR_TRIMOFFSETN 2200,155867
#define OPAMP3_CSR_TSTREF 2201,155970
#define OPAMP3_CSR_OUTCAL 2202,156100
#define OPAMP3_CSR_LOCK 2203,156198
#define OPAMP4_CSR_OPAMP4EN 2206,156367
#define OPAMP4_CSR_FORCEVP 2207,156455
#define OPAMP4_CSR_VPSEL 2208,156593
#define OPAMP4_CSR_VPSEL_0 2209,156697
#define OPAMP4_CSR_VPSEL_1 2210,156777
#define OPAMP4_CSR_VMSEL 2211,156857
#define OPAMP4_CSR_VMSEL_0 2212,156957
#define OPAMP4_CSR_VMSEL_1 2213,157037
#define OPAMP4_CSR_TCMEN 2214,157117
#define OPAMP4_CSR_VMSSEL 2215,157224
#define OPAMP4_CSR_VPSSEL 2216,157334
#define OPAMP4_CSR_VPSSEL_0 2217,157448
#define OPAMP4_CSR_VPSSEL_1 2218,157528
#define OPAMP4_CSR_CALON 2219,157608
#define OPAMP4_CSR_CALSEL 2220,157706
#define OPAMP4_CSR_CALSEL_0 2221,157802
#define OPAMP4_CSR_CALSEL_1 2222,157882
#define OPAMP4_CSR_PGGAIN 2223,157962
#define OPAMP4_CSR_PGGAIN_0 2224,158053
#define OPAMP4_CSR_PGGAIN_1 2225,158133
#define OPAMP4_CSR_PGGAIN_2 2226,158213
#define OPAMP4_CSR_PGGAIN_3 2227,158293
#define OPAMP4_CSR_USERTRIM 2228,158373
#define OPAMP4_CSR_TRIMOFFSETP 2229,158468
#define OPAMP4_CSR_TRIMOFFSETN 2230,158571
#define OPAMP4_CSR_TSTREF 2231,158674
#define OPAMP4_CSR_OUTCAL 2232,158804
#define OPAMP4_CSR_LOCK 2233,158902
#define OPAMP_CSR_OPAMPxEN 2236,159071
#define OPAMP_CSR_FORCEVP 2237,159157
#define OPAMP_CSR_VPSEL 2238,159294
#define OPAMP_CSR_VPSEL_0 2239,159397
#define OPAMP_CSR_VPSEL_1 2240,159476
#define OPAMP_CSR_VMSEL 2241,159555
#define OPAMP_CSR_VMSEL_0 2242,159654
#define OPAMP_CSR_VMSEL_1 2243,159733
#define OPAMP_CSR_TCMEN 2244,159812
#define OPAMP_CSR_VMSSEL 2245,159918
#define OPAMP_CSR_VPSSEL 2246,160027
#define OPAMP_CSR_VPSSEL_0 2247,160140
#define OPAMP_CSR_VPSSEL_1 2248,160219
#define OPAMP_CSR_CALON 2249,160298
#define OPAMP_CSR_CALSEL 2250,160395
#define OPAMP_CSR_CALSEL_0 2251,160490
#define OPAMP_CSR_CALSEL_1 2252,160569
#define OPAMP_CSR_PGGAIN 2253,160648
#define OPAMP_CSR_PGGAIN_0 2254,160738
#define OPAMP_CSR_PGGAIN_1 2255,160817
#define OPAMP_CSR_PGGAIN_2 2256,160896
#define OPAMP_CSR_PGGAIN_3 2257,160975
#define OPAMP_CSR_USERTRIM 2258,161054
#define OPAMP_CSR_TRIMOFFSETP 2259,161148
#define OPAMP_CSR_TRIMOFFSETN 2260,161250
#define OPAMP_CSR_TSTREF 2261,161352
#define OPAMP_CSR_OUTCAL 2262,161481
#define OPAMP_CSR_LOCK 2263,161578
#define  CAN_MCR_INRQ 2273,162199
#define  CAN_MCR_SLEEP 2274,162305
#define  CAN_MCR_TXFP 2275,162407
#define  CAN_MCR_RFLM 2276,162513
#define  CAN_MCR_NART 2277,162621
#define  CAN_MCR_AWUM 2278,162732
#define  CAN_MCR_ABOM 2279,162837
#define  CAN_MCR_TTCM 2280,162949
#define  CAN_MCR_RESET 2281,163066
#define  CAN_MSR_INAK 2284,163261
#define  CAN_MSR_SLAK 2285,163371
#define  CAN_MSR_ERRI 2286,163472
#define  CAN_MSR_WKUI 2287,163571
#define  CAN_MSR_SLAKI 2288,163671
#define  CAN_MSR_TXM 2289,163782
#define  CAN_MSR_RXM 2290,163879
#define  CAN_MSR_SAMP 2291,163975
#define  CAN_MSR_RX 2292,164076
#define  CAN_TSR_RQCP0 2295,164257
#define  CAN_TSR_TXOK0 2296,164367
#define  CAN_TSR_ALST0 2297,164478
#define  CAN_TSR_TERR0 2298,164591
#define  CAN_TSR_ABRQ0 2299,164705
#define  CAN_TSR_RQCP1 2300,164815
#define  CAN_TSR_TXOK1 2301,164925
#define  CAN_TSR_ALST1 2302,165036
#define  CAN_TSR_TERR1 2303,165149
#define  CAN_TSR_ABRQ1 2304,165263
#define  CAN_TSR_RQCP2 2305,165374
#define  CAN_TSR_TXOK2 2306,165484
#define  CAN_TSR_ALST2 2307,165596
#define  CAN_TSR_TERR2 2308,165710
#define  CAN_TSR_ABRQ2 2309,165825
#define  CAN_TSR_CODE 2310,165936
#define  CAN_TSR_TME 2312,166034
#define  CAN_TSR_TME0 2313,166131
#define  CAN_TSR_TME1 2314,166239
#define  CAN_TSR_TME2 2315,166347
#define  CAN_TSR_LOW 2317,166457
#define  CAN_TSR_LOW0 2318,166554
#define  CAN_TSR_LOW1 2319,166672
#define  CAN_TSR_LOW2 2320,166790
#define  CAN_RF0R_FMP0 2323,166992
#define  CAN_RF0R_FULL0 2324,167098
#define  CAN_RF0R_FOVR0 2325,167193
#define  CAN_RF0R_RFOM0 2326,167291
#define  CAN_RF1R_FMP1 2329,167488
#define  CAN_RF1R_FULL1 2330,167594
#define  CAN_RF1R_FOVR1 2331,167689
#define  CAN_RF1R_RFOM1 2332,167787
#define  CAN_IER_TMEIE 2335,167984
#define  CAN_IER_FMPIE0 2336,168107
#define  CAN_IER_FFIE0 2337,168228
#define  CAN_IER_FOVIE0 2338,168338
#define  CAN_IER_FMPIE1 2339,168451
#define  CAN_IER_FFIE1 2340,168572
#define  CAN_IER_FOVIE1 2341,168682
#define  CAN_IER_EWGIE 2342,168795
#define  CAN_IER_EPVIE 2343,168909
#define  CAN_IER_BOFIE 2344,169023
#define  CAN_IER_LECIE 2345,169131
#define  CAN_IER_ERRIE 2346,169247
#define  CAN_IER_WKUIE 2347,169353
#define  CAN_IER_SLKIE 2348,169460
#define  CAN_ESR_EWGF 2351,169650
#define  CAN_ESR_EPVF 2352,169752
#define  CAN_ESR_BOFF 2353,169854
#define  CAN_ESR_LEC 2355,169952
#define  CAN_ESR_LEC_0 2356,170067
#define  CAN_ESR_LEC_1 2357,170156
#define  CAN_ESR_LEC_2 2358,170245
#define  CAN_ESR_TEC 2360,170336
#define  CAN_ESR_REC 2361,170478
#define  CAN_BTR_BRP 2364,170667
#define  CAN_BTR_TS1 2365,170770
#define  CAN_BTR_TS2 2366,170868
#define  CAN_BTR_SJW 2367,170966
#define  CAN_BTR_LBKM 2368,171078
#define  CAN_BTR_SILM 2369,171184
#define  CAN_TI0R_TXRQ 2373,171389
#define  CAN_TI0R_RTR 2374,171497
#define  CAN_TI0R_IDE 2375,171608
#define  CAN_TI0R_EXID 2376,171712
#define  CAN_TI0R_STID 2377,171815
#define  CAN_TDT0R_DLC 2380,172025
#define  CAN_TDT0R_TGT 2381,172125
#define  CAN_TDT0R_TIME 2382,172229
#define  CAN_TDL0R_DATA0 2385,172415
#define  CAN_TDL0R_DATA1 2386,172510
#define  CAN_TDL0R_DATA2 2387,172605
#define  CAN_TDL0R_DATA3 2388,172700
#define  CAN_TDH0R_DATA4 2391,172879
#define  CAN_TDH0R_DATA5 2392,172974
#define  CAN_TDH0R_DATA6 2393,173069
#define  CAN_TDH0R_DATA7 2394,173164
#define  CAN_TI1R_TXRQ 2397,173343
#define  CAN_TI1R_RTR 2398,173451
#define  CAN_TI1R_IDE 2399,173562
#define  CAN_TI1R_EXID 2400,173666
#define  CAN_TI1R_STID 2401,173769
#define  CAN_TDT1R_DLC 2404,173979
#define  CAN_TDT1R_TGT 2405,174079
#define  CAN_TDT1R_TIME 2406,174183
#define  CAN_TDL1R_DATA0 2409,174369
#define  CAN_TDL1R_DATA1 2410,174464
#define  CAN_TDL1R_DATA2 2411,174559
#define  CAN_TDL1R_DATA3 2412,174654
#define  CAN_TDH1R_DATA4 2415,174833
#define  CAN_TDH1R_DATA5 2416,174928
#define  CAN_TDH1R_DATA6 2417,175023
#define  CAN_TDH1R_DATA7 2418,175118
#define  CAN_TI2R_TXRQ 2421,175297
#define  CAN_TI2R_RTR 2422,175405
#define  CAN_TI2R_IDE 2423,175516
#define  CAN_TI2R_EXID 2424,175620
#define  CAN_TI2R_STID 2425,175723
#define  CAN_TDT2R_DLC 2428,175935
#define  CAN_TDT2R_TGT 2429,176035
#define  CAN_TDT2R_TIME 2430,176139
#define  CAN_TDL2R_DATA0 2433,176325
#define  CAN_TDL2R_DATA1 2434,176420
#define  CAN_TDL2R_DATA2 2435,176515
#define  CAN_TDL2R_DATA3 2436,176610
#define  CAN_TDH2R_DATA4 2439,176789
#define  CAN_TDH2R_DATA5 2440,176884
#define  CAN_TDH2R_DATA6 2441,176979
#define  CAN_TDH2R_DATA7 2442,177074
#define  CAN_RI0R_RTR 2445,177253
#define  CAN_RI0R_IDE 2446,177364
#define  CAN_RI0R_EXID 2447,177468
#define  CAN_RI0R_STID 2448,177571
#define  CAN_RDT0R_DLC 2451,177781
#define  CAN_RDT0R_FMI 2452,177881
#define  CAN_RDT0R_TIME 2453,177983
#define  CAN_RDL0R_DATA0 2456,178169
#define  CAN_RDL0R_DATA1 2457,178264
#define  CAN_RDL0R_DATA2 2458,178359
#define  CAN_RDL0R_DATA3 2459,178454
#define  CAN_RDH0R_DATA4 2462,178633
#define  CAN_RDH0R_DATA5 2463,178728
#define  CAN_RDH0R_DATA6 2464,178823
#define  CAN_RDH0R_DATA7 2465,178918
#define  CAN_RI1R_RTR 2468,179097
#define  CAN_RI1R_IDE 2469,179208
#define  CAN_RI1R_EXID 2470,179312
#define  CAN_RI1R_STID 2471,179415
#define  CAN_RDT1R_DLC 2474,179625
#define  CAN_RDT1R_FMI 2475,179725
#define  CAN_RDT1R_TIME 2476,179827
#define  CAN_RDL1R_DATA0 2479,180013
#define  CAN_RDL1R_DATA1 2480,180108
#define  CAN_RDL1R_DATA2 2481,180203
#define  CAN_RDL1R_DATA3 2482,180298
#define  CAN_RDH1R_DATA4 2485,180477
#define  CAN_RDH1R_DATA5 2486,180572
#define  CAN_RDH1R_DATA6 2487,180667
#define  CAN_RDH1R_DATA7 2488,180762
#define  CAN_FMR_FINIT 2492,180970
#define  CAN_FM1R_FBM 2495,181154
#define  CAN_FM1R_FBM0 2496,181249
#define  CAN_FM1R_FBM1 2497,181355
#define  CAN_FM1R_FBM2 2498,181461
#define  CAN_FM1R_FBM3 2499,181567
#define  CAN_FM1R_FBM4 2500,181673
#define  CAN_FM1R_FBM5 2501,181779
#define  CAN_FM1R_FBM6 2502,181885
#define  CAN_FM1R_FBM7 2503,181991
#define  CAN_FM1R_FBM8 2504,182097
#define  CAN_FM1R_FBM9 2505,182203
#define  CAN_FM1R_FBM10 2506,182309
#define  CAN_FM1R_FBM11 2507,182416
#define  CAN_FM1R_FBM12 2508,182523
#define  CAN_FM1R_FBM13 2509,182630
#define  CAN_FS1R_FSC 2512,182821
#define  CAN_FS1R_FSC0 2513,182931
#define  CAN_FS1R_FSC1 2514,183047
#define  CAN_FS1R_FSC2 2515,183163
#define  CAN_FS1R_FSC3 2516,183279
#define  CAN_FS1R_FSC4 2517,183395
#define  CAN_FS1R_FSC5 2518,183511
#define  CAN_FS1R_FSC6 2519,183627
#define  CAN_FS1R_FSC7 2520,183743
#define  CAN_FS1R_FSC8 2521,183859
#define  CAN_FS1R_FSC9 2522,183975
#define  CAN_FS1R_FSC10 2523,184091
#define  CAN_FS1R_FSC11 2524,184208
#define  CAN_FS1R_FSC12 2525,184325
#define  CAN_FS1R_FSC13 2526,184442
#define  CAN_FFA1R_FFA 2529,184643
#define  CAN_FFA1R_FFA0 2530,184749
#define  CAN_FFA1R_FFA1 2531,184868
#define  CAN_FFA1R_FFA2 2532,184987
#define  CAN_FFA1R_FFA3 2533,185106
#define  CAN_FFA1R_FFA4 2534,185225
#define  CAN_FFA1R_FFA5 2535,185344
#define  CAN_FFA1R_FFA6 2536,185463
#define  CAN_FFA1R_FFA7 2537,185582
#define  CAN_FFA1R_FFA8 2538,185701
#define  CAN_FFA1R_FFA9 2539,185820
#define  CAN_FFA1R_FFA10 2540,185939
#define  CAN_FFA1R_FFA11 2541,186059
#define  CAN_FFA1R_FFA12 2542,186179
#define  CAN_FFA1R_FFA13 2543,186299
#define  CAN_FA1R_FACT 2546,186503
#define  CAN_FA1R_FACT0 2547,186600
#define  CAN_FA1R_FACT1 2548,186699
#define  CAN_FA1R_FACT2 2549,186798
#define  CAN_FA1R_FACT3 2550,186897
#define  CAN_FA1R_FACT4 2551,186996
#define  CAN_FA1R_FACT5 2552,187095
#define  CAN_FA1R_FACT6 2553,187194
#define  CAN_FA1R_FACT7 2554,187293
#define  CAN_FA1R_FACT8 2555,187392
#define  CAN_FA1R_FACT9 2556,187491
#define  CAN_FA1R_FACT10 2557,187590
#define  CAN_FA1R_FACT11 2558,187690
#define  CAN_FA1R_FACT12 2559,187790
#define  CAN_FA1R_FACT13 2560,187890
#define  CAN_F0R1_FB0 2563,188074
#define  CAN_F0R1_FB1 2564,188170
#define  CAN_F0R1_FB2 2565,188266
#define  CAN_F0R1_FB3 2566,188362
#define  CAN_F0R1_FB4 2567,188458
#define  CAN_F0R1_FB5 2568,188554
#define  CAN_F0R1_FB6 2569,188650
#define  CAN_F0R1_FB7 2570,188746
#define  CAN_F0R1_FB8 2571,188842
#define  CAN_F0R1_FB9 2572,188938
#define  CAN_F0R1_FB10 2573,189034
#define  CAN_F0R1_FB11 2574,189131
#define  CAN_F0R1_FB12 2575,189228
#define  CAN_F0R1_FB13 2576,189325
#define  CAN_F0R1_FB14 2577,189422
#define  CAN_F0R1_FB15 2578,189519
#define  CAN_F0R1_FB16 2579,189616
#define  CAN_F0R1_FB17 2580,189713
#define  CAN_F0R1_FB18 2581,189810
#define  CAN_F0R1_FB19 2582,189907
#define  CAN_F0R1_FB20 2583,190004
#define  CAN_F0R1_FB21 2584,190101
#define  CAN_F0R1_FB22 2585,190198
#define  CAN_F0R1_FB23 2586,190295
#define  CAN_F0R1_FB24 2587,190392
#define  CAN_F0R1_FB25 2588,190489
#define  CAN_F0R1_FB26 2589,190586
#define  CAN_F0R1_FB27 2590,190683
#define  CAN_F0R1_FB28 2591,190780
#define  CAN_F0R1_FB29 2592,190877
#define  CAN_F0R1_FB30 2593,190974
#define  CAN_F0R1_FB31 2594,191071
#define  CAN_F1R1_FB0 2597,191252
#define  CAN_F1R1_FB1 2598,191348
#define  CAN_F1R1_FB2 2599,191444
#define  CAN_F1R1_FB3 2600,191540
#define  CAN_F1R1_FB4 2601,191636
#define  CAN_F1R1_FB5 2602,191732
#define  CAN_F1R1_FB6 2603,191828
#define  CAN_F1R1_FB7 2604,191924
#define  CAN_F1R1_FB8 2605,192020
#define  CAN_F1R1_FB9 2606,192116
#define  CAN_F1R1_FB10 2607,192212
#define  CAN_F1R1_FB11 2608,192309
#define  CAN_F1R1_FB12 2609,192406
#define  CAN_F1R1_FB13 2610,192503
#define  CAN_F1R1_FB14 2611,192600
#define  CAN_F1R1_FB15 2612,192697
#define  CAN_F1R1_FB16 2613,192794
#define  CAN_F1R1_FB17 2614,192891
#define  CAN_F1R1_FB18 2615,192988
#define  CAN_F1R1_FB19 2616,193085
#define  CAN_F1R1_FB20 2617,193182
#define  CAN_F1R1_FB21 2618,193279
#define  CAN_F1R1_FB22 2619,193376
#define  CAN_F1R1_FB23 2620,193473
#define  CAN_F1R1_FB24 2621,193570
#define  CAN_F1R1_FB25 2622,193667
#define  CAN_F1R1_FB26 2623,193764
#define  CAN_F1R1_FB27 2624,193861
#define  CAN_F1R1_FB28 2625,193958
#define  CAN_F1R1_FB29 2626,194055
#define  CAN_F1R1_FB30 2627,194152
#define  CAN_F1R1_FB31 2628,194249
#define  CAN_F2R1_FB0 2631,194430
#define  CAN_F2R1_FB1 2632,194526
#define  CAN_F2R1_FB2 2633,194622
#define  CAN_F2R1_FB3 2634,194718
#define  CAN_F2R1_FB4 2635,194814
#define  CAN_F2R1_FB5 2636,194910
#define  CAN_F2R1_FB6 2637,195006
#define  CAN_F2R1_FB7 2638,195102
#define  CAN_F2R1_FB8 2639,195198
#define  CAN_F2R1_FB9 2640,195294
#define  CAN_F2R1_FB10 2641,195390
#define  CAN_F2R1_FB11 2642,195487
#define  CAN_F2R1_FB12 2643,195584
#define  CAN_F2R1_FB13 2644,195681
#define  CAN_F2R1_FB14 2645,195778
#define  CAN_F2R1_FB15 2646,195875
#define  CAN_F2R1_FB16 2647,195972
#define  CAN_F2R1_FB17 2648,196069
#define  CAN_F2R1_FB18 2649,196166
#define  CAN_F2R1_FB19 2650,196263
#define  CAN_F2R1_FB20 2651,196360
#define  CAN_F2R1_FB21 2652,196457
#define  CAN_F2R1_FB22 2653,196554
#define  CAN_F2R1_FB23 2654,196651
#define  CAN_F2R1_FB24 2655,196748
#define  CAN_F2R1_FB25 2656,196845
#define  CAN_F2R1_FB26 2657,196942
#define  CAN_F2R1_FB27 2658,197039
#define  CAN_F2R1_FB28 2659,197136
#define  CAN_F2R1_FB29 2660,197233
#define  CAN_F2R1_FB30 2661,197330
#define  CAN_F2R1_FB31 2662,197427
#define  CAN_F3R1_FB0 2665,197608
#define  CAN_F3R1_FB1 2666,197704
#define  CAN_F3R1_FB2 2667,197800
#define  CAN_F3R1_FB3 2668,197896
#define  CAN_F3R1_FB4 2669,197992
#define  CAN_F3R1_FB5 2670,198088
#define  CAN_F3R1_FB6 2671,198184
#define  CAN_F3R1_FB7 2672,198280
#define  CAN_F3R1_FB8 2673,198376
#define  CAN_F3R1_FB9 2674,198472
#define  CAN_F3R1_FB10 2675,198568
#define  CAN_F3R1_FB11 2676,198665
#define  CAN_F3R1_FB12 2677,198762
#define  CAN_F3R1_FB13 2678,198859
#define  CAN_F3R1_FB14 2679,198956
#define  CAN_F3R1_FB15 2680,199053
#define  CAN_F3R1_FB16 2681,199150
#define  CAN_F3R1_FB17 2682,199247
#define  CAN_F3R1_FB18 2683,199344
#define  CAN_F3R1_FB19 2684,199441
#define  CAN_F3R1_FB20 2685,199538
#define  CAN_F3R1_FB21 2686,199635
#define  CAN_F3R1_FB22 2687,199732
#define  CAN_F3R1_FB23 2688,199829
#define  CAN_F3R1_FB24 2689,199926
#define  CAN_F3R1_FB25 2690,200023
#define  CAN_F3R1_FB26 2691,200120
#define  CAN_F3R1_FB27 2692,200217
#define  CAN_F3R1_FB28 2693,200314
#define  CAN_F3R1_FB29 2694,200411
#define  CAN_F3R1_FB30 2695,200508
#define  CAN_F3R1_FB31 2696,200605
#define  CAN_F4R1_FB0 2699,200786
#define  CAN_F4R1_FB1 2700,200882
#define  CAN_F4R1_FB2 2701,200978
#define  CAN_F4R1_FB3 2702,201074
#define  CAN_F4R1_FB4 2703,201170
#define  CAN_F4R1_FB5 2704,201266
#define  CAN_F4R1_FB6 2705,201362
#define  CAN_F4R1_FB7 2706,201458
#define  CAN_F4R1_FB8 2707,201554
#define  CAN_F4R1_FB9 2708,201650
#define  CAN_F4R1_FB10 2709,201746
#define  CAN_F4R1_FB11 2710,201843
#define  CAN_F4R1_FB12 2711,201940
#define  CAN_F4R1_FB13 2712,202037
#define  CAN_F4R1_FB14 2713,202134
#define  CAN_F4R1_FB15 2714,202231
#define  CAN_F4R1_FB16 2715,202328
#define  CAN_F4R1_FB17 2716,202425
#define  CAN_F4R1_FB18 2717,202522
#define  CAN_F4R1_FB19 2718,202619
#define  CAN_F4R1_FB20 2719,202716
#define  CAN_F4R1_FB21 2720,202813
#define  CAN_F4R1_FB22 2721,202910
#define  CAN_F4R1_FB23 2722,203007
#define  CAN_F4R1_FB24 2723,203104
#define  CAN_F4R1_FB25 2724,203201
#define  CAN_F4R1_FB26 2725,203298
#define  CAN_F4R1_FB27 2726,203395
#define  CAN_F4R1_FB28 2727,203492
#define  CAN_F4R1_FB29 2728,203589
#define  CAN_F4R1_FB30 2729,203686
#define  CAN_F4R1_FB31 2730,203783
#define  CAN_F5R1_FB0 2733,203964
#define  CAN_F5R1_FB1 2734,204060
#define  CAN_F5R1_FB2 2735,204156
#define  CAN_F5R1_FB3 2736,204252
#define  CAN_F5R1_FB4 2737,204348
#define  CAN_F5R1_FB5 2738,204444
#define  CAN_F5R1_FB6 2739,204540
#define  CAN_F5R1_FB7 2740,204636
#define  CAN_F5R1_FB8 2741,204732
#define  CAN_F5R1_FB9 2742,204828
#define  CAN_F5R1_FB10 2743,204924
#define  CAN_F5R1_FB11 2744,205021
#define  CAN_F5R1_FB12 2745,205118
#define  CAN_F5R1_FB13 2746,205215
#define  CAN_F5R1_FB14 2747,205312
#define  CAN_F5R1_FB15 2748,205409
#define  CAN_F5R1_FB16 2749,205506
#define  CAN_F5R1_FB17 2750,205603
#define  CAN_F5R1_FB18 2751,205700
#define  CAN_F5R1_FB19 2752,205797
#define  CAN_F5R1_FB20 2753,205894
#define  CAN_F5R1_FB21 2754,205991
#define  CAN_F5R1_FB22 2755,206088
#define  CAN_F5R1_FB23 2756,206185
#define  CAN_F5R1_FB24 2757,206282
#define  CAN_F5R1_FB25 2758,206379
#define  CAN_F5R1_FB26 2759,206476
#define  CAN_F5R1_FB27 2760,206573
#define  CAN_F5R1_FB28 2761,206670
#define  CAN_F5R1_FB29 2762,206767
#define  CAN_F5R1_FB30 2763,206864
#define  CAN_F5R1_FB31 2764,206961
#define  CAN_F6R1_FB0 2767,207142
#define  CAN_F6R1_FB1 2768,207238
#define  CAN_F6R1_FB2 2769,207334
#define  CAN_F6R1_FB3 2770,207430
#define  CAN_F6R1_FB4 2771,207526
#define  CAN_F6R1_FB5 2772,207622
#define  CAN_F6R1_FB6 2773,207718
#define  CAN_F6R1_FB7 2774,207814
#define  CAN_F6R1_FB8 2775,207910
#define  CAN_F6R1_FB9 2776,208006
#define  CAN_F6R1_FB10 2777,208102
#define  CAN_F6R1_FB11 2778,208199
#define  CAN_F6R1_FB12 2779,208296
#define  CAN_F6R1_FB13 2780,208393
#define  CAN_F6R1_FB14 2781,208490
#define  CAN_F6R1_FB15 2782,208587
#define  CAN_F6R1_FB16 2783,208684
#define  CAN_F6R1_FB17 2784,208781
#define  CAN_F6R1_FB18 2785,208878
#define  CAN_F6R1_FB19 2786,208975
#define  CAN_F6R1_FB20 2787,209072
#define  CAN_F6R1_FB21 2788,209169
#define  CAN_F6R1_FB22 2789,209266
#define  CAN_F6R1_FB23 2790,209363
#define  CAN_F6R1_FB24 2791,209460
#define  CAN_F6R1_FB25 2792,209557
#define  CAN_F6R1_FB26 2793,209654
#define  CAN_F6R1_FB27 2794,209751
#define  CAN_F6R1_FB28 2795,209848
#define  CAN_F6R1_FB29 2796,209945
#define  CAN_F6R1_FB30 2797,210042
#define  CAN_F6R1_FB31 2798,210139
#define  CAN_F7R1_FB0 2801,210320
#define  CAN_F7R1_FB1 2802,210416
#define  CAN_F7R1_FB2 2803,210512
#define  CAN_F7R1_FB3 2804,210608
#define  CAN_F7R1_FB4 2805,210704
#define  CAN_F7R1_FB5 2806,210800
#define  CAN_F7R1_FB6 2807,210896
#define  CAN_F7R1_FB7 2808,210992
#define  CAN_F7R1_FB8 2809,211088
#define  CAN_F7R1_FB9 2810,211184
#define  CAN_F7R1_FB10 2811,211280
#define  CAN_F7R1_FB11 2812,211377
#define  CAN_F7R1_FB12 2813,211474
#define  CAN_F7R1_FB13 2814,211571
#define  CAN_F7R1_FB14 2815,211668
#define  CAN_F7R1_FB15 2816,211765
#define  CAN_F7R1_FB16 2817,211862
#define  CAN_F7R1_FB17 2818,211959
#define  CAN_F7R1_FB18 2819,212056
#define  CAN_F7R1_FB19 2820,212153
#define  CAN_F7R1_FB20 2821,212250
#define  CAN_F7R1_FB21 2822,212347
#define  CAN_F7R1_FB22 2823,212444
#define  CAN_F7R1_FB23 2824,212541
#define  CAN_F7R1_FB24 2825,212638
#define  CAN_F7R1_FB25 2826,212735
#define  CAN_F7R1_FB26 2827,212832
#define  CAN_F7R1_FB27 2828,212929
#define  CAN_F7R1_FB28 2829,213026
#define  CAN_F7R1_FB29 2830,213123
#define  CAN_F7R1_FB30 2831,213220
#define  CAN_F7R1_FB31 2832,213317
#define  CAN_F8R1_FB0 2835,213498
#define  CAN_F8R1_FB1 2836,213594
#define  CAN_F8R1_FB2 2837,213690
#define  CAN_F8R1_FB3 2838,213786
#define  CAN_F8R1_FB4 2839,213882
#define  CAN_F8R1_FB5 2840,213978
#define  CAN_F8R1_FB6 2841,214074
#define  CAN_F8R1_FB7 2842,214170
#define  CAN_F8R1_FB8 2843,214266
#define  CAN_F8R1_FB9 2844,214362
#define  CAN_F8R1_FB10 2845,214458
#define  CAN_F8R1_FB11 2846,214555
#define  CAN_F8R1_FB12 2847,214652
#define  CAN_F8R1_FB13 2848,214749
#define  CAN_F8R1_FB14 2849,214846
#define  CAN_F8R1_FB15 2850,214943
#define  CAN_F8R1_FB16 2851,215040
#define  CAN_F8R1_FB17 2852,215137
#define  CAN_F8R1_FB18 2853,215234
#define  CAN_F8R1_FB19 2854,215331
#define  CAN_F8R1_FB20 2855,215428
#define  CAN_F8R1_FB21 2856,215525
#define  CAN_F8R1_FB22 2857,215622
#define  CAN_F8R1_FB23 2858,215719
#define  CAN_F8R1_FB24 2859,215816
#define  CAN_F8R1_FB25 2860,215913
#define  CAN_F8R1_FB26 2861,216010
#define  CAN_F8R1_FB27 2862,216107
#define  CAN_F8R1_FB28 2863,216204
#define  CAN_F8R1_FB29 2864,216301
#define  CAN_F8R1_FB30 2865,216398
#define  CAN_F8R1_FB31 2866,216495
#define  CAN_F9R1_FB0 2869,216676
#define  CAN_F9R1_FB1 2870,216772
#define  CAN_F9R1_FB2 2871,216868
#define  CAN_F9R1_FB3 2872,216964
#define  CAN_F9R1_FB4 2873,217060
#define  CAN_F9R1_FB5 2874,217156
#define  CAN_F9R1_FB6 2875,217252
#define  CAN_F9R1_FB7 2876,217348
#define  CAN_F9R1_FB8 2877,217444
#define  CAN_F9R1_FB9 2878,217540
#define  CAN_F9R1_FB10 2879,217636
#define  CAN_F9R1_FB11 2880,217733
#define  CAN_F9R1_FB12 2881,217830
#define  CAN_F9R1_FB13 2882,217927
#define  CAN_F9R1_FB14 2883,218024
#define  CAN_F9R1_FB15 2884,218121
#define  CAN_F9R1_FB16 2885,218218
#define  CAN_F9R1_FB17 2886,218315
#define  CAN_F9R1_FB18 2887,218412
#define  CAN_F9R1_FB19 2888,218509
#define  CAN_F9R1_FB20 2889,218606
#define  CAN_F9R1_FB21 2890,218703
#define  CAN_F9R1_FB22 2891,218800
#define  CAN_F9R1_FB23 2892,218897
#define  CAN_F9R1_FB24 2893,218994
#define  CAN_F9R1_FB25 2894,219091
#define  CAN_F9R1_FB26 2895,219188
#define  CAN_F9R1_FB27 2896,219285
#define  CAN_F9R1_FB28 2897,219382
#define  CAN_F9R1_FB29 2898,219479
#define  CAN_F9R1_FB30 2899,219576
#define  CAN_F9R1_FB31 2900,219673
#define  CAN_F10R1_FB0 2903,219854
#define  CAN_F10R1_FB1 2904,219950
#define  CAN_F10R1_FB2 2905,220046
#define  CAN_F10R1_FB3 2906,220142
#define  CAN_F10R1_FB4 2907,220238
#define  CAN_F10R1_FB5 2908,220334
#define  CAN_F10R1_FB6 2909,220430
#define  CAN_F10R1_FB7 2910,220526
#define  CAN_F10R1_FB8 2911,220622
#define  CAN_F10R1_FB9 2912,220718
#define  CAN_F10R1_FB10 2913,220814
#define  CAN_F10R1_FB11 2914,220911
#define  CAN_F10R1_FB12 2915,221008
#define  CAN_F10R1_FB13 2916,221105
#define  CAN_F10R1_FB14 2917,221202
#define  CAN_F10R1_FB15 2918,221299
#define  CAN_F10R1_FB16 2919,221396
#define  CAN_F10R1_FB17 2920,221493
#define  CAN_F10R1_FB18 2921,221590
#define  CAN_F10R1_FB19 2922,221687
#define  CAN_F10R1_FB20 2923,221784
#define  CAN_F10R1_FB21 2924,221881
#define  CAN_F10R1_FB22 2925,221978
#define  CAN_F10R1_FB23 2926,222075
#define  CAN_F10R1_FB24 2927,222172
#define  CAN_F10R1_FB25 2928,222269
#define  CAN_F10R1_FB26 2929,222366
#define  CAN_F10R1_FB27 2930,222463
#define  CAN_F10R1_FB28 2931,222560
#define  CAN_F10R1_FB29 2932,222657
#define  CAN_F10R1_FB30 2933,222754
#define  CAN_F10R1_FB31 2934,222851
#define  CAN_F11R1_FB0 2937,223032
#define  CAN_F11R1_FB1 2938,223128
#define  CAN_F11R1_FB2 2939,223224
#define  CAN_F11R1_FB3 2940,223320
#define  CAN_F11R1_FB4 2941,223416
#define  CAN_F11R1_FB5 2942,223512
#define  CAN_F11R1_FB6 2943,223608
#define  CAN_F11R1_FB7 2944,223704
#define  CAN_F11R1_FB8 2945,223800
#define  CAN_F11R1_FB9 2946,223896
#define  CAN_F11R1_FB10 2947,223992
#define  CAN_F11R1_FB11 2948,224089
#define  CAN_F11R1_FB12 2949,224186
#define  CAN_F11R1_FB13 2950,224283
#define  CAN_F11R1_FB14 2951,224380
#define  CAN_F11R1_FB15 2952,224477
#define  CAN_F11R1_FB16 2953,224574
#define  CAN_F11R1_FB17 2954,224671
#define  CAN_F11R1_FB18 2955,224768
#define  CAN_F11R1_FB19 2956,224865
#define  CAN_F11R1_FB20 2957,224962
#define  CAN_F11R1_FB21 2958,225059
#define  CAN_F11R1_FB22 2959,225156
#define  CAN_F11R1_FB23 2960,225253
#define  CAN_F11R1_FB24 2961,225350
#define  CAN_F11R1_FB25 2962,225447
#define  CAN_F11R1_FB26 2963,225544
#define  CAN_F11R1_FB27 2964,225641
#define  CAN_F11R1_FB28 2965,225738
#define  CAN_F11R1_FB29 2966,225835
#define  CAN_F11R1_FB30 2967,225932
#define  CAN_F11R1_FB31 2968,226029
#define  CAN_F12R1_FB0 2971,226210
#define  CAN_F12R1_FB1 2972,226306
#define  CAN_F12R1_FB2 2973,226402
#define  CAN_F12R1_FB3 2974,226498
#define  CAN_F12R1_FB4 2975,226594
#define  CAN_F12R1_FB5 2976,226690
#define  CAN_F12R1_FB6 2977,226786
#define  CAN_F12R1_FB7 2978,226882
#define  CAN_F12R1_FB8 2979,226978
#define  CAN_F12R1_FB9 2980,227074
#define  CAN_F12R1_FB10 2981,227170
#define  CAN_F12R1_FB11 2982,227267
#define  CAN_F12R1_FB12 2983,227364
#define  CAN_F12R1_FB13 2984,227461
#define  CAN_F12R1_FB14 2985,227558
#define  CAN_F12R1_FB15 2986,227655
#define  CAN_F12R1_FB16 2987,227752
#define  CAN_F12R1_FB17 2988,227849
#define  CAN_F12R1_FB18 2989,227946
#define  CAN_F12R1_FB19 2990,228043
#define  CAN_F12R1_FB20 2991,228140
#define  CAN_F12R1_FB21 2992,228237
#define  CAN_F12R1_FB22 2993,228334
#define  CAN_F12R1_FB23 2994,228431
#define  CAN_F12R1_FB24 2995,228528
#define  CAN_F12R1_FB25 2996,228625
#define  CAN_F12R1_FB26 2997,228722
#define  CAN_F12R1_FB27 2998,228819
#define  CAN_F12R1_FB28 2999,228916
#define  CAN_F12R1_FB29 3000,229013
#define  CAN_F12R1_FB30 3001,229110
#define  CAN_F12R1_FB31 3002,229207
#define  CAN_F13R1_FB0 3005,229388
#define  CAN_F13R1_FB1 3006,229484
#define  CAN_F13R1_FB2 3007,229580
#define  CAN_F13R1_FB3 3008,229676
#define  CAN_F13R1_FB4 3009,229772
#define  CAN_F13R1_FB5 3010,229868
#define  CAN_F13R1_FB6 3011,229964
#define  CAN_F13R1_FB7 3012,230060
#define  CAN_F13R1_FB8 3013,230156
#define  CAN_F13R1_FB9 3014,230252
#define  CAN_F13R1_FB10 3015,230348
#define  CAN_F13R1_FB11 3016,230445
#define  CAN_F13R1_FB12 3017,230542
#define  CAN_F13R1_FB13 3018,230639
#define  CAN_F13R1_FB14 3019,230736
#define  CAN_F13R1_FB15 3020,230833
#define  CAN_F13R1_FB16 3021,230930
#define  CAN_F13R1_FB17 3022,231027
#define  CAN_F13R1_FB18 3023,231124
#define  CAN_F13R1_FB19 3024,231221
#define  CAN_F13R1_FB20 3025,231318
#define  CAN_F13R1_FB21 3026,231415
#define  CAN_F13R1_FB22 3027,231512
#define  CAN_F13R1_FB23 3028,231609
#define  CAN_F13R1_FB24 3029,231706
#define  CAN_F13R1_FB25 3030,231803
#define  CAN_F13R1_FB26 3031,231900
#define  CAN_F13R1_FB27 3032,231997
#define  CAN_F13R1_FB28 3033,232094
#define  CAN_F13R1_FB29 3034,232191
#define  CAN_F13R1_FB30 3035,232288
#define  CAN_F13R1_FB31 3036,232385
#define  CAN_F0R2_FB0 3039,232566
#define  CAN_F0R2_FB1 3040,232662
#define  CAN_F0R2_FB2 3041,232758
#define  CAN_F0R2_FB3 3042,232854
#define  CAN_F0R2_FB4 3043,232950
#define  CAN_F0R2_FB5 3044,233046
#define  CAN_F0R2_FB6 3045,233142
#define  CAN_F0R2_FB7 3046,233238
#define  CAN_F0R2_FB8 3047,233334
#define  CAN_F0R2_FB9 3048,233430
#define  CAN_F0R2_FB10 3049,233526
#define  CAN_F0R2_FB11 3050,233623
#define  CAN_F0R2_FB12 3051,233720
#define  CAN_F0R2_FB13 3052,233817
#define  CAN_F0R2_FB14 3053,233914
#define  CAN_F0R2_FB15 3054,234011
#define  CAN_F0R2_FB16 3055,234108
#define  CAN_F0R2_FB17 3056,234205
#define  CAN_F0R2_FB18 3057,234302
#define  CAN_F0R2_FB19 3058,234399
#define  CAN_F0R2_FB20 3059,234496
#define  CAN_F0R2_FB21 3060,234593
#define  CAN_F0R2_FB22 3061,234690
#define  CAN_F0R2_FB23 3062,234787
#define  CAN_F0R2_FB24 3063,234884
#define  CAN_F0R2_FB25 3064,234981
#define  CAN_F0R2_FB26 3065,235078
#define  CAN_F0R2_FB27 3066,235175
#define  CAN_F0R2_FB28 3067,235272
#define  CAN_F0R2_FB29 3068,235369
#define  CAN_F0R2_FB30 3069,235466
#define  CAN_F0R2_FB31 3070,235563
#define  CAN_F1R2_FB0 3073,235744
#define  CAN_F1R2_FB1 3074,235840
#define  CAN_F1R2_FB2 3075,235936
#define  CAN_F1R2_FB3 3076,236032
#define  CAN_F1R2_FB4 3077,236128
#define  CAN_F1R2_FB5 3078,236224
#define  CAN_F1R2_FB6 3079,236320
#define  CAN_F1R2_FB7 3080,236416
#define  CAN_F1R2_FB8 3081,236512
#define  CAN_F1R2_FB9 3082,236608
#define  CAN_F1R2_FB10 3083,236704
#define  CAN_F1R2_FB11 3084,236801
#define  CAN_F1R2_FB12 3085,236898
#define  CAN_F1R2_FB13 3086,236995
#define  CAN_F1R2_FB14 3087,237092
#define  CAN_F1R2_FB15 3088,237189
#define  CAN_F1R2_FB16 3089,237286
#define  CAN_F1R2_FB17 3090,237383
#define  CAN_F1R2_FB18 3091,237480
#define  CAN_F1R2_FB19 3092,237577
#define  CAN_F1R2_FB20 3093,237674
#define  CAN_F1R2_FB21 3094,237771
#define  CAN_F1R2_FB22 3095,237868
#define  CAN_F1R2_FB23 3096,237965
#define  CAN_F1R2_FB24 3097,238062
#define  CAN_F1R2_FB25 3098,238159
#define  CAN_F1R2_FB26 3099,238256
#define  CAN_F1R2_FB27 3100,238353
#define  CAN_F1R2_FB28 3101,238450
#define  CAN_F1R2_FB29 3102,238547
#define  CAN_F1R2_FB30 3103,238644
#define  CAN_F1R2_FB31 3104,238741
#define  CAN_F2R2_FB0 3107,238922
#define  CAN_F2R2_FB1 3108,239018
#define  CAN_F2R2_FB2 3109,239114
#define  CAN_F2R2_FB3 3110,239210
#define  CAN_F2R2_FB4 3111,239306
#define  CAN_F2R2_FB5 3112,239402
#define  CAN_F2R2_FB6 3113,239498
#define  CAN_F2R2_FB7 3114,239594
#define  CAN_F2R2_FB8 3115,239690
#define  CAN_F2R2_FB9 3116,239786
#define  CAN_F2R2_FB10 3117,239882
#define  CAN_F2R2_FB11 3118,239979
#define  CAN_F2R2_FB12 3119,240076
#define  CAN_F2R2_FB13 3120,240173
#define  CAN_F2R2_FB14 3121,240270
#define  CAN_F2R2_FB15 3122,240367
#define  CAN_F2R2_FB16 3123,240464
#define  CAN_F2R2_FB17 3124,240561
#define  CAN_F2R2_FB18 3125,240658
#define  CAN_F2R2_FB19 3126,240755
#define  CAN_F2R2_FB20 3127,240852
#define  CAN_F2R2_FB21 3128,240949
#define  CAN_F2R2_FB22 3129,241046
#define  CAN_F2R2_FB23 3130,241143
#define  CAN_F2R2_FB24 3131,241240
#define  CAN_F2R2_FB25 3132,241337
#define  CAN_F2R2_FB26 3133,241434
#define  CAN_F2R2_FB27 3134,241531
#define  CAN_F2R2_FB28 3135,241628
#define  CAN_F2R2_FB29 3136,241725
#define  CAN_F2R2_FB30 3137,241822
#define  CAN_F2R2_FB31 3138,241919
#define  CAN_F3R2_FB0 3141,242100
#define  CAN_F3R2_FB1 3142,242196
#define  CAN_F3R2_FB2 3143,242292
#define  CAN_F3R2_FB3 3144,242388
#define  CAN_F3R2_FB4 3145,242484
#define  CAN_F3R2_FB5 3146,242580
#define  CAN_F3R2_FB6 3147,242676
#define  CAN_F3R2_FB7 3148,242772
#define  CAN_F3R2_FB8 3149,242868
#define  CAN_F3R2_FB9 3150,242964
#define  CAN_F3R2_FB10 3151,243060
#define  CAN_F3R2_FB11 3152,243157
#define  CAN_F3R2_FB12 3153,243254
#define  CAN_F3R2_FB13 3154,243351
#define  CAN_F3R2_FB14 3155,243448
#define  CAN_F3R2_FB15 3156,243545
#define  CAN_F3R2_FB16 3157,243642
#define  CAN_F3R2_FB17 3158,243739
#define  CAN_F3R2_FB18 3159,243836
#define  CAN_F3R2_FB19 3160,243933
#define  CAN_F3R2_FB20 3161,244030
#define  CAN_F3R2_FB21 3162,244127
#define  CAN_F3R2_FB22 3163,244224
#define  CAN_F3R2_FB23 3164,244321
#define  CAN_F3R2_FB24 3165,244418
#define  CAN_F3R2_FB25 3166,244515
#define  CAN_F3R2_FB26 3167,244612
#define  CAN_F3R2_FB27 3168,244709
#define  CAN_F3R2_FB28 3169,244806
#define  CAN_F3R2_FB29 3170,244903
#define  CAN_F3R2_FB30 3171,245000
#define  CAN_F3R2_FB31 3172,245097
#define  CAN_F4R2_FB0 3175,245278
#define  CAN_F4R2_FB1 3176,245374
#define  CAN_F4R2_FB2 3177,245470
#define  CAN_F4R2_FB3 3178,245566
#define  CAN_F4R2_FB4 3179,245662
#define  CAN_F4R2_FB5 3180,245758
#define  CAN_F4R2_FB6 3181,245854
#define  CAN_F4R2_FB7 3182,245950
#define  CAN_F4R2_FB8 3183,246046
#define  CAN_F4R2_FB9 3184,246142
#define  CAN_F4R2_FB10 3185,246238
#define  CAN_F4R2_FB11 3186,246335
#define  CAN_F4R2_FB12 3187,246432
#define  CAN_F4R2_FB13 3188,246529
#define  CAN_F4R2_FB14 3189,246626
#define  CAN_F4R2_FB15 3190,246723
#define  CAN_F4R2_FB16 3191,246820
#define  CAN_F4R2_FB17 3192,246917
#define  CAN_F4R2_FB18 3193,247014
#define  CAN_F4R2_FB19 3194,247111
#define  CAN_F4R2_FB20 3195,247208
#define  CAN_F4R2_FB21 3196,247305
#define  CAN_F4R2_FB22 3197,247402
#define  CAN_F4R2_FB23 3198,247499
#define  CAN_F4R2_FB24 3199,247596
#define  CAN_F4R2_FB25 3200,247693
#define  CAN_F4R2_FB26 3201,247790
#define  CAN_F4R2_FB27 3202,247887
#define  CAN_F4R2_FB28 3203,247984
#define  CAN_F4R2_FB29 3204,248081
#define  CAN_F4R2_FB30 3205,248178
#define  CAN_F4R2_FB31 3206,248275
#define  CAN_F5R2_FB0 3209,248456
#define  CAN_F5R2_FB1 3210,248552
#define  CAN_F5R2_FB2 3211,248648
#define  CAN_F5R2_FB3 3212,248744
#define  CAN_F5R2_FB4 3213,248840
#define  CAN_F5R2_FB5 3214,248936
#define  CAN_F5R2_FB6 3215,249032
#define  CAN_F5R2_FB7 3216,249128
#define  CAN_F5R2_FB8 3217,249224
#define  CAN_F5R2_FB9 3218,249320
#define  CAN_F5R2_FB10 3219,249416
#define  CAN_F5R2_FB11 3220,249513
#define  CAN_F5R2_FB12 3221,249610
#define  CAN_F5R2_FB13 3222,249707
#define  CAN_F5R2_FB14 3223,249804
#define  CAN_F5R2_FB15 3224,249901
#define  CAN_F5R2_FB16 3225,249998
#define  CAN_F5R2_FB17 3226,250095
#define  CAN_F5R2_FB18 3227,250192
#define  CAN_F5R2_FB19 3228,250289
#define  CAN_F5R2_FB20 3229,250386
#define  CAN_F5R2_FB21 3230,250483
#define  CAN_F5R2_FB22 3231,250580
#define  CAN_F5R2_FB23 3232,250677
#define  CAN_F5R2_FB24 3233,250774
#define  CAN_F5R2_FB25 3234,250871
#define  CAN_F5R2_FB26 3235,250968
#define  CAN_F5R2_FB27 3236,251065
#define  CAN_F5R2_FB28 3237,251162
#define  CAN_F5R2_FB29 3238,251259
#define  CAN_F5R2_FB30 3239,251356
#define  CAN_F5R2_FB31 3240,251453
#define  CAN_F6R2_FB0 3243,251634
#define  CAN_F6R2_FB1 3244,251730
#define  CAN_F6R2_FB2 3245,251826
#define  CAN_F6R2_FB3 3246,251922
#define  CAN_F6R2_FB4 3247,252018
#define  CAN_F6R2_FB5 3248,252114
#define  CAN_F6R2_FB6 3249,252210
#define  CAN_F6R2_FB7 3250,252306
#define  CAN_F6R2_FB8 3251,252402
#define  CAN_F6R2_FB9 3252,252498
#define  CAN_F6R2_FB10 3253,252594
#define  CAN_F6R2_FB11 3254,252691
#define  CAN_F6R2_FB12 3255,252788
#define  CAN_F6R2_FB13 3256,252885
#define  CAN_F6R2_FB14 3257,252982
#define  CAN_F6R2_FB15 3258,253079
#define  CAN_F6R2_FB16 3259,253176
#define  CAN_F6R2_FB17 3260,253273
#define  CAN_F6R2_FB18 3261,253370
#define  CAN_F6R2_FB19 3262,253467
#define  CAN_F6R2_FB20 3263,253564
#define  CAN_F6R2_FB21 3264,253661
#define  CAN_F6R2_FB22 3265,253758
#define  CAN_F6R2_FB23 3266,253855
#define  CAN_F6R2_FB24 3267,253952
#define  CAN_F6R2_FB25 3268,254049
#define  CAN_F6R2_FB26 3269,254146
#define  CAN_F6R2_FB27 3270,254243
#define  CAN_F6R2_FB28 3271,254340
#define  CAN_F6R2_FB29 3272,254437
#define  CAN_F6R2_FB30 3273,254534
#define  CAN_F6R2_FB31 3274,254631
#define  CAN_F7R2_FB0 3277,254812
#define  CAN_F7R2_FB1 3278,254908
#define  CAN_F7R2_FB2 3279,255004
#define  CAN_F7R2_FB3 3280,255100
#define  CAN_F7R2_FB4 3281,255196
#define  CAN_F7R2_FB5 3282,255292
#define  CAN_F7R2_FB6 3283,255388
#define  CAN_F7R2_FB7 3284,255484
#define  CAN_F7R2_FB8 3285,255580
#define  CAN_F7R2_FB9 3286,255676
#define  CAN_F7R2_FB10 3287,255772
#define  CAN_F7R2_FB11 3288,255869
#define  CAN_F7R2_FB12 3289,255966
#define  CAN_F7R2_FB13 3290,256063
#define  CAN_F7R2_FB14 3291,256160
#define  CAN_F7R2_FB15 3292,256257
#define  CAN_F7R2_FB16 3293,256354
#define  CAN_F7R2_FB17 3294,256451
#define  CAN_F7R2_FB18 3295,256548
#define  CAN_F7R2_FB19 3296,256645
#define  CAN_F7R2_FB20 3297,256742
#define  CAN_F7R2_FB21 3298,256839
#define  CAN_F7R2_FB22 3299,256936
#define  CAN_F7R2_FB23 3300,257033
#define  CAN_F7R2_FB24 3301,257130
#define  CAN_F7R2_FB25 3302,257227
#define  CAN_F7R2_FB26 3303,257324
#define  CAN_F7R2_FB27 3304,257421
#define  CAN_F7R2_FB28 3305,257518
#define  CAN_F7R2_FB29 3306,257615
#define  CAN_F7R2_FB30 3307,257712
#define  CAN_F7R2_FB31 3308,257809
#define  CAN_F8R2_FB0 3311,257990
#define  CAN_F8R2_FB1 3312,258086
#define  CAN_F8R2_FB2 3313,258182
#define  CAN_F8R2_FB3 3314,258278
#define  CAN_F8R2_FB4 3315,258374
#define  CAN_F8R2_FB5 3316,258470
#define  CAN_F8R2_FB6 3317,258566
#define  CAN_F8R2_FB7 3318,258662
#define  CAN_F8R2_FB8 3319,258758
#define  CAN_F8R2_FB9 3320,258854
#define  CAN_F8R2_FB10 3321,258950
#define  CAN_F8R2_FB11 3322,259047
#define  CAN_F8R2_FB12 3323,259144
#define  CAN_F8R2_FB13 3324,259241
#define  CAN_F8R2_FB14 3325,259338
#define  CAN_F8R2_FB15 3326,259435
#define  CAN_F8R2_FB16 3327,259532
#define  CAN_F8R2_FB17 3328,259629
#define  CAN_F8R2_FB18 3329,259726
#define  CAN_F8R2_FB19 3330,259823
#define  CAN_F8R2_FB20 3331,259920
#define  CAN_F8R2_FB21 3332,260017
#define  CAN_F8R2_FB22 3333,260114
#define  CAN_F8R2_FB23 3334,260211
#define  CAN_F8R2_FB24 3335,260308
#define  CAN_F8R2_FB25 3336,260405
#define  CAN_F8R2_FB26 3337,260502
#define  CAN_F8R2_FB27 3338,260599
#define  CAN_F8R2_FB28 3339,260696
#define  CAN_F8R2_FB29 3340,260793
#define  CAN_F8R2_FB30 3341,260890
#define  CAN_F8R2_FB31 3342,260987
#define  CAN_F9R2_FB0 3345,261168
#define  CAN_F9R2_FB1 3346,261264
#define  CAN_F9R2_FB2 3347,261360
#define  CAN_F9R2_FB3 3348,261456
#define  CAN_F9R2_FB4 3349,261552
#define  CAN_F9R2_FB5 3350,261648
#define  CAN_F9R2_FB6 3351,261744
#define  CAN_F9R2_FB7 3352,261840
#define  CAN_F9R2_FB8 3353,261936
#define  CAN_F9R2_FB9 3354,262032
#define  CAN_F9R2_FB10 3355,262128
#define  CAN_F9R2_FB11 3356,262225
#define  CAN_F9R2_FB12 3357,262322
#define  CAN_F9R2_FB13 3358,262419
#define  CAN_F9R2_FB14 3359,262516
#define  CAN_F9R2_FB15 3360,262613
#define  CAN_F9R2_FB16 3361,262710
#define  CAN_F9R2_FB17 3362,262807
#define  CAN_F9R2_FB18 3363,262904
#define  CAN_F9R2_FB19 3364,263001
#define  CAN_F9R2_FB20 3365,263098
#define  CAN_F9R2_FB21 3366,263195
#define  CAN_F9R2_FB22 3367,263292
#define  CAN_F9R2_FB23 3368,263389
#define  CAN_F9R2_FB24 3369,263486
#define  CAN_F9R2_FB25 3370,263583
#define  CAN_F9R2_FB26 3371,263680
#define  CAN_F9R2_FB27 3372,263777
#define  CAN_F9R2_FB28 3373,263874
#define  CAN_F9R2_FB29 3374,263971
#define  CAN_F9R2_FB30 3375,264068
#define  CAN_F9R2_FB31 3376,264165
#define  CAN_F10R2_FB0 3379,264346
#define  CAN_F10R2_FB1 3380,264442
#define  CAN_F10R2_FB2 3381,264538
#define  CAN_F10R2_FB3 3382,264634
#define  CAN_F10R2_FB4 3383,264730
#define  CAN_F10R2_FB5 3384,264826
#define  CAN_F10R2_FB6 3385,264922
#define  CAN_F10R2_FB7 3386,265018
#define  CAN_F10R2_FB8 3387,265114
#define  CAN_F10R2_FB9 3388,265210
#define  CAN_F10R2_FB10 3389,265306
#define  CAN_F10R2_FB11 3390,265403
#define  CAN_F10R2_FB12 3391,265500
#define  CAN_F10R2_FB13 3392,265597
#define  CAN_F10R2_FB14 3393,265694
#define  CAN_F10R2_FB15 3394,265791
#define  CAN_F10R2_FB16 3395,265888
#define  CAN_F10R2_FB17 3396,265985
#define  CAN_F10R2_FB18 3397,266082
#define  CAN_F10R2_FB19 3398,266179
#define  CAN_F10R2_FB20 3399,266276
#define  CAN_F10R2_FB21 3400,266373
#define  CAN_F10R2_FB22 3401,266470
#define  CAN_F10R2_FB23 3402,266567
#define  CAN_F10R2_FB24 3403,266664
#define  CAN_F10R2_FB25 3404,266761
#define  CAN_F10R2_FB26 3405,266858
#define  CAN_F10R2_FB27 3406,266955
#define  CAN_F10R2_FB28 3407,267052
#define  CAN_F10R2_FB29 3408,267149
#define  CAN_F10R2_FB30 3409,267246
#define  CAN_F10R2_FB31 3410,267343
#define  CAN_F11R2_FB0 3413,267524
#define  CAN_F11R2_FB1 3414,267620
#define  CAN_F11R2_FB2 3415,267716
#define  CAN_F11R2_FB3 3416,267812
#define  CAN_F11R2_FB4 3417,267908
#define  CAN_F11R2_FB5 3418,268004
#define  CAN_F11R2_FB6 3419,268100
#define  CAN_F11R2_FB7 3420,268196
#define  CAN_F11R2_FB8 3421,268292
#define  CAN_F11R2_FB9 3422,268388
#define  CAN_F11R2_FB10 3423,268484
#define  CAN_F11R2_FB11 3424,268581
#define  CAN_F11R2_FB12 3425,268678
#define  CAN_F11R2_FB13 3426,268775
#define  CAN_F11R2_FB14 3427,268872
#define  CAN_F11R2_FB15 3428,268969
#define  CAN_F11R2_FB16 3429,269066
#define  CAN_F11R2_FB17 3430,269163
#define  CAN_F11R2_FB18 3431,269260
#define  CAN_F11R2_FB19 3432,269357
#define  CAN_F11R2_FB20 3433,269454
#define  CAN_F11R2_FB21 3434,269551
#define  CAN_F11R2_FB22 3435,269648
#define  CAN_F11R2_FB23 3436,269745
#define  CAN_F11R2_FB24 3437,269842
#define  CAN_F11R2_FB25 3438,269939
#define  CAN_F11R2_FB26 3439,270036
#define  CAN_F11R2_FB27 3440,270133
#define  CAN_F11R2_FB28 3441,270230
#define  CAN_F11R2_FB29 3442,270327
#define  CAN_F11R2_FB30 3443,270424
#define  CAN_F11R2_FB31 3444,270521
#define  CAN_F12R2_FB0 3447,270702
#define  CAN_F12R2_FB1 3448,270798
#define  CAN_F12R2_FB2 3449,270894
#define  CAN_F12R2_FB3 3450,270990
#define  CAN_F12R2_FB4 3451,271086
#define  CAN_F12R2_FB5 3452,271182
#define  CAN_F12R2_FB6 3453,271278
#define  CAN_F12R2_FB7 3454,271374
#define  CAN_F12R2_FB8 3455,271470
#define  CAN_F12R2_FB9 3456,271566
#define  CAN_F12R2_FB10 3457,271662
#define  CAN_F12R2_FB11 3458,271759
#define  CAN_F12R2_FB12 3459,271856
#define  CAN_F12R2_FB13 3460,271953
#define  CAN_F12R2_FB14 3461,272050
#define  CAN_F12R2_FB15 3462,272147
#define  CAN_F12R2_FB16 3463,272244
#define  CAN_F12R2_FB17 3464,272341
#define  CAN_F12R2_FB18 3465,272438
#define  CAN_F12R2_FB19 3466,272535
#define  CAN_F12R2_FB20 3467,272632
#define  CAN_F12R2_FB21 3468,272729
#define  CAN_F12R2_FB22 3469,272826
#define  CAN_F12R2_FB23 3470,272923
#define  CAN_F12R2_FB24 3471,273020
#define  CAN_F12R2_FB25 3472,273117
#define  CAN_F12R2_FB26 3473,273214
#define  CAN_F12R2_FB27 3474,273311
#define  CAN_F12R2_FB28 3475,273408
#define  CAN_F12R2_FB29 3476,273505
#define  CAN_F12R2_FB30 3477,273602
#define  CAN_F12R2_FB31 3478,273699
#define  CAN_F13R2_FB0 3481,273880
#define  CAN_F13R2_FB1 3482,273976
#define  CAN_F13R2_FB2 3483,274072
#define  CAN_F13R2_FB3 3484,274168
#define  CAN_F13R2_FB4 3485,274264
#define  CAN_F13R2_FB5 3486,274360
#define  CAN_F13R2_FB6 3487,274456
#define  CAN_F13R2_FB7 3488,274552
#define  CAN_F13R2_FB8 3489,274648
#define  CAN_F13R2_FB9 3490,274744
#define  CAN_F13R2_FB10 3491,274840
#define  CAN_F13R2_FB11 3492,274937
#define  CAN_F13R2_FB12 3493,275034
#define  CAN_F13R2_FB13 3494,275131
#define  CAN_F13R2_FB14 3495,275228
#define  CAN_F13R2_FB15 3496,275325
#define  CAN_F13R2_FB16 3497,275422
#define  CAN_F13R2_FB17 3498,275519
#define  CAN_F13R2_FB18 3499,275616
#define  CAN_F13R2_FB19 3500,275713
#define  CAN_F13R2_FB20 3501,275810
#define  CAN_F13R2_FB21 3502,275907
#define  CAN_F13R2_FB22 3503,276004
#define  CAN_F13R2_FB23 3504,276101
#define  CAN_F13R2_FB24 3505,276198
#define  CAN_F13R2_FB25 3506,276295
#define  CAN_F13R2_FB26 3507,276392
#define  CAN_F13R2_FB27 3508,276489
#define  CAN_F13R2_FB28 3509,276586
#define  CAN_F13R2_FB29 3510,276683
#define  CAN_F13R2_FB30 3511,276780
#define  CAN_F13R2_FB31 3512,276877
#define  CRC_DR_DR 3520,277468
#define  CRC_IDR_IDR 3523,277648
#define  CRC_CR_RESET 3526,277850
#define  CRC_CR_POLSIZE 3527,277962
#define  CRC_CR_POLSIZE_0 3528,278060
#define  CRC_CR_POLSIZE_1 3529,278159
#define  CRC_CR_REV_IN 3530,278258
#define  CRC_CR_REV_IN_0 3531,278366
#define  CRC_CR_REV_IN_1 3532,278449
#define  CRC_CR_REV_OUT 3533,278532
#define  CRC_INIT_INIT 3536,278726
#define  CRC_POL_POL 3539,278910
#define  DAC_CR_EN1 3546,279510
#define  DAC_CR_BOFF1 3547,279614
#define  DAC_CR_TEN1 3548,279733
#define  DAC_CR_TSEL1 3550,279847
#define  DAC_CR_TSEL1_0 3551,279975
#define  DAC_CR_TSEL1_1 3552,280065
#define  DAC_CR_TSEL1_2 3553,280155
#define  DAC_CR_WAVE1 3555,280247
#define  DAC_CR_WAVE1_0 3556,280395
#define  DAC_CR_WAVE1_1 3557,280485
#define  DAC_CR_MAMP1 3559,280577
#define  DAC_CR_MAMP1_0 3560,280711
#define  DAC_CR_MAMP1_1 3561,280801
#define  DAC_CR_MAMP1_2 3562,280891
#define  DAC_CR_MAMP1_3 3563,280981
#define  DAC_CR_DMAEN1 3565,281073
#define  DAC_CR_EN2 3566,281181
#define  DAC_CR_BOFF2 3567,281285
#define  DAC_CR_TEN2 3568,281404
#define  DAC_CR_TSEL2 3570,281518
#define  DAC_CR_TSEL2_0 3571,281646
#define  DAC_CR_TSEL2_1 3572,281736
#define  DAC_CR_TSEL2_2 3573,281826
#define  DAC_CR_WAVE2 3575,281918
#define  DAC_CR_WAVE2_0 3576,282066
#define  DAC_CR_WAVE2_1 3577,282156
#define  DAC_CR_MAMP2 3579,282248
#define  DAC_CR_MAMP2_0 3580,282382
#define  DAC_CR_MAMP2_1 3581,282472
#define  DAC_CR_MAMP2_2 3582,282562
#define  DAC_CR_MAMP2_3 3583,282652
#define  DAC_CR_DMAEN2 3585,282744
#define  DAC_SWTRIGR_SWTRIG1 3588,282937
#define  DAC_SWTRIGR_SWTRIG2 3589,283051
#define  DAC_DHR12R1_DACC1DHR 3592,283249
#define  DAC_DHR12L1_DACC1DHR 3595,283456
#define  DAC_DHR8R1_DACC1DHR 3598,283662
#define  DAC_DHR12R2_DACC2DHR 3601,283868
#define  DAC_DHR12L2_DACC2DHR 3604,284075
#define  DAC_DHR8R2_DACC2DHR 3607,284281
#define  DAC_DHR12RD_DACC1DHR 3610,284487
#define  DAC_DHR12RD_DACC2DHR 3611,284610
#define  DAC_DHR12LD_DACC1DHR 3614,284817
#define  DAC_DHR12LD_DACC2DHR 3615,284939
#define  DAC_DHR8RD_DACC1DHR 3618,285145
#define  DAC_DHR8RD_DACC2DHR 3619,285267
#define  DAC_DOR1_DACC1DOR 3622,285473
#define  DAC_DOR2_DACC2DOR 3625,285666
#define  DAC_SR_DMAUDR1 3628,285859
#define  DAC_SR_DMAUDR2 3629,285974
#define  DBGMCU_IDCODE_DEV_ID 3637,286583
#define  DBGMCU_IDCODE_REV_ID 3638,286652
#define  DBGMCU_CR_DBG_SLEEP 3641,286805
#define  DBGMCU_CR_DBG_STOP 3642,286874
#define  DBGMCU_CR_DBG_STANDBY 3643,286943
#define  DBGMCU_CR_TRACE_IOEN 3644,287012
#define  DBGMCU_CR_TRACE_MODE 3646,287083
#define  DBGMCU_CR_TRACE_MODE_0 3647,287152
#define  DBGMCU_CR_TRACE_MODE_1 3648,287233
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3651,287398
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3652,287467
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3653,287536
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3654,287605
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3655,287674
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3656,287743
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3657,287812
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3658,287881
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3659,287950
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3660,288023
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 3661,288096
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3664,288253
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3665,288322
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3666,288391
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3667,288460
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3668,288529
#define  DMA_ISR_GIF1 3676,289092
#define  DMA_ISR_TCIF1 3677,289208
#define  DMA_ISR_HTIF1 3678,289325
#define  DMA_ISR_TEIF1 3679,289438
#define  DMA_ISR_GIF2 3680,289552
#define  DMA_ISR_TCIF2 3681,289668
#define  DMA_ISR_HTIF2 3682,289785
#define  DMA_ISR_TEIF2 3683,289898
#define  DMA_ISR_GIF3 3684,290012
#define  DMA_ISR_TCIF3 3685,290128
#define  DMA_ISR_HTIF3 3686,290245
#define  DMA_ISR_TEIF3 3687,290358
#define  DMA_ISR_GIF4 3688,290472
#define  DMA_ISR_TCIF4 3689,290588
#define  DMA_ISR_HTIF4 3690,290705
#define  DMA_ISR_TEIF4 3691,290818
#define  DMA_ISR_GIF5 3692,290932
#define  DMA_ISR_TCIF5 3693,291048
#define  DMA_ISR_HTIF5 3694,291165
#define  DMA_ISR_TEIF5 3695,291278
#define  DMA_ISR_GIF6 3696,291392
#define  DMA_ISR_TCIF6 3697,291508
#define  DMA_ISR_HTIF6 3698,291625
#define  DMA_ISR_TEIF6 3699,291738
#define  DMA_ISR_GIF7 3700,291852
#define  DMA_ISR_TCIF7 3701,291968
#define  DMA_ISR_HTIF7 3702,292085
#define  DMA_ISR_TEIF7 3703,292198
#define  DMA_IFCR_CGIF1 3706,292396
#define  DMA_IFCR_CTCIF1 3707,292513
#define  DMA_IFCR_CHTIF1 3708,292631
#define  DMA_IFCR_CTEIF1 3709,292745
#define  DMA_IFCR_CGIF2 3710,292860
#define  DMA_IFCR_CTCIF2 3711,292977
#define  DMA_IFCR_CHTIF2 3712,293095
#define  DMA_IFCR_CTEIF2 3713,293209
#define  DMA_IFCR_CGIF3 3714,293324
#define  DMA_IFCR_CTCIF3 3715,293441
#define  DMA_IFCR_CHTIF3 3716,293559
#define  DMA_IFCR_CTEIF3 3717,293673
#define  DMA_IFCR_CGIF4 3718,293788
#define  DMA_IFCR_CTCIF4 3719,293905
#define  DMA_IFCR_CHTIF4 3720,294023
#define  DMA_IFCR_CTEIF4 3721,294137
#define  DMA_IFCR_CGIF5 3722,294252
#define  DMA_IFCR_CTCIF5 3723,294369
#define  DMA_IFCR_CHTIF5 3724,294487
#define  DMA_IFCR_CTEIF5 3725,294601
#define  DMA_IFCR_CGIF6 3726,294716
#define  DMA_IFCR_CTCIF6 3727,294833
#define  DMA_IFCR_CHTIF6 3728,294951
#define  DMA_IFCR_CTEIF6 3729,295065
#define  DMA_IFCR_CGIF7 3730,295180
#define  DMA_IFCR_CTCIF7 3731,295297
#define  DMA_IFCR_CHTIF7 3732,295415
#define  DMA_IFCR_CTEIF7 3733,295529
#define  DMA_CCR_EN 3736,295728
#define  DMA_CCR_TCIE 3737,295848
#define  DMA_CCR_HTIE 3738,295968
#define  DMA_CCR_TEIE 3739,296088
#define  DMA_CCR_DIR 3740,296208
#define  DMA_CCR_CIRC 3741,296328
#define  DMA_CCR_PINC 3742,296448
#define  DMA_CCR_MINC 3743,296568
#define  DMA_CCR_PSIZE 3745,296690
#define  DMA_CCR_PSIZE_0 3746,296810
#define  DMA_CCR_PSIZE_1 3747,296930
#define  DMA_CCR_MSIZE 3749,297052
#define  DMA_CCR_MSIZE_0 3750,297172
#define  DMA_CCR_MSIZE_1 3751,297292
#define  DMA_CCR_PL 3753,297414
#define  DMA_CCR_PL_0 3754,297534
#define  DMA_CCR_PL_1 3755,297654
#define  DMA_CCR_MEM2MEM 3757,297776
#define  DMA_CNDTR_NDT 3760,297980
#define  DMA_CPAR_PA 3763,298184
#define  DMA_CMAR_MA 3766,298388
#define  EXTI_IMR_MR0 3774,299002
#define  EXTI_IMR_MR1 3775,299111
#define  EXTI_IMR_MR2 3776,299220
#define  EXTI_IMR_MR3 3777,299329
#define  EXTI_IMR_MR4 3778,299438
#define  EXTI_IMR_MR5 3779,299547
#define  EXTI_IMR_MR6 3780,299656
#define  EXTI_IMR_MR7 3781,299765
#define  EXTI_IMR_MR8 3782,299874
#define  EXTI_IMR_MR9 3783,299983
#define  EXTI_IMR_MR10 3784,300092
#define  EXTI_IMR_MR11 3785,300202
#define  EXTI_IMR_MR12 3786,300312
#define  EXTI_IMR_MR13 3787,300422
#define  EXTI_IMR_MR14 3788,300532
#define  EXTI_IMR_MR15 3789,300642
#define  EXTI_IMR_MR16 3790,300752
#define  EXTI_IMR_MR17 3791,300862
#define  EXTI_IMR_MR18 3792,300972
#define  EXTI_IMR_MR19 3793,301082
#define  EXTI_IMR_MR20 3794,301192
#define  EXTI_IMR_MR21 3795,301302
#define  EXTI_IMR_MR22 3796,301412
#define  EXTI_IMR_MR23 3797,301522
#define  EXTI_IMR_MR24 3798,301632
#define  EXTI_IMR_MR25 3799,301742
#define  EXTI_IMR_MR26 3800,301852
#define  EXTI_IMR_MR27 3801,301962
#define  EXTI_IMR_MR28 3802,302072
#define  EXTI_EMR_MR0 3805,302266
#define  EXTI_EMR_MR1 3806,302371
#define  EXTI_EMR_MR2 3807,302476
#define  EXTI_EMR_MR3 3808,302581
#define  EXTI_EMR_MR4 3809,302686
#define  EXTI_EMR_MR5 3810,302791
#define  EXTI_EMR_MR6 3811,302896
#define  EXTI_EMR_MR7 3812,303001
#define  EXTI_EMR_MR8 3813,303106
#define  EXTI_EMR_MR9 3814,303211
#define  EXTI_EMR_MR10 3815,303316
#define  EXTI_EMR_MR11 3816,303422
#define  EXTI_EMR_MR12 3817,303528
#define  EXTI_EMR_MR13 3818,303634
#define  EXTI_EMR_MR14 3819,303740
#define  EXTI_EMR_MR15 3820,303846
#define  EXTI_EMR_MR16 3821,303952
#define  EXTI_EMR_MR17 3822,304058
#define  EXTI_EMR_MR18 3823,304164
#define  EXTI_EMR_MR19 3824,304270
#define  EXTI_EMR_MR20 3825,304376
#define  EXTI_EMR_MR21 3826,304482
#define  EXTI_EMR_MR22 3827,304588
#define  EXTI_EMR_MR23 3828,304694
#define  EXTI_EMR_MR24 3829,304800
#define  EXTI_EMR_MR25 3830,304906
#define  EXTI_EMR_MR26 3831,305012
#define  EXTI_EMR_MR27 3832,305118
#define  EXTI_EMR_MR28 3833,305224
#define  EXTI_RTSR_TR0 3836,305414
#define  EXTI_RTSR_TR1 3837,305547
#define  EXTI_RTSR_TR2 3838,305680
#define  EXTI_RTSR_TR3 3839,305813
#define  EXTI_RTSR_TR4 3840,305946
#define  EXTI_RTSR_TR5 3841,306079
#define  EXTI_RTSR_TR6 3842,306212
#define  EXTI_RTSR_TR7 3843,306345
#define  EXTI_RTSR_TR8 3844,306478
#define  EXTI_RTSR_TR9 3845,306611
#define  EXTI_RTSR_TR10 3846,306744
#define  EXTI_RTSR_TR11 3847,306878
#define  EXTI_RTSR_TR12 3848,307012
#define  EXTI_RTSR_TR13 3849,307146
#define  EXTI_RTSR_TR14 3850,307280
#define  EXTI_RTSR_TR15 3851,307414
#define  EXTI_RTSR_TR16 3852,307548
#define  EXTI_RTSR_TR17 3853,307682
#define  EXTI_RTSR_TR18 3854,307816
#define  EXTI_RTSR_TR19 3855,307950
#define  EXTI_RTSR_TR20 3856,308084
#define  EXTI_RTSR_TR21 3857,308218
#define  EXTI_RTSR_TR22 3858,308352
#define  EXTI_RTSR_TR23 3859,308486
#define  EXTI_RTSR_TR24 3860,308620
#define  EXTI_RTSR_TR25 3861,308754
#define  EXTI_RTSR_TR26 3862,308888
#define  EXTI_RTSR_TR27 3863,309022
#define  EXTI_RTSR_TR28 3864,309156
#define  EXTI_FTSR_TR0 3867,309374
#define  EXTI_FTSR_TR1 3868,309508
#define  EXTI_FTSR_TR2 3869,309642
#define  EXTI_FTSR_TR3 3870,309776
#define  EXTI_FTSR_TR4 3871,309910
#define  EXTI_FTSR_TR5 3872,310044
#define  EXTI_FTSR_TR6 3873,310178
#define  EXTI_FTSR_TR7 3874,310312
#define  EXTI_FTSR_TR8 3875,310446
#define  EXTI_FTSR_TR9 3876,310580
#define  EXTI_FTSR_TR10 3877,310714
#define  EXTI_FTSR_TR11 3878,310849
#define  EXTI_FTSR_TR12 3879,310984
#define  EXTI_FTSR_TR13 3880,311119
#define  EXTI_FTSR_TR14 3881,311254
#define  EXTI_FTSR_TR15 3882,311389
#define  EXTI_FTSR_TR16 3883,311524
#define  EXTI_FTSR_TR17 3884,311659
#define  EXTI_FTSR_TR18 3885,311794
#define  EXTI_FTSR_TR19 3886,311929
#define  EXTI_FTSR_TR20 3887,312064
#define  EXTI_FTSR_TR21 3888,312199
#define  EXTI_FTSR_TR22 3889,312334
#define  EXTI_FTSR_TR23 3890,312469
#define  EXTI_FTSR_TR24 3891,312604
#define  EXTI_FTSR_TR25 3892,312739
#define  EXTI_FTSR_TR26 3893,312874
#define  EXTI_FTSR_TR27 3894,313009
#define  EXTI_FTSR_TR28 3895,313144
#define  EXTI_SWIER_SWIER0 3898,313363
#define  EXTI_SWIER_SWIER1 3899,313476
#define  EXTI_SWIER_SWIER2 3900,313589
#define  EXTI_SWIER_SWIER3 3901,313702
#define  EXTI_SWIER_SWIER4 3902,313815
#define  EXTI_SWIER_SWIER5 3903,313928
#define  EXTI_SWIER_SWIER6 3904,314041
#define  EXTI_SWIER_SWIER7 3905,314154
#define  EXTI_SWIER_SWIER8 3906,314267
#define  EXTI_SWIER_SWIER9 3907,314380
#define  EXTI_SWIER_SWIER10 3908,314493
#define  EXTI_SWIER_SWIER11 3909,314607
#define  EXTI_SWIER_SWIER12 3910,314721
#define  EXTI_SWIER_SWIER13 3911,314835
#define  EXTI_SWIER_SWIER14 3912,314949
#define  EXTI_SWIER_SWIER15 3913,315063
#define  EXTI_SWIER_SWIER16 3914,315177
#define  EXTI_SWIER_SWIER17 3915,315291
#define  EXTI_SWIER_SWIER18 3916,315405
#define  EXTI_SWIER_SWIER19 3917,315519
#define  EXTI_SWIER_SWIER20 3918,315633
#define  EXTI_SWIER_SWIER21 3919,315747
#define  EXTI_SWIER_SWIER22 3920,315861
#define  EXTI_SWIER_SWIER23 3921,315975
#define  EXTI_SWIER_SWIER24 3922,316089
#define  EXTI_SWIER_SWIER25 3923,316203
#define  EXTI_SWIER_SWIER26 3924,316317
#define  EXTI_SWIER_SWIER27 3925,316431
#define  EXTI_SWIER_SWIER28 3926,316545
#define  EXTI_PR_PR0 3929,316743
#define  EXTI_PR_PR1 3930,316850
#define  EXTI_PR_PR2 3931,316957
#define  EXTI_PR_PR3 3932,317064
#define  EXTI_PR_PR4 3933,317171
#define  EXTI_PR_PR5 3934,317278
#define  EXTI_PR_PR6 3935,317385
#define  EXTI_PR_PR7 3936,317492
#define  EXTI_PR_PR8 3937,317599
#define  EXTI_PR_PR9 3938,317706
#define  EXTI_PR_PR10 3939,317813
#define  EXTI_PR_PR11 3940,317921
#define  EXTI_PR_PR12 3941,318029
#define  EXTI_PR_PR13 3942,318137
#define  EXTI_PR_PR14 3943,318245
#define  EXTI_PR_PR15 3944,318353
#define  EXTI_PR_PR16 3945,318461
#define  EXTI_PR_PR17 3946,318569
#define  EXTI_PR_PR18 3947,318677
#define  EXTI_PR_PR19 3948,318785
#define  EXTI_PR_PR20 3949,318893
#define  EXTI_PR_PR21 3950,319001
#define  EXTI_PR_PR22 3951,319109
#define  EXTI_PR_PR23 3952,319217
#define  EXTI_PR_PR24 3953,319325
#define  EXTI_PR_PR25 3954,319433
#define  EXTI_PR_PR26 3955,319541
#define  EXTI_PR_PR27 3956,319649
#define  EXTI_PR_PR28 3957,319757
#define  FLASH_ACR_LATENCY 3965,320359
#define  FLASH_ACR_LATENCY_0 3966,320471
#define  FLASH_ACR_LATENCY_1 3967,320561
#define  FLASH_ACR_HLFCYA 3969,320653
#define  FLASH_ACR_PRFTBE 3970,320768
#define  FLASH_ACR_PRFTBS 3971,320875
#define  FLASH_KEYR_FKEYR 3974,321023
#define  RDP_KEY 3976,321118
#define  FLASH_KEY1 3977,321210
#define  FLASH_KEY2 3978,321304
#define  FLASH_OPTKEYR_OPTKEYR 3981,321482
#define  FLASH_OPTKEY1 3983,321584
#define  FLASH_OPTKEY2 3984,321685
#define  FLASH_SR_BSY 3987,321869
#define  FLASH_SR_PGERR 3988,321958
#define  FLASH_SR_WRPERR 3989,322060
#define  FLASH_SR_EOP 3990,322167
#define  FLASH_CR_PG 3993,322352
#define  FLASH_CR_PER 3994,322448
#define  FLASH_CR_MER 3995,322543
#define  FLASH_CR_OPTPG 3996,322638
#define  FLASH_CR_OPTER 3997,322746
#define  FLASH_CR_STRT 3998,322848
#define  FLASH_CR_LOCK 3999,322938
#define  FLASH_CR_OPTWRE 4000,323027
#define  FLASH_CR_ERRIE 4001,323137
#define  FLASH_CR_EOPIE 4002,323244
#define  FLASH_CR_OBL_LAUNCH 4003,323362
#define  FLASH_AR_FAR 4006,323556
#define  FLASH_OBR_OPTERR 4009,323738
#define  FLASH_OBR_RDPRT1 4010,323840
#define  FLASH_OBR_RDPRT2 4011,323948
#define  FLASH_OBR_USER 4013,324058
#define  FLASH_OBR_IWDG_SW 4014,324160
#define  FLASH_OBR_nRST_STOP 4015,324252
#define  FLASH_OBR_nRST_STDBY 4016,324346
#define  FLASH_WRPR_WRP 4019,324525
#define  OB_RDP_RDP 4024,324791
#define  OB_RDP_nRDP 4025,324903
#define  OB_USER_USER 4028,325112
#define  OB_USER_nUSER 4029,325213
#define  OB_WRP0_WRP0 4032,325411
#define  OB_WRP0_nWRP0 4033,325538
#define  OB_WRP1_WRP1 4036,325762
#define  OB_WRP1_nWRP1 4037,325889
#define  OB_WRP2_WRP2 4040,326113
#define  OB_WRP2_nWRP2 4041,326240
#define  OB_WRP3_WRP3 4044,326464
#define  OB_WRP3_nWRP3 4045,326591
#define GPIO_MODER_MODER0 4052,327223
#define GPIO_MODER_MODER0_0 4053,327282
#define GPIO_MODER_MODER0_1 4054,327341
#define GPIO_MODER_MODER1 4055,327400
#define GPIO_MODER_MODER1_0 4056,327459
#define GPIO_MODER_MODER1_1 4057,327518
#define GPIO_MODER_MODER2 4058,327577
#define GPIO_MODER_MODER2_0 4059,327636
#define GPIO_MODER_MODER2_1 4060,327695
#define GPIO_MODER_MODER3 4061,327754
#define GPIO_MODER_MODER3_0 4062,327813
#define GPIO_MODER_MODER3_1 4063,327872
#define GPIO_MODER_MODER4 4064,327931
#define GPIO_MODER_MODER4_0 4065,327990
#define GPIO_MODER_MODER4_1 4066,328049
#define GPIO_MODER_MODER5 4067,328108
#define GPIO_MODER_MODER5_0 4068,328167
#define GPIO_MODER_MODER5_1 4069,328226
#define GPIO_MODER_MODER6 4070,328285
#define GPIO_MODER_MODER6_0 4071,328344
#define GPIO_MODER_MODER6_1 4072,328403
#define GPIO_MODER_MODER7 4073,328462
#define GPIO_MODER_MODER7_0 4074,328521
#define GPIO_MODER_MODER7_1 4075,328580
#define GPIO_MODER_MODER8 4076,328639
#define GPIO_MODER_MODER8_0 4077,328698
#define GPIO_MODER_MODER8_1 4078,328757
#define GPIO_MODER_MODER9 4079,328816
#define GPIO_MODER_MODER9_0 4080,328875
#define GPIO_MODER_MODER9_1 4081,328934
#define GPIO_MODER_MODER10 4082,328993
#define GPIO_MODER_MODER10_0 4083,329052
#define GPIO_MODER_MODER10_1 4084,329111
#define GPIO_MODER_MODER11 4085,329170
#define GPIO_MODER_MODER11_0 4086,329229
#define GPIO_MODER_MODER11_1 4087,329288
#define GPIO_MODER_MODER12 4088,329347
#define GPIO_MODER_MODER12_0 4089,329406
#define GPIO_MODER_MODER12_1 4090,329465
#define GPIO_MODER_MODER13 4091,329524
#define GPIO_MODER_MODER13_0 4092,329583
#define GPIO_MODER_MODER13_1 4093,329642
#define GPIO_MODER_MODER14 4094,329701
#define GPIO_MODER_MODER14_0 4095,329760
#define GPIO_MODER_MODER14_1 4096,329819
#define GPIO_MODER_MODER15 4097,329878
#define GPIO_MODER_MODER15_0 4098,329937
#define GPIO_MODER_MODER15_1 4099,329996
#define GPIO_OTYPER_OT_0 4103,330141
#define GPIO_OTYPER_OT_1 4104,330200
#define GPIO_OTYPER_OT_2 4105,330259
#define GPIO_OTYPER_OT_3 4106,330318
#define GPIO_OTYPER_OT_4 4107,330377
#define GPIO_OTYPER_OT_5 4108,330436
#define GPIO_OTYPER_OT_6 4109,330495
#define GPIO_OTYPER_OT_7 4110,330554
#define GPIO_OTYPER_OT_8 4111,330613
#define GPIO_OTYPER_OT_9 4112,330672
#define GPIO_OTYPER_OT_10 4113,330731
#define GPIO_OTYPER_OT_11 4114,330790
#define GPIO_OTYPER_OT_12 4115,330849
#define GPIO_OTYPER_OT_13 4116,330908
#define GPIO_OTYPER_OT_14 4117,330967
#define GPIO_OTYPER_OT_15 4118,331026
#define GPIO_OSPEEDER_OSPEEDR0 4122,331171
#define GPIO_OSPEEDER_OSPEEDR0_0 4123,331230
#define GPIO_OSPEEDER_OSPEEDR0_1 4124,331289
#define GPIO_OSPEEDER_OSPEEDR1 4125,331348
#define GPIO_OSPEEDER_OSPEEDR1_0 4126,331407
#define GPIO_OSPEEDER_OSPEEDR1_1 4127,331466
#define GPIO_OSPEEDER_OSPEEDR2 4128,331525
#define GPIO_OSPEEDER_OSPEEDR2_0 4129,331584
#define GPIO_OSPEEDER_OSPEEDR2_1 4130,331643
#define GPIO_OSPEEDER_OSPEEDR3 4131,331702
#define GPIO_OSPEEDER_OSPEEDR3_0 4132,331761
#define GPIO_OSPEEDER_OSPEEDR3_1 4133,331820
#define GPIO_OSPEEDER_OSPEEDR4 4134,331879
#define GPIO_OSPEEDER_OSPEEDR4_0 4135,331938
#define GPIO_OSPEEDER_OSPEEDR4_1 4136,331997
#define GPIO_OSPEEDER_OSPEEDR5 4137,332056
#define GPIO_OSPEEDER_OSPEEDR5_0 4138,332115
#define GPIO_OSPEEDER_OSPEEDR5_1 4139,332174
#define GPIO_OSPEEDER_OSPEEDR6 4140,332233
#define GPIO_OSPEEDER_OSPEEDR6_0 4141,332292
#define GPIO_OSPEEDER_OSPEEDR6_1 4142,332351
#define GPIO_OSPEEDER_OSPEEDR7 4143,332410
#define GPIO_OSPEEDER_OSPEEDR7_0 4144,332469
#define GPIO_OSPEEDER_OSPEEDR7_1 4145,332528
#define GPIO_OSPEEDER_OSPEEDR8 4146,332587
#define GPIO_OSPEEDER_OSPEEDR8_0 4147,332646
#define GPIO_OSPEEDER_OSPEEDR8_1 4148,332705
#define GPIO_OSPEEDER_OSPEEDR9 4149,332764
#define GPIO_OSPEEDER_OSPEEDR9_0 4150,332823
#define GPIO_OSPEEDER_OSPEEDR9_1 4151,332882
#define GPIO_OSPEEDER_OSPEEDR10 4152,332941
#define GPIO_OSPEEDER_OSPEEDR10_0 4153,333000
#define GPIO_OSPEEDER_OSPEEDR10_1 4154,333059
#define GPIO_OSPEEDER_OSPEEDR11 4155,333118
#define GPIO_OSPEEDER_OSPEEDR11_0 4156,333177
#define GPIO_OSPEEDER_OSPEEDR11_1 4157,333236
#define GPIO_OSPEEDER_OSPEEDR12 4158,333295
#define GPIO_OSPEEDER_OSPEEDR12_0 4159,333354
#define GPIO_OSPEEDER_OSPEEDR12_1 4160,333413
#define GPIO_OSPEEDER_OSPEEDR13 4161,333472
#define GPIO_OSPEEDER_OSPEEDR13_0 4162,333531
#define GPIO_OSPEEDER_OSPEEDR13_1 4163,333590
#define GPIO_OSPEEDER_OSPEEDR14 4164,333649
#define GPIO_OSPEEDER_OSPEEDR14_0 4165,333708
#define GPIO_OSPEEDER_OSPEEDR14_1 4166,333767
#define GPIO_OSPEEDER_OSPEEDR15 4167,333826
#define GPIO_OSPEEDER_OSPEEDR15_0 4168,333885
#define GPIO_OSPEEDER_OSPEEDR15_1 4169,333944
#define GPIO_PUPDR_PUPDR0 4172,334110
#define GPIO_PUPDR_PUPDR0_0 4173,334169
#define GPIO_PUPDR_PUPDR0_1 4174,334228
#define GPIO_PUPDR_PUPDR1 4175,334287
#define GPIO_PUPDR_PUPDR1_0 4176,334346
#define GPIO_PUPDR_PUPDR1_1 4177,334405
#define GPIO_PUPDR_PUPDR2 4178,334464
#define GPIO_PUPDR_PUPDR2_0 4179,334523
#define GPIO_PUPDR_PUPDR2_1 4180,334582
#define GPIO_PUPDR_PUPDR3 4181,334641
#define GPIO_PUPDR_PUPDR3_0 4182,334700
#define GPIO_PUPDR_PUPDR3_1 4183,334759
#define GPIO_PUPDR_PUPDR4 4184,334818
#define GPIO_PUPDR_PUPDR4_0 4185,334877
#define GPIO_PUPDR_PUPDR4_1 4186,334936
#define GPIO_PUPDR_PUPDR5 4187,334995
#define GPIO_PUPDR_PUPDR5_0 4188,335054
#define GPIO_PUPDR_PUPDR5_1 4189,335113
#define GPIO_PUPDR_PUPDR6 4190,335172
#define GPIO_PUPDR_PUPDR6_0 4191,335231
#define GPIO_PUPDR_PUPDR6_1 4192,335290
#define GPIO_PUPDR_PUPDR7 4193,335349
#define GPIO_PUPDR_PUPDR7_0 4194,335408
#define GPIO_PUPDR_PUPDR7_1 4195,335467
#define GPIO_PUPDR_PUPDR8 4196,335526
#define GPIO_PUPDR_PUPDR8_0 4197,335585
#define GPIO_PUPDR_PUPDR8_1 4198,335644
#define GPIO_PUPDR_PUPDR9 4199,335703
#define GPIO_PUPDR_PUPDR9_0 4200,335762
#define GPIO_PUPDR_PUPDR9_1 4201,335821
#define GPIO_PUPDR_PUPDR10 4202,335880
#define GPIO_PUPDR_PUPDR10_0 4203,335939
#define GPIO_PUPDR_PUPDR10_1 4204,335998
#define GPIO_PUPDR_PUPDR11 4205,336057
#define GPIO_PUPDR_PUPDR11_0 4206,336116
#define GPIO_PUPDR_PUPDR11_1 4207,336175
#define GPIO_PUPDR_PUPDR12 4208,336234
#define GPIO_PUPDR_PUPDR12_0 4209,336293
#define GPIO_PUPDR_PUPDR12_1 4210,336352
#define GPIO_PUPDR_PUPDR13 4211,336411
#define GPIO_PUPDR_PUPDR13_0 4212,336470
#define GPIO_PUPDR_PUPDR13_1 4213,336529
#define GPIO_PUPDR_PUPDR14 4214,336588
#define GPIO_PUPDR_PUPDR14_0 4215,336647
#define GPIO_PUPDR_PUPDR14_1 4216,336706
#define GPIO_PUPDR_PUPDR15 4217,336765
#define GPIO_PUPDR_PUPDR15_0 4218,336824
#define GPIO_PUPDR_PUPDR15_1 4219,336883
#define GPIO_IDR_0 4222,337026
#define GPIO_IDR_1 4223,337085
#define GPIO_IDR_2 4224,337144
#define GPIO_IDR_3 4225,337203
#define GPIO_IDR_4 4226,337262
#define GPIO_IDR_5 4227,337321
#define GPIO_IDR_6 4228,337380
#define GPIO_IDR_7 4229,337439
#define GPIO_IDR_8 4230,337498
#define GPIO_IDR_9 4231,337557
#define GPIO_IDR_10 4232,337616
#define GPIO_IDR_11 4233,337675
#define GPIO_IDR_12 4234,337734
#define GPIO_IDR_13 4235,337793
#define GPIO_IDR_14 4236,337852
#define GPIO_IDR_15 4237,337911
#define GPIO_ODR_0 4240,338054
#define GPIO_ODR_1 4241,338113
#define GPIO_ODR_2 4242,338172
#define GPIO_ODR_3 4243,338231
#define GPIO_ODR_4 4244,338290
#define GPIO_ODR_5 4245,338349
#define GPIO_ODR_6 4246,338408
#define GPIO_ODR_7 4247,338467
#define GPIO_ODR_8 4248,338526
#define GPIO_ODR_9 4249,338585
#define GPIO_ODR_10 4250,338644
#define GPIO_ODR_11 4251,338703
#define GPIO_ODR_12 4252,338762
#define GPIO_ODR_13 4253,338821
#define GPIO_ODR_14 4254,338880
#define GPIO_ODR_15 4255,338939
#define GPIO_BSRR_BS_0 4258,339082
#define GPIO_BSRR_BS_1 4259,339141
#define GPIO_BSRR_BS_2 4260,339200
#define GPIO_BSRR_BS_3 4261,339259
#define GPIO_BSRR_BS_4 4262,339318
#define GPIO_BSRR_BS_5 4263,339377
#define GPIO_BSRR_BS_6 4264,339436
#define GPIO_BSRR_BS_7 4265,339495
#define GPIO_BSRR_BS_8 4266,339554
#define GPIO_BSRR_BS_9 4267,339613
#define GPIO_BSRR_BS_10 4268,339672
#define GPIO_BSRR_BS_11 4269,339731
#define GPIO_BSRR_BS_12 4270,339790
#define GPIO_BSRR_BS_13 4271,339849
#define GPIO_BSRR_BS_14 4272,339908
#define GPIO_BSRR_BS_15 4273,339967
#define GPIO_BSRR_BR_0 4274,340026
#define GPIO_BSRR_BR_1 4275,340085
#define GPIO_BSRR_BR_2 4276,340144
#define GPIO_BSRR_BR_3 4277,340203
#define GPIO_BSRR_BR_4 4278,340262
#define GPIO_BSRR_BR_5 4279,340321
#define GPIO_BSRR_BR_6 4280,340380
#define GPIO_BSRR_BR_7 4281,340439
#define GPIO_BSRR_BR_8 4282,340498
#define GPIO_BSRR_BR_9 4283,340557
#define GPIO_BSRR_BR_10 4284,340616
#define GPIO_BSRR_BR_11 4285,340675
#define GPIO_BSRR_BR_12 4286,340734
#define GPIO_BSRR_BR_13 4287,340793
#define GPIO_BSRR_BR_14 4288,340852
#define GPIO_BSRR_BR_15 4289,340911
#define GPIO_LCKR_LCK0 4292,341054
#define GPIO_LCKR_LCK1 4293,341113
#define GPIO_LCKR_LCK2 4294,341172
#define GPIO_LCKR_LCK3 4295,341231
#define GPIO_LCKR_LCK4 4296,341290
#define GPIO_LCKR_LCK5 4297,341349
#define GPIO_LCKR_LCK6 4298,341408
#define GPIO_LCKR_LCK7 4299,341467
#define GPIO_LCKR_LCK8 4300,341526
#define GPIO_LCKR_LCK9 4301,341585
#define GPIO_LCKR_LCK10 4302,341644
#define GPIO_LCKR_LCK11 4303,341703
#define GPIO_LCKR_LCK12 4304,341762
#define GPIO_LCKR_LCK13 4305,341821
#define GPIO_LCKR_LCK14 4306,341880
#define GPIO_LCKR_LCK15 4307,341939
#define GPIO_LCKR_LCKK 4308,341998
#define GPIO_AFRL_AFRL0 4311,342141
#define GPIO_AFRL_AFRL1 4312,342200
#define GPIO_AFRL_AFRL2 4313,342259
#define GPIO_AFRL_AFRL3 4314,342318
#define GPIO_AFRL_AFRL4 4315,342377
#define GPIO_AFRL_AFRL5 4316,342436
#define GPIO_AFRL_AFRL6 4317,342495
#define GPIO_AFRL_AFRL7 4318,342554
#define GPIO_AFRH_AFRH0 4321,342697
#define GPIO_AFRH_AFRH1 4322,342756
#define GPIO_AFRH_AFRH2 4323,342815
#define GPIO_AFRH_AFRH3 4324,342874
#define GPIO_AFRH_AFRH4 4325,342933
#define GPIO_AFRH_AFRH5 4326,342992
#define GPIO_AFRH_AFRH6 4327,343051
#define GPIO_AFRH_AFRH7 4328,343110
#define GPIO_BRR_BR_0 4331,343253
#define GPIO_BRR_BR_1 4332,343312
#define GPIO_BRR_BR_2 4333,343371
#define GPIO_BRR_BR_3 4334,343430
#define GPIO_BRR_BR_4 4335,343489
#define GPIO_BRR_BR_5 4336,343548
#define GPIO_BRR_BR_6 4337,343607
#define GPIO_BRR_BR_7 4338,343666
#define GPIO_BRR_BR_8 4339,343725
#define GPIO_BRR_BR_9 4340,343784
#define GPIO_BRR_BR_10 4341,343843
#define GPIO_BRR_BR_11 4342,343902
#define GPIO_BRR_BR_12 4343,343961
#define GPIO_BRR_BR_13 4344,344020
#define GPIO_BRR_BR_14 4345,344079
#define GPIO_BRR_BR_15 4346,344138
#define  I2C_CR1_PE 4354,344690
#define  I2C_CR1_TXIE 4355,344792
#define  I2C_CR1_RXIE 4356,344896
#define  I2C_CR1_ADDRIE 4357,345000
#define  I2C_CR1_NACKIE 4358,345115
#define  I2C_CR1_STOPIE 4359,345230
#define  I2C_CR1_TCIE 4360,345346
#define  I2C_CR1_ERRIE 4361,345465
#define  I2C_CR1_DFN 4362,345573
#define  I2C_CR1_ANFOFF 4363,345678
#define  I2C_CR1_SWRST 4364,345786
#define  I2C_CR1_TXDMAEN 4365,345885
#define  I2C_CR1_RXDMAEN 4366,346002
#define  I2C_CR1_SBC 4367,346116
#define  I2C_CR1_NOSTRETCH 4368,346219
#define  I2C_CR1_WUPEN 4369,346328
#define  I2C_CR1_GCEN 4370,346436
#define  I2C_CR1_SMBHEN 4371,346540
#define  I2C_CR1_SMBDEN 4372,346650
#define  I2C_CR1_ALERTEN 4373,346770
#define  I2C_CR1_PECEN 4374,346873
#define  I2C_CR2_SADD 4377,347051
#define  I2C_CR2_RD_WRN 4378,347163
#define  I2C_CR2_ADD10 4379,347280
#define  I2C_CR2_HEAD10R 4380,347401
#define  I2C_CR2_START 4381,347541
#define  I2C_CR2_STOP 4382,347642
#define  I2C_CR2_NACK 4383,347756
#define  I2C_CR2_NBYTES 4384,347869
#define  I2C_CR2_RELOAD 4385,347969
#define  I2C_CR2_AUTOEND 4386,348072
#define  I2C_CR2_PECBYTE 4387,348189
#define  I2C_OAR1_OA1 4390,348383
#define  I2C_OAR1_OA1MODE 4391,348491
#define  I2C_OAR1_OA1EN 4392,348601
#define  I2C_OAR2_OA2 4395,348790
#define  I2C_OAR2_OA2MSK 4396,348898
#define  I2C_OAR2_OA2EN 4397,349002
#define  I2C_TIMINGR_SCLL 4400,349191
#define  I2C_TIMINGR_SCLH 4401,349304
#define  I2C_TIMINGR_SDADEL 4402,349418
#define  I2C_TIMINGR_SCLDEL 4403,349517
#define  I2C_TIMINGR_PRESC 4404,349617
#define  I2C_TIMEOUTR_TIMEOUTA 4407,349803
#define  I2C_TIMEOUTR_TIDLE 4408,349901
#define  I2C_TIMEOUTR_TIMOUTEN 4409,350014
#define  I2C_TIMEOUTR_TIMEOUTB 4410,350119
#define  I2C_TIMEOUTR_TEXTEN 4411,350216
#define  I2C_ISR_TXE 4414,350414
#define  I2C_ISR_TXIS 4415,350527
#define  I2C_ISR_RXNE 4416,350637
#define  I2C_ISR_ADDR 4417,350753
#define  I2C_ISR_NACKF 4418,350865
#define  I2C_ISR_STOPF 4419,350968
#define  I2C_ISR_TC 4420,351072
#define  I2C_ISR_TCR 4421,351188
#define  I2C_ISR_BERR 4422,351297
#define  I2C_ISR_ARLO 4423,351391
#define  I2C_ISR_OVR 4424,351492
#define  I2C_ISR_PECERR 4425,351593
#define  I2C_ISR_TIMEOUT 4426,351700
#define  I2C_ISR_ALERT 4427,351815
#define  I2C_ISR_BUSY 4428,351911
#define  I2C_ISR_DIR 4429,352004
#define  I2C_ISR_ADDCODE 4430,352120
#define  I2C_ICR_ADDRCF 4433,352320
#define  I2C_ICR_NACKCF 4434,352431
#define  I2C_ICR_STOPCF 4435,352531
#define  I2C_ICR_BERRCF 4436,352641
#define  I2C_ICR_ARLOCF 4437,352746
#define  I2C_ICR_OVRCF 4438,352858
#define  I2C_ICR_PECCF 4439,352970
#define  I2C_ICR_TIMOUTCF 4440,353075
#define  I2C_ICR_ALERTCF 4441,353178
#define  I2C_PECR_PEC 4444,353363
#define  I2C_RXDR_RXDATA 4447,353545
#define  I2C_TXDR_TXDATA 4450,353733
#define  IWDG_KR_KEY 4459,354333
#define  IWDG_PR_PR 4462,354536
#define  IWDG_PR_PR_0 4463,354648
#define  IWDG_PR_PR_1 4464,354738
#define  IWDG_PR_PR_2 4465,354828
#define  IWDG_RLR_RL 4468,355002
#define  IWDG_SR_PVU 4471,355200
#define  IWDG_SR_RVU 4472,355316
#define  IWDG_SR_WVU 4473,355437
#define  IWDG_WINR_WIN 4476,355642
#define  PWR_CR_LPSDSR 4484,356250
#define  PWR_CR_PDDS 4485,356367
#define  PWR_CR_CWUF 4486,356465
#define  PWR_CR_CSBF 4487,356560
#define  PWR_CR_PVDE 4488,356656
#define  PWR_CR_PLS 4490,356765
#define  PWR_CR_PLS_0 4491,356878
#define  PWR_CR_PLS_1 4492,356961
#define  PWR_CR_PLS_2 4493,357044
#define  PWR_CR_PLS_LEV0 4496,357162
#define  PWR_CR_PLS_LEV1 4497,357251
#define  PWR_CR_PLS_LEV2 4498,357340
#define  PWR_CR_PLS_LEV3 4499,357429
#define  PWR_CR_PLS_LEV4 4500,357518
#define  PWR_CR_PLS_LEV5 4501,357607
#define  PWR_CR_PLS_LEV6 4502,357696
#define  PWR_CR_PLS_LEV7 4503,357785
#define  PWR_CR_DBP 4505,357876
#define  PWR_CSR_WUF 4508,358076
#define  PWR_CSR_SBF 4509,358165
#define  PWR_CSR_PVDO 4510,358255
#define  PWR_CSR_VREFINTRDYF 4511,358343
#define  PWR_CSR_EWUP1 4513,358470
#define  PWR_CSR_EWUP2 4514,358565
#define  PWR_CSR_EWUP3 4515,358660
#define  RCC_CR_HSION 4523,359249
#define  RCC_CR_HSIRDY 4524,359318
#define  RCC_CR_HSITRIM 4526,359389
#define  RCC_CR_HSITRIM_0 4527,359458
#define  RCC_CR_HSITRIM_1 4528,359539
#define  RCC_CR_HSITRIM_2 4529,359620
#define  RCC_CR_HSITRIM_3 4530,359701
#define  RCC_CR_HSITRIM_4 4531,359782
#define  RCC_CR_HSICAL 4533,359865
#define  RCC_CR_HSICAL_0 4534,359934
#define  RCC_CR_HSICAL_1 4535,360015
#define  RCC_CR_HSICAL_2 4536,360096
#define  RCC_CR_HSICAL_3 4537,360177
#define  RCC_CR_HSICAL_4 4538,360258
#define  RCC_CR_HSICAL_5 4539,360339
#define  RCC_CR_HSICAL_6 4540,360420
#define  RCC_CR_HSICAL_7 4541,360501
#define  RCC_CR_HSEON 4543,360584
#define  RCC_CR_HSERDY 4544,360653
#define  RCC_CR_HSEBYP 4545,360722
#define  RCC_CR_CSSON 4546,360791
#define  RCC_CR_PLLON 4548,360862
#define  RCC_CR_PLLRDY 4549,360931
#define  RCC_CFGR_SW 4553,361110
#define  RCC_CFGR_SW_0 4554,361229
#define  RCC_CFGR_SW_1 4555,361319
#define  RCC_CFGR_SW_HSI 4557,361411
#define  RCC_CFGR_SW_HSE 4558,361524
#define  RCC_CFGR_SW_PLL 4559,361637
#define  RCC_CFGR_SWS 4562,361779
#define  RCC_CFGR_SWS_0 4563,361906
#define  RCC_CFGR_SWS_1 4564,361996
#define  RCC_CFGR_SWS_HSI 4566,362088
#define  RCC_CFGR_SWS_HSE 4567,362208
#define  RCC_CFGR_SWS_PLL 4568,362328
#define  RCC_CFGR_HPRE 4571,362467
#define  RCC_CFGR_HPRE_0 4572,362582
#define  RCC_CFGR_HPRE_1 4573,362672
#define  RCC_CFGR_HPRE_2 4574,362762
#define  RCC_CFGR_HPRE_3 4575,362852
#define  RCC_CFGR_HPRE_DIV1 4577,362944
#define  RCC_CFGR_HPRE_DIV2 4578,363047
#define  RCC_CFGR_HPRE_DIV4 4579,363151
#define  RCC_CFGR_HPRE_DIV8 4580,363255
#define  RCC_CFGR_HPRE_DIV16 4581,363359
#define  RCC_CFGR_HPRE_DIV64 4582,363464
#define  RCC_CFGR_HPRE_DIV128 4583,363569
#define  RCC_CFGR_HPRE_DIV256 4584,363675
#define  RCC_CFGR_HPRE_DIV512 4585,363781
#define  RCC_CFGR_PPRE1 4588,363918
#define  RCC_CFGR_PPRE1_0 4589,364034
#define  RCC_CFGR_PPRE1_1 4590,364124
#define  RCC_CFGR_PPRE1_2 4591,364214
#define  RCC_CFGR_PPRE1_DIV1 4593,364306
#define  RCC_CFGR_PPRE1_DIV2 4594,364407
#define  RCC_CFGR_PPRE1_DIV4 4595,364509
#define  RCC_CFGR_PPRE1_DIV8 4596,364611
#define  RCC_CFGR_PPRE1_DIV16 4597,364713
#define  RCC_CFGR_PPRE2 4600,364847
#define  RCC_CFGR_PPRE2_0 4601,364963
#define  RCC_CFGR_PPRE2_1 4602,365053
#define  RCC_CFGR_PPRE2_2 4603,365143
#define  RCC_CFGR_PPRE2_DIV1 4605,365235
#define  RCC_CFGR_PPRE2_DIV2 4606,365336
#define  RCC_CFGR_PPRE2_DIV4 4607,365438
#define  RCC_CFGR_PPRE2_DIV8 4608,365540
#define  RCC_CFGR_PPRE2_DIV16 4609,365642
#define  RCC_CFGR_PLLSRC 4611,365747
#define  RCC_CFGR_PLLXTPRE 4613,365856
#define  RCC_CFGR_PLLMULL 4616,365998
#define  RCC_CFGR_PLLMULL_0 4617,366127
#define  RCC_CFGR_PLLMULL_1 4618,366217
#define  RCC_CFGR_PLLMULL_2 4619,366307
#define  RCC_CFGR_PLLMULL_3 4620,366397
#define  RCC_CFGR_PLLSRC_HSI_Div2 4622,366489
#define  RCC_CFGR_PLLSRC_PREDIV1 4623,366631
#define  RCC_CFGR_PLLXTPRE_PREDIV1 4625,366766
#define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2 4626,366890
#define  RCC_CFGR_PLLMULL2 4628,367017
#define  RCC_CFGR_PLLMULL3 4629,367119
#define  RCC_CFGR_PLLMULL4 4630,367221
#define  RCC_CFGR_PLLMULL5 4631,367323
#define  RCC_CFGR_PLLMULL6 4632,367425
#define  RCC_CFGR_PLLMULL7 4633,367527
#define  RCC_CFGR_PLLMULL8 4634,367629
#define  RCC_CFGR_PLLMULL9 4635,367731
#define  RCC_CFGR_PLLMULL10 4636,367833
#define  RCC_CFGR_PLLMULL11 4637,367935
#define  RCC_CFGR_PLLMULL12 4638,368038
#define  RCC_CFGR_PLLMULL13 4639,368141
#define  RCC_CFGR_PLLMULL14 4640,368244
#define  RCC_CFGR_PLLMULL15 4641,368347
#define  RCC_CFGR_PLLMULL16 4642,368450
#define  RCC_CFGR_USBPRE 4645,368582
#define  RCC_CFGR_I2SSRC 4648,368709
#define  RCC_CFGR_MCO 4651,368858
#define  RCC_CFGR_MCO_0 4652,368987
#define  RCC_CFGR_MCO_1 4653,369077
#define  RCC_CFGR_MCO_2 4654,369167
#define  RCC_CFGR_MCO_NOCLOCK 4656,369259
#define  RCC_CFGR_MCO_LSI 4657,369352
#define  RCC_CFGR_MCO_LSE 4658,369469
#define  RCC_CFGR_MCO_SYSCLK 4659,369586
#define  RCC_CFGR_MCO_HSI 4660,369706
#define  RCC_CFGR_MCO_HSE 4661,369823
#define  RCC_CFGR_MCO_PLL 4662,369941
#define  RCC_CFGR_MCOF 4664,370073
#define  RCC_CIR_LSIRDYF 4667,370277
#define  RCC_CIR_LSERDYF 4668,370386
#define  RCC_CIR_HSIRDYF 4669,370495
#define  RCC_CIR_HSERDYF 4670,370604
#define  RCC_CIR_PLLRDYF 4671,370713
#define  RCC_CIR_CSSF 4672,370822
#define  RCC_CIR_LSIRDYIE 4673,370943
#define  RCC_CIR_LSERDYIE 4674,371054
#define  RCC_CIR_HSIRDYIE 4675,371165
#define  RCC_CIR_HSERDYIE 4676,371276
#define  RCC_CIR_PLLRDYIE 4677,371387
#define  RCC_CIR_LSIRDYC 4678,371498
#define  RCC_CIR_LSERDYC 4679,371608
#define  RCC_CIR_HSIRDYC 4680,371718
#define  RCC_CIR_HSERDYC 4681,371828
#define  RCC_CIR_PLLRDYC 4682,371938
#define  RCC_CIR_CSSC 4683,372048
#define  RCC_APB2RSTR_SYSCFGRST 4686,372255
#define  RCC_APB2RSTR_TIM1RST 4687,372352
#define  RCC_APB2RSTR_SPI1RST 4688,372447
#define  RCC_APB2RSTR_TIM8RST 4689,372542
#define  RCC_APB2RSTR_USART1RST 4690,372637
#define  RCC_APB2RSTR_TIM15RST 4691,372734
#define  RCC_APB2RSTR_TIM16RST 4692,372830
#define  RCC_APB2RSTR_TIM17RST 4693,372926
#define  RCC_APB1RSTR_TIM2RST 4696,373108
#define  RCC_APB1RSTR_TIM3RST 4697,373206
#define  RCC_APB1RSTR_TIM4RST 4698,373304
#define  RCC_APB1RSTR_TIM6RST 4699,373402
#define  RCC_APB1RSTR_TIM7RST 4700,373500
#define  RCC_APB1RSTR_WWDGRST 4701,373598
#define  RCC_APB1RSTR_SPI2RST 4702,373704
#define  RCC_APB1RSTR_SPI3RST 4703,373799
#define  RCC_APB1RSTR_USART2RST 4704,373894
#define  RCC_APB1RSTR_USART3RST 4705,373992
#define  RCC_APB1RSTR_UART4RST 4706,374090
#define  RCC_APB1RSTR_UART5RST 4707,374187
#define  RCC_APB1RSTR_I2C1RST 4708,374284
#define  RCC_APB1RSTR_I2C2RST 4709,374380
#define  RCC_APB1RSTR_USBRST 4710,374476
#define  RCC_APB1RSTR_CAN1RST 4711,374570
#define  RCC_APB1RSTR_PWRRST 4712,374664
#define  RCC_APB1RSTR_DACRST 4713,374758
#define  RCC_AHBENR_DMA1EN 4716,374936
#define  RCC_AHBENR_DMA2EN 4717,375038
#define  RCC_AHBENR_SRAMEN 4718,375140
#define  RCC_AHBENR_FLITFEN 4719,375252
#define  RCC_AHBENR_CRCEN 4720,375355
#define  RCC_AHBENR_GPIOAEN 4721,375456
#define  RCC_AHBENR_GPIOBEN 4722,375559
#define  RCC_AHBENR_GPIOCEN 4723,375662
#define  RCC_AHBENR_GPIODEN 4724,375765
#define  RCC_AHBENR_GPIOEEN 4725,375868
#define  RCC_AHBENR_GPIOFEN 4726,375971
#define  RCC_AHBENR_TSEN 4727,376074
#define  RCC_AHBENR_ADC12EN 4728,376174
#define  RCC_AHBENR_ADC34EN 4729,376282
#define  RCC_APB2ENR_SYSCFGEN 4732,376474
#define  RCC_APB2ENR_TIM1EN 4733,376578
#define  RCC_APB2ENR_SPI1EN 4734,376680
#define  RCC_APB2ENR_TIM8EN 4735,376782
#define  RCC_APB2ENR_USART1EN 4736,376884
#define  RCC_APB2ENR_TIM15EN 4737,376988
#define  RCC_APB2ENR_TIM16EN 4738,377091
#define  RCC_APB2ENR_TIM17EN 4739,377194
#define  RCC_APB1ENR_TIM2EN 4742,377382
#define  RCC_APB1ENR_TIM3EN 4743,377487
#define  RCC_APB1ENR_TIM4EN 4744,377592
#define  RCC_APB1ENR_TIM6EN 4745,377697
#define  RCC_APB1ENR_TIM7EN 4746,377802
#define  RCC_APB1ENR_WWDGEN 4747,377907
#define  RCC_APB1ENR_SPI2EN 4748,378020
#define  RCC_APB1ENR_SPI3EN 4749,378122
#define  RCC_APB1ENR_USART2EN 4750,378224
#define  RCC_APB1ENR_USART3EN 4751,378329
#define  RCC_APB1ENR_UART3EN 4752,378434
#define  RCC_APB1ENR_UART4EN 4753,378538
#define  RCC_APB1ENR_I2C1EN 4754,378642
#define  RCC_APB1ENR_I2C2EN 4755,378745
#define  RCC_APB1ENR_USBEN 4756,378848
#define  RCC_APB1ENR_CAN1EN 4757,378949
#define  RCC_APB1ENR_PWREN 4758,379050
#define  RCC_APB1ENR_DACEN 4759,379151
#define  RCC_BDCR_LSEON 4762,379336
#define  RCC_BDCR_LSERDY 4763,379457
#define  RCC_BDCR_LSEBYP 4764,379577
#define  RCC_BDCR_LSEDRV 4766,379700
#define  RCC_BDCR_LSEDRV_0 4767,379829
#define  RCC_BDCR_LSEDRV_1 4768,379919
#define  RCC_BDCR_RTCSEL 4771,380013
#define  RCC_BDCR_RTCSEL_0 4772,380143
#define  RCC_BDCR_RTCSEL_1 4773,380233
#define  RCC_BDCR_RTCSEL_NOCLOCK 4776,380352
#define  RCC_BDCR_RTCSEL_LSE 4777,380445
#define  RCC_BDCR_RTCSEL_LSI 4778,380568
#define  RCC_BDCR_RTCSEL_HSE 4779,380691
#define  RCC_BDCR_RTCEN 4781,380830
#define  RCC_BDCR_BDRST 4782,380931
#define  RCC_CSR_LSION 4785,381129
#define  RCC_CSR_LSIRDY 4786,381250
#define  RCC_CSR_RMVF 4787,381370
#define  RCC_CSR_OBLRSTF 4788,381472
#define  RCC_CSR_PINRSTF 4789,381571
#define  RCC_CSR_PORRSTF 4790,381670
#define  RCC_CSR_SFTRSTF 4791,381773
#define  RCC_CSR_IWDGRSTF 4792,381877
#define  RCC_CSR_WWDGRSTF 4793,381993
#define  RCC_CSR_LPWRRSTF 4794,382104
#define  RCC_AHBRSTR_GPIOARST 4797,382293
#define  RCC_AHBRSTR_GPIOBRST 4798,382390
#define  RCC_AHBRSTR_GPIOCRST 4799,382487
#define  RCC_AHBRSTR_GPIODRST 4800,382584
#define  RCC_AHBRSTR_GPIOFRST 4801,382681
#define  RCC_AHBRSTR_TSRST 4802,382778
#define  RCC_AHBRSTR_ADC12RST 4803,382872
#define  RCC_AHBRSTR_ADC34RST 4804,382975
#define  RCC_CFGR2_PREDIV1 4808,383193
#define  RCC_CFGR2_PREDIV1_0 4809,383295
#define  RCC_CFGR2_PREDIV1_1 4810,383385
#define  RCC_CFGR2_PREDIV1_2 4811,383475
#define  RCC_CFGR2_PREDIV1_3 4812,383565
#define  RCC_CFGR2_PREDIV1_DIV1 4814,383657
#define  RCC_CFGR2_PREDIV1_DIV2 4815,383773
#define  RCC_CFGR2_PREDIV1_DIV3 4816,383890
#define  RCC_CFGR2_PREDIV1_DIV4 4817,384007
#define  RCC_CFGR2_PREDIV1_DIV5 4818,384124
#define  RCC_CFGR2_PREDIV1_DIV6 4819,384241
#define  RCC_CFGR2_PREDIV1_DIV7 4820,384358
#define  RCC_CFGR2_PREDIV1_DIV8 4821,384475
#define  RCC_CFGR2_PREDIV1_DIV9 4822,384592
#define  RCC_CFGR2_PREDIV1_DIV10 4823,384709
#define  RCC_CFGR2_PREDIV1_DIV11 4824,384827
#define  RCC_CFGR2_PREDIV1_DIV12 4825,384945
#define  RCC_CFGR2_PREDIV1_DIV13 4826,385063
#define  RCC_CFGR2_PREDIV1_DIV14 4827,385181
#define  RCC_CFGR2_PREDIV1_DIV15 4828,385299
#define  RCC_CFGR2_PREDIV1_DIV16 4829,385417
#define  RCC_CFGR2_ADCPRE12 4832,385569
#define  RCC_CFGR2_ADCPRE12_0 4833,385672
#define  RCC_CFGR2_ADCPRE12_1 4834,385762
#define  RCC_CFGR2_ADCPRE12_2 4835,385852
#define  RCC_CFGR2_ADCPRE12_3 4836,385942
#define  RCC_CFGR2_ADCPRE12_4 4837,386032
#define  RCC_CFGR2_ADCPRE12_NO 4839,386124
#define  RCC_CFGR2_ADCPRE12_DIV1 4840,386254
#define  RCC_CFGR2_ADCPRE12_DIV2 4841,386367
#define  RCC_CFGR2_ADCPRE12_DIV4 4842,386480
#define  RCC_CFGR2_ADCPRE12_DIV6 4843,386593
#define  RCC_CFGR2_ADCPRE12_DIV8 4844,386706
#define  RCC_CFGR2_ADCPRE12_DIV10 4845,386819
#define  RCC_CFGR2_ADCPRE12_DIV12 4846,386933
#define  RCC_CFGR2_ADCPRE12_DIV16 4847,387047
#define  RCC_CFGR2_ADCPRE12_DIV32 4848,387161
#define  RCC_CFGR2_ADCPRE12_DIV64 4849,387275
#define  RCC_CFGR2_ADCPRE12_DIV128 4850,387389
#define  RCC_CFGR2_ADCPRE12_DIV256 4851,387504
#define  RCC_CFGR2_ADCPRE34 4854,387653
#define  RCC_CFGR2_ADCPRE34_0 4855,387757
#define  RCC_CFGR2_ADCPRE34_1 4856,387847
#define  RCC_CFGR2_ADCPRE34_2 4857,387937
#define  RCC_CFGR2_ADCPRE34_3 4858,388027
#define  RCC_CFGR2_ADCPRE34_4 4859,388117
#define  RCC_CFGR2_ADCPRE34_NO 4861,388209
#define  RCC_CFGR2_ADCPRE34_DIV1 4862,388339
#define  RCC_CFGR2_ADCPRE34_DIV2 4863,388452
#define  RCC_CFGR2_ADCPRE34_DIV4 4864,388565
#define  RCC_CFGR2_ADCPRE34_DIV6 4865,388678
#define  RCC_CFGR2_ADCPRE34_DIV8 4866,388791
#define  RCC_CFGR2_ADCPRE34_DIV10 4867,388904
#define  RCC_CFGR2_ADCPRE34_DIV12 4868,389018
#define  RCC_CFGR2_ADCPRE34_DIV16 4869,389132
#define  RCC_CFGR2_ADCPRE34_DIV32 4870,389246
#define  RCC_CFGR2_ADCPRE34_DIV64 4871,389360
#define  RCC_CFGR2_ADCPRE34_DIV128 4872,389474
#define  RCC_CFGR2_ADCPRE34_DIV256 4873,389589
#define  RCC_CFGR3_USART1SW 4876,389788
#define  RCC_CFGR3_USART1SW_0 4877,389891
#define  RCC_CFGR3_USART1SW_1 4878,389981
#define  RCC_CFGR3_I2CSW 4880,390073
#define  RCC_CFGR3_I2C1SW 4881,390168
#define  RCC_CFGR3_I2C2SW 4882,390265
#define  RCC_CFGR3_TIMSW 4884,390363
#define  RCC_CFGR3_TIM1SW 4885,390458
#define  RCC_CFGR3_TIM8SW 4886,390555
#define  RCC_CFGR3_USART2SW 4888,390653
#define  RCC_CFGR3_USART2SW_0 4889,390756
#define  RCC_CFGR3_USART2SW_1 4890,390846
#define  RCC_CFGR3_USART3SW 4892,390938
#define  RCC_CFGR3_USART3SW_0 4893,391041
#define  RCC_CFGR3_USART3SW_1 4894,391131
#define  RCC_CFGR3_UART4SW 4896,391223
#define  RCC_CFGR3_UART4SW_0 4897,391325
#define  RCC_CFGR3_UART4SW_1 4898,391415
#define  RCC_CFGR3_UART5SW 4900,391507
#define  RCC_CFGR3_UART5SW_0 4901,391609
#define  RCC_CFGR3_UART5SW_1 4902,391699
#define RTC_TR_PM 4910,392283
#define RTC_TR_HT 4911,392352
#define RTC_TR_HT_0 4912,392421
#define RTC_TR_HT_1 4913,392490
#define RTC_TR_HU 4914,392559
#define RTC_TR_HU_0 4915,392628
#define RTC_TR_HU_1 4916,392697
#define RTC_TR_HU_2 4917,392766
#define RTC_TR_HU_3 4918,392835
#define RTC_TR_MNT 4919,392904
#define RTC_TR_MNT_0 4920,392973
#define RTC_TR_MNT_1 4921,393042
#define RTC_TR_MNT_2 4922,393111
#define RTC_TR_MNU 4923,393180
#define RTC_TR_MNU_0 4924,393249
#define RTC_TR_MNU_1 4925,393318
#define RTC_TR_MNU_2 4926,393387
#define RTC_TR_MNU_3 4927,393456
#define RTC_TR_ST 4928,393525
#define RTC_TR_ST_0 4929,393594
#define RTC_TR_ST_1 4930,393663
#define RTC_TR_ST_2 4931,393732
#define RTC_TR_SU 4932,393801
#define RTC_TR_SU_0 4933,393870
#define RTC_TR_SU_1 4934,393939
#define RTC_TR_SU_2 4935,394008
#define RTC_TR_SU_3 4936,394077
#define RTC_DR_YT 4939,394230
#define RTC_DR_YT_0 4940,394299
#define RTC_DR_YT_1 4941,394368
#define RTC_DR_YT_2 4942,394437
#define RTC_DR_YT_3 4943,394506
#define RTC_DR_YU 4944,394575
#define RTC_DR_YU_0 4945,394644
#define RTC_DR_YU_1 4946,394713
#define RTC_DR_YU_2 4947,394782
#define RTC_DR_YU_3 4948,394851
#define RTC_DR_WDU 4949,394920
#define RTC_DR_WDU_0 4950,394989
#define RTC_DR_WDU_1 4951,395058
#define RTC_DR_WDU_2 4952,395127
#define RTC_DR_MT 4953,395196
#define RTC_DR_MU 4954,395265
#define RTC_DR_MU_0 4955,395334
#define RTC_DR_MU_1 4956,395403
#define RTC_DR_MU_2 4957,395472
#define RTC_DR_MU_3 4958,395541
#define RTC_DR_DT 4959,395610
#define RTC_DR_DT_0 4960,395679
#define RTC_DR_DT_1 4961,395748
#define RTC_DR_DU 4962,395817
#define RTC_DR_DU_0 4963,395886
#define RTC_DR_DU_1 4964,395955
#define RTC_DR_DU_2 4965,396024
#define RTC_DR_DU_3 4966,396093
#define RTC_CR_COE 4969,396246
#define RTC_CR_OSEL 4970,396315
#define RTC_CR_OSEL_0 4971,396384
#define RTC_CR_OSEL_1 4972,396453
#define RTC_CR_POL 4973,396522
#define RTC_CR_COSEL 4974,396591
#define RTC_CR_BCK 4975,396660
#define RTC_CR_SUB1H 4976,396729
#define RTC_CR_ADD1H 4977,396798
#define RTC_CR_TSIE 4978,396867
#define RTC_CR_WUTIE 4979,396936
#define RTC_CR_ALRBIE 4980,397005
#define RTC_CR_ALRAIE 4981,397074
#define RTC_CR_TSE 4982,397143
#define RTC_CR_WUTE 4983,397212
#define RTC_CR_ALRBE 4984,397281
#define RTC_CR_ALRAE 4985,397350
#define RTC_CR_FMT 4986,397419
#define RTC_CR_BYPSHAD 4987,397488
#define RTC_CR_REFCKON 4988,397557
#define RTC_CR_TSEDGE 4989,397626
#define RTC_CR_WUCKSEL 4990,397695
#define RTC_CR_WUCKSEL_0 4991,397764
#define RTC_CR_WUCKSEL_1 4992,397833
#define RTC_CR_WUCKSEL_2 4993,397902
#define RTC_ISR_RECALPF 4996,398055
#define RTC_ISR_TAMP3F 4997,398124
#define RTC_ISR_TAMP2F 4998,398193
#define RTC_ISR_TAMP1F 4999,398262
#define RTC_ISR_TSOVF 5000,398331
#define RTC_ISR_TSF 5001,398400
#define RTC_ISR_WUTF 5002,398469
#define RTC_ISR_ALRBF 5003,398538
#define RTC_ISR_ALRAF 5004,398607
#define RTC_ISR_INIT 5005,398676
#define RTC_ISR_INITF 5006,398745
#define RTC_ISR_RSF 5007,398814
#define RTC_ISR_INITS 5008,398883
#define RTC_ISR_SHPF 5009,398952
#define RTC_ISR_WUTWF 5010,399021
#define RTC_ISR_ALRBWF 5011,399090
#define RTC_ISR_ALRAWF 5012,399159
#define RTC_PRER_PREDIV_A 5015,399312
#define RTC_PRER_PREDIV_S 5016,399381
#define RTC_WUTR_WUT 5019,399534
#define RTC_ALRMAR_MSK4 5022,399687
#define RTC_ALRMAR_WDSEL 5023,399756
#define RTC_ALRMAR_DT 5024,399825
#define RTC_ALRMAR_DT_0 5025,399894
#define RTC_ALRMAR_DT_1 5026,399963
#define RTC_ALRMAR_DU 5027,400032
#define RTC_ALRMAR_DU_0 5028,400101
#define RTC_ALRMAR_DU_1 5029,400170
#define RTC_ALRMAR_DU_2 5030,400239
#define RTC_ALRMAR_DU_3 5031,400308
#define RTC_ALRMAR_MSK3 5032,400377
#define RTC_ALRMAR_PM 5033,400446
#define RTC_ALRMAR_HT 5034,400515
#define RTC_ALRMAR_HT_0 5035,400584
#define RTC_ALRMAR_HT_1 5036,400653
#define RTC_ALRMAR_HU 5037,400722
#define RTC_ALRMAR_HU_0 5038,400791
#define RTC_ALRMAR_HU_1 5039,400860
#define RTC_ALRMAR_HU_2 5040,400929
#define RTC_ALRMAR_HU_3 5041,400998
#define RTC_ALRMAR_MSK2 5042,401067
#define RTC_ALRMAR_MNT 5043,401136
#define RTC_ALRMAR_MNT_0 5044,401205
#define RTC_ALRMAR_MNT_1 5045,401274
#define RTC_ALRMAR_MNT_2 5046,401343
#define RTC_ALRMAR_MNU 5047,401412
#define RTC_ALRMAR_MNU_0 5048,401481
#define RTC_ALRMAR_MNU_1 5049,401550
#define RTC_ALRMAR_MNU_2 5050,401619
#define RTC_ALRMAR_MNU_3 5051,401688
#define RTC_ALRMAR_MSK1 5052,401757
#define RTC_ALRMAR_ST 5053,401826
#define RTC_ALRMAR_ST_0 5054,401895
#define RTC_ALRMAR_ST_1 5055,401964
#define RTC_ALRMAR_ST_2 5056,402033
#define RTC_ALRMAR_SU 5057,402102
#define RTC_ALRMAR_SU_0 5058,402171
#define RTC_ALRMAR_SU_1 5059,402240
#define RTC_ALRMAR_SU_2 5060,402309
#define RTC_ALRMAR_SU_3 5061,402378
#define RTC_ALRMBR_MSK4 5064,402531
#define RTC_ALRMBR_WDSEL 5065,402600
#define RTC_ALRMBR_DT 5066,402669
#define RTC_ALRMBR_DT_0 5067,402738
#define RTC_ALRMBR_DT_1 5068,402807
#define RTC_ALRMBR_DU 5069,402876
#define RTC_ALRMBR_DU_0 5070,402945
#define RTC_ALRMBR_DU_1 5071,403014
#define RTC_ALRMBR_DU_2 5072,403083
#define RTC_ALRMBR_DU_3 5073,403152
#define RTC_ALRMBR_MSK3 5074,403221
#define RTC_ALRMBR_PM 5075,403290
#define RTC_ALRMBR_HT 5076,403359
#define RTC_ALRMBR_HT_0 5077,403428
#define RTC_ALRMBR_HT_1 5078,403497
#define RTC_ALRMBR_HU 5079,403566
#define RTC_ALRMBR_HU_0 5080,403635
#define RTC_ALRMBR_HU_1 5081,403704
#define RTC_ALRMBR_HU_2 5082,403773
#define RTC_ALRMBR_HU_3 5083,403842
#define RTC_ALRMBR_MSK2 5084,403911
#define RTC_ALRMBR_MNT 5085,403980
#define RTC_ALRMBR_MNT_0 5086,404049
#define RTC_ALRMBR_MNT_1 5087,404118
#define RTC_ALRMBR_MNT_2 5088,404187
#define RTC_ALRMBR_MNU 5089,404256
#define RTC_ALRMBR_MNU_0 5090,404325
#define RTC_ALRMBR_MNU_1 5091,404394
#define RTC_ALRMBR_MNU_2 5092,404463
#define RTC_ALRMBR_MNU_3 5093,404532
#define RTC_ALRMBR_MSK1 5094,404601
#define RTC_ALRMBR_ST 5095,404670
#define RTC_ALRMBR_ST_0 5096,404739
#define RTC_ALRMBR_ST_1 5097,404808
#define RTC_ALRMBR_ST_2 5098,404877
#define RTC_ALRMBR_SU 5099,404946
#define RTC_ALRMBR_SU_0 5100,405015
#define RTC_ALRMBR_SU_1 5101,405084
#define RTC_ALRMBR_SU_2 5102,405153
#define RTC_ALRMBR_SU_3 5103,405222
#define RTC_WPR_KEY 5106,405375
#define RTC_SSR_SS 5109,405528
#define RTC_SHIFTR_SUBFS 5112,405681
#define RTC_SHIFTR_ADD1S 5113,405750
#define RTC_TSTR_PM 5116,405903
#define RTC_TSTR_HT 5117,405972
#define RTC_TSTR_HT_0 5118,406041
#define RTC_TSTR_HT_1 5119,406110
#define RTC_TSTR_HU 5120,406179
#define RTC_TSTR_HU_0 5121,406248
#define RTC_TSTR_HU_1 5122,406317
#define RTC_TSTR_HU_2 5123,406386
#define RTC_TSTR_HU_3 5124,406455
#define RTC_TSTR_MNT 5125,406524
#define RTC_TSTR_MNT_0 5126,406593
#define RTC_TSTR_MNT_1 5127,406662
#define RTC_TSTR_MNT_2 5128,406731
#define RTC_TSTR_MNU 5129,406800
#define RTC_TSTR_MNU_0 5130,406869
#define RTC_TSTR_MNU_1 5131,406938
#define RTC_TSTR_MNU_2 5132,407007
#define RTC_TSTR_MNU_3 5133,407076
#define RTC_TSTR_ST 5134,407145
#define RTC_TSTR_ST_0 5135,407214
#define RTC_TSTR_ST_1 5136,407283
#define RTC_TSTR_ST_2 5137,407352
#define RTC_TSTR_SU 5138,407421
#define RTC_TSTR_SU_0 5139,407490
#define RTC_TSTR_SU_1 5140,407559
#define RTC_TSTR_SU_2 5141,407628
#define RTC_TSTR_SU_3 5142,407697
#define RTC_TSDR_WDU 5145,407850
#define RTC_TSDR_WDU_0 5146,407919
#define RTC_TSDR_WDU_1 5147,407988
#define RTC_TSDR_WDU_2 5148,408057
#define RTC_TSDR_MT 5149,408126
#define RTC_TSDR_MU 5150,408195
#define RTC_TSDR_MU_0 5151,408264
#define RTC_TSDR_MU_1 5152,408333
#define RTC_TSDR_MU_2 5153,408402
#define RTC_TSDR_MU_3 5154,408471
#define RTC_TSDR_DT 5155,408540
#define RTC_TSDR_DT_0 5156,408609
#define RTC_TSDR_DT_1 5157,408678
#define RTC_TSDR_DU 5158,408747
#define RTC_TSDR_DU_0 5159,408816
#define RTC_TSDR_DU_1 5160,408885
#define RTC_TSDR_DU_2 5161,408954
#define RTC_TSDR_DU_3 5162,409023
#define RTC_TSSSR_SS 5165,409176
#define RTC_CALR_CALP 5168,409328
#define RTC_CALR_CALW8 5169,409397
#define RTC_CALR_CALW16 5170,409466
#define RTC_CALR_CALM 5171,409535
#define RTC_CALR_CALM_0 5172,409604
#define RTC_CALR_CALM_1 5173,409673
#define RTC_CALR_CALM_2 5174,409742
#define RTC_CALR_CALM_3 5175,409811
#define RTC_CALR_CALM_4 5176,409880
#define RTC_CALR_CALM_5 5177,409949
#define RTC_CALR_CALM_6 5178,410018
#define RTC_CALR_CALM_7 5179,410087
#define RTC_CALR_CALM_8 5180,410156
#define RTC_TAFCR_ALARMOUTTYPE 5183,410309
#define RTC_TAFCR_TAMPPUDIS 5184,410378
#define RTC_TAFCR_TAMPPRCH 5185,410447
#define RTC_TAFCR_TAMPPRCH_0 5186,410516
#define RTC_TAFCR_TAMPPRCH_1 5187,410585
#define RTC_TAFCR_TAMPFLT 5188,410654
#define RTC_TAFCR_TAMPFLT_0 5189,410723
#define RTC_TAFCR_TAMPFLT_1 5190,410792
#define RTC_TAFCR_TAMPFREQ 5191,410861
#define RTC_TAFCR_TAMPFREQ_0 5192,410930
#define RTC_TAFCR_TAMPFREQ_1 5193,410999
#define RTC_TAFCR_TAMPFREQ_2 5194,411068
#define RTC_TAFCR_TAMPTS 5195,411137
#define RTC_TAFCR_TAMP3TRG 5196,411206
#define RTC_TAFCR_TAMP3E 5197,411275
#define RTC_TAFCR_TAMP2TRG 5198,411344
#define RTC_TAFCR_TAMP2E 5199,411413
#define RTC_TAFCR_TAMPIE 5200,411482
#define RTC_TAFCR_TAMP1TRG 5201,411551
#define RTC_TAFCR_TAMP1E 5202,411620
#define RTC_ALRMASSR_MASKSS 5205,411773
#define RTC_ALRMASSR_MASKSS_0 5206,411842
#define RTC_ALRMASSR_MASKSS_1 5207,411911
#define RTC_ALRMASSR_MASKSS_2 5208,411980
#define RTC_ALRMASSR_MASKSS_3 5209,412049
#define RTC_ALRMASSR_SS 5210,412118
#define RTC_ALRMBSSR_MASKSS 5213,412271
#define RTC_ALRMBSSR_MASKSS_0 5214,412340
#define RTC_ALRMBSSR_MASKSS_1 5215,412409
#define RTC_ALRMBSSR_MASKSS_2 5216,412478
#define RTC_ALRMBSSR_MASKSS_3 5217,412547
#define RTC_ALRMBSSR_SS 5218,412616
#define RTC_BKP0R 5221,412769
#define RTC_BKP1R 5224,412922
#define RTC_BKP2R 5227,413075
#define RTC_BKP3R 5230,413228
#define RTC_BKP4R 5233,413381
#define RTC_BKP5R 5236,413534
#define RTC_BKP6R 5239,413687
#define RTC_BKP7R 5242,413840
#define RTC_BKP8R 5245,413993
#define RTC_BKP9R 5248,414146
#define RTC_BKP10R 5251,414299
#define RTC_BKP11R 5254,414452
#define RTC_BKP12R 5257,414605
#define RTC_BKP13R 5260,414758
#define RTC_BKP14R 5263,414911
#define RTC_BKP15R 5266,415064
#define  SPI_CR1_CPHA 5274,415627
#define  SPI_CR1_CPOL 5275,415723
#define  SPI_CR1_MSTR 5276,415822
#define  SPI_CR1_BR 5278,415925
#define  SPI_CR1_BR_0 5279,416042
#define  SPI_CR1_BR_1 5280,416132
#define  SPI_CR1_BR_2 5281,416222
#define  SPI_CR1_SPE 5283,416314
#define  SPI_CR1_LSBFIRST 5284,416409
#define  SPI_CR1_SSI 5285,416506
#define  SPI_CR1_SSM 5286,416612
#define  SPI_CR1_RXONLY 5287,416722
#define  SPI_CR1_CRCL 5288,416819
#define  SPI_CR1_CRCNEXT 5289,416914
#define  SPI_CR1_CRCEN 5290,417016
#define  SPI_CR1_BIDIOE 5291,417132
#define  SPI_CR1_BIDIMODE 5292,417252
#define  SPI_CR2_RXDMAEN 5295,417451
#define  SPI_CR2_TXDMAEN 5296,417556
#define  SPI_CR2_SSOE 5297,417661
#define  SPI_CR2_NSSP 5298,417762
#define  SPI_CR2_FRF 5299,417874
#define  SPI_CR2_ERRIE 5300,417978
#define  SPI_CR2_RXNEIE 5301,418085
#define  SPI_CR2_TXEIE 5302,418206
#define  SPI_CR2_DS 5304,418325
#define  SPI_CR2_DS_0 5305,418427
#define  SPI_CR2_DS_1 5306,418517
#define  SPI_CR2_DS_2 5307,418607
#define  SPI_CR2_DS_3 5308,418697
#define  SPI_CR2_FRXTH 5310,418789
#define  SPI_CR2_LDMARX 5311,418898
#define  SPI_CR2_LDMATX 5312,419014
#define  SPI_SR_RXNE 5315,419217
#define  SPI_SR_TXE 5316,419326
#define  SPI_SR_CRCERR 5317,419432
#define  SPI_SR_MODF 5318,419531
#define  SPI_SR_OVR 5319,419626
#define  SPI_SR_BSY 5320,419723
#define  SPI_SR_FRE 5321,419817
#define  SPI_SR_FRLVL 5322,419923
#define  SPI_SR_FRLVL_0 5323,420028
#define  SPI_SR_FRLVL_1 5324,420118
#define  SPI_SR_FTLVL 5325,420208
#define  SPI_SR_FTLVL_0 5326,420316
#define  SPI_SR_FTLVL_1 5327,420406
#define  SPI_DR_DR 5330,420582
#define  SPI_CRCPR_CRCPOLY 5333,420764
#define  SPI_RXCRCR_RXCRC 5336,420956
#define  SPI_TXCRCR_TXCRC 5339,421140
#define  SPI_I2SCFGR_CHLEN 5342,421324
#define  SPI_I2SCFGR_DATLEN 5344,421459
#define  SPI_I2SCFGR_DATLEN_0 5345,421591
#define  SPI_I2SCFGR_DATLEN_1 5346,421680
#define  SPI_I2SCFGR_CKPOL 5348,421771
#define  SPI_I2SCFGR_I2SSTD 5350,421884
#define  SPI_I2SCFGR_I2SSTD_0 5351,422009
#define  SPI_I2SCFGR_I2SSTD_1 5352,422098
#define  SPI_I2SCFGR_PCMSYNC 5354,422189
#define  SPI_I2SCFGR_I2SCFG 5356,422300
#define  SPI_I2SCFGR_I2SCFG_0 5357,422425
#define  SPI_I2SCFGR_I2SCFG_1 5358,422514
#define  SPI_I2SCFGR_I2SE 5360,422605
#define  SPI_I2SCFGR_I2SMOD 5361,422699
#define  SPI_I2SPR_I2SDIV 5364,422885
#define  SPI_I2SPR_ODD 5365,422989
#define  SPI_I2SPR_MCKOE 5366,423101
#define SYSCFG_CFGR1_MEM_MODE 5374,423705
#define SYSCFG_CFGR1_MEM_MODE_0 5375,423808
#define SYSCFG_CFGR1_MEM_MODE_1 5376,423890
#define SYSCFG_CFGR1_USB_IT_RMP 5377,423972
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5378,424068
#define SYSCFG_CFGR1_DAC_TRIG_RMP 5379,424167
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5380,424261
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5381,424361
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5382,424456
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP 5383,424551
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP 5384,424652
#define SYSCFG_CFGR1_I2C_PB6_FMP 5385,424753
#define SYSCFG_CFGR1_I2C_PB7_FMP 5386,424852
#define SYSCFG_CFGR1_I2C_PB8_FMP 5387,424951
#define SYSCFG_CFGR1_I2C_PB9_FMP 5388,425050
#define SYSCFG_CFGR1_I2C1_FMP 5389,425149
#define SYSCFG_CFGR1_I2C2_FMP 5390,425245
#define SYSCFG_CFGR1_ENCODER_MODE 5391,425341
#define SYSCFG_CFGR1_ENCODER_MODE_0 5392,425430
#define SYSCFG_CFGR1_ENCODER_MODE_1 5393,425521
#define SYSCFG_CFGR1_FPU_IE 5394,425612
#define SYSCFG_CFGR1_FPU_IE_0 5395,425725
#define SYSCFG_CFGR1_FPU_IE_1 5396,425840
#define SYSCFG_CFGR1_FPU_IE_2 5397,425955
#define SYSCFG_CFGR1_FPU_IE_3 5398,426070
#define SYSCFG_CFGR1_FPU_IE_4 5399,426185
#define SYSCFG_CFGR1_FPU_IE_5 5400,426300
#define SYSCFG_RCR_PAGE0 5403,426499
#define SYSCFG_RCR_PAGE1 5404,426600
#define SYSCFG_RCR_PAGE2 5405,426701
#define SYSCFG_RCR_PAGE3 5406,426802
#define SYSCFG_RCR_PAGE4 5407,426903
#define SYSCFG_RCR_PAGE5 5408,427004
#define SYSCFG_RCR_PAGE6 5409,427105
#define SYSCFG_RCR_PAGE7 5410,427206
#define SYSCFG_EXTICR1_EXTI0 5413,427391
#define SYSCFG_EXTICR1_EXTI1 5414,427480
#define SYSCFG_EXTICR1_EXTI2 5415,427569
#define SYSCFG_EXTICR1_EXTI3 5416,427658
#define SYSCFG_EXTICR1_EXTI0_PA 5421,427797
#define SYSCFG_EXTICR1_EXTI0_PB 5422,427875
#define SYSCFG_EXTICR1_EXTI0_PC 5423,427953
#define SYSCFG_EXTICR1_EXTI0_PD 5424,428031
#define SYSCFG_EXTICR1_EXTI0_PE 5425,428109
#define SYSCFG_EXTICR1_EXTI0_PF 5426,428187
#define SYSCFG_EXTICR1_EXTI1_PA 5431,428315
#define SYSCFG_EXTICR1_EXTI1_PB 5432,428393
#define SYSCFG_EXTICR1_EXTI1_PC 5433,428471
#define SYSCFG_EXTICR1_EXTI1_PD 5434,428549
#define SYSCFG_EXTICR1_EXTI1_PE 5435,428627
#define SYSCFG_EXTICR1_EXTI1_PF 5436,428705
#define SYSCFG_EXTICR1_EXTI2_PA 5441,428833
#define SYSCFG_EXTICR1_EXTI2_PB 5442,428911
#define SYSCFG_EXTICR1_EXTI2_PC 5443,428989
#define SYSCFG_EXTICR1_EXTI2_PD 5444,429067
#define SYSCFG_EXTICR1_EXTI2_PE 5445,429145
#define SYSCFG_EXTICR1_EXTI2_PF 5446,429223
#define SYSCFG_EXTICR1_EXTI3_PA 5451,429351
#define SYSCFG_EXTICR1_EXTI3_PB 5452,429429
#define SYSCFG_EXTICR1_EXTI3_PC 5453,429507
#define SYSCFG_EXTICR1_EXTI3_PD 5454,429585
#define SYSCFG_EXTICR1_EXTI3_PE 5455,429663
#define SYSCFG_EXTIRCR_EXTI4 5458,429825
#define SYSCFG_EXTIRCR_EXTI5 5459,429914
#define SYSCFG_EXTIRCR_EXTI6 5460,430003
#define SYSCFG_EXTIRCR_EXTI7 5461,430092
#define SYSCFG_EXTIRCR_EXTI4_PA 5466,430231
#define SYSCFG_EXTIRCR_EXTI4_PB 5467,430309
#define SYSCFG_EXTIRCR_EXTI4_PC 5468,430387
#define SYSCFG_EXTIRCR_EXTI4_PD 5469,430465
#define SYSCFG_EXTIRCR_EXTI4_PE 5470,430543
#define SYSCFG_EXTIRCR_EXTI4_PF 5471,430621
#define SYSCFG_EXTIRCR_EXTI5_PA 5476,430749
#define SYSCFG_EXTIRCR_EXTI5_PB 5477,430827
#define SYSCFG_EXTIRCR_EXTI5_PC 5478,430905
#define SYSCFG_EXTIRCR_EXTI5_PD 5479,430983
#define SYSCFG_EXTIRCR_EXTI5_PE 5480,431061
#define SYSCFG_EXTIRCR_EXTI5_PF 5481,431139
#define SYSCFG_EXTIRCR_EXTI6_PA 5486,431267
#define SYSCFG_EXTIRCR_EXTI6_PB 5487,431345
#define SYSCFG_EXTIRCR_EXTI6_PC 5488,431423
#define SYSCFG_EXTIRCR_EXTI6_PD 5489,431501
#define SYSCFG_EXTIRCR_EXTI6_PE 5490,431579
#define SYSCFG_EXTIRCR_EXTI6_PF 5491,431657
#define SYSCFG_EXTIRCR_EXTI7_PA 5496,431785
#define SYSCFG_EXTIRCR_EXTI7_PB 5497,431863
#define SYSCFG_EXTIRCR_EXTI7_PC 5498,431941
#define SYSCFG_EXTIRCR_EXTI7_PD 5499,432019
#define SYSCFG_EXTIRCR_EXTI7_PE 5500,432097
#define SYSCFG_EXTICR3_EXTI8 5503,432259
#define SYSCFG_EXTICR3_EXTI9 5504,432348
#define SYSCFG_EXTICR3_EXTI10 5505,432437
#define SYSCFG_EXTICR3_EXTI11 5506,432527
#define SYSCFG_EXTICR3_EXTI8_PA 5511,432667
#define SYSCFG_EXTICR3_EXTI8_PB 5512,432745
#define SYSCFG_EXTICR3_EXTI8_PC 5513,432823
#define SYSCFG_EXTICR3_EXTI8_PD 5514,432901
#define SYSCFG_EXTICR3_EXTI8_PE 5515,432979
#define SYSCFG_EXTICR3_EXTI9_PA 5520,433107
#define SYSCFG_EXTICR3_EXTI9_PB 5521,433185
#define SYSCFG_EXTICR3_EXTI9_PC 5522,433263
#define SYSCFG_EXTICR3_EXTI9_PD 5523,433341
#define SYSCFG_EXTICR3_EXTI9_PE 5524,433419
#define SYSCFG_EXTICR3_EXTI9_PF 5525,433497
#define SYSCFG_EXTICR3_EXTI10_PA 5530,433626
#define SYSCFG_EXTICR3_EXTI10_PB 5531,433705
#define SYSCFG_EXTICR3_EXTI10_PC 5532,433784
#define SYSCFG_EXTICR3_EXTI10_PD 5533,433863
#define SYSCFG_EXTICR3_EXTI10_PE 5534,433942
#define SYSCFG_EXTICR3_EXTI10_PF 5535,434021
#define SYSCFG_EXTICR3_EXTI11_PA 5540,434151
#define SYSCFG_EXTICR3_EXTI11_PB 5541,434230
#define SYSCFG_EXTICR3_EXTI11_PC 5542,434309
#define SYSCFG_EXTICR3_EXTI11_PD 5543,434388
#define SYSCFG_EXTICR3_EXTI11_PE 5544,434467
#define SYSCFG_EXTICR4_EXTI12 5547,434632
#define SYSCFG_EXTICR4_EXTI13 5548,434722
#define SYSCFG_EXTICR4_EXTI14 5549,434812
#define SYSCFG_EXTICR4_EXTI15 5550,434902
#define SYSCFG_EXTICR4_EXTI12_PA 5555,435043
#define SYSCFG_EXTICR4_EXTI12_PB 5556,435122
#define SYSCFG_EXTICR4_EXTI12_PC 5557,435201
#define SYSCFG_EXTICR4_EXTI12_PD 5558,435280
#define SYSCFG_EXTICR4_EXTI12_PE 5559,435359
#define SYSCFG_EXTICR4_EXTI13_PA 5564,435489
#define SYSCFG_EXTICR4_EXTI13_PB 5565,435568
#define SYSCFG_EXTICR4_EXTI13_PC 5566,435647
#define SYSCFG_EXTICR4_EXTI13_PD 5567,435726
#define SYSCFG_EXTICR4_EXTI13_PE 5568,435805
#define SYSCFG_EXTICR4_EXTI14_PA 5573,435935
#define SYSCFG_EXTICR4_EXTI14_PB 5574,436014
#define SYSCFG_EXTICR4_EXTI14_PC 5575,436093
#define SYSCFG_EXTICR4_EXTI14_PD 5576,436172
#define SYSCFG_EXTICR4_EXTI14_PE 5577,436251
#define SYSCFG_EXTICR4_EXTI15_PA 5582,436381
#define SYSCFG_EXTICR4_EXTI15_PB 5583,436460
#define SYSCFG_EXTICR4_EXTI15_PC 5584,436539
#define SYSCFG_EXTICR4_EXTI15_PD 5585,436618
#define SYSCFG_EXTICR4_EXTI15_PE 5586,436697
#define SYSCFG_CFGR2_LOCKUP_LOCK 5589,436860
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5590,437083
#define SYSCFG_CFGR2_PVD_LOCK 5591,437247
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5592,437424
#define SYSCFG_CFGR2_SRAM_PE 5593,437545
#define  TIM_CR1_CEN 5602,438143
#define  TIM_CR1_UDIS 5603,438241
#define  TIM_CR1_URS 5604,438339
#define  TIM_CR1_OPM 5605,438444
#define  TIM_CR1_DIR 5606,438542
#define  TIM_CR1_CMS 5608,438637
#define  TIM_CR1_CMS_0 5609,438766
#define  TIM_CR1_CMS_1 5610,438855
#define  TIM_CR1_ARPE 5612,438946
#define  TIM_CR1_CKD 5614,439058
#define  TIM_CR1_CKD_0 5615,439172
#define  TIM_CR1_CKD_1 5616,439261
#define  TIM_CR1_UIFREMAP 5618,439352
#define  TIM_CR2_CCPC 5621,439547
#define  TIM_CR2_CCUS 5622,439668
#define  TIM_CR2_CCDS 5623,439796
#define  TIM_CR2_MMS 5625,439915
#define  TIM_CR2_MMS_0 5626,440040
#define  TIM_CR2_MMS_1 5627,440133
#define  TIM_CR2_MMS_2 5628,440226
#define  TIM_CR2_TI1S 5630,440321
#define  TIM_CR2_OIS1 5631,440422
#define  TIM_CR2_OIS1N 5632,440542
#define  TIM_CR2_OIS2 5633,440663
#define  TIM_CR2_OIS2N 5634,440783
#define  TIM_CR2_OIS3 5635,440904
#define  TIM_CR2_OIS3N 5636,441024
#define  TIM_CR2_OIS4 5637,441145
#define  TIM_CR2_OIS5 5638,441265
#define  TIM_CR2_OIS6 5639,441385
#define  TIM_CR2_MMS2 5641,441507
#define  TIM_CR2_MMS2_0 5642,441632
#define  TIM_CR2_MMS2_1 5643,441725
#define  TIM_CR2_MMS2_2 5644,441818
#define  TIM_CR2_MMS2_3 5645,441911
#define  TIM_SMCR_SMS 5648,442088
#define  TIM_SMCR_SMS_0 5649,442212
#define  TIM_SMCR_SMS_1 5650,442305
#define  TIM_SMCR_SMS_2 5651,442398
#define  TIM_SMCR_SMS_3 5652,442491
#define  TIM_SMCR_OCCS 5654,442586
#define  TIM_SMCR_TS 5656,442698
#define  TIM_SMCR_TS_0 5657,442818
#define  TIM_SMCR_TS_1 5658,442911
#define  TIM_SMCR_TS_2 5659,443004
#define  TIM_SMCR_MSM 5661,443099
#define  TIM_SMCR_ETF 5663,443206
#define  TIM_SMCR_ETF_0 5664,443333
#define  TIM_SMCR_ETF_1 5665,443426
#define  TIM_SMCR_ETF_2 5666,443519
#define  TIM_SMCR_ETF_3 5667,443612
#define  TIM_SMCR_ETPS 5669,443707
#define  TIM_SMCR_ETPS_0 5670,443838
#define  TIM_SMCR_ETPS_1 5671,443931
#define  TIM_SMCR_ECE 5673,444026
#define  TIM_SMCR_ETP 5674,444135
#define  TIM_DIER_UIE 5677,444332
#define  TIM_DIER_CC1IE 5678,444439
#define  TIM_DIER_CC2IE 5679,444557
#define  TIM_DIER_CC3IE 5680,444675
#define  TIM_DIER_CC4IE 5681,444793
#define  TIM_DIER_COMIE 5682,444911
#define  TIM_DIER_TIE 5683,445015
#define  TIM_DIER_BIE 5684,445123
#define  TIM_DIER_UDE 5685,445229
#define  TIM_DIER_CC1DE 5686,445338
#define  TIM_DIER_CC2DE 5687,445458
#define  TIM_DIER_CC3DE 5688,445578
#define  TIM_DIER_CC4DE 5689,445698
#define  TIM_DIER_COMDE 5690,445818
#define  TIM_DIER_TDE 5691,445924
#define  TIM_SR_UIF 5694,446118
#define  TIM_SR_CC1IF 5695,446227
#define  TIM_SR_CC2IF 5696,446347
#define  TIM_SR_CC3IF 5697,446467
#define  TIM_SR_CC4IF 5698,446587
#define  TIM_SR_COMIF 5699,446707
#define  TIM_SR_TIF 5700,446813
#define  TIM_SR_BIF 5701,446923
#define  TIM_SR_B2IF 5702,447031
#define  TIM_SR_CC1OF 5703,447140
#define  TIM_SR_CC2OF 5704,447262
#define  TIM_SR_CC3OF 5705,447384
#define  TIM_SR_CC4OF 5706,447506
#define  TIM_SR_CC5IF 5707,447628
#define  TIM_SR_CC6IF 5708,447748
#define  TIM_EGR_UG 5712,447954
#define  TIM_EGR_CC1G 5713,448058
#define  TIM_EGR_CC2G 5714,448173
#define  TIM_EGR_CC3G 5715,448288
#define  TIM_EGR_CC4G 5716,448403
#define  TIM_EGR_COMG 5717,448518
#define  TIM_EGR_TG 5718,448646
#define  TIM_EGR_BG 5719,448751
#define  TIM_EGR_B2G 5720,448854
#define  TIM_CCMR1_CC1S 5724,449043
#define  TIM_CCMR1_CC1S_0 5725,449175
#define  TIM_CCMR1_CC1S_1 5726,449268
#define  TIM_CCMR1_OC1FE 5728,449363
#define  TIM_CCMR1_OC1PE 5729,449479
#define  TIM_CCMR1_OC1M 5731,449600
#define  TIM_CCMR1_OC1M_0 5732,449726
#define  TIM_CCMR1_OC1M_1 5733,449819
#define  TIM_CCMR1_OC1M_2 5734,449912
#define  TIM_CCMR1_OC1M_3 5735,450005
#define  TIM_CCMR1_OC1CE 5737,450100
#define  TIM_CCMR1_CC2S 5739,450218
#define  TIM_CCMR1_CC2S_0 5740,450350
#define  TIM_CCMR1_CC2S_1 5741,450443
#define  TIM_CCMR1_OC2FE 5743,450538
#define  TIM_CCMR1_OC2PE 5744,450654
#define  TIM_CCMR1_OC2M 5746,450775
#define  TIM_CCMR1_OC2M_0 5747,450901
#define  TIM_CCMR1_OC2M_1 5748,450994
#define  TIM_CCMR1_OC2M_2 5749,451087
#define  TIM_CCMR1_OC2M_3 5750,451180
#define  TIM_CCMR1_OC2CE 5752,451275
#define  TIM_CCMR1_IC1PSC 5756,451478
#define  TIM_CCMR1_IC1PSC_0 5757,451610
#define  TIM_CCMR1_IC1PSC_1 5758,451703
#define  TIM_CCMR1_IC1F 5760,451798
#define  TIM_CCMR1_IC1F_0 5761,451925
#define  TIM_CCMR1_IC1F_1 5762,452018
#define  TIM_CCMR1_IC1F_2 5763,452111
#define  TIM_CCMR1_IC1F_3 5764,452204
#define  TIM_CCMR1_IC2PSC 5766,452299
#define  TIM_CCMR1_IC2PSC_0 5767,452431
#define  TIM_CCMR1_IC2PSC_1 5768,452524
#define  TIM_CCMR1_IC2F 5770,452619
#define  TIM_CCMR1_IC2F_0 5771,452746
#define  TIM_CCMR1_IC2F_1 5772,452839
#define  TIM_CCMR1_IC2F_2 5773,452932
#define  TIM_CCMR1_IC2F_3 5774,453025
#define  TIM_CCMR2_CC3S 5777,453202
#define  TIM_CCMR2_CC3S_0 5778,453334
#define  TIM_CCMR2_CC3S_1 5779,453427
#define  TIM_CCMR2_OC3FE 5781,453522
#define  TIM_CCMR2_OC3PE 5782,453638
#define  TIM_CCMR2_OC3M 5784,453759
#define  TIM_CCMR2_OC3M_0 5785,453885
#define  TIM_CCMR2_OC3M_1 5786,453978
#define  TIM_CCMR2_OC3M_2 5787,454071
#define  TIM_CCMR2_OC3M_3 5788,454164
#define  TIM_CCMR2_OC3CE 5790,454259
#define  TIM_CCMR2_CC4S 5792,454378
#define  TIM_CCMR2_CC4S_0 5793,454510
#define  TIM_CCMR2_CC4S_1 5794,454603
#define  TIM_CCMR2_OC4FE 5796,454698
#define  TIM_CCMR2_OC4PE 5797,454814
#define  TIM_CCMR2_OC4M 5799,454935
#define  TIM_CCMR2_OC4M_0 5800,455061
#define  TIM_CCMR2_OC4M_1 5801,455154
#define  TIM_CCMR2_OC4M_2 5802,455247
#define  TIM_CCMR2_OC4M_3 5803,455340
#define  TIM_CCMR2_OC4CE 5805,455435
#define  TIM_CCMR2_IC3PSC 5809,455638
#define  TIM_CCMR2_IC3PSC_0 5810,455770
#define  TIM_CCMR2_IC3PSC_1 5811,455863
#define  TIM_CCMR2_IC3F 5813,455958
#define  TIM_CCMR2_IC3F_0 5814,456085
#define  TIM_CCMR2_IC3F_1 5815,456178
#define  TIM_CCMR2_IC3F_2 5816,456271
#define  TIM_CCMR2_IC3F_3 5817,456364
#define  TIM_CCMR2_IC4PSC 5819,456459
#define  TIM_CCMR2_IC4PSC_0 5820,456591
#define  TIM_CCMR2_IC4PSC_1 5821,456684
#define  TIM_CCMR2_IC4F 5823,456779
#define  TIM_CCMR2_IC4F_0 5824,456906
#define  TIM_CCMR2_IC4F_1 5825,456999
#define  TIM_CCMR2_IC4F_2 5826,457092
#define  TIM_CCMR2_IC4F_3 5827,457185
#define  TIM_CCER_CC1E 5830,457362
#define  TIM_CCER_CC1P 5831,457481
#define  TIM_CCER_CC1NE 5832,457602
#define  TIM_CCER_CC1NP 5833,457735
#define  TIM_CCER_CC2E 5834,457870
#define  TIM_CCER_CC2P 5835,457989
#define  TIM_CCER_CC2NE 5836,458110
#define  TIM_CCER_CC2NP 5837,458243
#define  TIM_CCER_CC3E 5838,458378
#define  TIM_CCER_CC3P 5839,458497
#define  TIM_CCER_CC3NE 5840,458618
#define  TIM_CCER_CC3NP 5841,458751
#define  TIM_CCER_CC4E 5842,458886
#define  TIM_CCER_CC4P 5843,459005
#define  TIM_CCER_CC4NP 5844,459126
#define  TIM_CCER_CC5E 5845,459261
#define  TIM_CCER_CC5P 5846,459380
#define  TIM_CCER_CC6E 5847,459501
#define  TIM_CCER_CC6P 5848,459620
#define  TIM_CNT_CNT 5850,459823
#define  TIM_CNT_UIFCPY 5851,459924
#define  TIM_PSC_PSC 5853,460148
#define  TIM_ARR_ARR 5856,460331
#define  TIM_RCR_REP 5859,460527
#define  TIM_CCR1_CCR1 5862,460719
#define  TIM_CCR2_CCR2 5865,460910
#define  TIM_CCR3_CCR3 5868,461101
#define  TIM_CCR4_CCR4 5871,461292
#define  TIM_CCR5_CCR5 5874,461483
#define  TIM_CCR5_GC5C1 5875,461590
#define  TIM_CCR5_GC5C2 5876,461703
#define  TIM_CCR5_GC5C3 5877,461816
#define  TIM_CCR6_CCR6 5880,462013
#define  TIM_BDTR_DTG 5883,462204
#define  TIM_BDTR_DTG_0 5884,462334
#define  TIM_BDTR_DTG_1 5885,462427
#define  TIM_BDTR_DTG_2 5886,462520
#define  TIM_BDTR_DTG_3 5887,462613
#define  TIM_BDTR_DTG_4 5888,462706
#define  TIM_BDTR_DTG_5 5889,462799
#define  TIM_BDTR_DTG_6 5890,462892
#define  TIM_BDTR_DTG_7 5891,462985
#define  TIM_BDTR_LOCK 5893,463080
#define  TIM_BDTR_LOCK_0 5894,463203
#define  TIM_BDTR_LOCK_1 5895,463296
#define  TIM_BDTR_OSSI 5897,463391
#define  TIM_BDTR_OSSR 5898,463512
#define  TIM_BDTR_BKE 5899,463632
#define  TIM_BDTR_BKP 5900,463743
#define  TIM_BDTR_AOE 5901,463856
#define  TIM_BDTR_MOE 5902,463967
#define  TIM_BDTR_BKF 5904,464075
#define  TIM_BDTR_BK2F 5905,464186
#define  TIM_BDTR_BK2E 5907,464299
#define  TIM_BDTR_BK2P 5908,464410
#define  TIM_DCR_DBA 5911,464607
#define  TIM_DCR_DBA_0 5912,464723
#define  TIM_DCR_DBA_1 5913,464812
#define  TIM_DCR_DBA_2 5914,464901
#define  TIM_DCR_DBA_3 5915,464990
#define  TIM_DCR_DBA_4 5916,465079
#define  TIM_DCR_DBL 5918,465170
#define  TIM_DCR_DBL_0 5919,465286
#define  TIM_DCR_DBL_1 5920,465375
#define  TIM_DCR_DBL_2 5921,465464
#define  TIM_DCR_DBL_3 5922,465553
#define  TIM_DCR_DBL_4 5923,465642
#define  TIM_DMAR_DMAB 5926,465815
#define TIM16_OR_TI1_RMP 5929,466016
#define TIM16_OR_TI1_RMP_0 5930,466139
#define TIM16_OR_TI1_RMP_1 5931,466228
#define TIM1_OR_ETR_RMP 5934,466402
#define TIM1_OR_ETR_RMP_0 5935,466520
#define TIM1_OR_ETR_RMP_1 5936,466609
#define TIM1_OR_ETR_RMP_2 5937,466698
#define TIM1_OR_ETR_RMP_3 5938,466787
#define TIM8_OR_ETR_RMP 5941,466961
#define TIM8_OR_ETR_RMP_0 5942,467079
#define TIM8_OR_ETR_RMP_1 5943,467168
#define TIM8_OR_ETR_RMP_2 5944,467257
#define TIM8_OR_ETR_RMP_3 5945,467346
#define  TIM_CCMR3_OC5FE 5948,467519
#define  TIM_CCMR3_OC5PE 5949,467635
#define  TIM_CCMR3_OC5M 5951,467756
#define  TIM_CCMR3_OC5M_0 5952,467882
#define  TIM_CCMR3_OC5M_1 5953,467975
#define  TIM_CCMR3_OC5M_2 5954,468068
#define  TIM_CCMR3_OC5M_3 5955,468161
#define  TIM_CCMR3_OC5CE 5957,468256
#define  TIM_CCMR3_OC6FE 5959,468375
#define  TIM_CCMR3_OC6PE 5960,468491
#define  TIM_CCMR3_OC6M 5962,468612
#define  TIM_CCMR3_OC6M_0 5963,468738
#define  TIM_CCMR3_OC6M_1 5964,468831
#define  TIM_CCMR3_OC6M_2 5965,468924
#define  TIM_CCMR3_OC6M_3 5966,469017
#define  TIM_CCMR3_OC6CE 5968,469112
#define  USART_CR1_UE 5976,469723
#define  USART_CR1_UESM 5977,469824
#define  USART_CR1_RE 5978,469938
#define  USART_CR1_TE 5979,470042
#define  USART_CR1_IDLEIE 5980,470149
#define  USART_CR1_RXNEIE 5981,470259
#define  USART_CR1_TCIE 5982,470369
#define  USART_CR1_TXEIE 5983,470496
#define  USART_CR1_PEIE 5984,470605
#define  USART_CR1_PS 5985,470713
#define  USART_CR1_PCE 5986,470818
#define  USART_CR1_WAKE 5987,470928
#define  USART_CR1_M 5988,471039
#define  USART_CR1_MME 5989,471139
#define  USART_CR1_CMIE 5990,471244
#define  USART_CR1_OVER8 5991,471365
#define  USART_CR1_DEDT 5992,471490
#define  USART_CR1_DEDT_0 5993,471626
#define  USART_CR1_DEDT_1 5994,471720
#define  USART_CR1_DEDT_2 5995,471814
#define  USART_CR1_DEDT_3 5996,471908
#define  USART_CR1_DEDT_4 5997,472002
#define  USART_CR1_DEAT 5998,472096
#define  USART_CR1_DEAT_0 5999,472230
#define  USART_CR1_DEAT_1 6000,472324
#define  USART_CR1_DEAT_2 6001,472418
#define  USART_CR1_DEAT_3 6002,472512
#define  USART_CR1_DEAT_4 6003,472606
#define  USART_CR1_RTOIE 6004,472700
#define  USART_CR1_EOBIE 6005,472822
#define  USART_CR2_ADDM7 6008,473024
#define  USART_CR2_LBDL 6009,473145
#define  USART_CR2_LBDIE 6010,473260
#define  USART_CR2_LBCL 6011,473385
#define  USART_CR2_CPHA 6012,473494
#define  USART_CR2_CPOL 6013,473594
#define  USART_CR2_CLKEN 6014,473697
#define  USART_CR2_STOP 6015,473798
#define  USART_CR2_STOP_0 6016,473913
#define  USART_CR2_STOP_1 6017,474007
#define  USART_CR2_LINEN 6018,474101
#define  USART_CR2_SWAP 6019,474205
#define  USART_CR2_RXINV 6020,474309
#define  USART_CR2_TXINV 6021,474427
#define  USART_CR2_DATAINV 6022,474545
#define  USART_CR2_MSBFIRST 6023,474655
#define  USART_CR2_ABREN 6024,474770
#define  USART_CR2_ABRMODE 6025,474879
#define  USART_CR2_ABRMODE_0 6026,475006
#define  USART_CR2_ABRMODE_1 6027,475100
#define  USART_CR2_RTOEN 6028,475194
#define  USART_CR2_ADD 6029,475307
#define  USART_CR3_EIE 6032,475505
#define  USART_CR3_IREN 6033,475616
#define  USART_CR3_IRLP 6034,475721
#define  USART_CR3_HDSEL 6035,475824
#define  USART_CR3_NACK 6036,475934
#define  USART_CR3_SCEN 6037,476044
#define  USART_CR3_DMAR 6038,476154
#define  USART_CR3_DMAT 6039,476262
#define  USART_CR3_RTSE 6040,476373
#define  USART_CR3_CTSE 6041,476472
#define  USART_CR3_CTSIE 6042,476571
#define  USART_CR3_ONEBIT 6043,476680
#define  USART_CR3_OVRDIS 6044,476797
#define  USART_CR3_DDRE 6045,476901
#define  USART_CR3_DEM 6046,477020
#define  USART_CR3_DEP 6047,477127
#define  USART_CR3_SCARCNT 6048,477248
#define  USART_CR3_SCARCNT_0 6049,477383
#define  USART_CR3_SCARCNT_1 6050,477477
#define  USART_CR3_SCARCNT_2 6051,477571
#define  USART_CR3_WUS 6052,477665
#define  USART_CR3_WUS_0 6053,477802
#define  USART_CR3_WUS_1 6054,477896
#define  USART_CR3_WUFIE 6055,477990
#define  USART_BRR_DIV_FRACTION 6058,478187
#define  USART_BRR_DIV_MANTISSA 6059,478296
#define  USART_GTPR_PSC 6062,478489
#define  USART_GTPR_GT 6063,478609
#define  USART_RTOR_RTO 6067,478815
#define  USART_RTOR_BLEN 6068,478927
#define  USART_RQR_ABRRQ 6071,479112
#define  USART_RQR_SBKRQ 6072,479223
#define  USART_RQR_MMRQ 6073,479330
#define  USART_RQR_RXFRQ 6074,479436
#define  USART_RQR_TXFRQ 6075,479551
#define  USART_ISR_PE 6078,479751
#define  USART_ISR_FE 6079,479852
#define  USART_ISR_NE 6080,479954
#define  USART_ISR_ORE 6081,480062
#define  USART_ISR_IDLE 6082,480164
#define  USART_ISR_RXNE 6083,480271
#define  USART_ISR_TC 6084,480388
#define  USART_ISR_TXE 6085,480498
#define  USART_ISR_LBD 6086,480615
#define  USART_ISR_CTSIF 6087,480728
#define  USART_ISR_CTS 6088,480835
#define  USART_ISR_RTOF 6089,480932
#define  USART_ISR_EOBF 6090,481038
#define  USART_ISR_ABRE 6091,481144
#define  USART_ISR_ABRF 6092,481253
#define  USART_ISR_BUSY 6093,481361
#define  USART_ISR_CMF 6094,481459
#define  USART_ISR_SBKF 6095,481568
#define  USART_ISR_RWU 6096,481672
#define  USART_ISR_WUF 6097,481796
#define  USART_ISR_TEACK 6098,481912
#define  USART_ISR_REACK 6099,482033
#define  USART_ICR_PECF 6102,482237
#define  USART_ICR_FECF 6103,482349
#define  USART_ICR_NCF 6104,482462
#define  USART_ICR_ORECF 6105,482576
#define  USART_ICR_IDLECF 6106,482689
#define  USART_ICR_TCCF 6107,482807
#define  USART_ICR_LBDCF 6108,482928
#define  USART_ICR_CTSCF 6109,483047
#define  USART_ICR_RTOCF 6110,483160
#define  USART_ICR_EOBCF 6111,483277
#define  USART_ICR_CMCF 6112,483389
#define  USART_ICR_WUCF 6113,483504
#define  USART_RDR_RDR 6116,483710
#define  USART_TDR_TDR 6119,483917
#define  WWDG_CR_T 6127,484535
#define  WWDG_CR_T0 6128,484659
#define  WWDG_CR_T1 6129,484748
#define  WWDG_CR_T2 6130,484837
#define  WWDG_CR_T3 6131,484926
#define  WWDG_CR_T4 6132,485015
#define  WWDG_CR_T5 6133,485104
#define  WWDG_CR_T6 6134,485193
#define  WWDG_CR_WDGA 6136,485284
#define  WWDG_CFR_W 6139,485466
#define  WWDG_CFR_W0 6140,485582
#define  WWDG_CFR_W1 6141,485671
#define  WWDG_CFR_W2 6142,485760
#define  WWDG_CFR_W3 6143,485849
#define  WWDG_CFR_W4 6144,485938
#define  WWDG_CFR_W5 6145,486027
#define  WWDG_CFR_W6 6146,486116
#define  WWDG_CFR_WDGTB 6148,486207
#define  WWDG_CFR_WDGTB0 6149,486319
#define  WWDG_CFR_WDGTB1 6150,486408
#define  WWDG_CFR_EWI 6152,486499
#define  WWDG_SR_EWIF 6155,486689
#define SET_BIT(6173,486991
#define CLEAR_BIT(6175,487041
#define READ_BIT(6177,487092
#define CLEAR_REG(6179,487141
#define WRITE_REG(6181,487190
#define READ_REG(6183,487239
#define MODIFY_REG(6185,487280

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Include/system_stm32f30x.h,37
#define __SYSTEM_STM32F30X_H40,1352

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c,221
#define VECT_TAB_OFFSET 121,5783
  uint32_t SystemCoreClock 139,6107
  __I uint8_t AHBPrescTable[AHBPrescTable141,6149
void SystemInit(168,6667
void SystemCoreClockUpdate 247,9910
static void SetSysClock(299,11732

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmInstr.h,2282
#define __CORE_CMINSTR_H25,1030
#define __NOP 46,1630
#define __WFI 54,1837
#define __WFE 62,2066
#define __SEV 69,2235
#define __ISB(78,2553
#define __DSB(86,2812
#define __DMB(94,3064
#define __REV 104,3319
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(114,3581
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(128,3960
#define __ROR 143,4418
#define __RBIT 155,4702
#define __LDREXB(165,4967
#define __LDREXH(175,5250
#define __LDREXW(185,5533
#define __STREXB(197,5891
#define __STREXH(209,6244
#define __STREXW(221,6597
#define __CLREX 229,6785
#define __SSAT 240,7072
#define __USAT 251,7363
#define __CLZ 261,7646
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(286,8285
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(297,8545
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(308,8827
__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(318,9049
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(330,9420
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(341,9727
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(352,10027
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(365,10330
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(381,10738
__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(397,11189
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(414,11719
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(431,12137
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(447,12551
__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(463,12977
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(479,13406
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(497,13908
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(515,14444
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(533,14982
__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(547,15354
#define __SSAT(561,15696
#define __USAT(577,16128
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(592,16552

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4.h,27423
#define __CORE_CM4_H_GENERIC32,1199
#define __CM4_CMSIS_VERSION_MAIN 56,2080
#define __CM4_CMSIS_VERSION_SUB 57,2197
#define __CM4_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
      #define __FPU_USED 95,4348
      #define __FPU_USED 98,4497
    #define __FPU_USED 101,4552
      #define __FPU_USED 107,4684
      #define __FPU_USED 110,4833
    #define __FPU_USED 113,4888
      #define __FPU_USED 119,5028
      #define __FPU_USED 122,5177
    #define __FPU_USED 125,5232
      #define __FPU_USED 131,5388
      #define __FPU_USED 134,5537
    #define __FPU_USED 137,5592
    #define __FPU_USED 142,5725
#define __CORE_CM4_H_DEPENDANT155,6251
    #define __CM4_REV 160,6387
    #define __FPU_PRESENT 165,6544
    #define __MPU_PRESENT 170,6702
    #define __NVIC_PRIO_BITS 175,6863
    #define __Vendor_SysTickConfig 180,7033
  #define   __I 194,7517
  #define   __I 196,7622
#define     __O 198,7728
#define     __IO 199,7826
    uint32_t _reserved0:_reserved0233,8807
    uint32_t _reserved0:_reserved0235,8912
    uint32_t GE:GE236,9010
    uint32_t _reserved1:_reserved1237,9108
    uint32_t Q:Q239,9214
    uint32_t V:V240,9312
    uint32_t C:C241,9410
    uint32_t Z:Z242,9508
    uint32_t N:N243,9606
  } b;244,9704
  uint32_t w;245,9802
} APSR_Type;246,9900
    uint32_t ISR:ISR255,10036
    uint32_t _reserved0:_reserved0256,10134
  } b;257,10232
  uint32_t w;258,10330
} IPSR_Type;259,10428
    uint32_t ISR:ISR268,10571
    uint32_t _reserved0:_reserved0270,10695
    uint32_t _reserved0:_reserved0272,10800
    uint32_t GE:GE273,10898
    uint32_t _reserved1:_reserved1274,10996
    uint32_t T:T276,11102
    uint32_t IT:IT277,11200
    uint32_t Q:Q278,11298
    uint32_t V:V279,11396
    uint32_t C:C280,11494
    uint32_t Z:Z281,11592
    uint32_t N:N282,11690
  } b;283,11788
  uint32_t w;284,11886
} xPSR_Type;285,11984
    uint32_t nPRIV:nPRIV294,12107
    uint32_t SPSEL:SPSEL295,12205
    uint32_t FPCA:FPCA296,12303
    uint32_t _reserved0:_reserved0297,12401
  } b;298,12499
  uint32_t w;299,12597
} CONTROL_Type;300,12695
  __IO uint32_t ISER[ISER315,13042
       uint32_t RESERVED0[RESERVED0316,13153
  __IO uint32_t ICER[ICER317,13185
       uint32_t RSERVED1[RSERVED1318,13296
  __IO uint32_t ISPR[ISPR319,13327
       uint32_t RESERVED2[RESERVED2320,13438
  __IO uint32_t ICPR[ICPR321,13470
       uint32_t RESERVED3[RESERVED3322,13581
  __IO uint32_t IABR[IABR323,13613
       uint32_t RESERVED4[RESERVED4324,13724
  __IO uint8_t  IP[IP325,13756
       uint32_t RESERVED5[RESERVED5326,13867
  __O  uint32_t STIR;327,13900
}  NVIC_Type;328,14011
#define NVIC_STIR_INTID_Pos 331,14085
#define NVIC_STIR_INTID_Msk 332,14208
  __I  uint32_t CPUID;347,14637
  __IO uint32_t ICSR;348,14762
  __IO uint32_t VTOR;349,14887
  __IO uint32_t AIRCR;350,15012
  __IO uint32_t SCR;351,15137
  __IO uint32_t CCR;352,15262
  __IO uint8_t  SHP[SHP353,15387
  __IO uint32_t SHCSR;354,15512
  __IO uint32_t CFSR;355,15637
  __IO uint32_t HFSR;356,15762
  __IO uint32_t DFSR;357,15887
  __IO uint32_t MMFAR;358,16012
  __IO uint32_t BFAR;359,16137
  __IO uint32_t AFSR;360,16262
  __I  uint32_t PFR[PFR361,16387
  __I  uint32_t DFR;362,16512
  __I  uint32_t ADR;363,16637
  __I  uint32_t MMFR[MMFR364,16762
  __I  uint32_t ISAR[ISAR365,16887
       uint32_t RESERVED0[RESERVED0366,17012
  __IO uint32_t CPACR;367,17043
} SCB_Type;368,17168
#define SCB_CPUID_IMPLEMENTER_Pos 371,17221
#define SCB_CPUID_IMPLEMENTER_Msk 372,17352
#define SCB_CPUID_VARIANT_Pos 374,17481
#define SCB_CPUID_VARIANT_Msk 375,17608
#define SCB_CPUID_ARCHITECTURE_Pos 377,17733
#define SCB_CPUID_ARCHITECTURE_Msk 378,17865
#define SCB_CPUID_PARTNO_Pos 380,17995
#define SCB_CPUID_PARTNO_Msk 381,18121
#define SCB_CPUID_REVISION_Pos 383,18245
#define SCB_CPUID_REVISION_Msk 384,18373
#define SCB_ICSR_NMIPENDSET_Pos 387,18555
#define SCB_ICSR_NMIPENDSET_Msk 388,18684
#define SCB_ICSR_PENDSVSET_Pos 390,18811
#define SCB_ICSR_PENDSVSET_Msk 391,18939
#define SCB_ICSR_PENDSVCLR_Pos 393,19065
#define SCB_ICSR_PENDSVCLR_Msk 394,19193
#define SCB_ICSR_PENDSTSET_Pos 396,19319
#define SCB_ICSR_PENDSTSET_Msk 397,19447
#define SCB_ICSR_PENDSTCLR_Pos 399,19573
#define SCB_ICSR_PENDSTCLR_Msk 400,19701
#define SCB_ICSR_ISRPREEMPT_Pos 402,19827
#define SCB_ICSR_ISRPREEMPT_Msk 403,19956
#define SCB_ICSR_ISRPENDING_Pos 405,20083
#define SCB_ICSR_ISRPENDING_Msk 406,20212
#define SCB_ICSR_VECTPENDING_Pos 408,20339
#define SCB_ICSR_VECTPENDING_Msk 409,20469
#define SCB_ICSR_RETTOBASE_Pos 411,20597
#define SCB_ICSR_RETTOBASE_Msk 412,20725
#define SCB_ICSR_VECTACTIVE_Pos 414,20851
#define SCB_ICSR_VECTACTIVE_Msk 415,20980
#define SCB_VTOR_TBLOFF_Pos 418,21159
#define SCB_VTOR_TBLOFF_Msk 419,21284
#define SCB_AIRCR_VECTKEY_Pos 422,21479
#define SCB_AIRCR_VECTKEY_Msk 423,21606
#define SCB_AIRCR_VECTKEYSTAT_Pos 425,21731
#define SCB_AIRCR_VECTKEYSTAT_Msk 426,21862
#define SCB_AIRCR_ENDIANESS_Pos 428,21991
#define SCB_AIRCR_ENDIANESS_Msk 429,22120
#define SCB_AIRCR_PRIGROUP_Pos 431,22247
#define SCB_AIRCR_PRIGROUP_Msk 432,22375
#define SCB_AIRCR_SYSRESETREQ_Pos 434,22501
#define SCB_AIRCR_SYSRESETREQ_Msk 435,22632
#define SCB_AIRCR_VECTCLRACTIVE_Pos 437,22761
#define SCB_AIRCR_VECTCLRACTIVE_Msk 438,22894
#define SCB_AIRCR_VECTRESET_Pos 440,23025
#define SCB_AIRCR_VECTRESET_Msk 441,23154
#define SCB_SCR_SEVONPEND_Pos 444,23328
#define SCB_SCR_SEVONPEND_Msk 445,23455
#define SCB_SCR_SLEEPDEEP_Pos 447,23580
#define SCB_SCR_SLEEPDEEP_Msk 448,23707
#define SCB_SCR_SLEEPONEXIT_Pos 450,23832
#define SCB_SCR_SLEEPONEXIT_Msk 451,23961
#define SCB_CCR_STKALIGN_Pos 454,24142
#define SCB_CCR_STKALIGN_Msk 455,24268
#define SCB_CCR_BFHFNMIGN_Pos 457,24392
#define SCB_CCR_BFHFNMIGN_Msk 458,24519
#define SCB_CCR_DIV_0_TRP_Pos 460,24644
#define SCB_CCR_DIV_0_TRP_Msk 461,24771
#define SCB_CCR_UNALIGN_TRP_Pos 463,24896
#define SCB_CCR_UNALIGN_TRP_Msk 464,25025
#define SCB_CCR_USERSETMPEND_Pos 466,25152
#define SCB_CCR_USERSETMPEND_Msk 467,25282
#define SCB_CCR_NONBASETHRDENA_Pos 469,25410
#define SCB_CCR_NONBASETHRDENA_Msk 470,25542
#define SCB_SHCSR_USGFAULTENA_Pos 473,25737
#define SCB_SHCSR_USGFAULTENA_Msk 474,25868
#define SCB_SHCSR_BUSFAULTENA_Pos 476,25997
#define SCB_SHCSR_BUSFAULTENA_Msk 477,26128
#define SCB_SHCSR_MEMFAULTENA_Pos 479,26257
#define SCB_SHCSR_MEMFAULTENA_Msk 480,26388
#define SCB_SHCSR_SVCALLPENDED_Pos 482,26517
#define SCB_SHCSR_SVCALLPENDED_Msk 483,26649
#define SCB_SHCSR_BUSFAULTPENDED_Pos 485,26779
#define SCB_SHCSR_BUSFAULTPENDED_Msk 486,26913
#define SCB_SHCSR_MEMFAULTPENDED_Pos 488,27045
#define SCB_SHCSR_MEMFAULTPENDED_Msk 489,27179
#define SCB_SHCSR_USGFAULTPENDED_Pos 491,27311
#define SCB_SHCSR_USGFAULTPENDED_Msk 492,27445
#define SCB_SHCSR_SYSTICKACT_Pos 494,27577
#define SCB_SHCSR_SYSTICKACT_Msk 495,27707
#define SCB_SHCSR_PENDSVACT_Pos 497,27835
#define SCB_SHCSR_PENDSVACT_Msk 498,27964
#define SCB_SHCSR_MONITORACT_Pos 500,28091
#define SCB_SHCSR_MONITORACT_Msk 501,28221
#define SCB_SHCSR_SVCALLACT_Pos 503,28349
#define SCB_SHCSR_SVCALLACT_Msk 504,28478
#define SCB_SHCSR_USGFAULTACT_Pos 506,28605
#define SCB_SHCSR_USGFAULTACT_Msk 507,28736
#define SCB_SHCSR_BUSFAULTACT_Pos 509,28865
#define SCB_SHCSR_BUSFAULTACT_Msk 510,28996
#define SCB_SHCSR_MEMFAULTACT_Pos 512,29125
#define SCB_SHCSR_MEMFAULTACT_Msk 513,29256
#define SCB_CFSR_USGFAULTSR_Pos 516,29444
#define SCB_CFSR_USGFAULTSR_Msk 517,29590
#define SCB_CFSR_BUSFAULTSR_Pos 519,29734
#define SCB_CFSR_BUSFAULTSR_Msk 520,29878
#define SCB_CFSR_MEMFAULTSR_Pos 522,30020
#define SCB_CFSR_MEMFAULTSR_Msk 523,30174
#define SCB_HFSR_DEBUGEVT_Pos 526,30377
#define SCB_HFSR_DEBUGEVT_Msk 527,30504
#define SCB_HFSR_FORCED_Pos 529,30629
#define SCB_HFSR_FORCED_Msk 530,30754
#define SCB_HFSR_VECTTBL_Pos 532,30877
#define SCB_HFSR_VECTTBL_Msk 533,31003
#define SCB_DFSR_EXTERNAL_Pos 536,31178
#define SCB_DFSR_EXTERNAL_Msk 537,31305
#define SCB_DFSR_VCATCH_Pos 539,31430
#define SCB_DFSR_VCATCH_Msk 540,31555
#define SCB_DFSR_DWTTRAP_Pos 542,31678
#define SCB_DFSR_DWTTRAP_Msk 543,31804
#define SCB_DFSR_BKPT_Pos 545,31928
#define SCB_DFSR_BKPT_Msk 546,32051
#define SCB_DFSR_HALTED_Pos 548,32172
#define SCB_DFSR_HALTED_Msk 549,32297
       uint32_t RESERVED0[RESERVED0564,32769
  __I  uint32_t ICTR;565,32800
  __IO uint32_t ACTLR;566,32911
} SCnSCB_Type;567,33022
#define SCnSCB_ICTR_INTLINESNUM_Pos 570,33094
#define SCnSCB_ICTR_INTLINESNUM_Msk 571,33217
#define SCnSCB_ACTLR_DISOOFP_Pos 574,33384
#define SCnSCB_ACTLR_DISOOFP_Msk 575,33504
#define SCnSCB_ACTLR_DISFPCA_Pos 577,33622
#define SCnSCB_ACTLR_DISFPCA_Msk 578,33742
#define SCnSCB_ACTLR_DISFOLD_Pos 580,33860
#define SCnSCB_ACTLR_DISFOLD_Msk 581,33980
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 583,34098
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 584,34221
#define SCnSCB_ACTLR_DISMCYCINT_Pos 586,34342
#define SCnSCB_ACTLR_DISMCYCINT_Msk 587,34465
  __IO uint32_t CTRL;602,34892
  __IO uint32_t LOAD;603,34999
  __IO uint32_t VAL;604,35106
  __I  uint32_t CALIB;605,35213
} SysTick_Type;606,35320
#define SysTick_CTRL_COUNTFLAG_Pos 609,35392
#define SysTick_CTRL_COUNTFLAG_Msk 610,35524
#define SysTick_CTRL_CLKSOURCE_Pos 612,35654
#define SysTick_CTRL_CLKSOURCE_Msk 613,35786
#define SysTick_CTRL_TICKINT_Pos 615,35916
#define SysTick_CTRL_TICKINT_Msk 616,36046
#define SysTick_CTRL_ENABLE_Pos 618,36174
#define SysTick_CTRL_ENABLE_Msk 619,36303
#define SysTick_LOAD_RELOAD_Pos 622,36473
#define SysTick_LOAD_RELOAD_Msk 623,36602
#define SysTick_VAL_CURRENT_Pos 626,36773
#define SysTick_VAL_CURRENT_Msk 627,36902
#define SysTick_CALIB_NOREF_Pos 630,37077
#define SysTick_CALIB_NOREF_Msk 631,37206
#define SysTick_CALIB_SKEW_Pos 633,37333
#define SysTick_CALIB_SKEW_Msk 634,37461
#define SysTick_CALIB_TENMS_Pos 636,37587
#define SysTick_CALIB_TENMS_Msk 637,37716
    __O  uint8_t    u8;654,38211
    __O  uint16_t   u16;655,38324
    __O  uint32_t   u32;656,38437
  }  PORT 657,38550
       uint32_t RESERVED0[RESERVED0658,38663
  __IO uint32_t TER;659,38696
       uint32_t RESERVED1[RESERVED1660,38809
  __IO uint32_t TPR;661,38841
       uint32_t RESERVED2[RESERVED2662,38954
  __IO uint32_t TCR;663,38986
} ITM_Type;664,39099
#define ITM_TPR_PRIVMASK_Pos 667,39162
#define ITM_TPR_PRIVMASK_Msk 668,39285
#define ITM_TCR_BUSY_Pos 671,39452
#define ITM_TCR_BUSY_Msk 672,39571
#define ITM_TCR_TraceBusID_Pos 674,39688
#define ITM_TCR_TraceBusID_Msk 675,39808
#define ITM_TCR_GTSFREQ_Pos 677,39926
#define ITM_TCR_GTSFREQ_Msk 678,40067
#define ITM_TCR_TSPrescale_Pos 680,40206
#define ITM_TCR_TSPrescale_Msk 681,40331
#define ITM_TCR_SWOENA_Pos 683,40454
#define ITM_TCR_SWOENA_Msk 684,40575
#define ITM_TCR_TXENA_Pos 686,40694
#define ITM_TCR_TXENA_Msk 687,40814
#define ITM_TCR_SYNCENA_Pos 689,40932
#define ITM_TCR_SYNCENA_Msk 690,41054
#define ITM_TCR_TSENA_Pos 692,41174
#define ITM_TCR_TSENA_Msk 693,41294
#define ITM_TCR_ITMENA_Pos 695,41412
#define ITM_TCR_ITMENA_Msk 696,41541
  __IO uint32_t CTRL;711,42000
  __IO uint32_t CYCCNT;712,42113
  __IO uint32_t CPICNT;713,42226
  __IO uint32_t EXCCNT;714,42339
  __IO uint32_t SLEEPCNT;715,42452
  __IO uint32_t LSUCNT;716,42565
  __IO uint32_t FOLDCNT;717,42678
  __I  uint32_t PCSR;718,42791
  __IO uint32_t COMP0;719,42904
  __IO uint32_t MASK0;720,43017
  __IO uint32_t FUNCTION0;721,43130
       uint32_t RESERVED0[RESERVED0722,43243
  __IO uint32_t COMP1;723,43274
  __IO uint32_t MASK1;724,43387
  __IO uint32_t FUNCTION1;725,43500
       uint32_t RESERVED1[RESERVED1726,43613
  __IO uint32_t COMP2;727,43644
  __IO uint32_t MASK2;728,43757
  __IO uint32_t FUNCTION2;729,43870
       uint32_t RESERVED2[RESERVED2730,43983
  __IO uint32_t COMP3;731,44014
  __IO uint32_t MASK3;732,44127
  __IO uint32_t FUNCTION3;733,44240
} DWT_Type;734,44353
#define DWT_CTRL_NUMCOMP_Pos 737,44408
#define DWT_CTRL_NUMCOMP_Msk 738,44531
#define DWT_CTRL_NOTRCPKT_Pos 740,44652
#define DWT_CTRL_NOTRCPKT_Msk 741,44776
#define DWT_CTRL_NOEXTTRIG_Pos 743,44898
#define DWT_CTRL_NOEXTTRIG_Msk 744,45023
#define DWT_CTRL_NOCYCCNT_Pos 746,45146
#define DWT_CTRL_NOCYCCNT_Msk 747,45270
#define DWT_CTRL_NOPRFCNT_Pos 749,45392
#define DWT_CTRL_NOPRFCNT_Msk 750,45516
#define DWT_CTRL_CYCEVTENA_Pos 752,45638
#define DWT_CTRL_CYCEVTENA_Msk 753,45763
#define DWT_CTRL_FOLDEVTENA_Pos 755,45886
#define DWT_CTRL_FOLDEVTENA_Msk 756,46012
#define DWT_CTRL_LSUEVTENA_Pos 758,46136
#define DWT_CTRL_LSUEVTENA_Msk 759,46261
#define DWT_CTRL_SLEEPEVTENA_Pos 761,46384
#define DWT_CTRL_SLEEPEVTENA_Msk 762,46511
#define DWT_CTRL_EXCEVTENA_Pos 764,46636
#define DWT_CTRL_EXCEVTENA_Msk 765,46761
#define DWT_CTRL_CPIEVTENA_Pos 767,46884
#define DWT_CTRL_CPIEVTENA_Msk 768,47009
#define DWT_CTRL_EXCTRCENA_Pos 770,47132
#define DWT_CTRL_EXCTRCENA_Msk 771,47257
#define DWT_CTRL_PCSAMPLENA_Pos 773,47380
#define DWT_CTRL_PCSAMPLENA_Msk 774,47506
#define DWT_CTRL_SYNCTAP_Pos 776,47630
#define DWT_CTRL_SYNCTAP_Msk 777,47753
#define DWT_CTRL_CYCTAP_Pos 779,47874
#define DWT_CTRL_CYCTAP_Msk 780,47996
#define DWT_CTRL_POSTINIT_Pos 782,48116
#define DWT_CTRL_POSTINIT_Msk 783,48240
#define DWT_CTRL_POSTPRESET_Pos 785,48362
#define DWT_CTRL_POSTPRESET_Msk 786,48488
#define DWT_CTRL_CYCCNTENA_Pos 788,48612
#define DWT_CTRL_CYCCNTENA_Msk 789,48737
#define DWT_CPICNT_CPICNT_Pos 792,48902
#define DWT_CPICNT_CPICNT_Msk 793,49026
#define DWT_EXCCNT_EXCCNT_Pos 796,49205
#define DWT_EXCCNT_EXCCNT_Msk 797,49329
#define DWT_SLEEPCNT_SLEEPCNT_Pos 800,49495
#define DWT_SLEEPCNT_SLEEPCNT_Msk 801,49623
#define DWT_LSUCNT_LSUCNT_Pos 804,49791
#define DWT_LSUCNT_LSUCNT_Msk 805,49915
#define DWT_FOLDCNT_FOLDCNT_Pos 808,50094
#define DWT_FOLDCNT_FOLDCNT_Msk 809,50220
#define DWT_MASK_MASK_Pos 812,50392
#define DWT_MASK_MASK_Msk 813,50512
#define DWT_FUNCTION_MATCHED_Pos 816,50682
#define DWT_FUNCTION_MATCHED_Msk 817,50809
#define DWT_FUNCTION_DATAVADDR1_Pos 819,50934
#define DWT_FUNCTION_DATAVADDR1_Msk 820,51064
#define DWT_FUNCTION_DATAVADDR0_Pos 822,51192
#define DWT_FUNCTION_DATAVADDR0_Msk 823,51322
#define DWT_FUNCTION_DATAVSIZE_Pos 825,51450
#define DWT_FUNCTION_DATAVSIZE_Msk 826,51579
#define DWT_FUNCTION_LNK1ENA_Pos 828,51706
#define DWT_FUNCTION_LNK1ENA_Msk 829,51833
#define DWT_FUNCTION_DATAVMATCH_Pos 831,51958
#define DWT_FUNCTION_DATAVMATCH_Msk 832,52088
#define DWT_FUNCTION_CYCMATCH_Pos 834,52216
#define DWT_FUNCTION_CYCMATCH_Msk 835,52344
#define DWT_FUNCTION_EMITRANGE_Pos 837,52470
#define DWT_FUNCTION_EMITRANGE_Msk 838,52599
#define DWT_FUNCTION_FUNCTION_Pos 840,52726
#define DWT_FUNCTION_FUNCTION_Msk 841,52854
  __IO uint32_t SSPSR;856,53297
  __IO uint32_t CSPSR;857,53410
       uint32_t RESERVED0[RESERVED0858,53517
  __IO uint32_t ACPR;859,53548
       uint32_t RESERVED1[RESERVED1860,53657
  __IO uint32_t SPPR;861,53689
       uint32_t RESERVED2[RESERVED2862,53791
  __I  uint32_t FFSR;863,53824
  __IO uint32_t FFCR;864,53931
  __I  uint32_t FSCR;865,54039
       uint32_t RESERVED3[RESERVED3866,54153
  __I  uint32_t TRIGGER;867,54186
  __I  uint32_t FIFO0;868,54265
  __I  uint32_t ITATBCTR2;869,54357
       uint32_t RESERVED4[RESERVED4870,54438
  __I  uint32_t ITATBCTR0;871,54469
  __I  uint32_t FIFO1;872,54550
  __IO uint32_t ITCTRL;873,54642
       uint32_t RESERVED5[RESERVED5874,54738
  __IO uint32_t CLAIMSET;875,54770
  __IO uint32_t CLAIMCLR;876,54855
       uint32_t RESERVED7[RESERVED7877,54942
  __I  uint32_t DEVID;878,54973
  __I  uint32_t DEVTYPE;879,55055
} TPI_Type;880,55139
#define TPI_ACPR_PRESCALER_Pos 883,55215
#define TPI_ACPR_PRESCALER_Msk 884,55340
#define TPI_SPPR_TXMODE_Pos 887,55517
#define TPI_SPPR_TXMODE_Msk 888,55639
#define TPI_FFSR_FtNonStop_Pos 891,55818
#define TPI_FFSR_FtNonStop_Msk 892,55943
#define TPI_FFSR_TCPresent_Pos 894,56066
#define TPI_FFSR_TCPresent_Msk 895,56191
#define TPI_FFSR_FtStopped_Pos 897,56314
#define TPI_FFSR_FtStopped_Msk 898,56439
#define TPI_FFSR_FlInProg_Pos 900,56562
#define TPI_FFSR_FlInProg_Msk 901,56686
#define TPI_FFCR_TrigIn_Pos 904,56868
#define TPI_FFCR_TrigIn_Msk 905,56990
#define TPI_FFCR_EnFCont_Pos 907,57110
#define TPI_FFCR_EnFCont_Msk 908,57233
#define TPI_TRIGGER_TRIGGER_Pos 911,57394
#define TPI_TRIGGER_TRIGGER_Msk 912,57520
#define TPI_FIFO0_ITM_ATVALID_Pos 915,57705
#define TPI_FIFO0_ITM_ATVALID_Msk 916,57833
#define TPI_FIFO0_ITM_bytecount_Pos 918,57959
#define TPI_FIFO0_ITM_bytecount_Msk 919,58089
#define TPI_FIFO0_ETM_ATVALID_Pos 921,58217
#define TPI_FIFO0_ETM_ATVALID_Msk 922,58345
#define TPI_FIFO0_ETM_bytecount_Pos 924,58471
#define TPI_FIFO0_ETM_bytecount_Msk 925,58601
#define TPI_FIFO0_ETM2_Pos 927,58729
#define TPI_FIFO0_ETM2_Msk 928,58850
#define TPI_FIFO0_ETM1_Pos 930,58969
#define TPI_FIFO0_ETM1_Msk 931,59090
#define TPI_FIFO0_ETM0_Pos 933,59209
#define TPI_FIFO0_ETM0_Msk 934,59330
#define TPI_ITATBCTR2_ATREADY_Pos 937,59491
#define TPI_ITATBCTR2_ATREADY_Msk 938,59619
#define TPI_FIFO1_ITM_ATVALID_Pos 941,59806
#define TPI_FIFO1_ITM_ATVALID_Msk 942,59934
#define TPI_FIFO1_ITM_bytecount_Pos 944,60060
#define TPI_FIFO1_ITM_bytecount_Msk 945,60190
#define TPI_FIFO1_ETM_ATVALID_Pos 947,60318
#define TPI_FIFO1_ETM_ATVALID_Msk 948,60446
#define TPI_FIFO1_ETM_bytecount_Pos 950,60572
#define TPI_FIFO1_ETM_bytecount_Msk 951,60702
#define TPI_FIFO1_ITM2_Pos 953,60830
#define TPI_FIFO1_ITM2_Msk 954,60951
#define TPI_FIFO1_ITM1_Pos 956,61070
#define TPI_FIFO1_ITM1_Msk 957,61191
#define TPI_FIFO1_ITM0_Pos 959,61310
#define TPI_FIFO1_ITM0_Msk 960,61431
#define TPI_ITATBCTR0_ATREADY_Pos 963,61592
#define TPI_ITATBCTR0_ATREADY_Msk 964,61720
#define TPI_ITCTRL_Mode_Pos 967,61903
#define TPI_ITCTRL_Mode_Msk 968,62025
#define TPI_DEVID_NRZVALID_Pos 971,62183
#define TPI_DEVID_NRZVALID_Msk 972,62308
#define TPI_DEVID_MANCVALID_Pos 974,62431
#define TPI_DEVID_MANCVALID_Msk 975,62557
#define TPI_DEVID_PTINVALID_Pos 977,62681
#define TPI_DEVID_PTINVALID_Msk 978,62807
#define TPI_DEVID_MinBufSz_Pos 980,62931
#define TPI_DEVID_MinBufSz_Msk 981,63056
#define TPI_DEVID_AsynClkIn_Pos 983,63179
#define TPI_DEVID_AsynClkIn_Msk 984,63305
#define TPI_DEVID_NrTraceInput_Pos 986,63429
#define TPI_DEVID_NrTraceInput_Msk 987,63558
#define TPI_DEVTYPE_SubType_Pos 990,63725
#define TPI_DEVTYPE_SubType_Msk 991,63851
#define TPI_DEVTYPE_MajorType_Pos 993,63975
#define TPI_DEVTYPE_MajorType_Msk 994,64103
  __I  uint32_t TYPE;1010,64569
  __IO uint32_t CTRL;1011,64687
  __IO uint32_t RNR;1012,64805
  __IO uint32_t RBAR;1013,64923
  __IO uint32_t RASR;1014,65041
  __IO uint32_t RBAR_A1;1015,65159
  __IO uint32_t RASR_A1;1016,65277
  __IO uint32_t RBAR_A2;1017,65395
  __IO uint32_t RASR_A2;1018,65513
  __IO uint32_t RBAR_A3;1019,65631
  __IO uint32_t RASR_A3;1020,65749
} MPU_Type;1021,65867
#define MPU_TYPE_IREGION_Pos 1024,65907
#define MPU_TYPE_IREGION_Msk 1025,66033
#define MPU_TYPE_DREGION_Pos 1027,66157
#define MPU_TYPE_DREGION_Msk 1028,66283
#define MPU_TYPE_SEPARATE_Pos 1030,66407
#define MPU_TYPE_SEPARATE_Msk 1031,66534
#define MPU_CTRL_PRIVDEFENA_Pos 1034,66687
#define MPU_CTRL_PRIVDEFENA_Msk 1035,66816
#define MPU_CTRL_HFNMIENA_Pos 1037,66943
#define MPU_CTRL_HFNMIENA_Msk 1038,67070
#define MPU_CTRL_ENABLE_Pos 1040,67195
#define MPU_CTRL_ENABLE_Msk 1041,67320
#define MPU_RNR_REGION_Pos 1044,67477
#define MPU_RNR_REGION_Msk 1045,67601
#define MPU_RBAR_ADDR_Pos 1048,67763
#define MPU_RBAR_ADDR_Msk 1049,67886
#define MPU_RBAR_VALID_Pos 1051,68007
#define MPU_RBAR_VALID_Msk 1052,68131
#define MPU_RBAR_REGION_Pos 1054,68253
#define MPU_RBAR_REGION_Msk 1055,68378
#define MPU_RASR_ATTRS_Pos 1058,68547
#define MPU_RASR_ATTRS_Msk 1059,68692
#define MPU_RASR_SRD_Pos 1061,68835
#define MPU_RASR_SRD_Msk 1062,68972
#define MPU_RASR_SIZE_Pos 1064,69107
#define MPU_RASR_SIZE_Msk 1065,69243
#define MPU_RASR_ENABLE_Pos 1067,69377
#define MPU_RASR_ENABLE_Msk 1068,69513
       uint32_t RESERVED0[RESERVED01085,69989
  __IO uint32_t FPCCR;1086,70020
  __IO uint32_t FPCAR;1087,70145
  __IO uint32_t FPDSCR;1088,70270
  __I  uint32_t MVFR0;1089,70395
  __I  uint32_t MVFR1;1090,70520
} FPU_Type;1091,70645
#define FPU_FPCCR_ASPEN_Pos 1094,70707
#define FPU_FPCCR_ASPEN_Msk 1095,70832
#define FPU_FPCCR_LSPEN_Pos 1097,70955
#define FPU_FPCCR_LSPEN_Msk 1098,71076
#define FPU_FPCCR_MONRDY_Pos 1100,71199
#define FPU_FPCCR_MONRDY_Msk 1101,71321
#define FPU_FPCCR_BFRDY_Pos 1103,71445
#define FPU_FPCCR_BFRDY_Msk 1104,71566
#define FPU_FPCCR_MMRDY_Pos 1106,71689
#define FPU_FPCCR_MMRDY_Msk 1107,71810
#define FPU_FPCCR_HFRDY_Pos 1109,71933
#define FPU_FPCCR_HFRDY_Msk 1110,72054
#define FPU_FPCCR_THREAD_Pos 1112,72177
#define FPU_FPCCR_THREAD_Msk 1113,72311
#define FPU_FPCCR_USER_Pos 1115,72450
#define FPU_FPCCR_USER_Msk 1116,72585
#define FPU_FPCCR_LSPACT_Pos 1118,72718
#define FPU_FPCCR_LSPACT_Msk 1119,72868
#define FPU_FPCAR_ADDRESS_Pos 1122,73063
#define FPU_FPCAR_ADDRESS_Msk 1123,73190
#define FPU_FPDSCR_AHP_Pos 1126,73369
#define FPU_FPDSCR_AHP_Msk 1127,73493
#define FPU_FPDSCR_DN_Pos 1129,73615
#define FPU_FPDSCR_DN_Msk 1130,73738
#define FPU_FPDSCR_FZ_Pos 1132,73859
#define FPU_FPDSCR_FZ_Msk 1133,73982
#define FPU_FPDSCR_RMode_Pos 1135,74103
#define FPU_FPDSCR_RMode_Msk 1136,74229
#define FPU_MVFR0_FP_rounding_modes_Pos 1139,74392
#define FPU_MVFR0_FP_rounding_modes_Msk 1140,74530
#define FPU_MVFR0_Short_vectors_Pos 1142,74666
#define FPU_MVFR0_Short_vectors_Msk 1143,74800
#define FPU_MVFR0_Square_root_Pos 1145,74932
#define FPU_MVFR0_Square_root_Msk 1146,75064
#define FPU_MVFR0_Divide_Pos 1148,75194
#define FPU_MVFR0_Divide_Msk 1149,75321
#define FPU_MVFR0_FP_excep_trapping_Pos 1151,75446
#define FPU_MVFR0_FP_excep_trapping_Msk 1152,75588
#define FPU_MVFR0_Double_precision_Pos 1154,75728
#define FPU_MVFR0_Double_precision_Msk 1155,75865
#define FPU_MVFR0_Single_precision_Pos 1157,76000
#define FPU_MVFR0_Single_precision_Msk 1158,76137
#define FPU_MVFR0_A_SIMD_registers_Pos 1160,76272
#define FPU_MVFR0_A_SIMD_registers_Msk 1161,76409
#define FPU_MVFR1_FP_fused_MAC_Pos 1164,76583
#define FPU_MVFR1_FP_fused_MAC_Msk 1165,76716
#define FPU_MVFR1_FP_HPFP_Pos 1167,76847
#define FPU_MVFR1_FP_HPFP_Msk 1168,76975
#define FPU_MVFR1_D_NaN_mode_Pos 1170,77101
#define FPU_MVFR1_D_NaN_mode_Msk 1171,77232
#define FPU_MVFR1_FtZ_mode_Pos 1173,77361
#define FPU_MVFR1_FtZ_mode_Msk 1174,77490
  __IO uint32_t DHCSR;1190,77941
  __O  uint32_t DCRSR;1191,78057
  __IO uint32_t DCRDR;1192,78173
  __IO uint32_t DEMCR;1193,78289
} CoreDebug_Type;1194,78405
#define CoreDebug_DHCSR_DBGKEY_Pos 1197,78475
#define CoreDebug_DHCSR_DBGKEY_Msk 1198,78607
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1200,78737
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1201,78873
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1203,79007
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1204,79144
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1206,79279
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1207,79413
#define CoreDebug_DHCSR_S_SLEEP_Pos 1209,79545
#define CoreDebug_DHCSR_S_SLEEP_Msk 1210,79678
#define CoreDebug_DHCSR_S_HALT_Pos 1212,79809
#define CoreDebug_DHCSR_S_HALT_Msk 1213,79941
#define CoreDebug_DHCSR_S_REGRDY_Pos 1215,80071
#define CoreDebug_DHCSR_S_REGRDY_Msk 1216,80205
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1218,80337
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1219,80474
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1221,80609
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1222,80745
#define CoreDebug_DHCSR_C_STEP_Pos 1224,80879
#define CoreDebug_DHCSR_C_STEP_Msk 1225,81011
#define CoreDebug_DHCSR_C_HALT_Pos 1227,81141
#define CoreDebug_DHCSR_C_HALT_Msk 1228,81273
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1230,81403
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1231,81538
#define CoreDebug_DCRSR_REGWnR_Pos 1234,81716
#define CoreDebug_DCRSR_REGWnR_Msk 1235,81848
#define CoreDebug_DCRSR_REGSEL_Pos 1237,81978
#define CoreDebug_DCRSR_REGSEL_Msk 1238,82110
#define CoreDebug_DEMCR_TRCENA_Pos 1241,82292
#define CoreDebug_DEMCR_TRCENA_Msk 1242,82424
#define CoreDebug_DEMCR_MON_REQ_Pos 1244,82554
#define CoreDebug_DEMCR_MON_REQ_Msk 1245,82687
#define CoreDebug_DEMCR_MON_STEP_Pos 1247,82818
#define CoreDebug_DEMCR_MON_STEP_Msk 1248,82952
#define CoreDebug_DEMCR_MON_PEND_Pos 1250,83084
#define CoreDebug_DEMCR_MON_PEND_Msk 1251,83218
#define CoreDebug_DEMCR_MON_EN_Pos 1253,83350
#define CoreDebug_DEMCR_MON_EN_Msk 1254,83482
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1256,83612
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1257,83748
#define CoreDebug_DEMCR_VC_INTERR_Pos 1259,83882
#define CoreDebug_DEMCR_VC_INTERR_Msk 1260,84017
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1262,84150
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1263,84285
#define CoreDebug_DEMCR_VC_STATERR_Pos 1265,84418
#define CoreDebug_DEMCR_VC_STATERR_Msk 1266,84554
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1268,84688
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1269,84823
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1271,84956
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1272,85092
#define CoreDebug_DEMCR_VC_MMERR_Pos 1274,85226
#define CoreDebug_DEMCR_VC_MMERR_Msk 1275,85360
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1277,85492
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1278,85630
#define SCS_BASE 1290,86029
#define ITM_BASE 1291,86143
#define DWT_BASE 1292,86257
#define TPI_BASE 1293,86371
#define CoreDebug_BASE 1294,86485
#define SysTick_BASE 1295,86599
#define NVIC_BASE 1296,86713
#define SCB_BASE 1297,86827
#define SCnSCB 1299,86943
#define SCB 1300,87057
#define SysTick 1301,87171
#define NVIC 1302,87285
#define ITM 1303,87399
#define DWT 1304,87513
#define TPI 1305,87627
#define CoreDebug 1306,87741
  #define MPU_BASE 1309,87883
  #define MPU 1310,87997
  #define FPU_BASE 1314,88147
  #define FPU 1315,88261
__STATIC_INLINE void NVIC_SetPriorityGrouping(1352,89598
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1372,90554
__STATIC_INLINE void NVIC_EnableIRQ(1384,90952
__STATIC_INLINE void NVIC_DisableIRQ(1397,91466
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1413,91962
__STATIC_INLINE void NVIC_SetPendingIRQ(1425,92347
__STATIC_INLINE void NVIC_ClearPendingIRQ(1437,92711
__STATIC_INLINE uint32_t NVIC_GetActive(1452,93180
__STATIC_INLINE void NVIC_SetPriority(1467,93635
__STATIC_INLINE uint32_t NVIC_GetPriority(1487,94489
__STATIC_INLINE uint32_t NVIC_EncodePriority 1509,95529
__STATIC_INLINE void NVIC_DecodePriority 1537,96897
__STATIC_INLINE void NVIC_SystemReset(1555,97728
__STATIC_INLINE uint32_t SysTick_Config(1594,99422
#define                 ITM_RXBUFFER_EMPTY 1621,100652
__STATIC_INLINE uint32_t ITM_SendChar 1634,101186
__STATIC_INLINE int32_t ITM_ReceiveChar 1653,101738
__STATIC_INLINE int32_t ITM_CheckChar 1672,102281

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_math.h,15312
#define _ARM_MATH_H252,9755
#define __CMSIS_GENERIC 254,9778
#undef  __CMSIS_GENERIC 267,10158
#define DELTA_Q31 280,10417
#define DELTA_Q15 281,10447
#define INDEX_MASK 282,10473
#define PI	283,10507
#define TABLE_SIZE	289,10633
#define TABLE_SPACING_Q31	290,10659
#define TABLE_SPACING_Q15	291,10695
#define INPUT_SPACING	298,10926
      ARM_MATH_SUCCESS 307,11072
      ARM_MATH_ARGUMENT_ERROR 308,11131
      ARM_MATH_LENGTH_ERROR 309,11217
      ARM_MATH_SIZE_MISMATCH 310,11302
      ARM_MATH_NANINF 311,11407
      ARM_MATH_SINGULAR 312,11501
      ARM_MATH_TEST_FAILURE 313,11637
    } arm_status;314,11700
  typedef int8_t q7_t;319,11790
  typedef int16_t q15_t;324,11887
  typedef int32_t q31_t;329,11986
  typedef int64_t q63_t;334,12085
  typedef float float32_t;339,12179
  typedef double float64_t;344,12275
#define __SIMD32(349,12377
#define __PKHBT(355,12548
#define __PACKq7(366,12848
#define __PACKq7(372,13146
  __STATIC_INLINE q31_t clip_q63_to_q31(383,13501
  __STATIC_INLINE q15_t clip_q63_to_q15(393,13734
  __STATIC_INLINE q7_t clip_q31_to_q7(403,13970
  __STATIC_INLINE q15_t clip_q31_to_q15(413,14198
  __STATIC_INLINE q63_t mult32x64(424,14465
#define __CLZ 434,14704
  __STATIC_INLINE uint32_t __CLZ(446,14967
  __STATIC_INLINE uint32_t arm_recip_q31(467,15294
  __STATIC_INLINE uint32_t arm_recip_q15(518,16479
  __STATIC_INLINE q31_t __SSAT(571,17627
  __STATIC_INLINE q31_t __QADD8(619,18340
  __STATIC_INLINE q31_t __QSUB8(645,18965
  __STATIC_INLINE q31_t __QADD16(674,19629
  __STATIC_INLINE q31_t __SHADD16(697,20022
  __STATIC_INLINE q31_t __QSUB16(720,20409
  __STATIC_INLINE q31_t __SHSUB16(742,20800
  __STATIC_INLINE q31_t __QASX(764,21178
  __STATIC_INLINE q31_t __SHASX(780,21531
  __STATIC_INLINE q31_t __QSAX(803,21902
  __STATIC_INLINE q31_t __SHSAX(819,22255
  __STATIC_INLINE q31_t __SMUSDX(841,22626
  __STATIC_INLINE q31_t __SMUADX(853,22877
  __STATIC_INLINE q31_t __QADD(865,23126
  __STATIC_INLINE q31_t __QSUB(875,23328
  __STATIC_INLINE q31_t __SMLAD(885,23531
  __STATIC_INLINE q31_t __SMLADX(898,23798
  __STATIC_INLINE q31_t __SMLSDX(911,24071
  __STATIC_INLINE q63_t __SMLALD(924,24344
  __STATIC_INLINE q63_t __SMLALDX(937,24616
  __STATIC_INLINE q31_t __SMUAD(950,24884
  __STATIC_INLINE q31_t __SMUSD(962,25128
    uint16_t numTaps;982,25456
    q7_t *pState;pState983,25539
    q7_t *pCoeffs;pCoeffs984,25657
  } arm_fir_instance_q7;985,25759
    uint16_t numTaps;992,25880
    q15_t *pState;pState993,25964
    q15_t *pCoeffs;pCoeffs994,26083
  } arm_fir_instance_q15;995,26186
    uint16_t numTaps;1002,26308
    q31_t *pState;pState1003,26392
    q31_t *pCoeffs;pCoeffs1004,26511
  } arm_fir_instance_q31;1005,26615
    uint16_t numTaps;1012,26748
    float32_t *pState;pState1013,26828
    float32_t *pCoeffs;pCoeffs1014,26943
  } arm_fir_instance_f32;1015,27043
    int8_t numStages;1176,32666
    q15_t *pState;pState1177,32778
    q15_t *pCoeffs;pCoeffs1178,32897
    int8_t postShift;1179,33010
  } arm_biquad_casd_df1_inst_q15;1181,33109
    uint32_t numStages;1189,33252
    q31_t *pState;pState1190,33363
    q31_t *pCoeffs;pCoeffs1191,33481
    uint8_t postShift;1192,33593
  } arm_biquad_casd_df1_inst_q31;1194,33691
    uint32_t numStages;1201,33843
    float32_t *pState;pState1202,33957
    float32_t *pCoeffs;pCoeffs1203,34078
  } arm_biquad_casd_df1_inst_f32;1206,34197
    uint16_t numRows;1343,39294
    uint16_t numCols;1344,39363
    float32_t *pData;pData1345,39432
  } arm_matrix_instance_f32;1346,39501
    uint16_t numRows;1354,39634
    uint16_t numCols;1355,39703
    q15_t *pData;pData1356,39772
  } arm_matrix_instance_q15;1358,39843
    uint16_t numRows;1366,39976
    uint16_t numCols;1367,40045
    q31_t *pData;pData1368,40114
  } arm_matrix_instance_q31;1370,40185
    q15_t A0;1670,51807
	q15_t A1;1672,51892
	q15_t A2;1673,51904
    q31_t A1;1675,51924
    q15_t state[state1677,52003
    q15_t Kp;1678,52067
    q15_t Ki;1679,52123
    q15_t Kd;1680,52175
  } arm_pid_instance_q15;1681,52229
    q31_t A0;1688,52352
    q31_t A1;1689,52424
    q31_t A2;1690,52492
    q31_t state[state1691,52554
    q31_t Kp;1692,52617
    q31_t Ki;1693,52674
    q31_t Kd;1694,52727
  } arm_pid_instance_q31;1696,52784
    float32_t A0;1703,52918
    float32_t A1;1704,52992
    float32_t A2;1705,53062
    float32_t state[state1706,53126
    float32_t Kp;1707,53191
    float32_t Ki;1708,53255
    float32_t Kd;1709,53315
  } arm_pid_instance_f32;1710,53377
    uint32_t nValues;1777,55329
    float32_t x1;1778,55378
    float32_t xSpacing;1779,55422
    float32_t *pYData;pYData1780,55472
  } arm_linear_interp_instance_f32;1781,55546
    uint16_t numRows;1789,55712
    uint16_t numCols;1790,55777
    float32_t *pData;pData1791,55845
  } arm_bilinear_interp_instance_f32;1792,55902
    uint16_t numRows;1800,56060
    uint16_t numCols;1801,56125
    q31_t *pData;pData1802,56193
  } arm_bilinear_interp_instance_q31;1803,56246
    uint16_t numRows;1811,56404
    uint16_t numCols;1812,56469
    q15_t *pData;pData1813,56537
  } arm_bilinear_interp_instance_q15;1814,56590
    uint16_t numRows;1822,56748
    uint16_t numCols;1823,56814
    q7_t *pData;pData1824,56882
  } arm_bilinear_interp_instance_q7;1825,56935
    uint16_t  fftLen;1895,58879
    uint8_t   ifftFlag;1896,58944
    uint8_t   bitReverseFlag;1897,59064
    q15_t     *pTwiddle;pTwiddle1898,59202
    uint16_t  *pBitRevTable;pBitRevTable1899,59284
    uint16_t  twidCoefModifier;1900,59364
    uint16_t  bitRevFactor;1901,59509
  } arm_cfft_radix4_instance_q15;1902,59645
    uint16_t    fftLen;1910,59786
    uint8_t     ifftFlag;1911,59851
    uint8_t     bitReverseFlag;1912,59971
    q31_t       *pTwiddle;pTwiddle1913,60109
    uint16_t    *pBitRevTable;pBitRevTable1914,60191
    uint16_t    twidCoefModifier;1915,60271
    uint16_t    bitRevFactor;1916,60416
  } arm_cfft_radix4_instance_q31;1917,60552
    uint16_t     fftLen;1925,60704
    uint8_t      ifftFlag;1926,60771
    uint8_t      bitReverseFlag;1927,60893
    float32_t    *pTwiddle;pTwiddle1928,61033
    uint16_t     *pBitRevTable;pBitRevTable1929,61117
    uint16_t     twidCoefModifier;1930,61199
    uint16_t     bitRevFactor;1931,61346
	float32_t    onebyfftLen;1932,61484
  } arm_cfft_radix4_instance_f32;1933,61548
    uint32_t fftLenReal;2162,70879
    uint32_t fftLenBy2;2163,70958
    uint8_t  ifftFlagR;2164,71040
	uint8_t  bitReverseFlagR;2165,71171
    uint32_t twidCoefRModifier;2166,71317
    q15_t    *pTwiddleAReal;pTwiddleAReal2167,71471
    q15_t    *pTwiddleBReal;pTwiddleBReal2168,71567
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2169,71663
  } arm_rfft_instance_q15;2170,71751
    uint32_t fftLenReal;2178,71885
    uint32_t fftLenBy2;2179,71966
    uint8_t  ifftFlagR;2180,72050
	uint8_t  bitReverseFlagR;2181,72183
    uint32_t twidCoefRModifier;2182,72331
    q31_t    *pTwiddleAReal;pTwiddleAReal2183,72487
    q31_t    *pTwiddleBReal;pTwiddleBReal2184,72585
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2185,72683
  } arm_rfft_instance_q31;2186,72776
    uint32_t  fftLenReal;2194,72921
    uint16_t  fftLenBy2;2195,73002
    uint8_t   ifftFlagR;2196,73086
    uint8_t   bitReverseFlagR;2197,73219
	uint32_t  twidCoefRModifier;2198,73370
    float32_t *pTwiddleAReal;pTwiddleAReal2199,73523
    float32_t *pTwiddleBReal;pTwiddleBReal2200,73621
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2201,73719
  } arm_rfft_instance_f32;2202,73812
    uint16_t N;2300,78011
    uint16_t Nby2;2301,78080
    float32_t normalize;2302,78161
    float32_t *pTwiddle;pTwiddle2303,78230
    float32_t *pCosFactor;pCosFactor2304,78315
    arm_rfft_instance_f32 *pRfft;pRfft2305,78395
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2306,78478
  } arm_dct4_instance_f32;2307,78564
    uint16_t N;2347,80150
    uint16_t Nby2;2348,80219
    q31_t normalize;2349,80300
    q31_t *pTwiddle;pTwiddle2350,80369
    q31_t *pCosFactor;pCosFactor2351,80454
    arm_rfft_instance_q31 *pRfft;pRfft2352,80534
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2353,80617
  } arm_dct4_instance_q31;2354,80703
    uint16_t N;2394,82194
    uint16_t Nby2;2395,82263
    q15_t normalize;2396,82344
    q15_t *pTwiddle;pTwiddle2397,82413
    q15_t *pCosFactor;pCosFactor2398,82498
    arm_rfft_instance_q15 *pRfft;pRfft2399,82578
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2400,82661
  } arm_dct4_instance_q15;2401,82747
    uint8_t M;3220,109610
    uint16_t numTaps;3221,109674
    q15_t *pCoeffs;pCoeffs3222,109757
    q15_t *pState;pState3223,109867
  } arm_fir_decimate_instance_q15;3224,109993
    uint8_t M;3232,110129
    uint16_t numTaps;3233,110189
    q31_t *pCoeffs;pCoeffs3234,110268
    q31_t *pState;pState3235,110374
  } arm_fir_decimate_instance_q31;3237,110498
    uint8_t M;3245,110645
    uint16_t numTaps;3246,110713
    float32_t *pCoeffs;pCoeffs3247,110800
    float32_t *pState;pState3248,110914
  } arm_fir_decimate_instance_f32;3250,111046
    uint8_t L;3401,116518
    uint16_t phaseLength;3402,116580
    q15_t *pCoeffs;pCoeffs3403,116668
    q15_t *pState;pState3404,116784
  } arm_fir_interpolate_instance_q15;3405,116913
    uint8_t L;3413,117055
    uint16_t phaseLength;3414,117117
    q31_t *pCoeffs;pCoeffs3415,117205
    q31_t *pState;pState3416,117322
  } arm_fir_interpolate_instance_q31;3417,117452
    uint8_t L;3425,117605
    uint16_t phaseLength;3426,117666
    float32_t *pCoeffs;pCoeffs3427,117753
    float32_t *pState;pState3428,117869
  } arm_fir_interpolate_instance_f32;3429,117996
    uint8_t numStages;3545,122739
    q63_t *pState;pState3546,122850
    q31_t *pCoeffs;pCoeffs3547,122968
    uint8_t postShift;3548,123080
  } arm_biquad_cas_df1_32x64_ins_q31;3550,123178
    uint8_t   numStages;3592,124536
    float32_t *pState;pState3593,124649
    float32_t *pCoeffs;pCoeffs3594,124769
  } arm_biquad_cascade_df2T_instance_f32;3595,124883
    uint16_t numStages;3637,126237
    q15_t *pState;pState3638,126320
    q15_t *pCoeffs;pCoeffs3639,126448
  } arm_fir_lattice_instance_q15;3640,126573
    uint16_t numStages;3648,126713
    q31_t *pState;pState3649,126796
    q31_t *pCoeffs;pCoeffs3650,126924
  } arm_fir_lattice_instance_q31;3651,127049
    uint16_t numStages;3659,127200
    float32_t *pState;pState3660,127275
    float32_t *pCoeffs;pCoeffs3661,127395
  } arm_fir_lattice_instance_f32;3662,127512
    uint16_t numStages;3760,130917
    q15_t *pState;pState3761,131006
    q15_t *pkCoeffs;pkCoeffs3762,131143
    q15_t *pvCoeffs;pvCoeffs3763,131278
  } arm_iir_lattice_instance_q15;3764,131411
    uint16_t numStages;3771,131549
    q31_t *pState;pState3772,131638
    q31_t *pkCoeffs;pkCoeffs3773,131775
    q31_t *pvCoeffs;pvCoeffs3774,131910
  } arm_iir_lattice_instance_q31;3775,132043
    uint16_t numStages;3782,132192
    float32_t *pState;pState3783,132281
    float32_t *pkCoeffs;pkCoeffs3784,132418
    float32_t *pvCoeffs;pvCoeffs3785,132553
  } arm_iir_lattice_instance_f32;3786,132686
    uint16_t numTaps;3900,136787
    float32_t *pState;pState3901,136859
    float32_t *pCoeffs;pCoeffs3902,136973
    float32_t mu;3903,137072
  } arm_lms_instance_f32;3904,137158
    uint16_t numTaps;3950,138615
    q15_t *pState;pState3951,138687
    q15_t *pCoeffs;pCoeffs3952,138801
    q15_t mu;3953,138900
    uint32_t postShift;3954,138986
  } arm_lms_instance_q15;3955,139055
    uint16_t numTaps;4005,140533
    q31_t *pState;pState4006,140605
    q31_t *pCoeffs;pCoeffs4007,140719
    q31_t mu;4008,140818
    uint32_t postShift;4009,140904
  } arm_lms_instance_q31;4011,140975
    uint16_t  numTaps;4059,142462
    float32_t *pState;pState4060,142535
    float32_t *pCoeffs;pCoeffs4061,142650
    float32_t mu;4062,142750
    float32_t energy;4063,142835
    float32_t x0;4064,142898
  } arm_lms_norm_instance_f32;4065,142961
    uint16_t numTaps;4111,144487
    q31_t *pState;pState4112,144560
    q31_t *pCoeffs;pCoeffs4113,144675
    q31_t mu;4114,144775
    uint8_t postShift;4115,144862
    q31_t *recipTable;recipTable4116,144932
    q31_t energy;4117,145013
    q31_t x0;4118,145077
  } arm_lms_norm_instance_q31;4119,145141
    uint16_t numTaps;4167,146696
    q15_t *pState;pState4168,146768
    q15_t *pCoeffs;pCoeffs4169,146883
    q15_t mu;4170,146983
    uint8_t postShift;4171,147069
    q15_t *recipTable;recipTable4172,147138
    q15_t energy;4173,147218
    q15_t x0;4174,147281
  } arm_lms_norm_instance_q15;4175,147344
    uint16_t numTaps;4325,152412
    uint16_t stateIndex;4326,152493
    float32_t *pState;pState4327,152606
    float32_t *pCoeffs;pCoeffs4328,152728
    uint16_t maxDelay;4329,152835
    int32_t *pTapDelay;pTapDelay4330,152927
  } arm_fir_sparse_instance_f32;4331,153040
    uint16_t numTaps;4339,153178
    uint16_t stateIndex;4340,153259
    q31_t *pState;pState4341,153372
    q31_t *pCoeffs;pCoeffs4342,153494
    uint16_t maxDelay;4343,153601
    int32_t *pTapDelay;pTapDelay4344,153693
  } arm_fir_sparse_instance_q31;4345,153806
    uint16_t numTaps;4353,153944
    uint16_t stateIndex;4354,154025
    q15_t *pState;pState4355,154138
    q15_t *pCoeffs;pCoeffs4356,154260
    uint16_t maxDelay;4357,154367
    int32_t *pTapDelay;pTapDelay4358,154459
  } arm_fir_sparse_instance_q15;4359,154572
    uint16_t numTaps;4367,154709
    uint16_t stateIndex;4368,154790
    q7_t *pState;pState4369,154903
    q7_t *pCoeffs;pCoeffs4370,155025
    uint16_t maxDelay;4371,155132
    int32_t *pTapDelay;pTapDelay4372,155224
  } arm_fir_sparse_instance_q7;4373,155337
  __STATIC_INLINE float32_t arm_pid_f32(4715,167807
  __STATIC_INLINE q31_t arm_pid_q31(4750,169118
  __STATIC_INLINE q15_t arm_pid_q15(4798,170662
  __STATIC_INLINE void arm_clarke_f32(4909,174239
  __STATIC_INLINE void arm_clarke_q31(4938,175410
  __STATIC_INLINE void arm_inv_clarke_f32(5013,177969
  __STATIC_INLINE void arm_inv_clarke_q31(5042,179132
  __STATIC_INLINE void arm_park_f32(5129,182462
  __STATIC_INLINE void arm_park_q31(5163,183785
  __STATIC_INLINE void arm_inv_park_f32(5248,187029
  __STATIC_INLINE void arm_inv_park_q31(5283,188378
  __STATIC_INLINE float32_t arm_linear_interp_f32(5381,191805
  __STATIC_INLINE q31_t arm_linear_interp_q31(5440,193485
  __STATIC_INLINE q15_t arm_linear_interp_q15(5500,195302
  __STATIC_INLINE q7_t arm_linear_interp_q7(5557,197015
  __STATIC_INLINE arm_status  arm_sqrt_f32(5699,200849
  __STATIC_INLINE void arm_circularWrite_f32(5758,202441
  __STATIC_INLINE void arm_circularRead_f32(5803,203462
  __STATIC_INLINE void arm_circularWrite_q15(5858,204683
  __STATIC_INLINE void arm_circularRead_q15(5903,205689
  __STATIC_INLINE void arm_circularWrite_q7(5960,206903
  __STATIC_INLINE void arm_circularRead_q7(6005,207898
  __STATIC_INLINE float32_t arm_bilinear_interp_f32(6746,230016
  __STATIC_INLINE q31_t arm_bilinear_interp_q31(6813,231871
  __STATIC_INLINE q15_t arm_bilinear_interp_q15(6889,234759
  __STATIC_INLINE q7_t arm_bilinear_interp_q7(6969,237724

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm0.h,6573
#define __CORE_CM0_H_GENERIC32,1198
#define __CM0_CMSIS_VERSION_MAIN 56,2079
#define __CM0_CMSIS_VERSION_SUB 57,2196
#define __CM0_CMSIS_VERSION 58,2313
#define __CORTEX_M 61,2505
  #define __ASM 65,2654
  #define __INLINE 66,2771
  #define __STATIC_INLINE 67,2888
  #define __ASM 70,2964
  #define __INLINE 71,3081
  #define __STATIC_INLINE 72,3235
  #define __ASM 75,3307
  #define __INLINE 76,3424
  #define __STATIC_INLINE 77,3541
  #define __ASM 80,3616
  #define __INLINE 81,3733
  #define __STATIC_INLINE 82,3850
#define __FPU_USED 88,4006
#define __CORE_CM0_H_DEPENDANT118,5034
    #define __CM0_REV 123,5170
    #define __NVIC_PRIO_BITS 128,5330
    #define __Vendor_SysTickConfig 133,5500
  #define   __I 147,5984
  #define   __I 149,6089
#define     __O 151,6195
#define     __IO 152,6293
    uint32_t _reserved0:_reserved0183,7203
    uint32_t _reserved0:_reserved0185,7308
    uint32_t GE:GE186,7406
    uint32_t _reserved1:_reserved1187,7504
    uint32_t Q:Q189,7610
    uint32_t V:V190,7708
    uint32_t C:C191,7806
    uint32_t Z:Z192,7904
    uint32_t N:N193,8002
  } b;194,8100
  uint32_t w;195,8198
} APSR_Type;196,8296
    uint32_t ISR:ISR205,8432
    uint32_t _reserved0:_reserved0206,8530
  } b;207,8628
  uint32_t w;208,8726
} IPSR_Type;209,8824
    uint32_t ISR:ISR218,8967
    uint32_t _reserved0:_reserved0220,9091
    uint32_t _reserved0:_reserved0222,9196
    uint32_t GE:GE223,9294
    uint32_t _reserved1:_reserved1224,9392
    uint32_t T:T226,9498
    uint32_t IT:IT227,9596
    uint32_t Q:Q228,9694
    uint32_t V:V229,9792
    uint32_t C:C230,9890
    uint32_t Z:Z231,9988
    uint32_t N:N232,10086
  } b;233,10184
  uint32_t w;234,10282
} xPSR_Type;235,10380
    uint32_t nPRIV:nPRIV244,10503
    uint32_t SPSEL:SPSEL245,10601
    uint32_t FPCA:FPCA246,10699
    uint32_t _reserved0:_reserved0247,10797
  } b;248,10895
  uint32_t w;249,10993
} CONTROL_Type;250,11091
  __IO uint32_t ISER[ISER265,11438
       uint32_t RESERVED0[RESERVED0266,11549
  __IO uint32_t ICER[ICER267,11581
       uint32_t RSERVED1[RSERVED1268,11693
  __IO uint32_t ISPR[ISPR269,11724
       uint32_t RESERVED2[RESERVED2270,11836
  __IO uint32_t ICPR[ICPR271,11868
       uint32_t RESERVED3[RESERVED3272,11980
       uint32_t RESERVED4[RESERVED4273,12012
  __IO uint32_t IP[IP274,12044
}  NVIC_Type;275,12156
  __I  uint32_t CPUID;290,12481
  __IO uint32_t ICSR;291,12606
       uint32_t RESERVED0;292,12731
  __IO uint32_t AIRCR;293,12759
  __IO uint32_t SCR;294,12884
  __IO uint32_t CCR;295,13009
       uint32_t RESERVED1;296,13134
  __IO uint32_t SHP[SHP297,13162
  __IO uint32_t SHCSR;298,13287
} SCB_Type;299,13412
#define SCB_CPUID_IMPLEMENTER_Pos 302,13465
#define SCB_CPUID_IMPLEMENTER_Msk 303,13596
#define SCB_CPUID_VARIANT_Pos 305,13725
#define SCB_CPUID_VARIANT_Msk 306,13852
#define SCB_CPUID_ARCHITECTURE_Pos 308,13977
#define SCB_CPUID_ARCHITECTURE_Msk 309,14109
#define SCB_CPUID_PARTNO_Pos 311,14239
#define SCB_CPUID_PARTNO_Msk 312,14365
#define SCB_CPUID_REVISION_Pos 314,14489
#define SCB_CPUID_REVISION_Msk 315,14617
#define SCB_ICSR_NMIPENDSET_Pos 318,14799
#define SCB_ICSR_NMIPENDSET_Msk 319,14928
#define SCB_ICSR_PENDSVSET_Pos 321,15055
#define SCB_ICSR_PENDSVSET_Msk 322,15183
#define SCB_ICSR_PENDSVCLR_Pos 324,15309
#define SCB_ICSR_PENDSVCLR_Msk 325,15437
#define SCB_ICSR_PENDSTSET_Pos 327,15563
#define SCB_ICSR_PENDSTSET_Msk 328,15691
#define SCB_ICSR_PENDSTCLR_Pos 330,15817
#define SCB_ICSR_PENDSTCLR_Msk 331,15945
#define SCB_ICSR_ISRPREEMPT_Pos 333,16071
#define SCB_ICSR_ISRPREEMPT_Msk 334,16200
#define SCB_ICSR_ISRPENDING_Pos 336,16327
#define SCB_ICSR_ISRPENDING_Msk 337,16456
#define SCB_ICSR_VECTPENDING_Pos 339,16583
#define SCB_ICSR_VECTPENDING_Msk 340,16713
#define SCB_ICSR_VECTACTIVE_Pos 342,16841
#define SCB_ICSR_VECTACTIVE_Msk 343,16970
#define SCB_AIRCR_VECTKEY_Pos 346,17169
#define SCB_AIRCR_VECTKEY_Msk 347,17296
#define SCB_AIRCR_VECTKEYSTAT_Pos 349,17421
#define SCB_AIRCR_VECTKEYSTAT_Msk 350,17552
#define SCB_AIRCR_ENDIANESS_Pos 352,17681
#define SCB_AIRCR_ENDIANESS_Msk 353,17810
#define SCB_AIRCR_SYSRESETREQ_Pos 355,17937
#define SCB_AIRCR_SYSRESETREQ_Msk 356,18068
#define SCB_AIRCR_VECTCLRACTIVE_Pos 358,18197
#define SCB_AIRCR_VECTCLRACTIVE_Msk 359,18330
#define SCB_SCR_SEVONPEND_Pos 362,18508
#define SCB_SCR_SEVONPEND_Msk 363,18635
#define SCB_SCR_SLEEPDEEP_Pos 365,18760
#define SCB_SCR_SLEEPDEEP_Msk 366,18887
#define SCB_SCR_SLEEPONEXIT_Pos 368,19012
#define SCB_SCR_SLEEPONEXIT_Msk 369,19141
#define SCB_CCR_STKALIGN_Pos 372,19322
#define SCB_CCR_STKALIGN_Msk 373,19448
#define SCB_CCR_UNALIGN_TRP_Pos 375,19572
#define SCB_CCR_UNALIGN_TRP_Msk 376,19701
#define SCB_SHCSR_SVCALLPENDED_Pos 379,19893
#define SCB_SHCSR_SVCALLPENDED_Msk 380,20025
  __IO uint32_t CTRL;395,20456
  __IO uint32_t LOAD;396,20563
  __IO uint32_t VAL;397,20670
  __I  uint32_t CALIB;398,20777
} SysTick_Type;399,20884
#define SysTick_CTRL_COUNTFLAG_Pos 402,20956
#define SysTick_CTRL_COUNTFLAG_Msk 403,21088
#define SysTick_CTRL_CLKSOURCE_Pos 405,21218
#define SysTick_CTRL_CLKSOURCE_Msk 406,21350
#define SysTick_CTRL_TICKINT_Pos 408,21480
#define SysTick_CTRL_TICKINT_Msk 409,21610
#define SysTick_CTRL_ENABLE_Pos 411,21738
#define SysTick_CTRL_ENABLE_Msk 412,21867
#define SysTick_LOAD_RELOAD_Pos 415,22037
#define SysTick_LOAD_RELOAD_Msk 416,22166
#define SysTick_VAL_CURRENT_Pos 419,22337
#define SysTick_VAL_CURRENT_Msk 420,22466
#define SysTick_CALIB_NOREF_Pos 423,22641
#define SysTick_CALIB_NOREF_Msk 424,22770
#define SysTick_CALIB_SKEW_Pos 426,22897
#define SysTick_CALIB_SKEW_Msk 427,23025
#define SysTick_CALIB_TENMS_Pos 429,23151
#define SysTick_CALIB_TENMS_Msk 430,23280
#define SCS_BASE 452,24054
#define SysTick_BASE 453,24167
#define NVIC_BASE 454,24280
#define SCB_BASE 455,24393
#define SCB 457,24508
#define SysTick 458,24622
#define NVIC 459,24736
#define _BIT_SHIFT(487,25746
#define _SHP_IDX(488,25828
#define _IP_IDX(489,25910
__STATIC_INLINE void NVIC_EnableIRQ(498,26213
__STATIC_INLINE void NVIC_DisableIRQ(510,26548
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(526,26998
__STATIC_INLINE void NVIC_SetPendingIRQ(538,27330
__STATIC_INLINE void NVIC_ClearPendingIRQ(550,27644
__STATIC_INLINE void NVIC_SetPriority(565,28053
__STATIC_INLINE uint32_t NVIC_GetPriority(587,28959
__STATIC_INLINE void NVIC_SystemReset(601,29468
__STATIC_INLINE uint32_t SysTick_Config(639,31050

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc000.h,8505
#define __CORE_SC000_H_GENERIC32,1198
#define __SC000_CMSIS_VERSION_MAIN 56,2079
#define __SC000_CMSIS_VERSION_SUB 57,2196
#define __SC000_CMSIS_VERSION 58,2313
#define __CORTEX_SC 61,2509
  #define __ASM 65,2658
  #define __INLINE 66,2775
  #define __STATIC_INLINE 67,2892
  #define __ASM 70,2968
  #define __INLINE 71,3085
  #define __STATIC_INLINE 72,3239
  #define __ASM 75,3311
  #define __INLINE 76,3428
  #define __STATIC_INLINE 77,3545
  #define __ASM 80,3620
  #define __INLINE 81,3737
  #define __STATIC_INLINE 82,3854
#define __FPU_USED 88,4010
#define __CORE_SC000_H_DEPENDANT118,5042
    #define __SC000_REV 123,5182
    #define __MPU_PRESENT 128,5341
    #define __NVIC_PRIO_BITS 133,5502
    #define __Vendor_SysTickConfig 138,5672
  #define   __I 152,6156
  #define   __I 154,6261
#define     __O 156,6367
#define     __IO 157,6465
    uint32_t _reserved0:_reserved0189,7394
    uint32_t _reserved0:_reserved0191,7499
    uint32_t GE:GE192,7597
    uint32_t _reserved1:_reserved1193,7695
    uint32_t Q:Q195,7801
    uint32_t V:V196,7899
    uint32_t C:C197,7997
    uint32_t Z:Z198,8095
    uint32_t N:N199,8193
  } b;200,8291
  uint32_t w;201,8389
} APSR_Type;202,8487
    uint32_t ISR:ISR211,8623
    uint32_t _reserved0:_reserved0212,8721
  } b;213,8819
  uint32_t w;214,8917
} IPSR_Type;215,9015
    uint32_t ISR:ISR224,9158
    uint32_t _reserved0:_reserved0226,9282
    uint32_t _reserved0:_reserved0228,9387
    uint32_t GE:GE229,9485
    uint32_t _reserved1:_reserved1230,9583
    uint32_t T:T232,9689
    uint32_t IT:IT233,9787
    uint32_t Q:Q234,9885
    uint32_t V:V235,9983
    uint32_t C:C236,10081
    uint32_t Z:Z237,10179
    uint32_t N:N238,10277
  } b;239,10375
  uint32_t w;240,10473
} xPSR_Type;241,10571
    uint32_t nPRIV:nPRIV250,10694
    uint32_t SPSEL:SPSEL251,10792
    uint32_t FPCA:FPCA252,10890
    uint32_t _reserved0:_reserved0253,10988
  } b;254,11086
  uint32_t w;255,11184
} CONTROL_Type;256,11282
  __IO uint32_t ISER[ISER271,11629
       uint32_t RESERVED0[RESERVED0272,11740
  __IO uint32_t ICER[ICER273,11772
       uint32_t RSERVED1[RSERVED1274,11884
  __IO uint32_t ISPR[ISPR275,11915
       uint32_t RESERVED2[RESERVED2276,12027
  __IO uint32_t ICPR[ICPR277,12059
       uint32_t RESERVED3[RESERVED3278,12171
       uint32_t RESERVED4[RESERVED4279,12203
  __IO uint32_t IP[IP280,12235
}  NVIC_Type;281,12347
  __I  uint32_t CPUID;296,12672
  __IO uint32_t ICSR;297,12797
  __IO uint32_t VTOR;298,12922
  __IO uint32_t AIRCR;299,13047
  __IO uint32_t SCR;300,13172
  __IO uint32_t CCR;301,13297
       uint32_t RESERVED0[RESERVED0302,13422
  __IO uint32_t SHP[SHP303,13453
  __IO uint32_t SHCSR;304,13578
       uint32_t RESERVED1[RESERVED1305,13703
  __IO uint32_t SFCR;306,13736
} SCB_Type;307,13861
#define SCB_CPUID_IMPLEMENTER_Pos 310,13914
#define SCB_CPUID_IMPLEMENTER_Msk 311,14045
#define SCB_CPUID_VARIANT_Pos 313,14174
#define SCB_CPUID_VARIANT_Msk 314,14301
#define SCB_CPUID_ARCHITECTURE_Pos 316,14426
#define SCB_CPUID_ARCHITECTURE_Msk 317,14558
#define SCB_CPUID_PARTNO_Pos 319,14688
#define SCB_CPUID_PARTNO_Msk 320,14814
#define SCB_CPUID_REVISION_Pos 322,14938
#define SCB_CPUID_REVISION_Msk 323,15066
#define SCB_ICSR_NMIPENDSET_Pos 326,15248
#define SCB_ICSR_NMIPENDSET_Msk 327,15377
#define SCB_ICSR_PENDSVSET_Pos 329,15504
#define SCB_ICSR_PENDSVSET_Msk 330,15632
#define SCB_ICSR_PENDSVCLR_Pos 332,15758
#define SCB_ICSR_PENDSVCLR_Msk 333,15886
#define SCB_ICSR_PENDSTSET_Pos 335,16012
#define SCB_ICSR_PENDSTSET_Msk 336,16140
#define SCB_ICSR_PENDSTCLR_Pos 338,16266
#define SCB_ICSR_PENDSTCLR_Msk 339,16394
#define SCB_ICSR_ISRPREEMPT_Pos 341,16520
#define SCB_ICSR_ISRPREEMPT_Msk 342,16649
#define SCB_ICSR_ISRPENDING_Pos 344,16776
#define SCB_ICSR_ISRPENDING_Msk 345,16905
#define SCB_ICSR_VECTPENDING_Pos 347,17032
#define SCB_ICSR_VECTPENDING_Msk 348,17162
#define SCB_ICSR_VECTACTIVE_Pos 350,17290
#define SCB_ICSR_VECTACTIVE_Msk 351,17419
#define SCB_VTOR_TBLOFF_Pos 354,17602
#define SCB_VTOR_TBLOFF_Msk 355,17727
#define SCB_AIRCR_VECTKEY_Pos 358,17922
#define SCB_AIRCR_VECTKEY_Msk 359,18049
#define SCB_AIRCR_VECTKEYSTAT_Pos 361,18174
#define SCB_AIRCR_VECTKEYSTAT_Msk 362,18305
#define SCB_AIRCR_ENDIANESS_Pos 364,18434
#define SCB_AIRCR_ENDIANESS_Msk 365,18563
#define SCB_AIRCR_SYSRESETREQ_Pos 367,18690
#define SCB_AIRCR_SYSRESETREQ_Msk 368,18821
#define SCB_AIRCR_VECTCLRACTIVE_Pos 370,18950
#define SCB_AIRCR_VECTCLRACTIVE_Msk 371,19083
#define SCB_SCR_SEVONPEND_Pos 374,19261
#define SCB_SCR_SEVONPEND_Msk 375,19388
#define SCB_SCR_SLEEPDEEP_Pos 377,19513
#define SCB_SCR_SLEEPDEEP_Msk 378,19640
#define SCB_SCR_SLEEPONEXIT_Pos 380,19765
#define SCB_SCR_SLEEPONEXIT_Msk 381,19894
#define SCB_CCR_STKALIGN_Pos 384,20075
#define SCB_CCR_STKALIGN_Msk 385,20201
#define SCB_CCR_UNALIGN_TRP_Pos 387,20325
#define SCB_CCR_UNALIGN_TRP_Msk 388,20454
#define SCB_SHCSR_SVCALLPENDED_Pos 391,20646
#define SCB_SHCSR_SVCALLPENDED_Msk 392,20778
#define SCB_SFCR_UNIBRTIMING_Pos 395,20958
#define SCB_SFCR_UNIBRTIMING_Msk 396,21088
#define SCB_SFCR_SECKEY_Pos 398,21216
#define SCB_SFCR_SECKEY_Msk 399,21341
       uint32_t RESERVED0[RESERVED0414,21813
  __IO uint32_t ACTLR;415,21844
} SCnSCB_Type;416,21947
#define SCnSCB_ACTLR_DISMCYCINT_Pos 419,22011
#define SCnSCB_ACTLR_DISMCYCINT_Msk 420,22134
  __IO uint32_t CTRL;435,22561
  __IO uint32_t LOAD;436,22668
  __IO uint32_t VAL;437,22775
  __I  uint32_t CALIB;438,22882
} SysTick_Type;439,22989
#define SysTick_CTRL_COUNTFLAG_Pos 442,23061
#define SysTick_CTRL_COUNTFLAG_Msk 443,23193
#define SysTick_CTRL_CLKSOURCE_Pos 445,23323
#define SysTick_CTRL_CLKSOURCE_Msk 446,23455
#define SysTick_CTRL_TICKINT_Pos 448,23585
#define SysTick_CTRL_TICKINT_Msk 449,23715
#define SysTick_CTRL_ENABLE_Pos 451,23843
#define SysTick_CTRL_ENABLE_Msk 452,23972
#define SysTick_LOAD_RELOAD_Pos 455,24142
#define SysTick_LOAD_RELOAD_Msk 456,24271
#define SysTick_VAL_CURRENT_Pos 459,24442
#define SysTick_VAL_CURRENT_Msk 460,24571
#define SysTick_CALIB_NOREF_Pos 463,24746
#define SysTick_CALIB_NOREF_Msk 464,24875
#define SysTick_CALIB_SKEW_Pos 466,25002
#define SysTick_CALIB_SKEW_Msk 467,25130
#define SysTick_CALIB_TENMS_Pos 469,25256
#define SysTick_CALIB_TENMS_Msk 470,25385
  __I  uint32_t TYPE;485,25849
  __IO uint32_t CTRL;486,25967
  __IO uint32_t RNR;487,26085
  __IO uint32_t RBAR;488,26203
  __IO uint32_t RASR;489,26321
} MPU_Type;490,26439
#define MPU_TYPE_IREGION_Pos 493,26479
#define MPU_TYPE_IREGION_Msk 494,26605
#define MPU_TYPE_DREGION_Pos 496,26729
#define MPU_TYPE_DREGION_Msk 497,26855
#define MPU_TYPE_SEPARATE_Pos 499,26979
#define MPU_TYPE_SEPARATE_Msk 500,27106
#define MPU_CTRL_PRIVDEFENA_Pos 503,27259
#define MPU_CTRL_PRIVDEFENA_Msk 504,27388
#define MPU_CTRL_HFNMIENA_Pos 506,27515
#define MPU_CTRL_HFNMIENA_Msk 507,27642
#define MPU_CTRL_ENABLE_Pos 509,27767
#define MPU_CTRL_ENABLE_Msk 510,27892
#define MPU_RNR_REGION_Pos 513,28049
#define MPU_RNR_REGION_Msk 514,28173
#define MPU_RBAR_ADDR_Pos 517,28335
#define MPU_RBAR_ADDR_Msk 518,28458
#define MPU_RBAR_VALID_Pos 520,28579
#define MPU_RBAR_VALID_Msk 521,28703
#define MPU_RBAR_REGION_Pos 523,28825
#define MPU_RBAR_REGION_Msk 524,28950
#define MPU_RASR_ATTRS_Pos 527,29119
#define MPU_RASR_ATTRS_Msk 528,29264
#define MPU_RASR_SRD_Pos 530,29407
#define MPU_RASR_SRD_Msk 531,29544
#define MPU_RASR_SIZE_Pos 533,29679
#define MPU_RASR_SIZE_Msk 534,29815
#define MPU_RASR_ENABLE_Pos 536,29949
#define MPU_RASR_ENABLE_Msk 537,30085
#define SCS_BASE 560,30870
#define SysTick_BASE 561,30983
#define NVIC_BASE 562,31096
#define SCB_BASE 563,31209
#define SCnSCB 565,31324
#define SCB 566,31438
#define SysTick 567,31552
#define NVIC 568,31666
  #define MPU_BASE 571,31808
  #define MPU 572,31922
#define _BIT_SHIFT(600,32938
#define _SHP_IDX(601,33020
#define _IP_IDX(602,33102
__STATIC_INLINE void NVIC_EnableIRQ(611,33405
__STATIC_INLINE void NVIC_DisableIRQ(623,33740
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(639,34190
__STATIC_INLINE void NVIC_SetPendingIRQ(651,34522
__STATIC_INLINE void NVIC_ClearPendingIRQ(663,34836
__STATIC_INLINE void NVIC_SetPriority(678,35245
__STATIC_INLINE uint32_t NVIC_GetPriority(700,36151
__STATIC_INLINE void NVIC_SystemReset(714,36656
__STATIC_INLINE uint32_t SysTick_Config(752,38238

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_sc300.h,23961
#define __CORE_SC300_H_GENERIC32,1199
#define __SC300_CMSIS_VERSION_MAIN 56,2081
#define __SC300_CMSIS_VERSION_SUB 57,2198
#define __SC300_CMSIS_VERSION 58,2315
#define __CORTEX_SC 61,2511
  #define __ASM 65,2660
  #define __INLINE 66,2777
  #define __STATIC_INLINE 67,2894
  #define __ASM 70,2970
  #define __INLINE 71,3087
  #define __STATIC_INLINE 72,3241
  #define __ASM 75,3313
  #define __INLINE 76,3430
  #define __STATIC_INLINE 77,3547
  #define __ASM 80,3622
  #define __INLINE 81,3739
  #define __STATIC_INLINE 82,3856
#define __FPU_USED 88,4012
#define __CORE_SC300_H_DEPENDANT118,5044
    #define __SC300_REV 123,5184
    #define __MPU_PRESENT 128,5345
    #define __NVIC_PRIO_BITS 133,5506
    #define __Vendor_SysTickConfig 138,5676
  #define   __I 152,6160
  #define   __I 154,6265
#define     __O 156,6371
#define     __IO 157,6469
    uint32_t _reserved0:_reserved0190,7423
    uint32_t _reserved0:_reserved0192,7528
    uint32_t GE:GE193,7626
    uint32_t _reserved1:_reserved1194,7724
    uint32_t Q:Q196,7830
    uint32_t V:V197,7928
    uint32_t C:C198,8026
    uint32_t Z:Z199,8124
    uint32_t N:N200,8222
  } b;201,8320
  uint32_t w;202,8418
} APSR_Type;203,8516
    uint32_t ISR:ISR212,8652
    uint32_t _reserved0:_reserved0213,8750
  } b;214,8848
  uint32_t w;215,8946
} IPSR_Type;216,9044
    uint32_t ISR:ISR225,9187
    uint32_t _reserved0:_reserved0227,9311
    uint32_t _reserved0:_reserved0229,9416
    uint32_t GE:GE230,9514
    uint32_t _reserved1:_reserved1231,9612
    uint32_t T:T233,9718
    uint32_t IT:IT234,9816
    uint32_t Q:Q235,9914
    uint32_t V:V236,10012
    uint32_t C:C237,10110
    uint32_t Z:Z238,10208
    uint32_t N:N239,10306
  } b;240,10404
  uint32_t w;241,10502
} xPSR_Type;242,10600
    uint32_t nPRIV:nPRIV251,10723
    uint32_t SPSEL:SPSEL252,10821
    uint32_t FPCA:FPCA253,10919
    uint32_t _reserved0:_reserved0254,11017
  } b;255,11115
  uint32_t w;256,11213
} CONTROL_Type;257,11311
  __IO uint32_t ISER[ISER272,11658
       uint32_t RESERVED0[RESERVED0273,11769
  __IO uint32_t ICER[ICER274,11801
       uint32_t RSERVED1[RSERVED1275,11912
  __IO uint32_t ISPR[ISPR276,11943
       uint32_t RESERVED2[RESERVED2277,12054
  __IO uint32_t ICPR[ICPR278,12086
       uint32_t RESERVED3[RESERVED3279,12197
  __IO uint32_t IABR[IABR280,12229
       uint32_t RESERVED4[RESERVED4281,12340
  __IO uint8_t  IP[IP282,12372
       uint32_t RESERVED5[RESERVED5283,12483
  __O  uint32_t STIR;284,12516
}  NVIC_Type;285,12627
#define NVIC_STIR_INTID_Pos 288,12701
#define NVIC_STIR_INTID_Msk 289,12824
  __I  uint32_t CPUID;304,13253
  __IO uint32_t ICSR;305,13378
  __IO uint32_t VTOR;306,13503
  __IO uint32_t AIRCR;307,13628
  __IO uint32_t SCR;308,13753
  __IO uint32_t CCR;309,13878
  __IO uint8_t  SHP[SHP310,14003
  __IO uint32_t SHCSR;311,14128
  __IO uint32_t CFSR;312,14253
  __IO uint32_t HFSR;313,14378
  __IO uint32_t DFSR;314,14503
  __IO uint32_t MMFAR;315,14628
  __IO uint32_t BFAR;316,14753
  __IO uint32_t AFSR;317,14878
  __I  uint32_t PFR[PFR318,15003
  __I  uint32_t DFR;319,15128
  __I  uint32_t ADR;320,15253
  __I  uint32_t MMFR[MMFR321,15378
  __I  uint32_t ISAR[ISAR322,15503
       uint32_t RESERVED0[RESERVED0323,15628
  __IO uint32_t CPACR;324,15659
} SCB_Type;325,15784
#define SCB_CPUID_IMPLEMENTER_Pos 328,15837
#define SCB_CPUID_IMPLEMENTER_Msk 329,15968
#define SCB_CPUID_VARIANT_Pos 331,16097
#define SCB_CPUID_VARIANT_Msk 332,16224
#define SCB_CPUID_ARCHITECTURE_Pos 334,16349
#define SCB_CPUID_ARCHITECTURE_Msk 335,16481
#define SCB_CPUID_PARTNO_Pos 337,16611
#define SCB_CPUID_PARTNO_Msk 338,16737
#define SCB_CPUID_REVISION_Pos 340,16861
#define SCB_CPUID_REVISION_Msk 341,16989
#define SCB_ICSR_NMIPENDSET_Pos 344,17171
#define SCB_ICSR_NMIPENDSET_Msk 345,17300
#define SCB_ICSR_PENDSVSET_Pos 347,17427
#define SCB_ICSR_PENDSVSET_Msk 348,17555
#define SCB_ICSR_PENDSVCLR_Pos 350,17681
#define SCB_ICSR_PENDSVCLR_Msk 351,17809
#define SCB_ICSR_PENDSTSET_Pos 353,17935
#define SCB_ICSR_PENDSTSET_Msk 354,18063
#define SCB_ICSR_PENDSTCLR_Pos 356,18189
#define SCB_ICSR_PENDSTCLR_Msk 357,18317
#define SCB_ICSR_ISRPREEMPT_Pos 359,18443
#define SCB_ICSR_ISRPREEMPT_Msk 360,18572
#define SCB_ICSR_ISRPENDING_Pos 362,18699
#define SCB_ICSR_ISRPENDING_Msk 363,18828
#define SCB_ICSR_VECTPENDING_Pos 365,18955
#define SCB_ICSR_VECTPENDING_Msk 366,19085
#define SCB_ICSR_RETTOBASE_Pos 368,19213
#define SCB_ICSR_RETTOBASE_Msk 369,19341
#define SCB_ICSR_VECTACTIVE_Pos 371,19467
#define SCB_ICSR_VECTACTIVE_Msk 372,19596
#define SCB_VTOR_TBLBASE_Pos 375,19775
#define SCB_VTOR_TBLBASE_Msk 376,19901
#define SCB_VTOR_TBLOFF_Pos 378,20025
#define SCB_VTOR_TBLOFF_Msk 379,20150
#define SCB_AIRCR_VECTKEY_Pos 382,20345
#define SCB_AIRCR_VECTKEY_Msk 383,20472
#define SCB_AIRCR_VECTKEYSTAT_Pos 385,20597
#define SCB_AIRCR_VECTKEYSTAT_Msk 386,20728
#define SCB_AIRCR_ENDIANESS_Pos 388,20857
#define SCB_AIRCR_ENDIANESS_Msk 389,20986
#define SCB_AIRCR_PRIGROUP_Pos 391,21113
#define SCB_AIRCR_PRIGROUP_Msk 392,21241
#define SCB_AIRCR_SYSRESETREQ_Pos 394,21367
#define SCB_AIRCR_SYSRESETREQ_Msk 395,21498
#define SCB_AIRCR_VECTCLRACTIVE_Pos 397,21627
#define SCB_AIRCR_VECTCLRACTIVE_Msk 398,21760
#define SCB_AIRCR_VECTRESET_Pos 400,21891
#define SCB_AIRCR_VECTRESET_Msk 401,22020
#define SCB_SCR_SEVONPEND_Pos 404,22194
#define SCB_SCR_SEVONPEND_Msk 405,22321
#define SCB_SCR_SLEEPDEEP_Pos 407,22446
#define SCB_SCR_SLEEPDEEP_Msk 408,22573
#define SCB_SCR_SLEEPONEXIT_Pos 410,22698
#define SCB_SCR_SLEEPONEXIT_Msk 411,22827
#define SCB_CCR_STKALIGN_Pos 414,23008
#define SCB_CCR_STKALIGN_Msk 415,23134
#define SCB_CCR_BFHFNMIGN_Pos 417,23258
#define SCB_CCR_BFHFNMIGN_Msk 418,23385
#define SCB_CCR_DIV_0_TRP_Pos 420,23510
#define SCB_CCR_DIV_0_TRP_Msk 421,23637
#define SCB_CCR_UNALIGN_TRP_Pos 423,23762
#define SCB_CCR_UNALIGN_TRP_Msk 424,23891
#define SCB_CCR_USERSETMPEND_Pos 426,24018
#define SCB_CCR_USERSETMPEND_Msk 427,24148
#define SCB_CCR_NONBASETHRDENA_Pos 429,24276
#define SCB_CCR_NONBASETHRDENA_Msk 430,24408
#define SCB_SHCSR_USGFAULTENA_Pos 433,24603
#define SCB_SHCSR_USGFAULTENA_Msk 434,24734
#define SCB_SHCSR_BUSFAULTENA_Pos 436,24863
#define SCB_SHCSR_BUSFAULTENA_Msk 437,24994
#define SCB_SHCSR_MEMFAULTENA_Pos 439,25123
#define SCB_SHCSR_MEMFAULTENA_Msk 440,25254
#define SCB_SHCSR_SVCALLPENDED_Pos 442,25383
#define SCB_SHCSR_SVCALLPENDED_Msk 443,25515
#define SCB_SHCSR_BUSFAULTPENDED_Pos 445,25645
#define SCB_SHCSR_BUSFAULTPENDED_Msk 446,25779
#define SCB_SHCSR_MEMFAULTPENDED_Pos 448,25911
#define SCB_SHCSR_MEMFAULTPENDED_Msk 449,26045
#define SCB_SHCSR_USGFAULTPENDED_Pos 451,26177
#define SCB_SHCSR_USGFAULTPENDED_Msk 452,26311
#define SCB_SHCSR_SYSTICKACT_Pos 454,26443
#define SCB_SHCSR_SYSTICKACT_Msk 455,26573
#define SCB_SHCSR_PENDSVACT_Pos 457,26701
#define SCB_SHCSR_PENDSVACT_Msk 458,26830
#define SCB_SHCSR_MONITORACT_Pos 460,26957
#define SCB_SHCSR_MONITORACT_Msk 461,27087
#define SCB_SHCSR_SVCALLACT_Pos 463,27215
#define SCB_SHCSR_SVCALLACT_Msk 464,27344
#define SCB_SHCSR_USGFAULTACT_Pos 466,27471
#define SCB_SHCSR_USGFAULTACT_Msk 467,27602
#define SCB_SHCSR_BUSFAULTACT_Pos 469,27731
#define SCB_SHCSR_BUSFAULTACT_Msk 470,27862
#define SCB_SHCSR_MEMFAULTACT_Pos 472,27991
#define SCB_SHCSR_MEMFAULTACT_Msk 473,28122
#define SCB_CFSR_USGFAULTSR_Pos 476,28310
#define SCB_CFSR_USGFAULTSR_Msk 477,28456
#define SCB_CFSR_BUSFAULTSR_Pos 479,28600
#define SCB_CFSR_BUSFAULTSR_Msk 480,28744
#define SCB_CFSR_MEMFAULTSR_Pos 482,28886
#define SCB_CFSR_MEMFAULTSR_Msk 483,29040
#define SCB_HFSR_DEBUGEVT_Pos 486,29243
#define SCB_HFSR_DEBUGEVT_Msk 487,29370
#define SCB_HFSR_FORCED_Pos 489,29495
#define SCB_HFSR_FORCED_Msk 490,29620
#define SCB_HFSR_VECTTBL_Pos 492,29743
#define SCB_HFSR_VECTTBL_Msk 493,29869
#define SCB_DFSR_EXTERNAL_Pos 496,30044
#define SCB_DFSR_EXTERNAL_Msk 497,30171
#define SCB_DFSR_VCATCH_Pos 499,30296
#define SCB_DFSR_VCATCH_Msk 500,30421
#define SCB_DFSR_DWTTRAP_Pos 502,30544
#define SCB_DFSR_DWTTRAP_Msk 503,30670
#define SCB_DFSR_BKPT_Pos 505,30794
#define SCB_DFSR_BKPT_Msk 506,30917
#define SCB_DFSR_HALTED_Pos 508,31038
#define SCB_DFSR_HALTED_Msk 509,31163
       uint32_t RESERVED0[RESERVED0524,31635
  __I  uint32_t ICTR;525,31666
       uint32_t RESERVED1[RESERVED1526,31777
} SCnSCB_Type;527,31808
#define SCnSCB_ICTR_INTLINESNUM_Pos 530,31880
#define SCnSCB_ICTR_INTLINESNUM_Msk 531,32003
  __IO uint32_t CTRL;546,32430
  __IO uint32_t LOAD;547,32537
  __IO uint32_t VAL;548,32644
  __I  uint32_t CALIB;549,32751
} SysTick_Type;550,32858
#define SysTick_CTRL_COUNTFLAG_Pos 553,32930
#define SysTick_CTRL_COUNTFLAG_Msk 554,33062
#define SysTick_CTRL_CLKSOURCE_Pos 556,33192
#define SysTick_CTRL_CLKSOURCE_Msk 557,33324
#define SysTick_CTRL_TICKINT_Pos 559,33454
#define SysTick_CTRL_TICKINT_Msk 560,33584
#define SysTick_CTRL_ENABLE_Pos 562,33712
#define SysTick_CTRL_ENABLE_Msk 563,33841
#define SysTick_LOAD_RELOAD_Pos 566,34011
#define SysTick_LOAD_RELOAD_Msk 567,34140
#define SysTick_VAL_CURRENT_Pos 570,34311
#define SysTick_VAL_CURRENT_Msk 571,34440
#define SysTick_CALIB_NOREF_Pos 574,34615
#define SysTick_CALIB_NOREF_Msk 575,34744
#define SysTick_CALIB_SKEW_Pos 577,34871
#define SysTick_CALIB_SKEW_Msk 578,34999
#define SysTick_CALIB_TENMS_Pos 580,35125
#define SysTick_CALIB_TENMS_Msk 581,35254
    __O  uint8_t    u8;598,35749
    __O  uint16_t   u16;599,35862
    __O  uint32_t   u32;600,35975
  }  PORT 601,36088
       uint32_t RESERVED0[RESERVED0602,36201
  __IO uint32_t TER;603,36234
       uint32_t RESERVED1[RESERVED1604,36347
  __IO uint32_t TPR;605,36379
       uint32_t RESERVED2[RESERVED2606,36492
  __IO uint32_t TCR;607,36524
} ITM_Type;608,36637
#define ITM_TPR_PRIVMASK_Pos 611,36700
#define ITM_TPR_PRIVMASK_Msk 612,36823
#define ITM_TCR_BUSY_Pos 615,36990
#define ITM_TCR_BUSY_Msk 616,37109
#define ITM_TCR_TraceBusID_Pos 618,37226
#define ITM_TCR_TraceBusID_Msk 619,37346
#define ITM_TCR_GTSFREQ_Pos 621,37464
#define ITM_TCR_GTSFREQ_Msk 622,37605
#define ITM_TCR_TSPrescale_Pos 624,37744
#define ITM_TCR_TSPrescale_Msk 625,37869
#define ITM_TCR_SWOENA_Pos 627,37992
#define ITM_TCR_SWOENA_Msk 628,38113
#define ITM_TCR_TXENA_Pos 630,38232
#define ITM_TCR_TXENA_Msk 631,38352
#define ITM_TCR_SYNCENA_Pos 633,38470
#define ITM_TCR_SYNCENA_Msk 634,38592
#define ITM_TCR_TSENA_Pos 636,38712
#define ITM_TCR_TSENA_Msk 637,38832
#define ITM_TCR_ITMENA_Pos 639,38950
#define ITM_TCR_ITMENA_Msk 640,39079
  __IO uint32_t CTRL;655,39538
  __IO uint32_t CYCCNT;656,39651
  __IO uint32_t CPICNT;657,39764
  __IO uint32_t EXCCNT;658,39877
  __IO uint32_t SLEEPCNT;659,39990
  __IO uint32_t LSUCNT;660,40103
  __IO uint32_t FOLDCNT;661,40216
  __I  uint32_t PCSR;662,40329
  __IO uint32_t COMP0;663,40442
  __IO uint32_t MASK0;664,40555
  __IO uint32_t FUNCTION0;665,40668
       uint32_t RESERVED0[RESERVED0666,40781
  __IO uint32_t COMP1;667,40812
  __IO uint32_t MASK1;668,40925
  __IO uint32_t FUNCTION1;669,41038
       uint32_t RESERVED1[RESERVED1670,41151
  __IO uint32_t COMP2;671,41182
  __IO uint32_t MASK2;672,41295
  __IO uint32_t FUNCTION2;673,41408
       uint32_t RESERVED2[RESERVED2674,41521
  __IO uint32_t COMP3;675,41552
  __IO uint32_t MASK3;676,41665
  __IO uint32_t FUNCTION3;677,41778
} DWT_Type;678,41891
#define DWT_CTRL_NUMCOMP_Pos 681,41946
#define DWT_CTRL_NUMCOMP_Msk 682,42069
#define DWT_CTRL_NOTRCPKT_Pos 684,42190
#define DWT_CTRL_NOTRCPKT_Msk 685,42314
#define DWT_CTRL_NOEXTTRIG_Pos 687,42436
#define DWT_CTRL_NOEXTTRIG_Msk 688,42561
#define DWT_CTRL_NOCYCCNT_Pos 690,42684
#define DWT_CTRL_NOCYCCNT_Msk 691,42808
#define DWT_CTRL_NOPRFCNT_Pos 693,42930
#define DWT_CTRL_NOPRFCNT_Msk 694,43054
#define DWT_CTRL_CYCEVTENA_Pos 696,43176
#define DWT_CTRL_CYCEVTENA_Msk 697,43301
#define DWT_CTRL_FOLDEVTENA_Pos 699,43424
#define DWT_CTRL_FOLDEVTENA_Msk 700,43550
#define DWT_CTRL_LSUEVTENA_Pos 702,43674
#define DWT_CTRL_LSUEVTENA_Msk 703,43799
#define DWT_CTRL_SLEEPEVTENA_Pos 705,43922
#define DWT_CTRL_SLEEPEVTENA_Msk 706,44049
#define DWT_CTRL_EXCEVTENA_Pos 708,44174
#define DWT_CTRL_EXCEVTENA_Msk 709,44299
#define DWT_CTRL_CPIEVTENA_Pos 711,44422
#define DWT_CTRL_CPIEVTENA_Msk 712,44547
#define DWT_CTRL_EXCTRCENA_Pos 714,44670
#define DWT_CTRL_EXCTRCENA_Msk 715,44795
#define DWT_CTRL_PCSAMPLENA_Pos 717,44918
#define DWT_CTRL_PCSAMPLENA_Msk 718,45044
#define DWT_CTRL_SYNCTAP_Pos 720,45168
#define DWT_CTRL_SYNCTAP_Msk 721,45291
#define DWT_CTRL_CYCTAP_Pos 723,45412
#define DWT_CTRL_CYCTAP_Msk 724,45534
#define DWT_CTRL_POSTINIT_Pos 726,45654
#define DWT_CTRL_POSTINIT_Msk 727,45778
#define DWT_CTRL_POSTPRESET_Pos 729,45900
#define DWT_CTRL_POSTPRESET_Msk 730,46026
#define DWT_CTRL_CYCCNTENA_Pos 732,46150
#define DWT_CTRL_CYCCNTENA_Msk 733,46275
#define DWT_CPICNT_CPICNT_Pos 736,46440
#define DWT_CPICNT_CPICNT_Msk 737,46564
#define DWT_EXCCNT_EXCCNT_Pos 740,46743
#define DWT_EXCCNT_EXCCNT_Msk 741,46867
#define DWT_SLEEPCNT_SLEEPCNT_Pos 744,47033
#define DWT_SLEEPCNT_SLEEPCNT_Msk 745,47161
#define DWT_LSUCNT_LSUCNT_Pos 748,47329
#define DWT_LSUCNT_LSUCNT_Msk 749,47453
#define DWT_FOLDCNT_FOLDCNT_Pos 752,47632
#define DWT_FOLDCNT_FOLDCNT_Msk 753,47758
#define DWT_MASK_MASK_Pos 756,47930
#define DWT_MASK_MASK_Msk 757,48050
#define DWT_FUNCTION_MATCHED_Pos 760,48220
#define DWT_FUNCTION_MATCHED_Msk 761,48347
#define DWT_FUNCTION_DATAVADDR1_Pos 763,48472
#define DWT_FUNCTION_DATAVADDR1_Msk 764,48602
#define DWT_FUNCTION_DATAVADDR0_Pos 766,48730
#define DWT_FUNCTION_DATAVADDR0_Msk 767,48860
#define DWT_FUNCTION_DATAVSIZE_Pos 769,48988
#define DWT_FUNCTION_DATAVSIZE_Msk 770,49117
#define DWT_FUNCTION_LNK1ENA_Pos 772,49244
#define DWT_FUNCTION_LNK1ENA_Msk 773,49371
#define DWT_FUNCTION_DATAVMATCH_Pos 775,49496
#define DWT_FUNCTION_DATAVMATCH_Msk 776,49626
#define DWT_FUNCTION_CYCMATCH_Pos 778,49754
#define DWT_FUNCTION_CYCMATCH_Msk 779,49882
#define DWT_FUNCTION_EMITRANGE_Pos 781,50008
#define DWT_FUNCTION_EMITRANGE_Msk 782,50137
#define DWT_FUNCTION_FUNCTION_Pos 784,50264
#define DWT_FUNCTION_FUNCTION_Msk 785,50392
  __IO uint32_t SSPSR;800,50835
  __IO uint32_t CSPSR;801,50948
       uint32_t RESERVED0[RESERVED0802,51055
  __IO uint32_t ACPR;803,51086
       uint32_t RESERVED1[RESERVED1804,51195
  __IO uint32_t SPPR;805,51227
       uint32_t RESERVED2[RESERVED2806,51329
  __I  uint32_t FFSR;807,51362
  __IO uint32_t FFCR;808,51469
  __I  uint32_t FSCR;809,51577
       uint32_t RESERVED3[RESERVED3810,51691
  __I  uint32_t TRIGGER;811,51724
  __I  uint32_t FIFO0;812,51803
  __I  uint32_t ITATBCTR2;813,51895
       uint32_t RESERVED4[RESERVED4814,51976
  __I  uint32_t ITATBCTR0;815,52007
  __I  uint32_t FIFO1;816,52088
  __IO uint32_t ITCTRL;817,52180
       uint32_t RESERVED5[RESERVED5818,52276
  __IO uint32_t CLAIMSET;819,52308
  __IO uint32_t CLAIMCLR;820,52393
       uint32_t RESERVED7[RESERVED7821,52480
  __I  uint32_t DEVID;822,52511
  __I  uint32_t DEVTYPE;823,52593
} TPI_Type;824,52677
#define TPI_ACPR_PRESCALER_Pos 827,52753
#define TPI_ACPR_PRESCALER_Msk 828,52878
#define TPI_SPPR_TXMODE_Pos 831,53055
#define TPI_SPPR_TXMODE_Msk 832,53177
#define TPI_FFSR_FtNonStop_Pos 835,53356
#define TPI_FFSR_FtNonStop_Msk 836,53481
#define TPI_FFSR_TCPresent_Pos 838,53604
#define TPI_FFSR_TCPresent_Msk 839,53729
#define TPI_FFSR_FtStopped_Pos 841,53852
#define TPI_FFSR_FtStopped_Msk 842,53977
#define TPI_FFSR_FlInProg_Pos 844,54100
#define TPI_FFSR_FlInProg_Msk 845,54224
#define TPI_FFCR_TrigIn_Pos 848,54406
#define TPI_FFCR_TrigIn_Msk 849,54528
#define TPI_FFCR_EnFCont_Pos 851,54648
#define TPI_FFCR_EnFCont_Msk 852,54771
#define TPI_TRIGGER_TRIGGER_Pos 855,54932
#define TPI_TRIGGER_TRIGGER_Msk 856,55058
#define TPI_FIFO0_ITM_ATVALID_Pos 859,55243
#define TPI_FIFO0_ITM_ATVALID_Msk 860,55371
#define TPI_FIFO0_ITM_bytecount_Pos 862,55497
#define TPI_FIFO0_ITM_bytecount_Msk 863,55627
#define TPI_FIFO0_ETM_ATVALID_Pos 865,55755
#define TPI_FIFO0_ETM_ATVALID_Msk 866,55883
#define TPI_FIFO0_ETM_bytecount_Pos 868,56009
#define TPI_FIFO0_ETM_bytecount_Msk 869,56139
#define TPI_FIFO0_ETM2_Pos 871,56267
#define TPI_FIFO0_ETM2_Msk 872,56388
#define TPI_FIFO0_ETM1_Pos 874,56507
#define TPI_FIFO0_ETM1_Msk 875,56628
#define TPI_FIFO0_ETM0_Pos 877,56747
#define TPI_FIFO0_ETM0_Msk 878,56868
#define TPI_ITATBCTR2_ATREADY_Pos 881,57029
#define TPI_ITATBCTR2_ATREADY_Msk 882,57157
#define TPI_FIFO1_ITM_ATVALID_Pos 885,57344
#define TPI_FIFO1_ITM_ATVALID_Msk 886,57472
#define TPI_FIFO1_ITM_bytecount_Pos 888,57598
#define TPI_FIFO1_ITM_bytecount_Msk 889,57728
#define TPI_FIFO1_ETM_ATVALID_Pos 891,57856
#define TPI_FIFO1_ETM_ATVALID_Msk 892,57984
#define TPI_FIFO1_ETM_bytecount_Pos 894,58110
#define TPI_FIFO1_ETM_bytecount_Msk 895,58240
#define TPI_FIFO1_ITM2_Pos 897,58368
#define TPI_FIFO1_ITM2_Msk 898,58489
#define TPI_FIFO1_ITM1_Pos 900,58608
#define TPI_FIFO1_ITM1_Msk 901,58729
#define TPI_FIFO1_ITM0_Pos 903,58848
#define TPI_FIFO1_ITM0_Msk 904,58969
#define TPI_ITATBCTR0_ATREADY_Pos 907,59130
#define TPI_ITATBCTR0_ATREADY_Msk 908,59258
#define TPI_ITCTRL_Mode_Pos 911,59441
#define TPI_ITCTRL_Mode_Msk 912,59563
#define TPI_DEVID_NRZVALID_Pos 915,59721
#define TPI_DEVID_NRZVALID_Msk 916,59846
#define TPI_DEVID_MANCVALID_Pos 918,59969
#define TPI_DEVID_MANCVALID_Msk 919,60095
#define TPI_DEVID_PTINVALID_Pos 921,60219
#define TPI_DEVID_PTINVALID_Msk 922,60345
#define TPI_DEVID_MinBufSz_Pos 924,60469
#define TPI_DEVID_MinBufSz_Msk 925,60594
#define TPI_DEVID_AsynClkIn_Pos 927,60717
#define TPI_DEVID_AsynClkIn_Msk 928,60843
#define TPI_DEVID_NrTraceInput_Pos 930,60967
#define TPI_DEVID_NrTraceInput_Msk 931,61096
#define TPI_DEVTYPE_SubType_Pos 934,61263
#define TPI_DEVTYPE_SubType_Msk 935,61389
#define TPI_DEVTYPE_MajorType_Pos 937,61513
#define TPI_DEVTYPE_MajorType_Msk 938,61641
  __I  uint32_t TYPE;954,62107
  __IO uint32_t CTRL;955,62225
  __IO uint32_t RNR;956,62343
  __IO uint32_t RBAR;957,62461
  __IO uint32_t RASR;958,62579
  __IO uint32_t RBAR_A1;959,62697
  __IO uint32_t RASR_A1;960,62815
  __IO uint32_t RBAR_A2;961,62933
  __IO uint32_t RASR_A2;962,63051
  __IO uint32_t RBAR_A3;963,63169
  __IO uint32_t RASR_A3;964,63287
} MPU_Type;965,63405
#define MPU_TYPE_IREGION_Pos 968,63445
#define MPU_TYPE_IREGION_Msk 969,63571
#define MPU_TYPE_DREGION_Pos 971,63695
#define MPU_TYPE_DREGION_Msk 972,63821
#define MPU_TYPE_SEPARATE_Pos 974,63945
#define MPU_TYPE_SEPARATE_Msk 975,64072
#define MPU_CTRL_PRIVDEFENA_Pos 978,64225
#define MPU_CTRL_PRIVDEFENA_Msk 979,64354
#define MPU_CTRL_HFNMIENA_Pos 981,64481
#define MPU_CTRL_HFNMIENA_Msk 982,64608
#define MPU_CTRL_ENABLE_Pos 984,64733
#define MPU_CTRL_ENABLE_Msk 985,64858
#define MPU_RNR_REGION_Pos 988,65015
#define MPU_RNR_REGION_Msk 989,65139
#define MPU_RBAR_ADDR_Pos 992,65301
#define MPU_RBAR_ADDR_Msk 993,65424
#define MPU_RBAR_VALID_Pos 995,65545
#define MPU_RBAR_VALID_Msk 996,65669
#define MPU_RBAR_REGION_Pos 998,65791
#define MPU_RBAR_REGION_Msk 999,65916
#define MPU_RASR_ATTRS_Pos 1002,66085
#define MPU_RASR_ATTRS_Msk 1003,66230
#define MPU_RASR_SRD_Pos 1005,66373
#define MPU_RASR_SRD_Msk 1006,66510
#define MPU_RASR_SIZE_Pos 1008,66645
#define MPU_RASR_SIZE_Msk 1009,66781
#define MPU_RASR_ENABLE_Pos 1011,66915
#define MPU_RASR_ENABLE_Msk 1012,67051
  __IO uint32_t DHCSR;1028,67517
  __O  uint32_t DCRSR;1029,67633
  __IO uint32_t DCRDR;1030,67749
  __IO uint32_t DEMCR;1031,67865
} CoreDebug_Type;1032,67981
#define CoreDebug_DHCSR_DBGKEY_Pos 1035,68051
#define CoreDebug_DHCSR_DBGKEY_Msk 1036,68183
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1038,68313
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1039,68449
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1041,68583
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1042,68720
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1044,68855
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1045,68989
#define CoreDebug_DHCSR_S_SLEEP_Pos 1047,69121
#define CoreDebug_DHCSR_S_SLEEP_Msk 1048,69254
#define CoreDebug_DHCSR_S_HALT_Pos 1050,69385
#define CoreDebug_DHCSR_S_HALT_Msk 1051,69517
#define CoreDebug_DHCSR_S_REGRDY_Pos 1053,69647
#define CoreDebug_DHCSR_S_REGRDY_Msk 1054,69781
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1056,69913
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1057,70050
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1059,70185
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1060,70321
#define CoreDebug_DHCSR_C_STEP_Pos 1062,70455
#define CoreDebug_DHCSR_C_STEP_Msk 1063,70587
#define CoreDebug_DHCSR_C_HALT_Pos 1065,70717
#define CoreDebug_DHCSR_C_HALT_Msk 1066,70849
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1068,70979
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1069,71114
#define CoreDebug_DCRSR_REGWnR_Pos 1072,71292
#define CoreDebug_DCRSR_REGWnR_Msk 1073,71424
#define CoreDebug_DCRSR_REGSEL_Pos 1075,71554
#define CoreDebug_DCRSR_REGSEL_Msk 1076,71686
#define CoreDebug_DEMCR_TRCENA_Pos 1079,71868
#define CoreDebug_DEMCR_TRCENA_Msk 1080,72000
#define CoreDebug_DEMCR_MON_REQ_Pos 1082,72130
#define CoreDebug_DEMCR_MON_REQ_Msk 1083,72263
#define CoreDebug_DEMCR_MON_STEP_Pos 1085,72394
#define CoreDebug_DEMCR_MON_STEP_Msk 1086,72528
#define CoreDebug_DEMCR_MON_PEND_Pos 1088,72660
#define CoreDebug_DEMCR_MON_PEND_Msk 1089,72794
#define CoreDebug_DEMCR_MON_EN_Pos 1091,72926
#define CoreDebug_DEMCR_MON_EN_Msk 1092,73058
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1094,73188
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1095,73324
#define CoreDebug_DEMCR_VC_INTERR_Pos 1097,73458
#define CoreDebug_DEMCR_VC_INTERR_Msk 1098,73593
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1100,73726
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1101,73861
#define CoreDebug_DEMCR_VC_STATERR_Pos 1103,73994
#define CoreDebug_DEMCR_VC_STATERR_Msk 1104,74130
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1106,74264
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1107,74399
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1109,74532
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1110,74668
#define CoreDebug_DEMCR_VC_MMERR_Pos 1112,74802
#define CoreDebug_DEMCR_VC_MMERR_Msk 1113,74936
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1115,75068
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1116,75206
#define SCS_BASE 1128,75605
#define ITM_BASE 1129,75719
#define DWT_BASE 1130,75833
#define TPI_BASE 1131,75947
#define CoreDebug_BASE 1132,76061
#define SysTick_BASE 1133,76175
#define NVIC_BASE 1134,76289
#define SCB_BASE 1135,76403
#define SCnSCB 1137,76519
#define SCB 1138,76633
#define SysTick 1139,76747
#define NVIC 1140,76861
#define ITM 1141,76975
#define DWT 1142,77089
#define TPI 1143,77203
#define CoreDebug 1144,77317
  #define MPU_BASE 1147,77459
  #define MPU 1148,77573
__STATIC_INLINE void NVIC_SetPriorityGrouping(1185,78910
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1205,79866
__STATIC_INLINE void NVIC_EnableIRQ(1217,80264
__STATIC_INLINE void NVIC_DisableIRQ(1229,80644
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1245,81140
__STATIC_INLINE void NVIC_SetPendingIRQ(1257,81525
__STATIC_INLINE void NVIC_ClearPendingIRQ(1269,81889
__STATIC_INLINE uint32_t NVIC_GetActive(1284,82358
__STATIC_INLINE void NVIC_SetPriority(1299,82813
__STATIC_INLINE uint32_t NVIC_GetPriority(1319,83667
__STATIC_INLINE uint32_t NVIC_EncodePriority 1341,84707
__STATIC_INLINE void NVIC_DecodePriority 1369,86075
__STATIC_INLINE void NVIC_SystemReset(1387,86906
__STATIC_INLINE uint32_t SysTick_Config(1426,88600
#define                 ITM_RXBUFFER_EMPTY 1453,89830
__STATIC_INLINE uint32_t ITM_SendChar 1466,90364
__STATIC_INLINE int32_t ITM_ReceiveChar 1485,90916
__STATIC_INLINE int32_t ITM_CheckChar 1504,91459

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/arm_common_tables.h,37
#define _ARM_COMMON_TABLES_H 25,827

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm3.h,24416
#define __CORE_CM3_H_GENERIC32,1199
#define __CM3_CMSIS_VERSION_MAIN 56,2080
#define __CM3_CMSIS_VERSION_SUB 57,2197
#define __CM3_CMSIS_VERSION 58,2314
#define __CORTEX_M 61,2506
  #define __ASM 65,2655
  #define __INLINE 66,2772
  #define __STATIC_INLINE 67,2889
  #define __ASM 70,2965
  #define __INLINE 71,3082
  #define __STATIC_INLINE 72,3236
  #define __ASM 75,3310
  #define __STATIC_INLINE 76,3427
  #define __ASM 79,3499
  #define __INLINE 80,3616
  #define __STATIC_INLINE 81,3733
  #define __ASM 84,3808
  #define __INLINE 85,3925
  #define __STATIC_INLINE 86,4042
#define __FPU_USED 92,4198
#define __CORE_CM3_H_DEPENDANT127,5407
    #define __CM3_REV 132,5543
    #define __MPU_PRESENT 137,5700
    #define __NVIC_PRIO_BITS 142,5861
    #define __Vendor_SysTickConfig 147,6031
  #define   __I 161,6515
  #define   __I 163,6620
#define     __O 165,6726
#define     __IO 166,6824
    uint32_t _reserved0:_reserved0199,7782
    uint32_t _reserved0:_reserved0201,7887
    uint32_t GE:GE202,7985
    uint32_t _reserved1:_reserved1203,8083
    uint32_t Q:Q205,8189
    uint32_t V:V206,8287
    uint32_t C:C207,8385
    uint32_t Z:Z208,8483
    uint32_t N:N209,8581
  } b;210,8679
  uint32_t w;211,8777
} APSR_Type;212,8875
    uint32_t ISR:ISR221,9011
    uint32_t _reserved0:_reserved0222,9109
  } b;223,9207
  uint32_t w;224,9305
} IPSR_Type;225,9403
    uint32_t ISR:ISR234,9546
    uint32_t _reserved0:_reserved0236,9670
    uint32_t _reserved0:_reserved0238,9775
    uint32_t GE:GE239,9873
    uint32_t _reserved1:_reserved1240,9971
    uint32_t T:T242,10077
    uint32_t IT:IT243,10175
    uint32_t Q:Q244,10273
    uint32_t V:V245,10371
    uint32_t C:C246,10469
    uint32_t Z:Z247,10567
    uint32_t N:N248,10665
  } b;249,10763
  uint32_t w;250,10861
} xPSR_Type;251,10959
    uint32_t nPRIV:nPRIV260,11082
    uint32_t SPSEL:SPSEL261,11180
    uint32_t FPCA:FPCA262,11278
    uint32_t _reserved0:_reserved0263,11376
  } b;264,11474
  uint32_t w;265,11572
} CONTROL_Type;266,11670
  __IO uint32_t ISER[ISER281,12017
       uint32_t RESERVED0[RESERVED0282,12128
  __IO uint32_t ICER[ICER283,12160
       uint32_t RSERVED1[RSERVED1284,12271
  __IO uint32_t ISPR[ISPR285,12302
       uint32_t RESERVED2[RESERVED2286,12413
  __IO uint32_t ICPR[ICPR287,12445
       uint32_t RESERVED3[RESERVED3288,12556
  __IO uint32_t IABR[IABR289,12588
       uint32_t RESERVED4[RESERVED4290,12699
  __IO uint8_t  IP[IP291,12731
       uint32_t RESERVED5[RESERVED5292,12842
  __O  uint32_t STIR;293,12875
}  NVIC_Type;294,12986
#define NVIC_STIR_INTID_Pos 297,13060
#define NVIC_STIR_INTID_Msk 298,13183
  __I  uint32_t CPUID;313,13612
  __IO uint32_t ICSR;314,13737
  __IO uint32_t VTOR;315,13862
  __IO uint32_t AIRCR;316,13987
  __IO uint32_t SCR;317,14112
  __IO uint32_t CCR;318,14237
  __IO uint8_t  SHP[SHP319,14362
  __IO uint32_t SHCSR;320,14487
  __IO uint32_t CFSR;321,14612
  __IO uint32_t HFSR;322,14737
  __IO uint32_t DFSR;323,14862
  __IO uint32_t MMFAR;324,14987
  __IO uint32_t BFAR;325,15112
  __IO uint32_t AFSR;326,15237
  __I  uint32_t PFR[PFR327,15362
  __I  uint32_t DFR;328,15487
  __I  uint32_t ADR;329,15612
  __I  uint32_t MMFR[MMFR330,15737
  __I  uint32_t ISAR[ISAR331,15862
       uint32_t RESERVED0[RESERVED0332,15987
  __IO uint32_t CPACR;333,16018
} SCB_Type;334,16143
#define SCB_CPUID_IMPLEMENTER_Pos 337,16196
#define SCB_CPUID_IMPLEMENTER_Msk 338,16327
#define SCB_CPUID_VARIANT_Pos 340,16456
#define SCB_CPUID_VARIANT_Msk 341,16583
#define SCB_CPUID_ARCHITECTURE_Pos 343,16708
#define SCB_CPUID_ARCHITECTURE_Msk 344,16840
#define SCB_CPUID_PARTNO_Pos 346,16970
#define SCB_CPUID_PARTNO_Msk 347,17096
#define SCB_CPUID_REVISION_Pos 349,17220
#define SCB_CPUID_REVISION_Msk 350,17348
#define SCB_ICSR_NMIPENDSET_Pos 353,17530
#define SCB_ICSR_NMIPENDSET_Msk 354,17659
#define SCB_ICSR_PENDSVSET_Pos 356,17786
#define SCB_ICSR_PENDSVSET_Msk 357,17914
#define SCB_ICSR_PENDSVCLR_Pos 359,18040
#define SCB_ICSR_PENDSVCLR_Msk 360,18168
#define SCB_ICSR_PENDSTSET_Pos 362,18294
#define SCB_ICSR_PENDSTSET_Msk 363,18422
#define SCB_ICSR_PENDSTCLR_Pos 365,18548
#define SCB_ICSR_PENDSTCLR_Msk 366,18676
#define SCB_ICSR_ISRPREEMPT_Pos 368,18802
#define SCB_ICSR_ISRPREEMPT_Msk 369,18931
#define SCB_ICSR_ISRPENDING_Pos 371,19058
#define SCB_ICSR_ISRPENDING_Msk 372,19187
#define SCB_ICSR_VECTPENDING_Pos 374,19314
#define SCB_ICSR_VECTPENDING_Msk 375,19444
#define SCB_ICSR_RETTOBASE_Pos 377,19572
#define SCB_ICSR_RETTOBASE_Msk 378,19700
#define SCB_ICSR_VECTACTIVE_Pos 380,19826
#define SCB_ICSR_VECTACTIVE_Msk 381,19955
#define SCB_VTOR_TBLBASE_Pos 385,20194
#define SCB_VTOR_TBLBASE_Msk 386,20320
#define SCB_VTOR_TBLOFF_Pos 388,20444
#define SCB_VTOR_TBLOFF_Msk 389,20569
#define SCB_VTOR_TBLOFF_Pos 391,20697
#define SCB_VTOR_TBLOFF_Msk 392,20822
#define SCB_AIRCR_VECTKEY_Pos 396,21025
#define SCB_AIRCR_VECTKEY_Msk 397,21152
#define SCB_AIRCR_VECTKEYSTAT_Pos 399,21277
#define SCB_AIRCR_VECTKEYSTAT_Msk 400,21408
#define SCB_AIRCR_ENDIANESS_Pos 402,21537
#define SCB_AIRCR_ENDIANESS_Msk 403,21666
#define SCB_AIRCR_PRIGROUP_Pos 405,21793
#define SCB_AIRCR_PRIGROUP_Msk 406,21921
#define SCB_AIRCR_SYSRESETREQ_Pos 408,22047
#define SCB_AIRCR_SYSRESETREQ_Msk 409,22178
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,22307
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,22440
#define SCB_AIRCR_VECTRESET_Pos 414,22571
#define SCB_AIRCR_VECTRESET_Msk 415,22700
#define SCB_SCR_SEVONPEND_Pos 418,22874
#define SCB_SCR_SEVONPEND_Msk 419,23001
#define SCB_SCR_SLEEPDEEP_Pos 421,23126
#define SCB_SCR_SLEEPDEEP_Msk 422,23253
#define SCB_SCR_SLEEPONEXIT_Pos 424,23378
#define SCB_SCR_SLEEPONEXIT_Msk 425,23507
#define SCB_CCR_STKALIGN_Pos 428,23688
#define SCB_CCR_STKALIGN_Msk 429,23814
#define SCB_CCR_BFHFNMIGN_Pos 431,23938
#define SCB_CCR_BFHFNMIGN_Msk 432,24065
#define SCB_CCR_DIV_0_TRP_Pos 434,24190
#define SCB_CCR_DIV_0_TRP_Msk 435,24317
#define SCB_CCR_UNALIGN_TRP_Pos 437,24442
#define SCB_CCR_UNALIGN_TRP_Msk 438,24571
#define SCB_CCR_USERSETMPEND_Pos 440,24698
#define SCB_CCR_USERSETMPEND_Msk 441,24828
#define SCB_CCR_NONBASETHRDENA_Pos 443,24956
#define SCB_CCR_NONBASETHRDENA_Msk 444,25088
#define SCB_SHCSR_USGFAULTENA_Pos 447,25283
#define SCB_SHCSR_USGFAULTENA_Msk 448,25414
#define SCB_SHCSR_BUSFAULTENA_Pos 450,25543
#define SCB_SHCSR_BUSFAULTENA_Msk 451,25674
#define SCB_SHCSR_MEMFAULTENA_Pos 453,25803
#define SCB_SHCSR_MEMFAULTENA_Msk 454,25934
#define SCB_SHCSR_SVCALLPENDED_Pos 456,26063
#define SCB_SHCSR_SVCALLPENDED_Msk 457,26195
#define SCB_SHCSR_BUSFAULTPENDED_Pos 459,26325
#define SCB_SHCSR_BUSFAULTPENDED_Msk 460,26459
#define SCB_SHCSR_MEMFAULTPENDED_Pos 462,26591
#define SCB_SHCSR_MEMFAULTPENDED_Msk 463,26725
#define SCB_SHCSR_USGFAULTPENDED_Pos 465,26857
#define SCB_SHCSR_USGFAULTPENDED_Msk 466,26991
#define SCB_SHCSR_SYSTICKACT_Pos 468,27123
#define SCB_SHCSR_SYSTICKACT_Msk 469,27253
#define SCB_SHCSR_PENDSVACT_Pos 471,27381
#define SCB_SHCSR_PENDSVACT_Msk 472,27510
#define SCB_SHCSR_MONITORACT_Pos 474,27637
#define SCB_SHCSR_MONITORACT_Msk 475,27767
#define SCB_SHCSR_SVCALLACT_Pos 477,27895
#define SCB_SHCSR_SVCALLACT_Msk 478,28024
#define SCB_SHCSR_USGFAULTACT_Pos 480,28151
#define SCB_SHCSR_USGFAULTACT_Msk 481,28282
#define SCB_SHCSR_BUSFAULTACT_Pos 483,28411
#define SCB_SHCSR_BUSFAULTACT_Msk 484,28542
#define SCB_SHCSR_MEMFAULTACT_Pos 486,28671
#define SCB_SHCSR_MEMFAULTACT_Msk 487,28802
#define SCB_CFSR_USGFAULTSR_Pos 490,28990
#define SCB_CFSR_USGFAULTSR_Msk 491,29136
#define SCB_CFSR_BUSFAULTSR_Pos 493,29280
#define SCB_CFSR_BUSFAULTSR_Msk 494,29424
#define SCB_CFSR_MEMFAULTSR_Pos 496,29566
#define SCB_CFSR_MEMFAULTSR_Msk 497,29720
#define SCB_HFSR_DEBUGEVT_Pos 500,29923
#define SCB_HFSR_DEBUGEVT_Msk 501,30050
#define SCB_HFSR_FORCED_Pos 503,30175
#define SCB_HFSR_FORCED_Msk 504,30300
#define SCB_HFSR_VECTTBL_Pos 506,30423
#define SCB_HFSR_VECTTBL_Msk 507,30549
#define SCB_DFSR_EXTERNAL_Pos 510,30724
#define SCB_DFSR_EXTERNAL_Msk 511,30851
#define SCB_DFSR_VCATCH_Pos 513,30976
#define SCB_DFSR_VCATCH_Msk 514,31101
#define SCB_DFSR_DWTTRAP_Pos 516,31224
#define SCB_DFSR_DWTTRAP_Msk 517,31350
#define SCB_DFSR_BKPT_Pos 519,31474
#define SCB_DFSR_BKPT_Msk 520,31597
#define SCB_DFSR_HALTED_Pos 522,31718
#define SCB_DFSR_HALTED_Msk 523,31843
       uint32_t RESERVED0[RESERVED0538,32315
  __I  uint32_t ICTR;539,32346
  __IO uint32_t ACTLR;541,32508
       uint32_t RESERVED1[RESERVED1543,32618
} SCnSCB_Type;545,32657
#define SCnSCB_ICTR_INTLINESNUM_Pos 548,32729
#define SCnSCB_ICTR_INTLINESNUM_Msk 549,32852
#define SCnSCB_ACTLR_DISFOLD_Pos 553,33021
#define SCnSCB_ACTLR_DISFOLD_Msk 554,33141
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 556,33259
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 557,33382
#define SCnSCB_ACTLR_DISMCYCINT_Pos 559,33503
#define SCnSCB_ACTLR_DISMCYCINT_Msk 560,33626
  __IO uint32_t CTRL;575,34053
  __IO uint32_t LOAD;576,34160
  __IO uint32_t VAL;577,34267
  __I  uint32_t CALIB;578,34374
} SysTick_Type;579,34481
#define SysTick_CTRL_COUNTFLAG_Pos 582,34553
#define SysTick_CTRL_COUNTFLAG_Msk 583,34685
#define SysTick_CTRL_CLKSOURCE_Pos 585,34815
#define SysTick_CTRL_CLKSOURCE_Msk 586,34947
#define SysTick_CTRL_TICKINT_Pos 588,35077
#define SysTick_CTRL_TICKINT_Msk 589,35207
#define SysTick_CTRL_ENABLE_Pos 591,35335
#define SysTick_CTRL_ENABLE_Msk 592,35464
#define SysTick_LOAD_RELOAD_Pos 595,35634
#define SysTick_LOAD_RELOAD_Msk 596,35763
#define SysTick_VAL_CURRENT_Pos 599,35934
#define SysTick_VAL_CURRENT_Msk 600,36063
#define SysTick_CALIB_NOREF_Pos 603,36238
#define SysTick_CALIB_NOREF_Msk 604,36367
#define SysTick_CALIB_SKEW_Pos 606,36494
#define SysTick_CALIB_SKEW_Msk 607,36622
#define SysTick_CALIB_TENMS_Pos 609,36748
#define SysTick_CALIB_TENMS_Msk 610,36877
    __O  uint8_t    u8;627,37372
    __O  uint16_t   u16;628,37485
    __O  uint32_t   u32;629,37598
  }  PORT 630,37711
       uint32_t RESERVED0[RESERVED0631,37824
  __IO uint32_t TER;632,37857
       uint32_t RESERVED1[RESERVED1633,37970
  __IO uint32_t TPR;634,38002
       uint32_t RESERVED2[RESERVED2635,38115
  __IO uint32_t TCR;636,38147
} ITM_Type;637,38260
#define ITM_TPR_PRIVMASK_Pos 640,38323
#define ITM_TPR_PRIVMASK_Msk 641,38446
#define ITM_TCR_BUSY_Pos 644,38613
#define ITM_TCR_BUSY_Msk 645,38732
#define ITM_TCR_TraceBusID_Pos 647,38849
#define ITM_TCR_TraceBusID_Msk 648,38969
#define ITM_TCR_GTSFREQ_Pos 650,39087
#define ITM_TCR_GTSFREQ_Msk 651,39228
#define ITM_TCR_TSPrescale_Pos 653,39367
#define ITM_TCR_TSPrescale_Msk 654,39492
#define ITM_TCR_SWOENA_Pos 656,39615
#define ITM_TCR_SWOENA_Msk 657,39736
#define ITM_TCR_TXENA_Pos 659,39855
#define ITM_TCR_TXENA_Msk 660,39975
#define ITM_TCR_SYNCENA_Pos 662,40093
#define ITM_TCR_SYNCENA_Msk 663,40215
#define ITM_TCR_TSENA_Pos 665,40335
#define ITM_TCR_TSENA_Msk 666,40455
#define ITM_TCR_ITMENA_Pos 668,40573
#define ITM_TCR_ITMENA_Msk 669,40702
  __IO uint32_t CTRL;684,41161
  __IO uint32_t CYCCNT;685,41274
  __IO uint32_t CPICNT;686,41387
  __IO uint32_t EXCCNT;687,41500
  __IO uint32_t SLEEPCNT;688,41613
  __IO uint32_t LSUCNT;689,41726
  __IO uint32_t FOLDCNT;690,41839
  __I  uint32_t PCSR;691,41952
  __IO uint32_t COMP0;692,42065
  __IO uint32_t MASK0;693,42178
  __IO uint32_t FUNCTION0;694,42291
       uint32_t RESERVED0[RESERVED0695,42404
  __IO uint32_t COMP1;696,42435
  __IO uint32_t MASK1;697,42548
  __IO uint32_t FUNCTION1;698,42661
       uint32_t RESERVED1[RESERVED1699,42774
  __IO uint32_t COMP2;700,42805
  __IO uint32_t MASK2;701,42918
  __IO uint32_t FUNCTION2;702,43031
       uint32_t RESERVED2[RESERVED2703,43144
  __IO uint32_t COMP3;704,43175
  __IO uint32_t MASK3;705,43288
  __IO uint32_t FUNCTION3;706,43401
} DWT_Type;707,43514
#define DWT_CTRL_NUMCOMP_Pos 710,43569
#define DWT_CTRL_NUMCOMP_Msk 711,43692
#define DWT_CTRL_NOTRCPKT_Pos 713,43813
#define DWT_CTRL_NOTRCPKT_Msk 714,43937
#define DWT_CTRL_NOEXTTRIG_Pos 716,44059
#define DWT_CTRL_NOEXTTRIG_Msk 717,44184
#define DWT_CTRL_NOCYCCNT_Pos 719,44307
#define DWT_CTRL_NOCYCCNT_Msk 720,44431
#define DWT_CTRL_NOPRFCNT_Pos 722,44553
#define DWT_CTRL_NOPRFCNT_Msk 723,44677
#define DWT_CTRL_CYCEVTENA_Pos 725,44799
#define DWT_CTRL_CYCEVTENA_Msk 726,44924
#define DWT_CTRL_FOLDEVTENA_Pos 728,45047
#define DWT_CTRL_FOLDEVTENA_Msk 729,45173
#define DWT_CTRL_LSUEVTENA_Pos 731,45297
#define DWT_CTRL_LSUEVTENA_Msk 732,45422
#define DWT_CTRL_SLEEPEVTENA_Pos 734,45545
#define DWT_CTRL_SLEEPEVTENA_Msk 735,45672
#define DWT_CTRL_EXCEVTENA_Pos 737,45797
#define DWT_CTRL_EXCEVTENA_Msk 738,45922
#define DWT_CTRL_CPIEVTENA_Pos 740,46045
#define DWT_CTRL_CPIEVTENA_Msk 741,46170
#define DWT_CTRL_EXCTRCENA_Pos 743,46293
#define DWT_CTRL_EXCTRCENA_Msk 744,46418
#define DWT_CTRL_PCSAMPLENA_Pos 746,46541
#define DWT_CTRL_PCSAMPLENA_Msk 747,46667
#define DWT_CTRL_SYNCTAP_Pos 749,46791
#define DWT_CTRL_SYNCTAP_Msk 750,46914
#define DWT_CTRL_CYCTAP_Pos 752,47035
#define DWT_CTRL_CYCTAP_Msk 753,47157
#define DWT_CTRL_POSTINIT_Pos 755,47277
#define DWT_CTRL_POSTINIT_Msk 756,47401
#define DWT_CTRL_POSTPRESET_Pos 758,47523
#define DWT_CTRL_POSTPRESET_Msk 759,47649
#define DWT_CTRL_CYCCNTENA_Pos 761,47773
#define DWT_CTRL_CYCCNTENA_Msk 762,47898
#define DWT_CPICNT_CPICNT_Pos 765,48063
#define DWT_CPICNT_CPICNT_Msk 766,48187
#define DWT_EXCCNT_EXCCNT_Pos 769,48366
#define DWT_EXCCNT_EXCCNT_Msk 770,48490
#define DWT_SLEEPCNT_SLEEPCNT_Pos 773,48656
#define DWT_SLEEPCNT_SLEEPCNT_Msk 774,48784
#define DWT_LSUCNT_LSUCNT_Pos 777,48952
#define DWT_LSUCNT_LSUCNT_Msk 778,49076
#define DWT_FOLDCNT_FOLDCNT_Pos 781,49255
#define DWT_FOLDCNT_FOLDCNT_Msk 782,49381
#define DWT_MASK_MASK_Pos 785,49553
#define DWT_MASK_MASK_Msk 786,49673
#define DWT_FUNCTION_MATCHED_Pos 789,49843
#define DWT_FUNCTION_MATCHED_Msk 790,49970
#define DWT_FUNCTION_DATAVADDR1_Pos 792,50095
#define DWT_FUNCTION_DATAVADDR1_Msk 793,50225
#define DWT_FUNCTION_DATAVADDR0_Pos 795,50353
#define DWT_FUNCTION_DATAVADDR0_Msk 796,50483
#define DWT_FUNCTION_DATAVSIZE_Pos 798,50611
#define DWT_FUNCTION_DATAVSIZE_Msk 799,50740
#define DWT_FUNCTION_LNK1ENA_Pos 801,50867
#define DWT_FUNCTION_LNK1ENA_Msk 802,50994
#define DWT_FUNCTION_DATAVMATCH_Pos 804,51119
#define DWT_FUNCTION_DATAVMATCH_Msk 805,51249
#define DWT_FUNCTION_CYCMATCH_Pos 807,51377
#define DWT_FUNCTION_CYCMATCH_Msk 808,51505
#define DWT_FUNCTION_EMITRANGE_Pos 810,51631
#define DWT_FUNCTION_EMITRANGE_Msk 811,51760
#define DWT_FUNCTION_FUNCTION_Pos 813,51887
#define DWT_FUNCTION_FUNCTION_Msk 814,52015
  __IO uint32_t SSPSR;829,52458
  __IO uint32_t CSPSR;830,52571
       uint32_t RESERVED0[RESERVED0831,52678
  __IO uint32_t ACPR;832,52709
       uint32_t RESERVED1[RESERVED1833,52818
  __IO uint32_t SPPR;834,52850
       uint32_t RESERVED2[RESERVED2835,52952
  __I  uint32_t FFSR;836,52985
  __IO uint32_t FFCR;837,53092
  __I  uint32_t FSCR;838,53200
       uint32_t RESERVED3[RESERVED3839,53314
  __I  uint32_t TRIGGER;840,53347
  __I  uint32_t FIFO0;841,53426
  __I  uint32_t ITATBCTR2;842,53518
       uint32_t RESERVED4[RESERVED4843,53599
  __I  uint32_t ITATBCTR0;844,53630
  __I  uint32_t FIFO1;845,53711
  __IO uint32_t ITCTRL;846,53803
       uint32_t RESERVED5[RESERVED5847,53899
  __IO uint32_t CLAIMSET;848,53931
  __IO uint32_t CLAIMCLR;849,54016
       uint32_t RESERVED7[RESERVED7850,54103
  __I  uint32_t DEVID;851,54134
  __I  uint32_t DEVTYPE;852,54216
} TPI_Type;853,54300
#define TPI_ACPR_PRESCALER_Pos 856,54376
#define TPI_ACPR_PRESCALER_Msk 857,54501
#define TPI_SPPR_TXMODE_Pos 860,54678
#define TPI_SPPR_TXMODE_Msk 861,54800
#define TPI_FFSR_FtNonStop_Pos 864,54979
#define TPI_FFSR_FtNonStop_Msk 865,55104
#define TPI_FFSR_TCPresent_Pos 867,55227
#define TPI_FFSR_TCPresent_Msk 868,55352
#define TPI_FFSR_FtStopped_Pos 870,55475
#define TPI_FFSR_FtStopped_Msk 871,55600
#define TPI_FFSR_FlInProg_Pos 873,55723
#define TPI_FFSR_FlInProg_Msk 874,55847
#define TPI_FFCR_TrigIn_Pos 877,56029
#define TPI_FFCR_TrigIn_Msk 878,56151
#define TPI_FFCR_EnFCont_Pos 880,56271
#define TPI_FFCR_EnFCont_Msk 881,56394
#define TPI_TRIGGER_TRIGGER_Pos 884,56555
#define TPI_TRIGGER_TRIGGER_Msk 885,56681
#define TPI_FIFO0_ITM_ATVALID_Pos 888,56866
#define TPI_FIFO0_ITM_ATVALID_Msk 889,56994
#define TPI_FIFO0_ITM_bytecount_Pos 891,57120
#define TPI_FIFO0_ITM_bytecount_Msk 892,57250
#define TPI_FIFO0_ETM_ATVALID_Pos 894,57378
#define TPI_FIFO0_ETM_ATVALID_Msk 895,57506
#define TPI_FIFO0_ETM_bytecount_Pos 897,57632
#define TPI_FIFO0_ETM_bytecount_Msk 898,57762
#define TPI_FIFO0_ETM2_Pos 900,57890
#define TPI_FIFO0_ETM2_Msk 901,58011
#define TPI_FIFO0_ETM1_Pos 903,58130
#define TPI_FIFO0_ETM1_Msk 904,58251
#define TPI_FIFO0_ETM0_Pos 906,58370
#define TPI_FIFO0_ETM0_Msk 907,58491
#define TPI_ITATBCTR2_ATREADY_Pos 910,58652
#define TPI_ITATBCTR2_ATREADY_Msk 911,58780
#define TPI_FIFO1_ITM_ATVALID_Pos 914,58967
#define TPI_FIFO1_ITM_ATVALID_Msk 915,59095
#define TPI_FIFO1_ITM_bytecount_Pos 917,59221
#define TPI_FIFO1_ITM_bytecount_Msk 918,59351
#define TPI_FIFO1_ETM_ATVALID_Pos 920,59479
#define TPI_FIFO1_ETM_ATVALID_Msk 921,59607
#define TPI_FIFO1_ETM_bytecount_Pos 923,59733
#define TPI_FIFO1_ETM_bytecount_Msk 924,59863
#define TPI_FIFO1_ITM2_Pos 926,59991
#define TPI_FIFO1_ITM2_Msk 927,60112
#define TPI_FIFO1_ITM1_Pos 929,60231
#define TPI_FIFO1_ITM1_Msk 930,60352
#define TPI_FIFO1_ITM0_Pos 932,60471
#define TPI_FIFO1_ITM0_Msk 933,60592
#define TPI_ITATBCTR0_ATREADY_Pos 936,60753
#define TPI_ITATBCTR0_ATREADY_Msk 937,60881
#define TPI_ITCTRL_Mode_Pos 940,61064
#define TPI_ITCTRL_Mode_Msk 941,61186
#define TPI_DEVID_NRZVALID_Pos 944,61344
#define TPI_DEVID_NRZVALID_Msk 945,61469
#define TPI_DEVID_MANCVALID_Pos 947,61592
#define TPI_DEVID_MANCVALID_Msk 948,61718
#define TPI_DEVID_PTINVALID_Pos 950,61842
#define TPI_DEVID_PTINVALID_Msk 951,61968
#define TPI_DEVID_MinBufSz_Pos 953,62092
#define TPI_DEVID_MinBufSz_Msk 954,62217
#define TPI_DEVID_AsynClkIn_Pos 956,62340
#define TPI_DEVID_AsynClkIn_Msk 957,62466
#define TPI_DEVID_NrTraceInput_Pos 959,62590
#define TPI_DEVID_NrTraceInput_Msk 960,62719
#define TPI_DEVTYPE_SubType_Pos 963,62886
#define TPI_DEVTYPE_SubType_Msk 964,63012
#define TPI_DEVTYPE_MajorType_Pos 966,63136
#define TPI_DEVTYPE_MajorType_Msk 967,63264
  __I  uint32_t TYPE;983,63730
  __IO uint32_t CTRL;984,63848
  __IO uint32_t RNR;985,63966
  __IO uint32_t RBAR;986,64084
  __IO uint32_t RASR;987,64202
  __IO uint32_t RBAR_A1;988,64320
  __IO uint32_t RASR_A1;989,64438
  __IO uint32_t RBAR_A2;990,64556
  __IO uint32_t RASR_A2;991,64674
  __IO uint32_t RBAR_A3;992,64792
  __IO uint32_t RASR_A3;993,64910
} MPU_Type;994,65028
#define MPU_TYPE_IREGION_Pos 997,65068
#define MPU_TYPE_IREGION_Msk 998,65194
#define MPU_TYPE_DREGION_Pos 1000,65318
#define MPU_TYPE_DREGION_Msk 1001,65444
#define MPU_TYPE_SEPARATE_Pos 1003,65568
#define MPU_TYPE_SEPARATE_Msk 1004,65695
#define MPU_CTRL_PRIVDEFENA_Pos 1007,65848
#define MPU_CTRL_PRIVDEFENA_Msk 1008,65977
#define MPU_CTRL_HFNMIENA_Pos 1010,66104
#define MPU_CTRL_HFNMIENA_Msk 1011,66231
#define MPU_CTRL_ENABLE_Pos 1013,66356
#define MPU_CTRL_ENABLE_Msk 1014,66481
#define MPU_RNR_REGION_Pos 1017,66638
#define MPU_RNR_REGION_Msk 1018,66762
#define MPU_RBAR_ADDR_Pos 1021,66924
#define MPU_RBAR_ADDR_Msk 1022,67047
#define MPU_RBAR_VALID_Pos 1024,67168
#define MPU_RBAR_VALID_Msk 1025,67292
#define MPU_RBAR_REGION_Pos 1027,67414
#define MPU_RBAR_REGION_Msk 1028,67539
#define MPU_RASR_ATTRS_Pos 1031,67708
#define MPU_RASR_ATTRS_Msk 1032,67853
#define MPU_RASR_SRD_Pos 1034,67996
#define MPU_RASR_SRD_Msk 1035,68133
#define MPU_RASR_SIZE_Pos 1037,68268
#define MPU_RASR_SIZE_Msk 1038,68404
#define MPU_RASR_ENABLE_Pos 1040,68538
#define MPU_RASR_ENABLE_Msk 1041,68674
  __IO uint32_t DHCSR;1057,69140
  __O  uint32_t DCRSR;1058,69256
  __IO uint32_t DCRDR;1059,69372
  __IO uint32_t DEMCR;1060,69488
} CoreDebug_Type;1061,69604
#define CoreDebug_DHCSR_DBGKEY_Pos 1064,69674
#define CoreDebug_DHCSR_DBGKEY_Msk 1065,69806
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1067,69936
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1068,70072
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1070,70206
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1071,70343
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1073,70478
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1074,70612
#define CoreDebug_DHCSR_S_SLEEP_Pos 1076,70744
#define CoreDebug_DHCSR_S_SLEEP_Msk 1077,70877
#define CoreDebug_DHCSR_S_HALT_Pos 1079,71008
#define CoreDebug_DHCSR_S_HALT_Msk 1080,71140
#define CoreDebug_DHCSR_S_REGRDY_Pos 1082,71270
#define CoreDebug_DHCSR_S_REGRDY_Msk 1083,71404
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1085,71536
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1086,71673
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1088,71808
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1089,71944
#define CoreDebug_DHCSR_C_STEP_Pos 1091,72078
#define CoreDebug_DHCSR_C_STEP_Msk 1092,72210
#define CoreDebug_DHCSR_C_HALT_Pos 1094,72340
#define CoreDebug_DHCSR_C_HALT_Msk 1095,72472
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1097,72602
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1098,72737
#define CoreDebug_DCRSR_REGWnR_Pos 1101,72915
#define CoreDebug_DCRSR_REGWnR_Msk 1102,73047
#define CoreDebug_DCRSR_REGSEL_Pos 1104,73177
#define CoreDebug_DCRSR_REGSEL_Msk 1105,73309
#define CoreDebug_DEMCR_TRCENA_Pos 1108,73491
#define CoreDebug_DEMCR_TRCENA_Msk 1109,73623
#define CoreDebug_DEMCR_MON_REQ_Pos 1111,73753
#define CoreDebug_DEMCR_MON_REQ_Msk 1112,73886
#define CoreDebug_DEMCR_MON_STEP_Pos 1114,74017
#define CoreDebug_DEMCR_MON_STEP_Msk 1115,74151
#define CoreDebug_DEMCR_MON_PEND_Pos 1117,74283
#define CoreDebug_DEMCR_MON_PEND_Msk 1118,74417
#define CoreDebug_DEMCR_MON_EN_Pos 1120,74549
#define CoreDebug_DEMCR_MON_EN_Msk 1121,74681
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1123,74811
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1124,74947
#define CoreDebug_DEMCR_VC_INTERR_Pos 1126,75081
#define CoreDebug_DEMCR_VC_INTERR_Msk 1127,75216
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1129,75349
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1130,75484
#define CoreDebug_DEMCR_VC_STATERR_Pos 1132,75617
#define CoreDebug_DEMCR_VC_STATERR_Msk 1133,75753
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1135,75887
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1136,76022
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1138,76155
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1139,76291
#define CoreDebug_DEMCR_VC_MMERR_Pos 1141,76425
#define CoreDebug_DEMCR_VC_MMERR_Msk 1142,76559
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1144,76691
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1145,76829
#define SCS_BASE 1157,77228
#define ITM_BASE 1158,77342
#define DWT_BASE 1159,77456
#define TPI_BASE 1160,77570
#define CoreDebug_BASE 1161,77684
#define SysTick_BASE 1162,77798
#define NVIC_BASE 1163,77912
#define SCB_BASE 1164,78026
#define SCnSCB 1166,78142
#define SCB 1167,78256
#define SysTick 1168,78370
#define NVIC 1169,78484
#define ITM 1170,78598
#define DWT 1171,78712
#define TPI 1172,78826
#define CoreDebug 1173,78940
  #define MPU_BASE 1176,79082
  #define MPU 1177,79196
__STATIC_INLINE void NVIC_SetPriorityGrouping(1214,80533
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1234,81489
__STATIC_INLINE void NVIC_EnableIRQ(1246,81887
__STATIC_INLINE void NVIC_DisableIRQ(1258,82267
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1274,82763
__STATIC_INLINE void NVIC_SetPendingIRQ(1286,83148
__STATIC_INLINE void NVIC_ClearPendingIRQ(1298,83512
__STATIC_INLINE uint32_t NVIC_GetActive(1313,83981
__STATIC_INLINE void NVIC_SetPriority(1328,84436
__STATIC_INLINE uint32_t NVIC_GetPriority(1348,85290
__STATIC_INLINE uint32_t NVIC_EncodePriority 1370,86330
__STATIC_INLINE void NVIC_DecodePriority 1398,87698
__STATIC_INLINE void NVIC_SystemReset(1416,88529
__STATIC_INLINE uint32_t SysTick_Config(1455,90223
#define                 ITM_RXBUFFER_EMPTY 1482,91453
__STATIC_INLINE uint32_t ITM_SendChar 1495,91987
__STATIC_INLINE int32_t ITM_ReceiveChar 1514,92539
__STATIC_INLINE int32_t ITM_CheckChar 1533,93082

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cmFunc.h,2604
#define __CORE_CMFUNC_H25,1027
__STATIC_INLINE uint32_t __get_CONTROL(50,1755
__STATIC_INLINE void __set_CONTROL(63,2065
__STATIC_INLINE uint32_t __get_IPSR(76,2364
__STATIC_INLINE uint32_t __get_APSR(89,2642
__STATIC_INLINE uint32_t __get_xPSR(102,2920
__STATIC_INLINE uint32_t __get_PSP(115,3225
__STATIC_INLINE void __set_PSP(128,3573
__STATIC_INLINE uint32_t __get_MSP(141,3916
__STATIC_INLINE void __set_MSP(154,4252
__STATIC_INLINE uint32_t __get_PRIMASK(167,4613
__STATIC_INLINE void __set_PRIMASK(180,4911
#define __enable_fault_irq 194,5254
#define __disable_fault_irq 202,5470
__STATIC_INLINE uint32_t  __get_BASEPRI(211,5703
__STATIC_INLINE void __set_BASEPRI(224,6015
__STATIC_INLINE uint32_t __get_FAULTMASK(237,6339
__STATIC_INLINE void __set_FAULTMASK(250,6649
__STATIC_INLINE uint32_t __get_FPSCR(267,7093
__STATIC_INLINE void __set_FPSCR(284,7495
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(315,8314
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(326,8594
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(338,8869
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(353,9226
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(365,9531
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(380,9861
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(395,10191
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(410,10548
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(425,10939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(437,11273
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(452,11654
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(464,12009
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(479,12354
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(492,12701
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(503,12980
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(515,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(530,13640
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(542,13956
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(557,14313
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(573,14745
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(592,15199

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Libraries/CMSIS/Include/core_cm4_simd.h,6019
#define __CORE_CM4_SIMD_H29,1062
#define __SADD8 47,1715
#define __QADD8 48,1766
#define __SHADD8 49,1817
#define __UADD8 50,1869
#define __UQADD8 51,1920
#define __UHADD8 52,1972
#define __SSUB8 53,2024
#define __QSUB8 54,2075
#define __SHSUB8 55,2126
#define __USUB8 56,2178
#define __UQSUB8 57,2229
#define __UHSUB8 58,2281
#define __SADD16 59,2333
#define __QADD16 60,2385
#define __SHADD16 61,2437
#define __UADD16 62,2490
#define __UQADD16 63,2542
#define __UHADD16 64,2595
#define __SSUB16 65,2648
#define __QSUB16 66,2700
#define __SHSUB16 67,2752
#define __USUB16 68,2805
#define __UQSUB16 69,2857
#define __UHSUB16 70,2910
#define __SASX 71,2963
#define __QASX 72,3013
#define __SHASX 73,3063
#define __UASX 74,3114
#define __UQASX 75,3164
#define __UHASX 76,3215
#define __SSAX 77,3266
#define __QSAX 78,3316
#define __SHSAX 79,3366
#define __USAX 80,3417
#define __UQSAX 81,3467
#define __UHSAX 82,3518
#define __USAD8 83,3569
#define __USADA8 84,3620
#define __SSAT16 85,3672
#define __USAT16 86,3724
#define __UXTB16 87,3776
#define __UXTAB16 88,3828
#define __SXTB16 89,3881
#define __SXTAB16 90,3933
#define __SMUAD 91,3986
#define __SMUADX 92,4037
#define __SMLAD 93,4089
#define __SMLADX 94,4140
#define __SMLALD 95,4192
#define __SMLALDX 96,4244
#define __SMUSD 97,4297
#define __SMUSDX 98,4348
#define __SMLSD 99,4400
#define __SMLSDX 100,4451
#define __SMLSLD 101,4503
#define __SMLSLDX 102,4555
#define __SEL 103,4608
#define __QADD 104,4657
#define __QSUB 105,4707
#define __PKHBT(107,4759
#define __PKHTB(110,4953
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(142,6103
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(150,6331
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(158,6559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(166,6789
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(174,7017
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(182,7247
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(191,7479
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(199,7707
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(207,7935
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(215,8165
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(223,8393
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(231,8623
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(240,8855
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(248,9085
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(256,9315
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(264,9547
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(272,9777
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(280,10009
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(288,10241
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(296,10471
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(304,10701
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(312,10933
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(320,11163
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(328,11395
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(336,11627
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(344,11853
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(352,12079
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(360,12307
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(368,12533
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(376,12761
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(384,12989
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(392,13215
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(400,13441
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(408,13669
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(416,13895
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(424,14123
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(432,14351
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(440,14579
#define __SSAT16(448,14838
#define __USAT16(455,15037
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(462,15234
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(470,15434
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(478,15666
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(486,15866
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 494,16098
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 502,16328
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 510,16559
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 518,16817
#define __SMLALD(526,17077
#define __SMLALDX(533,17477
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 540,17879
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 548,18109
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 556,18340
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 564,18598
#define __SMLSLD(572,18858
#define __SMLSLDX(579,19238
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 586,19620
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(594,19846
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(602,20070
#define __PKHBT(610,20296
#define __PKHTB(617,20536

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.c,688
GPIO_TypeDef* GPIO_PORT[GPIO_PORT73,2071
const uint16_t GPIO_PIN[GPIO_PIN76,2304
const uint32_t GPIO_CLK[GPIO_CLK78,2454
GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT82,2680
const uint16_t BUTTON_PIN[BUTTON_PIN84,2747
const uint32_t BUTTON_CLK[BUTTON_CLK86,2808
const uint16_t BUTTON_EXTI_LINE[BUTTON_EXTI_LINE88,2873
const uint8_t BUTTON_PORT_SOURCE[BUTTON_PORT_SOURCE90,2945
const uint8_t BUTTON_PIN_SOURCE[BUTTON_PIN_SOURCE92,3033
const uint8_t BUTTON_IRQn[BUTTON_IRQn93,3110
void STM_EVAL_LEDInit(126,3716
void STM_EVAL_LEDOn(156,4557
void STM_EVAL_LEDOff(175,4973
void STM_EVAL_LEDToggle(194,5393
void STM_EVAL_PBInit(210,5986
uint32_t STM_EVAL_PBGetState(254,7640

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.h,5200
#define __STM32F3_DISCOVERY_L3GD20_H32,1327
  uint8_t Power_Mode;60,1789
  uint8_t Output_DataRate;61,1871
  uint8_t Axes_Enable;62,1938
  uint8_t Band_Width;63,2003
  uint8_t BlockData_Update;64,2076
  uint8_t Endianness;65,2147
  uint8_t Full_Scale;66,2222
}L3GD20_InitTypeDef;L3GD20_InitTypeDef67,2296
  uint8_t HighPassFilter_Mode_Selection;72,2377
  uint8_t HighPassFilter_CutOff_Frequency;73,2451
}L3GD20_FilterConfigTypeDef;L3GD20_FilterConfigTypeDef74,2539
  uint8_t Latch_Request;79,2621
  uint8_t Interrupt_Axes;80,2722
  uint8_t Interrupt_ActiveEdge;81,2800
}L3GD20_InterruptConfigTypeDef;L3GD20_InterruptConfigTypeDef82,2876
#define READWRITE_CMD 98,3061
#define MULTIPLEBYTE_CMD 100,3155
#define DUMMY_BYTE 102,3306
#define L3GD20_FLAG_TIMEOUT 116,4124
#define L3GD20_SPI 121,4236
#define L3GD20_SPI_CLK 122,4283
#define L3GD20_SPI_SCK_PIN 124,4347
#define L3GD20_SPI_SCK_GPIO_PORT 125,4429
#define L3GD20_SPI_SCK_GPIO_CLK 126,4511
#define L3GD20_SPI_SCK_SOURCE 127,4573
#define L3GD20_SPI_SCK_AF 128,4631
#define L3GD20_SPI_MISO_PIN 130,4685
#define L3GD20_SPI_MISO_GPIO_PORT 131,4766
#define L3GD20_SPI_MISO_GPIO_CLK 132,4848
#define L3GD20_SPI_MISO_SOURCE 133,4910
#define L3GD20_SPI_MISO_AF 134,4968
#define L3GD20_SPI_MOSI_PIN 136,5022
#define L3GD20_SPI_MOSI_GPIO_PORT 137,5103
#define L3GD20_SPI_MOSI_GPIO_CLK 138,5185
#define L3GD20_SPI_MOSI_SOURCE 139,5247
#define L3GD20_SPI_MOSI_AF 140,5305
#define L3GD20_SPI_CS_PIN 142,5359
#define L3GD20_SPI_CS_GPIO_PORT 143,5441
#define L3GD20_SPI_CS_GPIO_CLK 144,5523
#define L3GD20_SPI_INT1_PIN 146,5587
#define L3GD20_SPI_INT1_GPIO_PORT 147,5669
#define L3GD20_SPI_INT1_GPIO_CLK 148,5751
#define L3GD20_SPI_INT1_EXTI_LINE 149,5813
#define L3GD20_SPI_INT1_EXTI_PORT_SOURCE 150,5866
#define L3GD20_SPI_INT1_EXTI_PIN_SOURCE 151,5929
#define L3GD20_SPI_INT1_EXTI_IRQn 152,5987
#define L3GD20_SPI_INT2_PIN 154,6043
#define L3GD20_SPI_INT2_GPIO_PORT 155,6125
#define L3GD20_SPI_INT2_GPIO_CLK 156,6207
#define L3GD20_SPI_INT2_EXTI_LINE 157,6269
#define L3GD20_SPI_INT2_EXTI_PORT_SOURCE 158,6322
#define L3GD20_SPI_INT2_EXTI_PIN_SOURCE 159,6385
#define L3GD20_SPI_INT2_EXTI_IRQn 160,6443
#define L3GD20_WHO_AM_I_ADDR 165,6745
#define L3GD20_CTRL_REG1_ADDR 166,6827
#define L3GD20_CTRL_REG2_ADDR 167,6897
#define L3GD20_CTRL_REG3_ADDR 168,6967
#define L3GD20_CTRL_REG4_ADDR 169,7037
#define L3GD20_CTRL_REG5_ADDR 170,7107
#define L3GD20_REFERENCE_REG_ADDR 171,7177
#define L3GD20_OUT_TEMP_ADDR 172,7247
#define L3GD20_STATUS_REG_ADDR 173,7316
#define L3GD20_OUT_X_L_ADDR 174,7383
#define L3GD20_OUT_X_H_ADDR 175,7452
#define L3GD20_OUT_Y_L_ADDR 176,7521
#define L3GD20_OUT_Y_H_ADDR 177,7590
#define L3GD20_OUT_Z_L_ADDR 178,7659
#define L3GD20_OUT_Z_H_ADDR 179,7728
#define L3GD20_FIFO_CTRL_REG_ADDR 180,7798
#define L3GD20_FIFO_SRC_REG_ADDR 181,7871
#define L3GD20_INT1_CFG_ADDR 183,7942
#define L3GD20_INT1_SRC_ADDR 184,8028
#define L3GD20_INT1_TSH_XH_ADDR 185,8107
#define L3GD20_INT1_TSH_XL_ADDR 186,8191
#define L3GD20_INT1_TSH_YH_ADDR 187,8275
#define L3GD20_INT1_TSH_YL_ADDR 188,8359
#define L3GD20_INT1_TSH_ZH_ADDR 189,8443
#define L3GD20_INT1_TSH_ZL_ADDR 190,8527
#define L3GD20_INT1_DURATION_ADDR 191,8611
#define I_AM_L3GD20	197,8942
#define L3GD20_MODE_POWERDOWN 202,9037
#define L3GD20_MODE_ACTIVE 203,9090
#define L3GD20_OUTPUT_DATARATE_1 211,9220
#define L3GD20_OUTPUT_DATARATE_2 212,9273
#define L3GD20_OUTPUT_DATARATE_3 213,9326
#define L3GD20_OUTPUT_DATARATE_4 214,9379
#define L3GD20_X_ENABLE 222,9498
#define L3GD20_Y_ENABLE 223,9550
#define L3GD20_Z_ENABLE 224,9602
#define L3GD20_AXES_ENABLE 225,9654
#define L3GD20_AXES_DISABLE 226,9706
#define L3GD20_BANDWIDTH_1 234,9829
#define L3GD20_BANDWIDTH_2 235,9881
#define L3GD20_BANDWIDTH_3 236,9933
#define L3GD20_BANDWIDTH_4 237,9985
#define L3GD20_FULLSCALE_250 245,10109
#define L3GD20_FULLSCALE_500 246,10169
#define L3GD20_FULLSCALE_2000 247,10229
#define L3GD20_BlockDataUpdate_Continous 255,10363
#define L3GD20_BlockDataUpdate_Single 256,10423
#define L3GD20_BLE_LSB 264,10559
#define L3GD20_BLE_MSB	265,10619
#define L3GD20_HIGHPASSFILTER_DISABLE 273,10758
#define L3GD20_HIGHPASSFILTER_ENABLE	274,10818
#define L3GD20_INT1INTERRUPT_DISABLE 282,10953
#define L3GD20_INT1INTERRUPT_ENABLE	283,11013
#define L3GD20_INT2INTERRUPT_DISABLE 291,11145
#define L3GD20_INT2INTERRUPT_ENABLE	292,11205
#define L3GD20_INT1INTERRUPT_LOW_EDGE 300,11341
#define L3GD20_INT1INTERRUPT_HIGH_EDGE 301,11401
#define L3GD20_BOOT_NORMALMODE 309,11534
#define L3GD20_BOOT_REBOOTMEMORY 310,11594
#define L3GD20_HPM_NORMAL_MODE_RES 318,11733
#define L3GD20_HPM_REF_SIGNAL 319,11793
#define L3GD20_HPM_NORMAL_MODE 320,11853
#define L3GD20_HPM_AUTORESET_INT 321,11913
#define L3GD20_HPFCF_0 329,12055
#define L3GD20_HPFCF_1 330,12097
#define L3GD20_HPFCF_2 331,12139
#define L3GD20_HPFCF_3 332,12181
#define L3GD20_HPFCF_4 333,12223
#define L3GD20_HPFCF_5 334,12265
#define L3GD20_HPFCF_6 335,12307
#define L3GD20_HPFCF_7 336,12349
#define L3GD20_HPFCF_8 337,12391
#define L3GD20_HPFCF_9 338,12433
#define L3GD20_CS_LOW(347,12568
#define L3GD20_CS_HIGH(348,12658

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery.h,1390
#define __STM32F3_DISCOVERY_H31,1326
  LED3 57,1816
  LED4 58,1829
  LED5 59,1842
  LED6 60,1855
  LED7 61,1868
  LED8 62,1881
  LED9 63,1894
  LED10 64,1907
} Led_TypeDef;65,1920
  BUTTON_USER 69,1958
} Button_TypeDef;70,1978
  BUTTON_MODE_GPIO 74,2019
  BUTTON_MODE_EXTI 75,2044
} ButtonMode_TypeDef;76,2068
#define LEDn 88,2260
#define LED6_PIN 90,2306
#define LED6_GPIO_PORT 91,2360
#define LED6_GPIO_CLK 92,2408
#define LED8_PIN 94,2474
#define LED8_GPIO_PORT 95,2528
#define LED8_GPIO_CLK 96,2576
#define LED10_PIN 98,2644
#define LED10_GPIO_PORT 99,2698
#define LED10_GPIO_CLK 100,2746
#define LED9_PIN 102,2814
#define LED9_GPIO_PORT 103,2868
#define LED9_GPIO_CLK 104,2916
#define LED7_PIN 106,2983
#define LED7_GPIO_PORT 107,3037
#define LED7_GPIO_CLK 108,3085
#define LED5_PIN 110,3150
#define LED5_GPIO_PORT 111,3204
#define LED5_GPIO_CLK 112,3252
#define LED3_PIN 114,3317
#define LED3_GPIO_PORT 115,3370
#define LED3_GPIO_CLK 116,3418
#define LED4_PIN 118,3483
#define LED4_GPIO_PORT 119,3536
#define LED4_GPIO_CLK 120,3584
#define BUTTONn 128,3739
#define USER_BUTTON_PIN 133,3827
#define USER_BUTTON_GPIO_PORT 134,3878
#define USER_BUTTON_GPIO_CLK 135,3924
#define USER_BUTTON_EXTI_LINE 136,3984
#define USER_BUTTON_EXTI_PORT_SOURCE 137,4035
#define USER_BUTTON_EXTI_PIN_SOURCE 138,4096
#define USER_BUTTON_EXTI_IRQn 139,4152

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.c,762
__IO uint32_t  LSM303DLHC_Timeout 71,1916
void LSM303DLHC_AccInit(94,2458
void LSM303DLHC_AccRebootCmd(120,3508
void LSM303DLHC_AccFilterConfig(140,4147
void LSM303DLHC_AccFilterCmd(167,5254
void LSM303DLHC_AccFilterClickCmd(190,5965
void LSM303DLHC_AccIT1Config(219,7008
void LSM303DLHC_AccIT2Config(256,8190
void LSM303DLHC_AccINT1InterruptConfig(286,8939
void LSM303DLHC_AccINT2InterruptConfig(314,9688
void LSM303DLHC_AccClickITConfig(342,10437
uint8_t LSM303DLHC_AccGetDataStatus(368,11072
void LSM303DLHC_MagInit(384,11528
uint8_t LSM303DLHC_MagGetDataStatus(415,12701
uint16_t LSM303DLHC_Write(432,13250
uint16_t LSM303DLHC_Read(495,15747
static void LSM303DLHC_LowLevel_Init(568,18218
uint32_t LSM303DLHC_TIMEOUT_UserCallback(658,21740

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_l3gd20.c,511
__IO uint32_t  L3GD20Timeout 71,1884
void L3GD20_Init(95,2437
void L3GD20_RebootCmd(121,3378
void L3GD20_INT1InterruptConfig(141,3970
void L3GD20_INT1InterruptCmd(176,5097
void L3GD20_INT2InterruptCmd(198,5700
void L3GD20_FilterConfig(218,6279
void L3GD20_FilterCmd(243,7131
uint8_t L3GD20_GetDataStatus(263,7597
void L3GD20_Write(280,8075
void L3GD20_Read(314,9201
static void L3GD20_LowLevel_Init(347,10107
static uint8_t L3GD20_SendByte(434,13626
uint32_t L3GD20_TIMEOUT_UserCallback(463,14476

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Utilities/STM32F3_Discovery/stm32f3_discovery_lsm303dlhc.h,9254
#define __STM32F3_DISCOVERY_LSM303DLHC_H32,1339
  uint8_t Power_Mode;64,1869
  uint8_t AccOutput_DataRate;65,1945
  uint8_t Axes_Enable;66,2012
  uint8_t High_Resolution;67,2077
  uint8_t BlockData_Update;68,2165
  uint8_t Endianness;69,2236
  uint8_t AccFull_Scale;70,2311
}LSM303DLHCAcc_InitTypeDef;LSM303DLHCAcc_InitTypeDef71,2385
  uint8_t HighPassFilter_Mode_Selection;76,2481
  uint8_t HighPassFilter_CutOff_Frequency;77,2555
  uint8_t HighPassFilter_AOI1;78,2643
  uint8_t HighPassFilter_AOI2;79,2751
}LSM303DLHCAcc_FilterConfigTypeDef;LSM303DLHCAcc_FilterConfigTypeDef80,2859
  uint8_t Temperature_Sensor;85,2946
  uint8_t MagOutput_DataRate;86,3032
  uint8_t Working_Mode;87,3098
  uint8_t MagFull_Scale;88,3165
}LSM303DLHCMag_InitTypeDef;LSM303DLHCMag_InitTypeDef89,3238
#define LSM303DLHC_OK 97,3367
#define LSM303DLHC_FAIL 98,3427
#define LSM303DLHC_FLAG_TIMEOUT 112,4261
#define LSM303DLHC_LONG_TIMEOUT 113,4325
#define LSM303DLHC_I2C 117,4469
#define LSM303DLHC_I2C_CLK 118,4520
#define LSM303DLHC_I2C_SCK_PIN 120,4588
#define LSM303DLHC_I2C_SCK_GPIO_PORT 121,4674
#define LSM303DLHC_I2C_SCK_GPIO_CLK 122,4760
#define LSM303DLHC_I2C_SCK_SOURCE 123,4826
#define LSM303DLHC_I2C_SCK_AF 124,4888
#define LSM303DLHC_I2C_SDA_PIN 126,4946
#define LSM303DLHC_I2C_SDA_GPIO_PORT 127,5031
#define LSM303DLHC_I2C_SDA_GPIO_CLK 128,5117
#define LSM303DLHC_I2C_SDA_SOURCE 129,5183
#define LSM303DLHC_I2C_SDA_AF 130,5245
#define LSM303DLHC_DRDY_PIN 132,5303
#define LSM303DLHC_DRDY_GPIO_PORT 133,5389
#define LSM303DLHC_DRDY_GPIO_CLK 134,5475
#define LSM303DLHC_DRDY_EXTI_LINE 135,5541
#define LSM303DLHC_DRDY_EXTI_PORT_SOURCE 136,5598
#define LSM303DLHC_DRDY_EXTI_PIN_SOURCE 137,5665
#define LSM303DLHC_DRDY_EXTI_IRQn 138,5727
#define LSM303DLHC_I2C_INT1_PIN 140,5790
#define LSM303DLHC_I2C_INT1_GPIO_PORT 141,5876
#define LSM303DLHC_I2C_INT1_GPIO_CLK 142,5962
#define LSM303DLHC_I2C_INT1_EXTI_LINE 143,6028
#define LSM303DLHC_I2C_INT1_EXTI_PORT_SOURCE 144,6085
#define LSM303DLHC_I2C_INT1_EXTI_PIN_SOURCE 145,6152
#define LSM303DLHC_I2C_INT1_EXTI_IRQn 146,6214
#define LSM303DLHC_I2C_INT2_PIN 148,6274
#define LSM303DLHC_I2C_INT2_GPIO_PORT 149,6360
#define LSM303DLHC_I2C_INT2_GPIO_CLK 150,6446
#define LSM303DLHC_I2C_INT2_EXTI_LINE 151,6512
#define LSM303DLHC_I2C_INT2_EXTI_PORT_SOURCE 152,6569
#define LSM303DLHC_I2C_INT2_EXTI_PIN_SOURCE 153,6636
#define LSM303DLHC_I2C_INT2_EXTI_IRQn 154,6700
#define LSM303DLHC_CTRL_REG1_A 160,7038
#define LSM303DLHC_CTRL_REG2_A 161,7128
#define LSM303DLHC_CTRL_REG3_A 162,7218
#define LSM303DLHC_CTRL_REG4_A 163,7308
#define LSM303DLHC_CTRL_REG5_A 164,7398
#define LSM303DLHC_CTRL_REG6_A 165,7488
#define LSM303DLHC_REFERENCE_A 166,7578
#define LSM303DLHC_STATUS_REG_A 167,7668
#define LSM303DLHC_OUT_X_L_A 168,7755
#define LSM303DLHC_OUT_X_H_A 169,7844
#define LSM303DLHC_OUT_Y_L_A 170,7933
#define LSM303DLHC_OUT_Y_H_A 171,8022
#define LSM303DLHC_OUT_Z_L_A 172,8111
#define LSM303DLHC_OUT_Z_H_A 173,8200
#define LSM303DLHC_FIFO_CTRL_REG_A 174,8290
#define LSM303DLHC_FIFO_SRC_REG_A 175,8383
#define LSM303DLHC_INT1_CFG_A 177,8474
#define LSM303DLHC_INT1_SOURCE_A 178,8580
#define LSM303DLHC_INT1_THS_A 179,8679
#define LSM303DLHC_INT1_DURATION_A 180,8781
#define LSM303DLHC_INT2_CFG_A 182,8884
#define LSM303DLHC_INT2_SOURCE_A 183,8990
#define LSM303DLHC_INT2_THS_A 184,9089
#define LSM303DLHC_INT2_DURATION_A 185,9191
#define LSM303DLHC_CLICK_CFG_A 187,9294
#define LSM303DLHC_CLICK_SOURCE_A 188,9394
#define LSM303DLHC_CLICK_THS_A 189,9489
#define LSM303DLHC_TIME_LIMIT_A 191,9589
#define LSM303DLHC_TIME_LATENCY_A 192,9680
#define LSM303DLHC_TIME_WINDOW_A 193,9773
#define LSM303DLHC_CRA_REG_M 196,9899
#define LSM303DLHC_CRB_REG_M 197,9991
#define LSM303DLHC_MR_REG_M 198,10083
#define LSM303DLHC_OUT_X_H_M 199,10176
#define LSM303DLHC_OUT_X_L_M 200,10267
#define LSM303DLHC_OUT_Z_H_M 201,10358
#define LSM303DLHC_OUT_Z_L_M 202,10449
#define LSM303DLHC_OUT_Y_H_M 203,10541
#define LSM303DLHC_OUT_Y_L_M 204,10632
#define LSM303DLHC_SR_REG_M 206,10725
#define LSM303DLHC_IRA_REG_M 207,10814
#define LSM303DLHC_IRB_REG_M 208,10900
#define LSM303DLHC_IRC_REG_M 209,10986
#define LSM303DLHC_TEMP_OUT_H_M 211,11074
#define LSM303DLHC_TEMP_OUT_L_M 212,11168
#define ACC_I2C_ADDRESS 217,11510
#define MAG_I2C_ADDRESS 218,11561
#define LSM303DLHC_NORMAL_MODE 223,11669
#define LSM303DLHC_LOWPOWER_MODE 224,11728
#define LSM303DLHC_ODR_1_HZ 232,11868
#define LSM303DLHC_ODR_10_HZ 233,11961
#define LSM303DLHC_ODR_25_HZ 234,12055
#define LSM303DLHC_ODR_50_HZ 235,12149
#define LSM303DLHC_ODR_100_HZ 236,12243
#define LSM303DLHC_ODR_200_HZ 237,12338
#define LSM303DLHC_ODR_400_HZ 238,12433
#define LSM303DLHC_ODR_1620_HZ_LP 239,12528
#define LSM303DLHC_ODR_1344_HZ 240,12647
#define LSM303DLHC_X_ENABLE 249,12860
#define LSM303DLHC_Y_ENABLE 250,12920
#define LSM303DLHC_Z_ENABLE 251,12980
#define LSM303DLHC_AXES_ENABLE 252,13040
#define LSM303DLHC_AXES_DISABLE 253,13100
#define LSM303DLHC_HR_ENABLE 261,13230
#define LSM303DLHC_HR_DISABLE 262,13290
#define LSM303DLHC_FULLSCALE_2G 270,13426
#define LSM303DLHC_FULLSCALE_4G 271,13500
#define LSM303DLHC_FULLSCALE_8G 272,13574
#define LSM303DLHC_FULLSCALE_16G 273,13648
#define LSM303DLHC_BlockUpdate_Continous 281,13800
#define LSM303DLHC_BlockUpdate_Single 282,13885
#define LSM303DLHC_BLE_LSB 290,14103
#define LSM303DLHC_BLE_MSB	291,14211
#define LSM303DLHC_BOOT_NORMALMODE 299,14388
#define LSM303DLHC_BOOT_REBOOTMEMORY 300,14448
#define LSM303DLHC_HPM_NORMAL_MODE_RES 308,14591
#define LSM303DLHC_HPM_REF_SIGNAL 309,14651
#define LSM303DLHC_HPM_NORMAL_MODE 310,14711
#define LSM303DLHC_HPM_AUTORESET_INT 311,14771
#define LSM303DLHC_HPFCF_8 319,14917
#define LSM303DLHC_HPFCF_16 320,14977
#define LSM303DLHC_HPFCF_32 321,15037
#define LSM303DLHC_HPFCF_64 322,15097
#define LSM303DLHC_HIGHPASSFILTER_DISABLE 330,15243
#define LSM303DLHC_HIGHPASSFILTER_ENABLE 331,15303
#define LSM303DLHC_HPF_CLICK_DISABLE 339,15453
#define LSM303DLHC_HPF_CLICK_ENABLE	340,15513
#define LSM303DLHC_HPF_AOI1_DISABLE 348,15660
#define LSM303DLHC_HPF_AOI1_ENABLE	349,15720
#define LSM303DLHC_HPF_AOI2_DISABLE 357,15868
#define LSM303DLHC_HPF_AOI2_ENABLE	358,15928
#define LSM303DLHC_IT1_CLICK 366,16085
#define LSM303DLHC_IT1_AOI1 367,16145
#define LSM303DLHC_IT1_AOI2 368,16205
#define LSM303DLHC_IT1_DRY1 369,16265
#define LSM303DLHC_IT1_DRY2 370,16325
#define LSM303DLHC_IT1_WTM 371,16385
#define LSM303DLHC_IT1_OVERRUN 372,16445
#define LSM303DLHC_IT2_CLICK 380,16609
#define LSM303DLHC_IT2_INT1 381,16669
#define LSM303DLHC_IT2_INT2 382,16729
#define LSM303DLHC_IT2_BOOT 383,16789
#define LSM303DLHC_IT2_ACT 384,16849
#define LSM303DLHC_IT2_HLACTIVE 385,16909
#define LSM303DLHC_OR_COMBINATION 393,17051
#define LSM303DLHC_AND_COMBINATION	394,17151
#define LSM303DLHC_MOV_RECOGNITION 395,17251
#define LSM303DLHC_POS_RECOGNITION	396,17344
#define LSM303DLHC_Z_HIGH 404,17503
#define LSM303DLHC_Z_LOW	405,17592
#define LSM303DLHC_Y_HIGH 406,17679
#define LSM303DLHC_Y_LOW	407,17768
#define LSM303DLHC_X_HIGH 408,17855
#define LSM303DLHC_X_LOW	409,17944
#define LSM303DLHC_Z_DOUBLE_CLICK 417,18105
#define LSM303DLHC_Z_SINGLE_CLICK	418,18194
#define LSM303DLHC_Y_DOUBLE_CLICK 419,18283
#define LSM303DLHC_Y_SINGLE_CLICK	420,18372
#define LSM303DLHC_X_DOUBLE_CLICK 421,18461
#define LSM303DLHC_X_SINGLE_CLICK	422,18550
#define LSM303DLHC_INT1INTERRUPT_DISABLE 430,18721
#define LSM303DLHC_INT1INTERRUPT_ENABLE	431,18781
#define LSM303DLHC_INT1INTERRUPT_LOW_EDGE 439,18925
#define LSM303DLHC_INT1INTERRUPT_HIGH_EDGE 440,18985
#define LSM303DLHC_ODR_0_75_HZ 448,19111
#define LSM303DLHC_ODR_1_5_HZ 449,19209
#define LSM303DLHC_ODR_3_0_HZ 450,19306
#define LSM303DLHC_ODR_7_5_HZ 451,19401
#define LSM303DLHC_ODR_15_HZ 452,19498
#define LSM303DLHC_ODR_30_HZ 453,19594
#define LSM303DLHC_ODR_75_HZ 454,19690
#define LSM303DLHC_ODR_220_HZ 455,19786
#define  LSM303DLHC_FS_1_3_GA 463,19950
#define  LSM303DLHC_FS_1_9_GA 464,20045
#define  LSM303DLHC_FS_2_5_GA 465,20140
#define  LSM303DLHC_FS_4_0_GA 466,20235
#define  LSM303DLHC_FS_4_7_GA 467,20330
#define  LSM303DLHC_FS_5_6_GA 468,20425
#define  LSM303DLHC_FS_8_1_GA 469,20520
#define LSM303DLHC_M_SENSITIVITY_XY_1_3Ga 478,20708
#define LSM303DLHC_M_SENSITIVITY_XY_1_9Ga 479,20834
#define LSM303DLHC_M_SENSITIVITY_XY_2_5Ga 480,20960
#define LSM303DLHC_M_SENSITIVITY_XY_4Ga 481,21086
#define LSM303DLHC_M_SENSITIVITY_XY_4_7Ga 482,21210
#define LSM303DLHC_M_SENSITIVITY_XY_5_6Ga 483,21336
#define LSM303DLHC_M_SENSITIVITY_XY_8_1Ga 484,21462
#define LSM303DLHC_M_SENSITIVITY_Z_1_3Ga 485,21588
#define LSM303DLHC_M_SENSITIVITY_Z_1_9Ga 486,21712
#define LSM303DLHC_M_SENSITIVITY_Z_2_5Ga 487,21836
#define LSM303DLHC_M_SENSITIVITY_Z_4Ga 488,21960
#define LSM303DLHC_M_SENSITIVITY_Z_4_7Ga 489,22082
#define LSM303DLHC_M_SENSITIVITY_Z_5_6Ga 490,22206
#define LSM303DLHC_M_SENSITIVITY_Z_8_1Ga 491,22330
#define LSM303DLHC_CONTINUOS_CONVERSION 499,22520
#define LSM303DLHC_SINGLE_CONVERSION 500,22620
#define LSM303DLHC_SLEEP 501,22716
#define LSM303DLHC_TEMPSENSOR_ENABLE 509,22897
#define LSM303DLHC_TEMPSENSOR_DISABLE 510,22989

../driver/src/f3d_mag.c,53
void f3d_mag_init(41,560
void f3d_mag_read(56,1035

../driver/src/f3d_led.c,165
static int leds[leds31,334
void f3d_led_init(34,463
void f3d_led_on(53,1064
void f3d_led_off(61,1247
void f3d_led_all_on(69,1430
void f3d_led_all_off(74,1511

../driver/src/f3d_rtc.c,26
void f3d_rtc_init(39,538

../driver/src/f3d_button.c,63
void f3d_button_init(50,1121
uint8_t f3d_button_read(62,1467

../driver/src/f3d_gyro.c,201
void f3d_gyro_interface_init(49,1116
void f3d_gyro_init(101,3170
void f3d_gyro_read(130,3876
void f3d_gyro_write(154,4690
static uint8_t f3d_gyro_sendbyte(170,5127
void f3d_gyro_getdata(179,5484

../driver/src/f3d_accel.c,57
void f3d_accel_init(40,565
void f3d_accel_read(56,1171

../driver/src/f3d_delay.c,74
void delay(38,543
void f3d_delay_init(47,730
void f3d_delay_uS(80,1790

../driver/src/f3d_i2c.c,122
void f3d_i2c1_init(40,561
void f3d_i2c1_read(71,1738
void f3d_i2c1_read_nunchuck 95,2979
void f3d_i2c1_write(115,4171

../driver/src/glcdfont.c,32
const uint8_t ASCII[ASCII3,21

../driver/src/f3d_nunchuck.c,94
#define NUNCHUK_ADDRESS 41,593
void f3d_nunchuck_init(46,626
void f3d_nunchuck_read(56,876

../driver/src/f3d_i2c.h,84
void f3d_i2c1_init(39,538
void f3d_i2c1_read(70,1715
void f3d_i2c1_write(94,2956

../driver/src/f3d_uart.c,93
void f3d_uart_init(40,563
int putchar(75,1750
int getchar(80,1876
int getchar_nb(88,2031

../driver/src/f3d_lcd_sd.c,731
static uint8_t madctlcurrent 41,610
void f3d_lcd_sd_interface_init(43,666
struct lcd_cmdBuf 108,2995
  uint8_t command;109,3015
  uint8_t delay;110,3034
  uint8_t len;111,3051
  uint8_t data 112,3066
static const struct lcd_cmdBuf initializers[initializers115,3091
void f3d_lcd_init(166,4985
static void LcdWrite(194,5745
static void LcdWrite16(205,6068
int spiReadWrite(212,6303
int spiReadWrite16(236,6838
void f3d_lcd_setAddrWindow 263,7505
void f3d_lcd_pushColor(279,7988
static void f3d_lcd_writeCmd(283,8072
void f3d_lcd_fillScreen(287,8141
void f3d_lcd_drawPixel(297,8393
void f3d_lcd_drawChar(303,8602
void f3d_lcd_drawString(321,9031
void f3d_sdcard_readwrite(333,9297
uint32_t get_fattime(355,9808

../driver/inc/f3d_nunchuck.h,248
typedef struct nunchuck_data 38,549
  unsigned char jx;39,581
  unsigned char jy;40,601
  unsigned short ax;41,621
  unsigned short ay;42,642
  unsigned short az;43,663
  unsigned char c;44,684
  unsigned char z;45,703
} nunchuck_t;46,722

../driver/inc/f3d_gyro.h,180
#define L3G_Sensitivity_250dps 49,1117
#define L3G_Sensitivity_500dps 50,1167
#define L3G_Sensitivity_2000dps 51,1217
#define GYRO_CS_LOW(53,1268
#define GYRO_CS_HIGH(54,1327

../driver/inc/f3d_lcd_sd.h,1114
#define SPI_SLOW 38,545
#define SPI_MEDIUM 39,598
#define SPI_FAST 40,652
#define LCD_RS_CONTROL(42,705
#define LCD_RS_DATA(43,766
#define GPIO_PIN_DC 44,821
#define LCD_RESET_ASSERT(46,854
#define LCD_RESET_DEASSERT(47,918
#define GPIO_PIN_RST 48,981
#define LCD_BKL_ON(50,1015
#define LCD_BKL_OFF(51,1073
#define LCD_CS_ASSERT(53,1130
#define LCD_CS_DEASSERT(54,1191
#define SD_CS_HIGH(56,1252
#define SD_CS_LOW(57,1305
#define GPIO_PIN_SCE 59,1361
#define ST7735_CASET 61,1399
#define ST7735_RASET 62,1425
#define ST7735_MADCTL 63,1451
#define ST7735_COLMOD 64,1478
#define ST7735_RAMWR 65,1505
#define ST7735_RAMRD 66,1531
#define MADVAL(68,1558
#define MADCTLGRAPHICS 70,1594
#define ST7735_width 72,1622
#define ST7735_height 73,1647
#define LCDSPEED 75,1674
#define SPILCD 76,1700
#define LCD_PORT 77,1720
#define LOW 79,1744
#define HIGH 80,1758
#define LCD_C 81,1773
#define LCD_D 82,1791
#define BLACK 84,1811
#define BLUE 85,1832
#define GREEN 86,1852
#define CYAN 87,1873
#define RED 88,1893
#define MAGENTA 89,1912
#define YELLOW 90,1935
#define WHITE 91,1957

../driver/inc/f3d_i2c.h,0

../driver/inc/f3d_uart.h,0

../driver/inc/f3d_accel.h,0

../driver/inc/f3d_button.h,0

../driver/inc/f3d_rtc.h,0

../driver/inc/f3d_mag.h,0

../driver/inc/f3d_delay.h,0

../driver/inc/f3d_led.h,0

../driver/inc/glcdfont.h,0

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_conf.h,99
#define __STM32F30X_CONF_H30,1252
  #define assert_param(73,2918
  #define assert_param(77,3156

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.h,25
#define __MAIN_H30,1230

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.c,275
void NMI_Handler(57,2332
void HardFault_Handler(66,2468
void MemManage_Handler(79,2698
void BusFault_Handler(92,2927
void UsageFault_Handler(105,3153
void SVC_Handler(118,3378
void DebugMon_Handler(127,3517
void PendSV_Handler(136,3655
void SysTick_Handler(145,3789

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/system_stm32f30x.c,261
#define VECT_TAB_OFFSET 104,4528
#define PLL_SOURCE_HSE_BYPASS 111,4976
  uint32_t SystemCoreClock 130,5415
  __I uint8_t AHBPrescTable[AHBPrescTable132,5457
void SystemInit(159,5975
void SystemCoreClockUpdate 238,9218
static void SetSysClock(290,11025

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/stm32f30x_it.h,33
#define __STM32F30X_IT_H30,1278

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/TrueSTUDIO/GPIO_IOToggle/syscalls.c,538
extern int __io_putchar(42,1312
extern int __io_getchar(43,1368
char *__env[__env47,1464
char **environ environ48,1489
void initialise_monitor_handles(52,1535
int _getpid(56,1578
int _kill(61,1617
void _exit 67,1685
int _read 73,1784
int _write(85,1949
caddr_t _sbrk(96,2113
int _close(119,2504
int _fstat(125,2549
int _isatty(131,2633
int _lseek(136,2676
int _open(141,2736
int _wait(147,2832
int _unlink(153,2895
int _times(159,2959
int _stat(164,3009
int _link(170,3094
int _fork(176,3166
int _execve(182,3222

/l/arm2/STM32F3-Discovery_FW_V1.1.0/Project/Peripheral_Examples/GPIO_IOToggle/main.c,125
#define BSRR_VAL 41,1509
GPIO_InitTypeDef        GPIO_InitStructure;44,1698
int main(53,1983
void assert_failed(141,4712

ff9b/generic/mmcbb.c,1191
#define	INIT_PORT(36,1428
#define DLY_US(37,1522
#define	CS_H(39,1580
#define CS_L(40,1634
#define CK_H(41,1687
#define	CK_L(42,1743
#define DI_H(43,1798
#define DI_L(44,1852
#define DO	45,1905
#define CMD0	56,2208
#define CMD1	57,2248
#define	ACMD41	58,2287
#define CMD8	59,2338
#define CMD9	60,2377
#define CMD10	61,2412
#define CMD12	62,2448
#define CMD13	63,2493
#define ACMD13	64,2532
#define CMD16	65,2580
#define CMD17	66,2620
#define CMD18	67,2665
#define CMD23	68,2712
#define	ACMD23	69,2755
#define CMD24	70,2816
#define CMD25	71,2855
#define CMD41	72,2903
#define CMD55	73,2950
#define CMD58	74,2985
#define CT_MMC	77,3057
#define CT_SD1	78,3096
#define CT_SD2	79,3134
#define CT_SDC	80,3172
#define CT_BLOCK	81,3204
DSTATUS Stat 85,3263
BYTE CardType;88,3319
void xmit_mmc 97,3636
void rcvr_mmc 133,4621
int wait_ready 171,5533
void deselect 193,6020
int select 208,6393
int rcvr_datablock 227,6847
int xmit_datablock 256,7642
BYTE send_cmd 286,8468
DSTATUS disk_status 339,10076
DSTATUS disk_initialize 368,10707
DRESULT disk_read 425,12360
DRESULT disk_write 461,13486
DRESULT disk_ioctl 499,14676
void disk_timerproc 554,16109

ff9b/generic/integer.h,424
#define _INTEGER6,167
typedef int				INT;16,376
typedef unsigned int	UINT;17,397
typedef char			CHAR;20,468
typedef unsigned char	UCHAR;21,490
typedef unsigned char	BYTE;22,520
typedef short			SHORT;25,593
typedef unsigned short	USHORT;26,617
typedef unsigned short	WORD;27,649
typedef unsigned short	WCHAR;28,679
typedef long			LONG;31,754
typedef unsigned long	ULONG;32,776
typedef unsigned long	DWORD;33,806

ff9b/generic/diskio.h,373
#define _DISKIO6,235
typedef BYTE	DSTATUS;12,312
	RES_OK 16,386
	RES_ERROR,17,421
	RES_WRPRT,18,454
	RES_NOTRDY,19,493
	RES_PARERR	20,527
} DRESULT;21,568
#define STA_NOINIT	37,992
#define STA_NODISK	38,1046
#define STA_PROTECT	39,1101
#define CTRL_SYNC	45,1246
#define GET_SECTOR_COUNT	46,1314
#define GET_SECTOR_SIZE	47,1383
#define GET_BLOCK_SIZE	48,1478

ff9b/generic/ff.h,3088
#define _FATFS	18,896
	BYTE pd;37,1292
	BYTE pt;38,1331
} PARTITION;39,1396
#define LD2PD(41,1483
#define LD2PT(42,1555
#define LD2PD(45,1673
#define LD2PT(46,1773
typedef WCHAR TCHAR;59,2040
#define _T(60,2062
#define _TEXT(61,2084
typedef char TCHAR;66,2173
#define _T(67,2194
#define _TEXT(68,2211
	BYTE	fs_type;78,2319
	BYTE	drv;79,2371
	BYTE	csize;80,2413
	BYTE	n_fats;81,2469
	BYTE	wflag;82,2519
	BYTE	fsi_flag;83,2583
	WORD	id;84,2650
	WORD	n_rootdir;85,2691
	WORD	ssize;87,2780
	_SYNC_t	sobj;90,2872
	DWORD	last_clust;93,2949
	DWORD	free_clust;94,2999
	DWORD	fsi_sector;95,3050
	DWORD	cdir;98,3122
	DWORD	n_fatent;100,3193
	DWORD	fsize;101,3267
	DWORD	volbase;102,3306
	DWORD	fatbase;103,3350
	DWORD	dirbase;104,3391
	DWORD	database;105,3460
	DWORD	winsect;106,3503
	BYTE	win[win107,3565
} FATFS;108,3653
	FATFS*	fs;115,3724
	WORD	id;116,3814
	BYTE	flag;117,3887
	BYTE	pad1;118,3926
	DWORD	fptr;119,3939
	DWORD	fsize;120,4004
	DWORD	sclust;121,4037
	DWORD	clust;122,4131
	DWORD	dsect;123,4179
	DWORD	dir_sect;125,4250
	BYTE*	dir_ptr;126,4313
	DWORD*	cltbl;129,4409
	UINT	lockid;132,4513
	BYTE	buf[buf135,4612
} FIL;137,4675
	FATFS*	fs;144,4749
	WORD	id;145,4837
	WORD	index;146,4910
	DWORD	sclust;147,4964
	DWORD	clust;148,5021
	DWORD	sect;149,5060
	BYTE*	dir;150,5097
	BYTE*	fn;151,5164
	WCHAR*	lfn;153,5254
	WORD	lfn_idx;154,5310
} DIR;156,5387
	DWORD	fsize;163,5460
	WORD	fdate;164,5493
	WORD	ftime;165,5534
	BYTE	fattrib;166,5575
	TCHAR	fname[fname167,5608
	TCHAR*	lfname;169,5677
	UINT 	lfsize;170,5728
} FILINFO;172,5788
	FR_OK 179,5867
	FR_DISK_ERR,180,5903
	FR_INT_ERR,181,5984
	FR_NOT_READY,182,6028
	FR_NO_FILE,183,6087
	FR_NO_PATH,184,6138
	FR_INVALID_NAME,185,6189
	FR_DENIED,186,6251
	FR_EXIST,187,6334
	FR_INVALID_OBJECT,188,6398
	FR_WRITE_PROTECTED,189,6467
	FR_INVALID_DRIVE,190,6539
	FR_NOT_ENABLED,191,6607
	FR_NO_FILESYSTEM,192,6666
	FR_MKFS_ABORTED,193,6727
	FR_TIMEOUT,194,6806
	FR_LOCKED,195,6899
	FR_NOT_ENOUGH_CORE,196,6989
	FR_TOO_MANY_OPEN_FILES,197,7065
	FR_INVALID_PARAMETER	198,7135
} FRESULT;199,7196
#define f_eof(236,9864
#define f_error(237,9921
#define f_tell(238,9977
#define f_size(239,10010
#define EOF 242,10059
#define	FA_READ	283,11259
#define	FA_OPEN_EXISTING	284,11284
#define FA__ERROR	285,11315
#define	FA_WRITE	288,11362
#define	FA_CREATE_NEW	289,11387
#define	FA_CREATE_ALWAYS	290,11416
#define	FA_OPEN_ALWAYS	291,11447
#define FA__WRITTEN	292,11477
#define FA__DIRTY	293,11505
#define FS_FAT12	299,11581
#define FS_FAT16	300,11601
#define FS_FAT32	301,11621
#define	AM_RDO	306,11694
#define	AM_HID	307,11731
#define	AM_SYS	308,11765
#define	AM_VOL	309,11799
#define AM_LFN	310,11839
#define AM_DIR	311,11876
#define AM_ARC	312,11913
#define AM_MASK	313,11948
#define CREATE_LINKMAP	317,12026
#define	LD_WORD(325,12214
#define	LD_DWORD(326,12266
#define	ST_WORD(327,12321
#define	ST_DWORD(328,12380
#define	LD_WORD(330,12504
#define	LD_DWORD(331,12584
#define	ST_WORD(332,12722
#define	ST_DWORD(333,12816

ff9b/generic/ff.c,6867
#define	SS(119,6427
#define	SS(121,6491
#define	ENTER_FF(130,6697
#define	LEAVE_FF(131,6761
#define	ENTER_FF(133,6831
#define LEAVE_FF(134,6853
#define	ABORT(137,6901
	FATFS *fs;fs146,7114
	DWORD clu;147,7173
	WORD idx;148,7216
	WORD ctr;149,7264
} FILESEM;150,7357
#define _DF1S	158,7495
#define _DF1E	159,7548
#define _DF2S	160,7599
#define _DF2E	161,7652
#define _DS1S	162,7703
#define _DS1E	163,7756
#define _DS2S	164,7807
#define _DS2E	165,7860
#define _DF1S	168,7967
#define _DF1E	169,7987
#define _DS1S	170,8007
#define _DS1E	171,8027
#define _DS2S	172,8047
#define _DS2E	173,8067
#define _DF1S	176,8127
#define _DF1E	177,8147
#define _DS1S	178,8167
#define _DS1E	179,8187
#define _DS2S	180,8207
#define _DS2E	181,8227
#define _DS3S	182,8247
#define _DS3E	183,8267
#define _DF1S	186,8345
#define _DF1E	187,8365
#define _DS1S	188,8385
#define _DS1E	189,8405
#define _DS2S	190,8425
#define _DS2E	191,8445
#define _DF1S	194,8509
#define _EXCVT 195,8526
#define _DF1S	201,9254
#define _EXCVT 202,9271
#define _DF1S	208,9998
#define _EXCVT 209,10015
#define _DF1S	215,10743
#define _EXCVT 216,10760
#define _DF1S	222,11502
#define _EXCVT 223,11519
#define _DF1S	229,12248
#define _EXCVT 230,12265
#define _DF1S	236,12995
#define _EXCVT 237,13012
#define _DF1S	243,13741
#define _EXCVT 244,13758
#define _DF1S	250,14507
#define _EXCVT 251,14524
#define _DF1S	257,15252
#define _EXCVT 258,15269
#define _DF1S	264,15998
#define _EXCVT 265,16015
#define _DF1S	271,16750
#define _EXCVT 272,16767
#define _DF1S	278,17508
#define _EXCVT 279,17525
#define _DF1S	285,18260
#define _EXCVT 286,18277
#define _DF1S	292,19011
#define _EXCVT 293,19028
#define _DF1S	299,19760
#define _EXCVT 300,19777
#define _DF1S	306,20511
#define _EXCVT 307,20528
#define _DF1S	313,21261
#define _EXCVT 314,21278
#define _DF1S	320,22011
#define _EXCVT 321,22028
#define _DF1S	327,22761
#define _EXCVT 328,22778
#define _DF1S	334,23517
#define _EXCVT 335,23534
#define _DF1S	344,24354
#define IsUpper(353,24457
#define IsLower(354,24502
#define IsDigit(355,24547
#define IsDBCS1(360,24671
#define IsDBCS1(362,24815
#define IsDBCS2(366,24929
#define IsDBCS2(368,25120
#define IsDBCS1(373,25276
#define IsDBCS2(374,25298
#define NS	380,25371
#define NS_LOSS	381,25429
#define NS_LFN	382,25476
#define NS_LAST	383,25530
#define NS_BODY	384,25572
#define NS_EXT	385,25624
#define NS_DOT	386,25674
#define MIN_FAT16	391,25829
#define	MIN_FAT32	392,25896
#define BS_jmpBoot	399,26147
#define BS_OEMName	400,26198
#define BPB_BytsPerSec	401,26241
#define BPB_SecPerClus	402,26298
#define BPB_RsvdSecCnt	403,26358
#define BPB_NumFATs	404,26427
#define BPB_RootEntCnt	405,26484
#define BPB_TotSec16	406,26562
#define BPB_Media	407,26619
#define BPB_FATSz16	408,26670
#define BPB_SecPerTrk	409,26724
#define BPB_NumHeads	410,26781
#define BPB_HiddSec	411,26833
#define BPB_TotSec32	412,26902
#define BS_DrvNum	413,26959
#define BS_BootSig	414,27015
#define BS_VolID	415,27074
#define BS_VolLab	416,27128
#define BS_FilSysType	417,27175
#define BPB_FATSz32	418,27229
#define BPB_ExtFlags	419,27283
#define BPB_FSVer	420,27334
#define BPB_RootClus	421,27388
#define BPB_FSInfo	422,27447
#define BPB_BkBootSec	423,27506
#define BS_DrvNum32	424,27572
#define BS_BootSig32	425,27630
#define BS_VolID32	426,27690
#define BS_VolLab32	427,27746
#define BS_FilSysType32	428,27795
#define	FSI_LeadSig	429,27851
#define	FSI_StrucSig	430,27909
#define	FSI_Free_Count	431,27971
#define	FSI_Nxt_Free	432,28039
#define MBR_Table	433,28104
#define	SZ_PTE	434,28167
#define BS_55AA	435,28232
#define	DIR_Name	437,28290
#define	DIR_Attr	438,28339
#define	DIR_NTres	439,28382
#define DIR_CrtTimeTenth	440,28424
#define	DIR_CrtTime	441,28487
#define	DIR_CrtDate	442,28536
#define DIR_LstAccDate	443,28585
#define	DIR_FstClusHI	444,28642
#define	DIR_WrtTime	445,28710
#define	DIR_WrtDate	446,28760
#define	DIR_FstClusLO	447,28810
#define	DIR_FileSize	448,28877
#define	LDIR_Ord	449,28923
#define	LDIR_Attr	450,28984
#define	LDIR_Type	451,29032
#define	LDIR_Chksum	452,29075
#define	LDIR_FstClusLO	453,29138
#define	SZ_DIR	454,29191
#define	LLE	455,29246
#define	DDE	456,29307
#define	NDDE	457,29379
FATFS *FatFs[FatFs470,29850
WORD Fsid;476,29999
BYTE CurrVol;480,30066
FILESEM	Files[Files485,30135
#define	DEF_NAMEBUF	489,30240
#define INIT_BUF(490,30276
#define	FREE_BUF(491,30317
static WCHAR LfnBuf[LfnBuf494,30407
#define	DEF_NAMEBUF	495,30441
#define INIT_BUF(496,30477
#define	FREE_BUF(497,30544
#define	DEF_NAMEBUF	500,30648
#define INIT_BUF(501,30708
#define	FREE_BUF(502,30773
#define	DEF_NAMEBUF	505,30876
#define INIT_BUF(506,30924
#define	FREE_BUF(509,31102
const BYTE ExCvt[ExCvt518,31217
void mem_cpy 539,31779
void mem_set 556,32116
int mem_cmp 565,32271
int chk_chr 575,32523
int lock_fs 588,32886
void unlock_fs 597,32993
FRESULT chk_lock 620,33532
int enq_lock 646,34405
UINT inc_lock 656,34592
FRESULT dec_lock 688,35472
void clear_lock 711,35810
FRESULT sync_window 732,36259
FRESULT move_window 758,36867
FRESULT sync_fs 784,37547
DWORD clust2sect 824,38677
DWORD get_fat 842,39211
FRESULT put_fat 885,40458
FRESULT remove_chain 948,42072
DWORD create_chain 1001,43622
DWORD clmt_clust 1061,45520
FRESULT dir_sdi 1088,46383
FRESULT dir_next 1136,47988
FRESULT dir_alloc 1205,50436
DWORD ld_clust 1239,51341
void st_clust 1256,51637
const BYTE LfnOfs[LfnOfs1273,52087
int cmp_lfn 1277,52208
int pick_lfn 1308,53148
void fit_lfn 1341,54019
void gen_numname 1377,55107
BYTE sum_sfn 1425,56180
FRESULT dir_find 1445,56615
FRESULT dir_read 1506,58583
FRESULT dir_register 1564,60438
FRESULT dir_remove 1642,62990
FRESULT create_name 1687,64293
void get_fileinfo 1897,71310
FRESULT follow_path 1979,73634
BYTE check_fs 2041,75689
FRESULT chk_mounted 2067,76583
FRESULT validate 2235,83725
FRESULT f_mount 2268,84627
FRESULT f_open 2308,85699
FRESULT f_read 2440,89682
FRESULT f_write 2541,93516
FRESULT f_sync 2660,98091
FRESULT f_close 2708,99422
FRESULT f_chdrive 2754,100377
FRESULT f_chdir 2767,100529
FRESULT f_getcwd 2799,101228
FRESULT f_lseek 2877,103411
FRESULT f_opendir 3035,108506
FRESULT f_readdir 3082,109753
FRESULT f_stat 3124,110845
FRESULT f_getfree 3157,111651
FRESULT f_truncate 3224,113371
FRESULT f_unlink 3272,114759
FRESULT f_mkdir 3341,116744
FRESULT f_chmod 3414,119184
FRESULT f_utime 3456,120307
FRESULT f_rename 3497,121328
FRESULT f_getlabel 3577,123892
FRESULT f_setlabel 3642,125541
FRESULT f_forward 3737,128308
#define N_ROOTDIR	3796,130556
#define N_FATS	3797,130626
FRESULT f_mkfs 3800,130686
FRESULT f_fdisk 4036,140038
TCHAR* f_gets 4109,142338
int f_putc 4164,143864
int f_puts 4208,144979
int f_printf 4229,145457

ff9b/generic/main.c,119
FATFS Fatfs;9,271
FIL Fil;10,311
BYTE Buff[Buff11,341
void die 14,386
int main 27,764
DWORD get_fattime 92,2492

ff9b/generic/ffconf.h,656
#define _FFCONF 10,443
#define	_FS_TINY	17,690
#define _FS_READONLY	23,980
#define _FS_MINIMIZE	29,1237
#define	_USE_STRFUNC	39,1595
#define	_USE_MKFS	43,1716
#define	_USE_FASTSEEK	47,1849
#define _USE_LABEL	51,1966
#define	_USE_FORWARD	55,2082
#define _CODE_PAGE	63,2422
#define	_USE_LFN	96,3481
#define	_MAX_LFN	97,3515
#define	_LFN_UNICODE	111,4208
#define _FS_RPATH	116,4381
#define _VOLUMES	130,4947
#define	_MAX_SS	134,5025
#define	_MULTI_PARTITION	142,5430
#define	_USE_ERASE	148,5728
#define _WORD_ACCESS	158,6105
#define _FS_REENTRANT	175,6828
#define _FS_TIMEOUT	176,6882
#define	_SYNC_t	177,6952
#define	_FS_LOCK	187,7413

ff9b/src/mmcbb.c,1029
#define CMD0	54,2335
#define CMD1	55,2375
#define	ACMD41	56,2414
#define CMD8	57,2465
#define CMD9	58,2504
#define CMD10	59,2539
#define CMD12	60,2575
#define CMD13	61,2620
#define ACMD13	62,2659
#define CMD16	63,2707
#define CMD17	64,2747
#define CMD18	65,2792
#define CMD23	66,2839
#define	ACMD23	67,2882
#define CMD24	68,2943
#define CMD25	69,2982
#define CMD41	70,3030
#define CMD55	71,3077
#define CMD58	72,3112
#define CT_MMC	75,3184
#define CT_SD1	76,3223
#define CT_SD2	77,3261
#define CT_SDC	78,3299
#define CT_BLOCK	79,3341
DSTATUS Stat 83,3400
BYTE CardType;86,3456
static void xmit_mmc 94,3765
static void rcvr_mmc 110,4315
static int wait_ready 128,4888
static void deselect 144,5362
static int select 154,5736
static int rcvr_datablock 169,6186
int xmit_datablock 193,6917
BYTE send_cmd 222,7778
DSTATUS disk_status 273,9447
DSTATUS disk_initialize 302,10117
DRESULT disk_read 358,11810
DRESULT disk_write 394,12980
DRESULT disk_ioctl 432,14218
void disk_timerproc 487,15705

ff9b/src/option/cc932.c,169
#define _TINY_TABLE	9,414
const WCHAR uni2sjis[uni2sjis17,578
const WCHAR sjis2uni[sjis2uni1871,122635
WCHAR ff_convert 3726,244677
WCHAR ff_wtoupper 3786,245864

ff9b/src/option/cc950.c,138
const WCHAR uni2oem[uni2oem16,555
const WCHAR oem2uni[oem2uni3397,223471
WCHAR ff_convert 6779,446382
WCHAR ff_wtoupper 6817,447072

ff9b/src/option/cc949.c,138
const WCHAR uni2oem[uni2oem16,555
const WCHAR oem2uni[oem2uni4284,281965
WCHAR ff_convert 8553,563370
WCHAR ff_wtoupper 8591,564060

ff9b/src/option/syscall.c,163
int ff_cre_syncobj 21,850
int ff_del_syncobj 57,2066
int ff_req_grant 85,2885
void ff_rel_grant 111,3676
void* ff_memalloc 136,4306
void ff_memfree 148,4700

ff9b/src/option/cc936.c,140
const WCHAR uni2oem[uni2oem15,553
const WCHAR oem2uni[oem2uni5469,360239
WCHAR ff_convert 10924,719920
WCHAR ff_wtoupper 10961,720608

ff9b/src/option/ccsbcs.c,1250
#define _TBLDEF 32,966
const WCHAR Tbl[Tbl34,993
#define _TBLDEF 54,2154
const WCHAR Tbl[Tbl56,2181
#define _TBLDEF 76,3342
const WCHAR Tbl[Tbl78,3369
#define _TBLDEF 98,4530
const WCHAR Tbl[Tbl100,4557
#define _TBLDEF 120,5718
const WCHAR Tbl[Tbl122,5745
#define _TBLDEF 142,6906
const WCHAR Tbl[Tbl144,6933
#define _TBLDEF 164,8094
const WCHAR Tbl[Tbl166,8121
#define _TBLDEF 186,9282
const WCHAR Tbl[Tbl188,9309
#define _TBLDEF 208,10470
const WCHAR Tbl[Tbl210,10497
#define _TBLDEF 230,11658
const WCHAR Tbl[Tbl232,11685
#define _TBLDEF 252,12846
const WCHAR Tbl[Tbl254,12873
#define _TBLDEF 274,14034
const WCHAR Tbl[Tbl276,14061
#define _TBLDEF 296,15223
const WCHAR Tbl[Tbl298,15250
#define _TBLDEF 318,16413
const WCHAR Tbl[Tbl320,16440
#define _TBLDEF 340,17603
const WCHAR Tbl[Tbl342,17630
#define _TBLDEF 362,18793
const WCHAR Tbl[Tbl364,18820
#define _TBLDEF 384,19983
const WCHAR Tbl[Tbl386,20010
#define _TBLDEF 406,21173
const WCHAR Tbl[Tbl408,21200
#define _TBLDEF 428,22363
const WCHAR Tbl[Tbl430,22390
#define _TBLDEF 450,23552
const WCHAR Tbl[Tbl452,23579
#define _TBLDEF 472,24742
const WCHAR Tbl[Tbl474,24769
WCHAR ff_convert 501,26040
WCHAR ff_wtoupper 528,26545

ff9b/src/integer.h,424
#define _INTEGER6,167
typedef int				INT;16,376
typedef unsigned int	UINT;17,397
typedef char			CHAR;20,468
typedef unsigned char	UCHAR;21,490
typedef unsigned char	BYTE;22,520
typedef short			SHORT;25,593
typedef unsigned short	USHORT;26,617
typedef unsigned short	WORD;27,649
typedef unsigned short	WCHAR;28,679
typedef long			LONG;31,754
typedef unsigned long	ULONG;32,776
typedef unsigned long	DWORD;33,806

ff9b/src/diskio.c,208
#define ATA	16,893
#define MMC	17,909
#define USB	18,925
DSTATUS disk_initialize 25,1178
DSTATUS disk_status 63,1896
DRESULT disk_read 101,2596
DRESULT disk_write 149,3619
DRESULT disk_ioctl 197,4649

ff9b/src/diskio.h,942
#define _DISKIO_DEFINED6,243
#define _USE_WRITE	12,314
#define _USE_IOCTL	13,372
typedef BYTE	DSTATUS;19,490
	RES_OK 23,564
	RES_ERROR,24,599
	RES_WRPRT,25,632
	RES_NOTRDY,26,671
	RES_PARERR	27,705
} DRESULT;28,746
#define STA_NOINIT	43,1167
#define STA_NODISK	44,1221
#define STA_PROTECT	45,1276
#define CTRL_SYNC	51,1415
#define GET_SECTOR_COUNT	52,1483
#define GET_SECTOR_SIZE	53,1552
#define GET_BLOCK_SIZE	54,1647
#define CTRL_ERASE_SECTOR	55,1721
#define CTRL_POWER	58,1855
#define CTRL_LOCK	59,1906
#define CTRL_EJECT	60,1961
#define CTRL_FORMAT	61,2003
#define MMC_GET_TYPE	64,2110
#define MMC_GET_CSD	65,2156
#define MMC_GET_CID	66,2196
#define MMC_GET_OCR	67,2236
#define MMC_GET_SDSTAT	68,2276
#define ATA_GET_REV	71,2363
#define ATA_GET_MODEL	72,2412
#define ATA_GET_SN	73,2460
#define CT_MMC	77,2555
#define CT_SD1	78,2594
#define CT_SD2	79,2632
#define CT_SDC	80,2670
#define CT_BLOCK	81,2712

ff9b/src/ff.h,3088
#define _FATFS	18,896
	BYTE pd;37,1292
	BYTE pt;38,1331
} PARTITION;39,1396
#define LD2PD(41,1483
#define LD2PT(42,1555
#define LD2PD(45,1673
#define LD2PT(46,1773
typedef WCHAR TCHAR;59,2040
#define _T(60,2062
#define _TEXT(61,2084
typedef char TCHAR;66,2173
#define _T(67,2194
#define _TEXT(68,2211
	BYTE	fs_type;78,2319
	BYTE	drv;79,2371
	BYTE	csize;80,2413
	BYTE	n_fats;81,2469
	BYTE	wflag;82,2519
	BYTE	fsi_flag;83,2583
	WORD	id;84,2650
	WORD	n_rootdir;85,2691
	WORD	ssize;87,2780
	_SYNC_t	sobj;90,2872
	DWORD	last_clust;93,2949
	DWORD	free_clust;94,2999
	DWORD	fsi_sector;95,3050
	DWORD	cdir;98,3122
	DWORD	n_fatent;100,3193
	DWORD	fsize;101,3267
	DWORD	volbase;102,3306
	DWORD	fatbase;103,3350
	DWORD	dirbase;104,3391
	DWORD	database;105,3460
	DWORD	winsect;106,3503
	BYTE	win[win107,3565
} FATFS;108,3653
	FATFS*	fs;115,3724
	WORD	id;116,3814
	BYTE	flag;117,3887
	BYTE	pad1;118,3926
	DWORD	fptr;119,3939
	DWORD	fsize;120,4004
	DWORD	sclust;121,4037
	DWORD	clust;122,4131
	DWORD	dsect;123,4179
	DWORD	dir_sect;125,4250
	BYTE*	dir_ptr;126,4313
	DWORD*	cltbl;129,4409
	UINT	lockid;132,4513
	BYTE	buf[buf135,4612
} FIL;137,4675
	FATFS*	fs;144,4749
	WORD	id;145,4837
	WORD	index;146,4910
	DWORD	sclust;147,4964
	DWORD	clust;148,5021
	DWORD	sect;149,5060
	BYTE*	dir;150,5097
	BYTE*	fn;151,5164
	WCHAR*	lfn;153,5254
	WORD	lfn_idx;154,5310
} DIR;156,5387
	DWORD	fsize;163,5460
	WORD	fdate;164,5493
	WORD	ftime;165,5534
	BYTE	fattrib;166,5575
	TCHAR	fname[fname167,5608
	TCHAR*	lfname;169,5677
	UINT 	lfsize;170,5728
} FILINFO;172,5788
	FR_OK 179,5867
	FR_DISK_ERR,180,5903
	FR_INT_ERR,181,5984
	FR_NOT_READY,182,6028
	FR_NO_FILE,183,6087
	FR_NO_PATH,184,6138
	FR_INVALID_NAME,185,6189
	FR_DENIED,186,6251
	FR_EXIST,187,6334
	FR_INVALID_OBJECT,188,6398
	FR_WRITE_PROTECTED,189,6467
	FR_INVALID_DRIVE,190,6539
	FR_NOT_ENABLED,191,6607
	FR_NO_FILESYSTEM,192,6666
	FR_MKFS_ABORTED,193,6727
	FR_TIMEOUT,194,6806
	FR_LOCKED,195,6899
	FR_NOT_ENOUGH_CORE,196,6989
	FR_TOO_MANY_OPEN_FILES,197,7065
	FR_INVALID_PARAMETER	198,7135
} FRESULT;199,7196
#define f_eof(236,9864
#define f_error(237,9921
#define f_tell(238,9977
#define f_size(239,10010
#define EOF 242,10059
#define	FA_READ	283,11259
#define	FA_OPEN_EXISTING	284,11284
#define FA__ERROR	285,11315
#define	FA_WRITE	288,11362
#define	FA_CREATE_NEW	289,11387
#define	FA_CREATE_ALWAYS	290,11416
#define	FA_OPEN_ALWAYS	291,11447
#define FA__WRITTEN	292,11477
#define FA__DIRTY	293,11505
#define FS_FAT12	299,11581
#define FS_FAT16	300,11601
#define FS_FAT32	301,11621
#define	AM_RDO	306,11694
#define	AM_HID	307,11731
#define	AM_SYS	308,11765
#define	AM_VOL	309,11799
#define AM_LFN	310,11839
#define AM_DIR	311,11876
#define AM_ARC	312,11913
#define AM_MASK	313,11948
#define CREATE_LINKMAP	317,12026
#define	LD_WORD(325,12214
#define	LD_DWORD(326,12266
#define	ST_WORD(327,12321
#define	ST_DWORD(328,12380
#define	LD_WORD(330,12504
#define	LD_DWORD(331,12584
#define	ST_WORD(332,12722
#define	ST_DWORD(333,12816

ff9b/src/ff.c,6868
#define	SS(119,6445
#define	SS(121,6509
#define	ENTER_FF(130,6715
#define	LEAVE_FF(131,6779
#define	ENTER_FF(133,6849
#define LEAVE_FF(134,6871
#define	ABORT(137,6919
	FATFS *fs;fs146,7132
	DWORD clu;147,7191
	WORD idx;148,7234
	WORD ctr;149,7282
} FILESEM;150,7375
#define _DF1S	158,7513
#define _DF1E	159,7566
#define _DF2S	160,7617
#define _DF2E	161,7670
#define _DS1S	162,7721
#define _DS1E	163,7774
#define _DS2S	164,7825
#define _DS2E	165,7878
#define _DF1S	168,7985
#define _DF1E	169,8005
#define _DS1S	170,8025
#define _DS1E	171,8045
#define _DS2S	172,8065
#define _DS2E	173,8085
#define _DF1S	176,8145
#define _DF1E	177,8165
#define _DS1S	178,8185
#define _DS1E	179,8205
#define _DS2S	180,8225
#define _DS2E	181,8245
#define _DS3S	182,8265
#define _DS3E	183,8285
#define _DF1S	186,8363
#define _DF1E	187,8383
#define _DS1S	188,8403
#define _DS1E	189,8423
#define _DS2S	190,8443
#define _DS2E	191,8463
#define _DF1S	194,8527
#define _EXCVT 195,8544
#define _DF1S	201,9272
#define _EXCVT 202,9289
#define _DF1S	208,10016
#define _EXCVT 209,10033
#define _DF1S	215,10761
#define _EXCVT 216,10778
#define _DF1S	222,11520
#define _EXCVT 223,11537
#define _DF1S	229,12266
#define _EXCVT 230,12283
#define _DF1S	236,13013
#define _EXCVT 237,13030
#define _DF1S	243,13759
#define _EXCVT 244,13776
#define _DF1S	250,14525
#define _EXCVT 251,14542
#define _DF1S	257,15270
#define _EXCVT 258,15287
#define _DF1S	264,16016
#define _EXCVT 265,16033
#define _DF1S	271,16768
#define _EXCVT 272,16785
#define _DF1S	278,17526
#define _EXCVT 279,17543
#define _DF1S	285,18278
#define _EXCVT 286,18295
#define _DF1S	292,19029
#define _EXCVT 293,19046
#define _DF1S	299,19778
#define _EXCVT 300,19795
#define _DF1S	306,20529
#define _EXCVT 307,20546
#define _DF1S	313,21279
#define _EXCVT 314,21296
#define _DF1S	320,22029
#define _EXCVT 321,22046
#define _DF1S	327,22779
#define _EXCVT 328,22796
#define _DF1S	334,23535
#define _EXCVT 335,23552
#define _DF1S	344,24372
#define IsUpper(353,24475
#define IsLower(354,24520
#define IsDigit(355,24565
#define IsDBCS1(360,24689
#define IsDBCS1(362,24833
#define IsDBCS2(366,24947
#define IsDBCS2(368,25138
#define IsDBCS1(373,25294
#define IsDBCS2(374,25316
#define NS	380,25389
#define NS_LOSS	381,25447
#define NS_LFN	382,25494
#define NS_LAST	383,25548
#define NS_BODY	384,25590
#define NS_EXT	385,25642
#define NS_DOT	386,25692
#define MIN_FAT16	391,25847
#define	MIN_FAT32	392,25914
#define BS_jmpBoot	399,26165
#define BS_OEMName	400,26216
#define BPB_BytsPerSec	401,26259
#define BPB_SecPerClus	402,26316
#define BPB_RsvdSecCnt	403,26376
#define BPB_NumFATs	404,26445
#define BPB_RootEntCnt	405,26502
#define BPB_TotSec16	406,26580
#define BPB_Media	407,26637
#define BPB_FATSz16	408,26688
#define BPB_SecPerTrk	409,26742
#define BPB_NumHeads	410,26799
#define BPB_HiddSec	411,26851
#define BPB_TotSec32	412,26920
#define BS_DrvNum	413,26977
#define BS_BootSig	414,27033
#define BS_VolID	415,27092
#define BS_VolLab	416,27146
#define BS_FilSysType	417,27193
#define BPB_FATSz32	418,27247
#define BPB_ExtFlags	419,27301
#define BPB_FSVer	420,27352
#define BPB_RootClus	421,27406
#define BPB_FSInfo	422,27465
#define BPB_BkBootSec	423,27524
#define BS_DrvNum32	424,27590
#define BS_BootSig32	425,27648
#define BS_VolID32	426,27708
#define BS_VolLab32	427,27764
#define BS_FilSysType32	428,27813
#define	FSI_LeadSig	429,27869
#define	FSI_StrucSig	430,27927
#define	FSI_Free_Count	431,27989
#define	FSI_Nxt_Free	432,28057
#define MBR_Table	433,28122
#define	SZ_PTE	434,28185
#define BS_55AA	435,28250
#define	DIR_Name	437,28308
#define	DIR_Attr	438,28357
#define	DIR_NTres	439,28400
#define DIR_CrtTimeTenth	440,28442
#define	DIR_CrtTime	441,28505
#define	DIR_CrtDate	442,28554
#define DIR_LstAccDate	443,28603
#define	DIR_FstClusHI	444,28660
#define	DIR_WrtTime	445,28728
#define	DIR_WrtDate	446,28778
#define	DIR_FstClusLO	447,28828
#define	DIR_FileSize	448,28895
#define	LDIR_Ord	449,28941
#define	LDIR_Attr	450,29002
#define	LDIR_Type	451,29050
#define	LDIR_Chksum	452,29093
#define	LDIR_FstClusLO	453,29156
#define	SZ_DIR	454,29209
#define	LLE	455,29264
#define	DDE	456,29325
#define	NDDE	457,29397
FATFS *FatFs[FatFs470,29868
WORD Fsid;476,30017
BYTE CurrVol;480,30084
FILESEM	Files[Files485,30153
#define	DEF_NAMEBUF	489,30258
#define INIT_BUF(490,30294
#define	FREE_BUF(491,30335
static WCHAR LfnBuf[LfnBuf494,30425
#define	DEF_NAMEBUF	495,30459
#define INIT_BUF(496,30495
#define	FREE_BUF(497,30562
#define	DEF_NAMEBUF	500,30666
#define INIT_BUF(501,30726
#define	FREE_BUF(502,30791
#define	DEF_NAMEBUF	505,30894
#define INIT_BUF(506,30942
#define	FREE_BUF(509,31120
const BYTE ExCvt[ExCvt518,31235
void mem_cpy 539,31797
void mem_set 556,32134
int mem_cmp 565,32289
int chk_chr 575,32541
int lock_fs 588,32904
void unlock_fs 597,33011
FRESULT chk_lock 620,33550
int enq_lock 646,34423
UINT inc_lock 656,34610
FRESULT dec_lock 688,35490
void clear_lock 711,35828
FRESULT sync_window 732,36277
FRESULT move_window 758,36885
FRESULT sync_fs 784,37565
DWORD clust2sect 824,38695
DWORD get_fat 842,39229
FRESULT put_fat 885,40476
FRESULT remove_chain 948,42090
DWORD create_chain 1001,43640
DWORD clmt_clust 1061,45538
FRESULT dir_sdi 1088,46401
FRESULT dir_next 1136,48006
FRESULT dir_alloc 1205,50454
DWORD ld_clust 1239,51359
void st_clust 1256,51655
const BYTE LfnOfs[LfnOfs1273,52105
int cmp_lfn 1277,52226
int pick_lfn 1308,53166
void fit_lfn 1341,54037
void gen_numname 1377,55125
BYTE sum_sfn 1425,56198
FRESULT dir_find 1445,56633
FRESULT dir_read 1506,58601
FRESULT dir_register 1564,60456
FRESULT dir_remove 1642,63008
FRESULT create_name 1687,64311
void get_fileinfo 1897,71328
FRESULT follow_path 1979,73652
BYTE check_fs 2041,75707
FRESULT chk_mounted 2067,76601
FRESULT validate 2236,83963
FRESULT f_mount 2269,84865
FRESULT f_open 2309,85937
FRESULT f_read 2444,90065
FRESULT f_write 2546,93930
FRESULT f_sync 2665,98505
FRESULT f_close 2713,99836
FRESULT f_chdrive 2759,100791
FRESULT f_chdir 2772,100943
FRESULT f_getcwd 2804,101642
FRESULT f_lseek 2882,103825
FRESULT f_opendir 3040,108920
FRESULT f_readdir 3087,110167
FRESULT f_stat 3129,111259
FRESULT f_getfree 3162,112065
FRESULT f_truncate 3229,113785
FRESULT f_unlink 3277,115173
FRESULT f_mkdir 3346,117158
FRESULT f_chmod 3419,119598
FRESULT f_utime 3461,120721
FRESULT f_rename 3502,121742
FRESULT f_getlabel 3582,124306
FRESULT f_setlabel 3647,125955
FRESULT f_forward 3742,128722
#define N_ROOTDIR	3801,130970
#define N_FATS	3802,131040
FRESULT f_mkfs 3805,131100
FRESULT f_fdisk 4041,140452
TCHAR* f_gets 4114,142752
int f_putc 4169,144278
int f_puts 4213,145393
int f_printf 4234,145871

ff9b/src/ffconf.h,656
#define _FFCONF 10,443
#define	_FS_TINY	17,690
#define _FS_READONLY	23,980
#define _FS_MINIMIZE	29,1237
#define	_USE_STRFUNC	39,1595
#define	_USE_MKFS	43,1716
#define	_USE_FASTSEEK	47,1849
#define _USE_LABEL	51,1966
#define	_USE_FORWARD	55,2082
#define _CODE_PAGE	63,2422
#define	_USE_LFN	96,3481
#define	_MAX_LFN	97,3515
#define	_LFN_UNICODE	111,4208
#define _FS_RPATH	116,4381
#define _VOLUMES	130,4947
#define	_MAX_SS	134,5025
#define	_MULTI_PARTITION	142,5430
#define	_USE_ERASE	148,5728
#define _WORD_ACCESS	158,6105
#define _FS_REENTRANT	175,6828
#define _FS_TIMEOUT	176,6882
#define	_SYNC_t	177,6952
#define	_FS_LOCK	187,7413

newlib_stubs.c,430
#undef errno24,525
char *__env[__env32,695
char **environ environ33,719
void _exit(37,787
int _close(44,873
int _execve(51,1021
int _fork(60,1203
int _fstat(70,1521
int _getpid(80,1776
int _isatty(88,1924
int _kill(106,2199
int _link(116,2351
int _lseek(125,2486
caddr_t _sbrk(134,2632
int _read(166,3353
int _stat(196,3886
clock_t _times(206,4061
int _unlink(214,4186
int _wait(223,4314
int _write(233,4556

main.c,318
#define TIMER 45,717
void die 47,738
void putstring(54,838
FATFS Fatfs;61,936
FIL Fil;62,975
BYTE Buff[Buff63,1003
int main(65,1044
void assert_failed(179,3649
void strategy(186,3784
  enum {RUN,RUN187,3806
  enum {RUN, PAUSE_BUTTON,187,3806
  enum {RUN, PAUSE_BUTTON, PAUSE_SERIAL}PAUSE_SERIAL187,3806

ff9b/src/option/unicode.c,0
