Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  3 17:16:24 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.720     -368.325                    272                 1000        0.281        0.000                      0                 1000        3.750        0.000                       0                   201  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.720     -368.325                    272                 1000        0.281        0.000                      0                 1000        3.750        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          272  Failing Endpoints,  Worst Slack       -2.720ns,  Total Violation     -368.325ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.720ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.416ns  (logic 3.047ns (24.540%)  route 9.369ns (75.460%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.957    16.531    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.655 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.898    17.553    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X6Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.503    14.844    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.833    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 -2.720    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.283ns  (logic 3.047ns (24.807%)  route 9.236ns (75.193%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          1.139    16.713    U_RAM/RegFile_reg_r1_0_31_0_5_1
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124    16.837 r  U_RAM/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.582    17.419    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIA0
    SLICE_X8Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.779    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.843    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -17.419    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.254ns  (logic 3.047ns (24.866%)  route 9.207ns (75.134%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.777    16.351    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    16.475 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_1_comp/O
                         net (fo=2, routed)           0.915    17.390    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X6Y23          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.502    14.843    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y23          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.823    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -17.390    
  -------------------------------------------------------------------
                         slack                                 -2.567    

Slack (VIOLATED) :        -2.565ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.181ns  (logic 3.047ns (25.014%)  route 9.134ns (74.986%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.957    16.531    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.655 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.663    17.318    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.777    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.753    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.565    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.254ns  (logic 3.047ns (24.865%)  route 9.207ns (75.135%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.927    16.501    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.765    17.391    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.777    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.827    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -17.391    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.337ns  (logic 3.047ns (24.698%)  route 9.290ns (75.302%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.806    16.380    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124    16.504 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_2_comp/O
                         net (fo=2, routed)           0.970    17.473    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X6Y20          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.924    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 3.047ns (24.915%)  route 9.183ns (75.085%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.915    16.488    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.612 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.753    17.366    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X8Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.779    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.829    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -17.366    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 3.047ns (24.943%)  route 9.169ns (75.057%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.777    16.351    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.124    16.475 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_1_comp/O
                         net (fo=2, routed)           0.877    17.352    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIA1
    SLICE_X6Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.505    14.846    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.826    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -17.352    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.525ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 3.047ns (25.114%)  route 9.086ns (74.886%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.997    16.571    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.695 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.574    17.269    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.777    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y22          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.744    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -17.269    
  -------------------------------------------------------------------
                         slack                                 -2.525    

Slack (VIOLATED) :        -2.525ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 3.047ns (24.885%)  route 9.198ns (75.115%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.615     5.136    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=31, routed)          1.191     6.783    U_CPU_Core/U_DataPath/U_PC/q_reg[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=135, routed)         0.894     7.802    U_CPU_Core/U_DataPath/U_PC/g0_b1_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     7.926 f  U_CPU_Core/U_DataPath/U_PC/q[28]_i_9/O
                         net (fo=21, routed)          1.011     8.937    U_CPU_Core/U_DataPath/U_PC/q[28]_i_9_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     9.061 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_14/O
                         net (fo=4, routed)           0.307     9.368    U_CPU_Core/U_DataPath/U_PC/U_Extend/immext__98[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_5/O
                         net (fo=6, routed)           0.807    10.299    U_CPU_Core/U_DataPath/U_PC/w_ALUSrcMuxOut[7]
    SLICE_X9Y23          LUT3 (Prop_lut3_I2_O)        0.120    10.419 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_9/O
                         net (fo=5, routed)           0.539    10.959    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_96[3]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    11.687 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.810    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.144 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/O[1]
                         net (fo=1, routed)           0.600    12.744    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_150_0[1]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.303    13.047 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.803    13.850    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=2, routed)           0.626    14.600    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_63/O
                         net (fo=5, routed)           0.726    15.450    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.124    15.574 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=26, routed)          0.730    16.304    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    16.428 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.953    17.381    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIB1
    SLICE_X6Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.505    14.846    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.856    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -17.381    
  -------------------------------------------------------------------
                         slack                                 -2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.581     1.464    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/Q
                         net (fo=3, routed)           0.134     1.739    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[12]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  U_CPU_Core/U_DataPath/U_PC/q[16]_i_7/O
                         net (fo=1, routed)           0.000     1.784    U_CPU_Core/U_DataPath/U_PC/q[16]_i_7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.850 r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1_n_5
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.849     1.976    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.105     1.569    U_CPU_Core/U_DataPath/U_PC/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.581     1.464    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CPU_Core/U_DataPath/U_PC/q_reg[18]/Q
                         net (fo=3, routed)           0.134     1.739    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[12]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  U_CPU_Core/U_DataPath/U_PC/q[16]_i_7/O
                         net (fo=1, routed)           0.000     1.784    U_CPU_Core/U_DataPath/U_PC/q[16]_i_7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.883 r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1_n_4
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.849     1.976    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[19]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.105     1.569    U_CPU_Core/U_DataPath/U_PC/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_CPU_Core/U_DataPath/U_PC/q_reg[31]/Q
                         net (fo=2, routed)           0.173     1.781    U_CPU_Core/U_DataPath/U_PC/q_reg__0[31]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  U_CPU_Core/U_DataPath/U_PC/q[28]_i_3/O
                         net (fo=1, routed)           0.000     1.826    U_CPU_Core/U_DataPath/U_PC/q[28]_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1_n_4
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[31]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.105     1.572    U_CPU_Core/U_DataPath/U_PC/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.580     1.463    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/Q
                         net (fo=3, routed)           0.173     1.777    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[9]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  U_CPU_Core/U_DataPath/U_PC/q[12]_i_6/O
                         net (fo=1, routed)           0.000     1.822    U_CPU_Core/U_DataPath/U_PC/q[12]_i_6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1_n_4
    SLICE_X4Y25          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.848     1.975    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.105     1.568    U_CPU_Core/U_DataPath/U_PC/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/Q
                         net (fo=3, routed)           0.173     1.780    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[21]
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  U_CPU_Core/U_DataPath/U_PC/q[24]_i_6/O
                         net (fo=1, routed)           0.000     1.825    U_CPU_Core/U_DataPath/U_PC/q[24]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1_n_4
    SLICE_X4Y28          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.852     1.979    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.105     1.571    U_CPU_Core/U_DataPath/U_PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.324%)  route 0.172ns (40.676%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.581     1.464    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CPU_Core/U_DataPath/U_PC/q_reg[17]/Q
                         net (fo=3, routed)           0.172     1.777    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[11]
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  U_CPU_Core/U_DataPath/U_PC/q[16]_i_8/O
                         net (fo=1, routed)           0.000     1.822    U_CPU_Core/U_DataPath/U_PC/q[16]_i_8_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.887 r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.887    U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1_n_6
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.849     1.976    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[17]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.105     1.569    U_CPU_Core/U_DataPath/U_PC/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.800%)  route 0.174ns (41.200%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.580     1.463    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/Q
                         net (fo=3, routed)           0.174     1.779    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[5]
    SLICE_X4Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  U_CPU_Core/U_DataPath/U_PC/q[8]_i_4/O
                         net (fo=1, routed)           0.000     1.824    U_CPU_Core/U_DataPath/U_PC/q[8]_i_4_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1_n_4
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.848     1.975    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.105     1.568    U_CPU_Core/U_DataPath/U_PC/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.127%)  route 0.174ns (40.873%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.580     1.463    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/Q
                         net (fo=3, routed)           0.174     1.778    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[3]
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  U_CPU_Core/U_DataPath/U_PC/q[8]_i_6/O
                         net (fo=1, routed)           0.000     1.823    U_CPU_Core/U_DataPath/U_PC/q[8]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.888 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.888    U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1_n_6
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.848     1.975    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.105     1.568    U_CPU_Core/U_DataPath/U_PC/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/Q
                         net (fo=3, routed)           0.185     1.792    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[17]
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  U_CPU_Core/U_DataPath/U_PC/q[20]_i_6/O
                         net (fo=1, routed)           0.000     1.837    U_CPU_Core/U_DataPath/U_PC/q[20]_i_6_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  U_CPU_Core/U_DataPath/U_PC/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    U_CPU_Core/U_DataPath/U_PC/q_reg[20]_i_1_n_4
    SLICE_X4Y27          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.851     1.978    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.105     1.571    U_CPU_Core/U_DataPath/U_PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/Q
                         net (fo=3, routed)           0.185     1.793    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[22]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  U_CPU_Core/U_DataPath/U_PC/q[28]_i_6/O
                         net (fo=1, routed)           0.000     1.838    U_CPU_Core/U_DataPath/U_PC/q[28]_i_6_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1_n_7
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.105     1.572    U_CPU_Core/U_DataPath/U_PC/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y24    U_CPU_Core/U_DataPath/U_PC/q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y24    U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y25    U_CPU_Core/U_DataPath/U_PC/q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y25    U_CPU_Core/U_DataPath/U_PC/q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y25    U_CPU_Core/U_DataPath/U_PC/q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y25    U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y22    U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y23    U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y23    U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y21    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y21    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK



