{
  "id": 44879113,
  "lang": "en",
  "tags": [
    {
      "name": "cpu-architecture"
    },
    {
      "name": "compilers"
    },
    {
      "name": "high-level-programming-languages"
    },
    {
      "name": "risc"
    },
    {
      "name": "cisc"
    },
    {
      "name": "vector-processing"
    },
    {
      "name": "von-neumann-architecture"
    },
    {
      "name": "reconfigurable-computing"
    },
    {
      "name": "systolic-arrays"
    },
    {
      "name": "memory-hierarchy"
    }
  ],
  "inputHash": "c50648f331c27ba6fe951fe8b4be61191946d8295067854b40a5d4d6c035a675",
  "model": "mistralai/mistral-small-3.2-24b-instruct:free",
  "createdISO": "2025-08-15T14:08:39.160Z"
}