/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:29:07 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 6

#Path 1
Startpoint: sum[1].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[1].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[1].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[1].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:316007 side: (RIGHT,) (60,2))                            0.000     1.048
| (CHANY:2790625 L1 length:1 (60,2)->(60,2))                     0.061     1.109
| (CHANX:2068386 L1 length:1 (61,1)->(61,1))                     0.061     1.170
| (CHANY:2794913 L1 length:1 (61,1)->(61,1))                     0.061     1.231
| (CHANX:2061481 L4 length:4 (61,0)->(58,0))                     0.119     1.350
| (CHANY:2786066 L4 length:1 (59,1)->(59,1))                     0.119     1.469
| (CHANX:2068330 L1 length:1 (60,1)->(60,1))                     0.061     1.530
| (IPIN:171531 side: (TOP,) (60,1))                              0.101     1.631
| (intra 'io' routing)                                           0.733     2.363
out:sum[1].outpad[0] (.output at (60,1))                         0.000     2.363
data arrival time                                                          2.363

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.363


#Path 2
Startpoint: sum[2].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[2].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[2].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[2].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:315989 side: (TOP,) (60,2))                              0.000     1.048
| (CHANX:2075060 L1 length:1 (60,2)->(60,2))                     0.061     1.109
| (CHANY:2790607 L4 length:2 (60,2)->(60,1))                     0.119     1.228
| (CHANX:2061403 L4 length:4 (60,0)->(57,0))                     0.119     1.347
| (CHANY:2786022 L1 length:1 (59,1)->(59,1))                     0.061     1.408
| (CHANX:2068350 L4 length:4 (60,1)->(63,1))                     0.119     1.527
| (IPIN:171524 side: (TOP,) (60,1))                              0.101     1.628
| (intra 'io' routing)                                           0.733     2.360
out:sum[2].outpad[0] (.output at (60,1))                         0.000     2.360
data arrival time                                                          2.360

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.360


#Path 3
Startpoint: sum[3].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[3].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[3].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[3].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:316005 side: (RIGHT,) (60,2))                            0.000     1.048
| (CHANY:2790652 L4 length:4 (60,2)->(60,5))                     0.119     1.167
| (CHANX:2088593 L1 length:1 (60,4)->(60,4))                     0.061     1.228
| (CHANY:2786043 L4 length:4 (59,4)->(59,1))                     0.119     1.347
| (CHANX:2068312 L1 length:1 (60,1)->(60,1))                     0.061     1.408
| (IPIN:171522 side: (TOP,) (60,1))                              0.101     1.509
| (intra 'io' routing)                                           0.733     2.242
out:sum[3].outpad[0] (.output at (60,1))                         0.000     2.242
data arrival time                                                          2.242

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.242


#Path 4
Startpoint: sum[4].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[4].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[4].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[4].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:316011 side: (RIGHT,) (60,2))                            0.000     1.048
| (CHANY:2790632 L1 length:1 (60,2)->(60,2))                     0.061     1.109
| (CHANX:2075164 L4 length:4 (61,2)->(64,2))                     0.119     1.228
| (CHANY:2799535 L1 length:1 (62,2)->(62,2))                     0.061     1.289
| (CHANX:2068283 L4 length:4 (62,1)->(59,1))                     0.119     1.408
| (IPIN:171518 side: (TOP,) (60,1))                              0.101     1.509
| (intra 'io' routing)                                           0.733     2.242
out:sum[4].outpad[0] (.output at (60,1))                         0.000     2.242
data arrival time                                                          2.242

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.242


#Path 5
Startpoint: sum[0].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[0].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[0].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[0].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:315992 side: (TOP,) (60,2))                              0.000     1.048
| (CHANX:2075066 L1 length:1 (60,2)->(60,2))                     0.061     1.109
| (CHANY:2790617 L1 length:1 (60,2)->(60,2))                     0.061     1.170
| (CHANX:2068177 L4 length:4 (60,1)->(57,1))                     0.119     1.289
| (IPIN:171528 side: (TOP,) (60,1))                              0.101     1.390
| (intra 'io' routing)                                           0.733     2.123
out:sum[0].outpad[0] (.output at (60,1))                         0.000     2.123
data arrival time                                                          2.123

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.123


#Path 6
Startpoint: b[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[2].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
b[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:171423 side: (RIGHT,) (60,1))                                     0.000     0.894
| (CHANY:2790458 L1 length:1 (60,1)->(60,1))                              0.061     0.955
| (CHANX:2068317 L1 length:1 (60,1)->(60,1))                              0.061     1.016
| (CHANY:2786170 L1 length:1 (59,2)->(59,2))                              0.061     1.077
| (CHANX:2075114 L4 length:4 (60,2)->(63,2))                              0.119     1.196
| (CHANY:2790615 L1 length:1 (60,2)->(60,2))                              0.061     1.257
| (IPIN:316045 side: (RIGHT,) (60,2))                                     0.101     1.358
| (intra 'clb' routing)                                                   0.085     1.443
$abc$1007$new_new_n18__.in[3] (.names at (60,2))                         -0.000     1.443
| (primitive '.names' combinational delay)                                0.197     1.640
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.640
| (intra 'clb' routing)                                                   0.085     1.725
$abc$1007$abc$524$li2_li2.in[0] (.names at (60,2))                        0.000     1.725
| (primitive '.names' combinational delay)                                0.099     1.824
$abc$1007$abc$524$li2_li2.out[0] (.names at (60,2))                       0.000     1.824
| (intra 'clb' routing)                                                   0.000     1.824
sum[2].D[0] (dffre at (60,2))                                             0.000     1.824
data arrival time                                                                   1.824

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[2].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.824
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.961


#Path 7
Startpoint: b[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[4].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
b[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:171423 side: (RIGHT,) (60,1))                                     0.000     0.894
| (CHANY:2790458 L1 length:1 (60,1)->(60,1))                              0.061     0.955
| (CHANX:2068317 L1 length:1 (60,1)->(60,1))                              0.061     1.016
| (CHANY:2786170 L1 length:1 (59,2)->(59,2))                              0.061     1.077
| (CHANX:2075114 L4 length:4 (60,2)->(63,2))                              0.119     1.196
| (CHANY:2790615 L1 length:1 (60,2)->(60,2))                              0.061     1.257
| (IPIN:316045 side: (RIGHT,) (60,2))                                     0.101     1.358
| (intra 'clb' routing)                                                   0.085     1.443
$abc$1007$new_new_n18__.in[3] (.names at (60,2))                         -0.000     1.443
| (primitive '.names' combinational delay)                                0.197     1.640
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.640
| (intra 'clb' routing)                                                   0.085     1.725
$abc$1007$abc$524$li4_li4.in[1] (.names at (60,2))                        0.000     1.725
| (primitive '.names' combinational delay)                                0.054     1.779
$abc$1007$abc$524$li4_li4.out[0] (.names at (60,2))                       0.000     1.779
| (intra 'clb' routing)                                                   0.000     1.779
sum[4].D[0] (dffre at (60,2))                                             0.000     1.779
data arrival time                                                                   1.779

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[4].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.779
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.916


#Path 8
Startpoint: b[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[3].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
b[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:171423 side: (RIGHT,) (60,1))                                     0.000     0.894
| (CHANY:2790458 L1 length:1 (60,1)->(60,1))                              0.061     0.955
| (CHANX:2068317 L1 length:1 (60,1)->(60,1))                              0.061     1.016
| (CHANY:2786170 L1 length:1 (59,2)->(59,2))                              0.061     1.077
| (CHANX:2075114 L4 length:4 (60,2)->(63,2))                              0.119     1.196
| (CHANY:2790615 L1 length:1 (60,2)->(60,2))                              0.061     1.257
| (IPIN:316045 side: (RIGHT,) (60,2))                                     0.101     1.358
| (intra 'clb' routing)                                                   0.085     1.443
$abc$1007$new_new_n18__.in[3] (.names at (60,2))                         -0.000     1.443
| (primitive '.names' combinational delay)                                0.197     1.640
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.640
| (intra 'clb' routing)                                                   0.085     1.725
$abc$1007$abc$524$li3_li3.in[3] (.names at (60,2))                        0.000     1.725
| (primitive '.names' combinational delay)                                0.054     1.779
$abc$1007$abc$524$li3_li3.out[0] (.names at (60,2))                       0.000     1.779
| (intra 'clb' routing)                                                   0.000     1.779
sum[3].D[0] (dffre at (60,2))                                             0.000     1.779
data arrival time                                                                   1.779

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[3].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.779
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.916


#Path 9
Startpoint: b[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[1].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
b[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:171423 side: (RIGHT,) (60,1))                                     0.000     0.894
| (CHANY:2790458 L1 length:1 (60,1)->(60,1))                              0.061     0.955
| (CHANX:2068317 L1 length:1 (60,1)->(60,1))                              0.061     1.016
| (CHANY:2786170 L1 length:1 (59,2)->(59,2))                              0.061     1.077
| (CHANX:2075114 L4 length:4 (60,2)->(63,2))                              0.119     1.196
| (CHANY:2790615 L1 length:1 (60,2)->(60,2))                              0.061     1.257
| (IPIN:316045 side: (RIGHT,) (60,2))                                     0.101     1.358
| (intra 'clb' routing)                                                   0.085     1.443
$abc$1007$abc$524$li1_li1.in[1] (.names at (60,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                0.197     1.640
$abc$1007$abc$524$li1_li1.out[0] (.names at (60,2))                       0.000     1.640
| (intra 'clb' routing)                                                   0.000     1.640
sum[1].D[0] (dffre at (60,2))                                             0.000     1.640
data arrival time                                                                   1.640

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[1].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.640
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.777


#Path 10
Startpoint: a[0].inpad[0] (.input at (59,1) clocked by clock)
Endpoint  : sum[0].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[0].inpad[0] (.input at (59,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:168541 side: (RIGHT,) (59,1))                                     0.000     0.894
| (CHANY:2786134 L4 length:3 (59,1)->(59,3))                              0.119     1.013
| (CHANX:2075072 L1 length:1 (60,2)->(60,2))                              0.061     1.074
| (IPIN:316022 side: (TOP,) (60,2))                                       0.101     1.175
| (intra 'clb' routing)                                                   0.085     1.260
$abc$1007$abc$524$li0_li0.in[0] (.names at (60,2))                        0.000     1.260
| (primitive '.names' combinational delay)                                0.218     1.478
$abc$1007$abc$524$li0_li0.out[0] (.names at (60,2))                       0.000     1.478
| (intra 'clb' routing)                                                   0.000     1.478
sum[0].D[0] (dffre at (60,2))                                             0.000     1.478
data arrival time                                                                   1.478

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[0].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.478
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.615


#End of timing report
