// Seed: 2341716530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.id_6 = 0;
  initial
    assert (id_2)
    else;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output wire  id_2
);
  wand id_4;
  assign id_4 = id_0 == 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  logic id_6;
endmodule
module module_2 (
    input supply0 id_0
    , id_23,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    output wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    output wire id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input tri id_16,
    input supply0 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wire id_20,
    input tri1 id_21
);
  always id_7 -= 1'h0;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
