{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707770489613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 21:41:29 2024 " "Processing started: Mon Feb 12 21:41:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707770489615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=CycloneIII --source=../src/synthesis/modules/register.v --source=../src/synthesis/modules/clk_div.v --source=../src/synthesis/modules/memory.v --source=../src/synthesis/modules/alu.v --source=../src/synthesis/modules/bcd.v --source=../src/synthesis/modules/ssd.v --source=../src/synthesis/modules/cpu.v --source=../src/synthesis/modules/top.v --source=../src/synthesis/DE0_TOP.v DE0_TOP " "Command: quartus_map --family=CycloneIII --source=../src/synthesis/modules/register.v --source=../src/synthesis/modules/clk_div.v --source=../src/synthesis/modules/memory.v --source=../src/synthesis/modules/alu.v --source=../src/synthesis/modules/bcd.v --source=../src/synthesis/modules/ssd.v --source=../src/synthesis/modules/cpu.v --source=../src/synthesis/modules/top.v --source=../src/synthesis/DE0_TOP.v DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707770489630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707770490375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/synthesis/modules/register.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../src/synthesis/modules/clk_div.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(15) " "Verilog HDL information at memory.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../src/synthesis/modules/memory.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/memory.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1707770490496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/synthesis/modules/memory.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/synthesis/modules/alu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../src/synthesis/modules/bcd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssd " "Found entity 1: ssd" {  } { { "../src/synthesis/modules/ssd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC cpu.v(13) " "Verilog HDL Declaration information at cpu.v(13): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707770490527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sp SP cpu.v(15) " "Verilog HDL Declaration information at cpu.v(15): object \"sp\" differs only in case from object \"SP\" in the same scope" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707770490528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/modules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/synthesis/modules/top.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vm200325d/documents/faks/vlsi/domaci vlsi 2324/projekat/projekat/src/synthesis/de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770490563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770490563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_ir cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"a_ir\"" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770490565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top.v(13) " "Verilog HDL Implicit Net warning at top.v(13): created implicit net for \"rst_n\"" {  } { { "../src/synthesis/modules/top.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770490566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp top.v(38) " "Verilog HDL Implicit Net warning at top.v(38): created implicit net for \"sp\"" {  } { { "../src/synthesis/modules/top.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770490566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc top.v(39) " "Verilog HDL Implicit Net warning at top.v(39): created implicit net for \"pc\"" {  } { { "../src/synthesis/modules/top.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770490567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707770490637 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_TOP.v(150) " "Output port \"DRAM_ADDR\" at DE0_TOP.v(150) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490640 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_TOP.v(164) " "Output port \"FL_ADDR\" at DE0_TOP.v(164) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490641 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_TOP.v(192) " "Output port \"VGA_R\" at DE0_TOP.v(192) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490641 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_TOP.v(193) " "Output port \"VGA_G\" at DE0_TOP.v(193) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490642 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_TOP.v(194) " "Output port \"VGA_B\" at DE0_TOP.v(194) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490642 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_TOP.v(197) " "Output port \"GPIO0_CLKOUT\" at DE0_TOP.v(197) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490643 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_TOP.v(200) " "Output port \"GPIO1_CLKOUT\" at DE0_TOP.v(200) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490643 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_TOP.v(144) " "Output port \"UART_TXD\" at DE0_TOP.v(144) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490644 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_TOP.v(146) " "Output port \"UART_CTS\" at DE0_TOP.v(146) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490645 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_TOP.v(151) " "Output port \"DRAM_LDQM\" at DE0_TOP.v(151) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490645 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_TOP.v(152) " "Output port \"DRAM_UDQM\" at DE0_TOP.v(152) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490646 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_TOP.v(153) " "Output port \"DRAM_WE_N\" at DE0_TOP.v(153) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490646 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_TOP.v(154) " "Output port \"DRAM_CAS_N\" at DE0_TOP.v(154) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490647 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_TOP.v(155) " "Output port \"DRAM_RAS_N\" at DE0_TOP.v(155) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490648 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_TOP.v(156) " "Output port \"DRAM_CS_N\" at DE0_TOP.v(156) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490649 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_TOP.v(157) " "Output port \"DRAM_BA_0\" at DE0_TOP.v(157) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490650 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_TOP.v(158) " "Output port \"DRAM_BA_1\" at DE0_TOP.v(158) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490650 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_TOP.v(159) " "Output port \"DRAM_CLK\" at DE0_TOP.v(159) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490651 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_TOP.v(160) " "Output port \"DRAM_CKE\" at DE0_TOP.v(160) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490651 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_TOP.v(165) " "Output port \"FL_WE_N\" at DE0_TOP.v(165) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490652 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_TOP.v(166) " "Output port \"FL_RST_N\" at DE0_TOP.v(166) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490652 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_TOP.v(167) " "Output port \"FL_OE_N\" at DE0_TOP.v(167) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490653 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_TOP.v(168) " "Output port \"FL_CE_N\" at DE0_TOP.v(168) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490654 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_TOP.v(169) " "Output port \"FL_WP_N\" at DE0_TOP.v(169) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490656 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_TOP.v(170) " "Output port \"FL_BYTE_N\" at DE0_TOP.v(170) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490657 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_TOP.v(174) " "Output port \"LCD_BLON\" at DE0_TOP.v(174) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490657 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_TOP.v(175) " "Output port \"LCD_RW\" at DE0_TOP.v(175) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490658 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_TOP.v(176) " "Output port \"LCD_EN\" at DE0_TOP.v(176) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490658 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_TOP.v(177) " "Output port \"LCD_RS\" at DE0_TOP.v(177) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490659 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_TOP.v(182) " "Output port \"SD_CLK\" at DE0_TOP.v(182) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490659 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_TOP.v(190) " "Output port \"VGA_HS\" at DE0_TOP.v(190) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490659 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_TOP.v(191) " "Output port \"VGA_VS\" at DE0_TOP.v(191) has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490660 "|DE0_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_inst " "Elaborating entity \"top\" for hierarchy \"top:top_inst\"" {  } { { "../src/synthesis/DE0_TOP.v" "top_inst" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490707 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[9..5\] top.v(8) " "Output port \"led\[9..5\]\" at top.v(8) has no driver" {  } { { "../src/synthesis/modules/top.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1707770490714 "|DE0_TOP|top:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div top:top_inst\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"top:top_inst\|clk_div:clk_div_inst\"" {  } { { "../src/synthesis/modules/top.v" "clk_div_inst" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory top:top_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"top:top_inst\|memory:memory_inst\"" {  } { { "../src/synthesis/modules/top.v" "memory_inst" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd top:top_inst\|bcd:bcd_sp " "Elaborating entity \"bcd\" for hierarchy \"top:top_inst\|bcd:bcd_sp\"" {  } { { "../src/synthesis/modules/top.v" "bcd_sp" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(15) " "Verilog HDL assignment warning at bcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../src/synthesis/modules/bcd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490789 "|DE0_TOP|top:top_inst|bcd:bcd_sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(16) " "Verilog HDL assignment warning at bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/synthesis/modules/bcd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490790 "|DE0_TOP|top:top_inst|bcd:bcd_sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd top:top_inst\|ssd:ssd_sp_tens " "Elaborating entity \"ssd\" for hierarchy \"top:top_inst\|ssd:ssd_sp_tens\"" {  } { { "../src/synthesis/modules/top.v" "ssd_sp_tens" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu top:top_inst\|cpu:cpu_inst " "Elaborating entity \"cpu\" for hierarchy \"top:top_inst\|cpu:cpu_inst\"" {  } { { "../src/synthesis/modules/top.v" "cpu_inst" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 cpu.v(200) " "Verilog HDL assignment warning at cpu.v(200): truncated value with size 16 to match size of target (6)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490849 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 cpu.v(201) " "Verilog HDL assignment warning at cpu.v(201): truncated value with size 16 to match size of target (3)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490850 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 cpu.v(229) " "Verilog HDL assignment warning at cpu.v(229): truncated value with size 16 to match size of target (6)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490853 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 cpu.v(230) " "Verilog HDL assignment warning at cpu.v(230): truncated value with size 16 to match size of target (3)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490853 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 cpu.v(257) " "Verilog HDL assignment warning at cpu.v(257): truncated value with size 16 to match size of target (6)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490855 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 cpu.v(258) " "Verilog HDL assignment warning at cpu.v(258): truncated value with size 16 to match size of target (3)" {  } { { "../src/synthesis/modules/cpu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707770490855 "|DE0_TOP|top:top_inst|cpu:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register top:top_inst\|cpu:cpu_inst\|register:PC " "Elaborating entity \"register\" for hierarchy \"top:top_inst\|cpu:cpu_inst\|register:PC\"" {  } { { "../src/synthesis/modules/cpu.v" "PC" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register top:top_inst\|cpu:cpu_inst\|register:IRH " "Elaborating entity \"register\" for hierarchy \"top:top_inst\|cpu:cpu_inst\|register:IRH\"" {  } { { "../src/synthesis/modules/cpu.v" "IRH" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:top_inst\|cpu:cpu_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\"" {  } { { "../src/synthesis/modules/cpu.v" "alu_inst" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770490987 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "top:top_inst\|memory:memory_inst\|mem_rtl_0 " "Inferred RAM node \"top:top_inst\|memory:memory_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1707770491976 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:top_inst\|memory:memory_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:top_inst\|memory:memory_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem_init.mif " "Parameter INIT_FILE set to mem_init.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707770492205 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1707770492205 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1707770492205 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:top_inst\|bcd:bcd_pc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:top_inst\|bcd:bcd_pc\|Mod0\"" {  } { { "../src/synthesis/modules/bcd.v" "Mod0" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770492220 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:top_inst\|bcd:bcd_sp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:top_inst\|bcd:bcd_sp\|Mod0\"" {  } { { "../src/synthesis/modules/bcd.v" "Mod0" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770492220 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|Mult0\"" {  } { { "../src/synthesis/modules/alu.v" "Mult0" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770492220 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|Div0\"" {  } { { "../src/synthesis/modules/alu.v" "Div0" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770492220 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1707770492220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|memory:memory_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:top_inst\|memory:memory_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770493033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|memory:memory_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:top_inst\|memory:memory_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem_init.mif " "Parameter \"INIT_FILE\" = \"mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493035 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707770493035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dke1 " "Found entity 1: altsyncram_dke1" {  } { { "db/altsyncram_dke1.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/altsyncram_dke1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770493203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770493203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|bcd:bcd_pc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"top:top_inst\|bcd:bcd_pc\|lpm_divide:Mod0\"" {  } { { "../src/synthesis/modules/bcd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770493511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|bcd:bcd_pc\|lpm_divide:Mod0 " "Instantiated megafunction \"top:top_inst\|bcd:bcd_pc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770493512 ""}  } { { "../src/synthesis/modules/bcd.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/bcd.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707770493512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5mo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5mo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5mo " "Found entity 1: lpm_divide_5mo" {  } { { "db/lpm_divide_5mo.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_divide_5mo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770493650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770493650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6ag " "Found entity 1: abs_divider_6ag" {  } { { "db/abs_divider_6ag.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/abs_divider_6ag.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770493699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770493699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770493761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770493761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770493953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770493953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_rt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_rt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_rt9 " "Found entity 1: lpm_abs_rt9" {  } { { "db/lpm_abs_rt9.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_abs_rt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "../src/synthesis/modules/alu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770494462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494463 ""}  } { { "../src/synthesis/modules/alu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707770494463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Found entity 1: mult_ubt" {  } { { "db/mult_ubt.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/mult_ubt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_divide:Div0\"" {  } { { "../src/synthesis/modules/alu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770494783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_divide:Div0 " "Instantiated megafunction \"top:top_inst\|cpu:cpu_inst\|alu:alu_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707770494784 ""}  } { { "../src/synthesis/modules/alu.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/modules/alu.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707770494784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cjm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cjm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cjm " "Found entity 1: lpm_divide_cjm" {  } { { "db/lpm_divide_cjm.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/lpm_divide_cjm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770494942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770494942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_59f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_59f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_59f " "Found entity 1: alt_u_div_59f" {  } { { "db/alt_u_div_59f.tdf" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/db/alt_u_div_59f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707770495025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707770495025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1707770495994 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1707770496035 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1707770496035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[0\] GND " "Pin \"HEX0_D\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] GND " "Pin \"HEX0_D\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[2\] GND " "Pin \"HEX0_D\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[3\] GND " "Pin \"HEX0_D\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Pin \"HEX0_DP\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] GND " "Pin \"HEX1_D\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] GND " "Pin \"HEX1_D\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] GND " "Pin \"HEX1_D\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Pin \"HEX1_DP\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Pin \"HEX2_DP\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Pin \"HEX3_DP\" is stuck at VCC" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1707770496602 "|DE0_TOP|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1707770496602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1707770497028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1707770497666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/DE0_TOP.map.smsg " "Generated suppressed messages file C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/tooling/DE0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1707770497843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707770498543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770498543 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "../src/synthesis/DE0_TOP.v" "" { Text "C:/Users/vm200325d/Documents/faks/vlsi/domaci vlsi 2324/Projekat/Projekat/src/synthesis/DE0_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707770499258 "|DE0_TOP|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1707770499258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "882 " "Implemented 882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707770499274 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707770499274 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1707770499274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "612 " "Implemented 612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707770499274 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1707770499274 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1707770499274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707770499274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707770499380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 21:41:39 2024 " "Processing ended: Mon Feb 12 21:41:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707770499380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707770499380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707770499380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707770499380 ""}
