$date
	Thu Oct 23 10:37:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % p $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % p $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1%
1$
#20
0$
1#
#30
0%
1$
#40
1%
0$
0#
1"
#50
0%
1$
#60
0$
1#
#70
1%
1$
#80
