Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 77e33a2bafe740a89762156c5a203fe9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multipler_behav xil_defaultlib.test_multipler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dbit' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dbit' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'D0' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ld' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ld' [D:/schoolfiles/School/cpe 133/exp13/multipler_6b/multipler_6b.srcs/sources_1/new/multipler.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_template
Compiling module xil_defaultlib.usr_nb(n=12)
Compiling module xil_defaultlib.mux_2t1_nb(n=12)
Compiling module xil_defaultlib.rca_nb(n=12)
Compiling module xil_defaultlib.reg_nb(n=12)
Compiling module xil_defaultlib.cntr_up_clr_nb(n=3)
Compiling module xil_defaultlib.multipler
Compiling module xil_defaultlib.mult_6b
Compiling module xil_defaultlib.test_multipler
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multipler_behav
