

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed May 21 16:18:59 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.971|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                              |                                                                                   |  Latency  |  Interval | Pipeline |
        |                                           Instance                                           |                                       Module                                      | min | max | min | max |   Type   |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |    1|    1|    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |    1|    1|    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_201  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |    1|    1|    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_10_5_3_0_config14_0_0_0_0_0_0_fu_207                   |dense_latency_ap_fixed_ap_fixed_16_10_5_3_0_config14_0_0_0_0_0_0                   |    1|    1|    1|    1| function |
        |call_ret1_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config5_s_fu_243                |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config5_s                      |    0|    0|    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_10_5_3_0_softmax_config16_s_fu_311                    |softmax_stable_ap_fixed_ap_fixed_16_10_5_3_0_softmax_config16_s                    |    4|    4|    1|    1| function |
        |call_ret3_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config9_s_fu_324                |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config9_s                      |    0|    0|    1|    1| function |
        |call_ret5_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config13_s_fu_360               |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config13_s                     |    0|    0|    1|    1| function |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|    775|     7454|    98901|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|     3424|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|    775|    10878|    98943|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     25|        1|       22|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      6|    ~0   |        5|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0    |        0|    174|  2848|  42264|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|    333|  2017|  24150|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_201  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|    230|  2033|  23692|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_10_5_3_0_config14_0_0_0_0_0_0_fu_207                   |dense_latency_ap_fixed_ap_fixed_16_10_5_3_0_config14_0_0_0_0_0_0                   |        0|     33|   320|   4547|    0|
    |call_ret5_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config13_s_fu_360               |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config13_s                     |        0|      0|     0|    896|    0|
    |call_ret1_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config5_s_fu_243                |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config5_s                      |        0|      0|     0|   1792|    0|
    |call_ret3_relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config9_s_fu_324                |relu_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_relu_config9_s                      |        0|      0|     0|    896|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_10_5_3_0_softmax_config16_s_fu_311                    |softmax_stable_ap_fixed_ap_fixed_16_10_5_3_0_softmax_config16_s                    |        4|      5|   236|    664|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                                         |                                                                                   |        4|    775|  7454|  98901|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |fc1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |fc1_input_V_blk_n          |   9|          2|    1|          2|
    |fc1_input_V_in_sig         |   9|          2|  256|        512|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|  259|        518|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                          |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                  |    1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg                                                                  |    1|   0|    1|          0|
    |fc1_input_V_preg                                                                         |  256|   0|  256|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_10_5_3_0_softmax_config16_s_fu_311_ap_start_reg  |    1|   0|    1|          0|
    |layer13_out_0_V_reg_2329                                                                 |   16|   0|   16|          0|
    |layer13_out_10_V_reg_2379                                                                |   16|   0|   16|          0|
    |layer13_out_11_V_reg_2384                                                                |   16|   0|   16|          0|
    |layer13_out_12_V_reg_2389                                                                |   16|   0|   16|          0|
    |layer13_out_13_V_reg_2394                                                                |   16|   0|   16|          0|
    |layer13_out_14_V_reg_2399                                                                |   16|   0|   16|          0|
    |layer13_out_15_V_reg_2404                                                                |   16|   0|   16|          0|
    |layer13_out_16_V_reg_2409                                                                |   16|   0|   16|          0|
    |layer13_out_17_V_reg_2414                                                                |   16|   0|   16|          0|
    |layer13_out_18_V_reg_2419                                                                |   16|   0|   16|          0|
    |layer13_out_19_V_reg_2424                                                                |   16|   0|   16|          0|
    |layer13_out_1_V_reg_2334                                                                 |   16|   0|   16|          0|
    |layer13_out_20_V_reg_2429                                                                |   16|   0|   16|          0|
    |layer13_out_21_V_reg_2434                                                                |   16|   0|   16|          0|
    |layer13_out_22_V_reg_2439                                                                |   16|   0|   16|          0|
    |layer13_out_23_V_reg_2444                                                                |   16|   0|   16|          0|
    |layer13_out_24_V_reg_2449                                                                |   16|   0|   16|          0|
    |layer13_out_25_V_reg_2454                                                                |   16|   0|   16|          0|
    |layer13_out_26_V_reg_2459                                                                |   16|   0|   16|          0|
    |layer13_out_27_V_reg_2464                                                                |   16|   0|   16|          0|
    |layer13_out_28_V_reg_2469                                                                |   16|   0|   16|          0|
    |layer13_out_29_V_reg_2474                                                                |   16|   0|   16|          0|
    |layer13_out_2_V_reg_2339                                                                 |   16|   0|   16|          0|
    |layer13_out_30_V_reg_2479                                                                |   16|   0|   16|          0|
    |layer13_out_31_V_reg_2484                                                                |   16|   0|   16|          0|
    |layer13_out_3_V_reg_2344                                                                 |   16|   0|   16|          0|
    |layer13_out_4_V_reg_2349                                                                 |   16|   0|   16|          0|
    |layer13_out_5_V_reg_2354                                                                 |   16|   0|   16|          0|
    |layer13_out_6_V_reg_2359                                                                 |   16|   0|   16|          0|
    |layer13_out_7_V_reg_2364                                                                 |   16|   0|   16|          0|
    |layer13_out_8_V_reg_2369                                                                 |   16|   0|   16|          0|
    |layer13_out_9_V_reg_2374                                                                 |   16|   0|   16|          0|
    |layer14_out_0_V_reg_2489                                                                 |   16|   0|   16|          0|
    |layer14_out_1_V_reg_2494                                                                 |   16|   0|   16|          0|
    |layer14_out_2_V_reg_2499                                                                 |   16|   0|   16|          0|
    |layer14_out_3_V_reg_2504                                                                 |   16|   0|   16|          0|
    |layer14_out_4_V_reg_2509                                                                 |   16|   0|   16|          0|
    |layer2_out_0_V_reg_1529                                                                  |   16|   0|   16|          0|
    |layer2_out_10_V_reg_1579                                                                 |   16|   0|   16|          0|
    |layer2_out_11_V_reg_1584                                                                 |   16|   0|   16|          0|
    |layer2_out_12_V_reg_1589                                                                 |   16|   0|   16|          0|
    |layer2_out_13_V_reg_1594                                                                 |   16|   0|   16|          0|
    |layer2_out_14_V_reg_1599                                                                 |   16|   0|   16|          0|
    |layer2_out_15_V_reg_1604                                                                 |   16|   0|   16|          0|
    |layer2_out_16_V_reg_1609                                                                 |   16|   0|   16|          0|
    |layer2_out_17_V_reg_1614                                                                 |   16|   0|   16|          0|
    |layer2_out_18_V_reg_1619                                                                 |   16|   0|   16|          0|
    |layer2_out_19_V_reg_1624                                                                 |   16|   0|   16|          0|
    |layer2_out_1_V_reg_1534                                                                  |   16|   0|   16|          0|
    |layer2_out_20_V_reg_1629                                                                 |   16|   0|   16|          0|
    |layer2_out_21_V_reg_1634                                                                 |   16|   0|   16|          0|
    |layer2_out_22_V_reg_1639                                                                 |   16|   0|   16|          0|
    |layer2_out_23_V_reg_1644                                                                 |   16|   0|   16|          0|
    |layer2_out_24_V_reg_1649                                                                 |   16|   0|   16|          0|
    |layer2_out_25_V_reg_1654                                                                 |   16|   0|   16|          0|
    |layer2_out_26_V_reg_1659                                                                 |   16|   0|   16|          0|
    |layer2_out_27_V_reg_1664                                                                 |   16|   0|   16|          0|
    |layer2_out_28_V_reg_1669                                                                 |   16|   0|   16|          0|
    |layer2_out_29_V_reg_1674                                                                 |   16|   0|   16|          0|
    |layer2_out_2_V_reg_1539                                                                  |   16|   0|   16|          0|
    |layer2_out_30_V_reg_1679                                                                 |   16|   0|   16|          0|
    |layer2_out_31_V_reg_1684                                                                 |   16|   0|   16|          0|
    |layer2_out_32_V_reg_1689                                                                 |   16|   0|   16|          0|
    |layer2_out_33_V_reg_1694                                                                 |   16|   0|   16|          0|
    |layer2_out_34_V_reg_1699                                                                 |   16|   0|   16|          0|
    |layer2_out_35_V_reg_1704                                                                 |   16|   0|   16|          0|
    |layer2_out_36_V_reg_1709                                                                 |   16|   0|   16|          0|
    |layer2_out_37_V_reg_1714                                                                 |   16|   0|   16|          0|
    |layer2_out_38_V_reg_1719                                                                 |   16|   0|   16|          0|
    |layer2_out_39_V_reg_1724                                                                 |   16|   0|   16|          0|
    |layer2_out_3_V_reg_1544                                                                  |   16|   0|   16|          0|
    |layer2_out_40_V_reg_1729                                                                 |   16|   0|   16|          0|
    |layer2_out_41_V_reg_1734                                                                 |   16|   0|   16|          0|
    |layer2_out_42_V_reg_1739                                                                 |   16|   0|   16|          0|
    |layer2_out_43_V_reg_1744                                                                 |   16|   0|   16|          0|
    |layer2_out_44_V_reg_1749                                                                 |   16|   0|   16|          0|
    |layer2_out_45_V_reg_1754                                                                 |   16|   0|   16|          0|
    |layer2_out_46_V_reg_1759                                                                 |   16|   0|   16|          0|
    |layer2_out_47_V_reg_1764                                                                 |   16|   0|   16|          0|
    |layer2_out_48_V_reg_1769                                                                 |   16|   0|   16|          0|
    |layer2_out_49_V_reg_1774                                                                 |   16|   0|   16|          0|
    |layer2_out_4_V_reg_1549                                                                  |   16|   0|   16|          0|
    |layer2_out_50_V_reg_1779                                                                 |   16|   0|   16|          0|
    |layer2_out_51_V_reg_1784                                                                 |   16|   0|   16|          0|
    |layer2_out_52_V_reg_1789                                                                 |   16|   0|   16|          0|
    |layer2_out_53_V_reg_1794                                                                 |   16|   0|   16|          0|
    |layer2_out_54_V_reg_1799                                                                 |   16|   0|   16|          0|
    |layer2_out_55_V_reg_1804                                                                 |   16|   0|   16|          0|
    |layer2_out_56_V_reg_1809                                                                 |   16|   0|   16|          0|
    |layer2_out_57_V_reg_1814                                                                 |   16|   0|   16|          0|
    |layer2_out_58_V_reg_1819                                                                 |   16|   0|   16|          0|
    |layer2_out_59_V_reg_1824                                                                 |   16|   0|   16|          0|
    |layer2_out_5_V_reg_1554                                                                  |   16|   0|   16|          0|
    |layer2_out_60_V_reg_1829                                                                 |   16|   0|   16|          0|
    |layer2_out_61_V_reg_1834                                                                 |   16|   0|   16|          0|
    |layer2_out_62_V_reg_1839                                                                 |   16|   0|   16|          0|
    |layer2_out_63_V_reg_1844                                                                 |   16|   0|   16|          0|
    |layer2_out_6_V_reg_1559                                                                  |   16|   0|   16|          0|
    |layer2_out_7_V_reg_1564                                                                  |   16|   0|   16|          0|
    |layer2_out_8_V_reg_1569                                                                  |   16|   0|   16|          0|
    |layer2_out_9_V_reg_1574                                                                  |   16|   0|   16|          0|
    |layer5_out_0_V_reg_1849                                                                  |   16|   0|   16|          0|
    |layer5_out_10_V_reg_1899                                                                 |   16|   0|   16|          0|
    |layer5_out_11_V_reg_1904                                                                 |   16|   0|   16|          0|
    |layer5_out_12_V_reg_1909                                                                 |   16|   0|   16|          0|
    |layer5_out_13_V_reg_1914                                                                 |   16|   0|   16|          0|
    |layer5_out_14_V_reg_1919                                                                 |   16|   0|   16|          0|
    |layer5_out_15_V_reg_1924                                                                 |   16|   0|   16|          0|
    |layer5_out_16_V_reg_1929                                                                 |   16|   0|   16|          0|
    |layer5_out_17_V_reg_1934                                                                 |   16|   0|   16|          0|
    |layer5_out_18_V_reg_1939                                                                 |   16|   0|   16|          0|
    |layer5_out_19_V_reg_1944                                                                 |   16|   0|   16|          0|
    |layer5_out_1_V_reg_1854                                                                  |   16|   0|   16|          0|
    |layer5_out_20_V_reg_1949                                                                 |   16|   0|   16|          0|
    |layer5_out_21_V_reg_1954                                                                 |   16|   0|   16|          0|
    |layer5_out_22_V_reg_1959                                                                 |   16|   0|   16|          0|
    |layer5_out_23_V_reg_1964                                                                 |   16|   0|   16|          0|
    |layer5_out_24_V_reg_1969                                                                 |   16|   0|   16|          0|
    |layer5_out_25_V_reg_1974                                                                 |   16|   0|   16|          0|
    |layer5_out_26_V_reg_1979                                                                 |   16|   0|   16|          0|
    |layer5_out_27_V_reg_1984                                                                 |   16|   0|   16|          0|
    |layer5_out_28_V_reg_1989                                                                 |   16|   0|   16|          0|
    |layer5_out_29_V_reg_1994                                                                 |   16|   0|   16|          0|
    |layer5_out_2_V_reg_1859                                                                  |   16|   0|   16|          0|
    |layer5_out_30_V_reg_1999                                                                 |   16|   0|   16|          0|
    |layer5_out_31_V_reg_2004                                                                 |   16|   0|   16|          0|
    |layer5_out_32_V_reg_2009                                                                 |   16|   0|   16|          0|
    |layer5_out_33_V_reg_2014                                                                 |   16|   0|   16|          0|
    |layer5_out_34_V_reg_2019                                                                 |   16|   0|   16|          0|
    |layer5_out_35_V_reg_2024                                                                 |   16|   0|   16|          0|
    |layer5_out_36_V_reg_2029                                                                 |   16|   0|   16|          0|
    |layer5_out_37_V_reg_2034                                                                 |   16|   0|   16|          0|
    |layer5_out_38_V_reg_2039                                                                 |   16|   0|   16|          0|
    |layer5_out_39_V_reg_2044                                                                 |   16|   0|   16|          0|
    |layer5_out_3_V_reg_1864                                                                  |   16|   0|   16|          0|
    |layer5_out_40_V_reg_2049                                                                 |   16|   0|   16|          0|
    |layer5_out_41_V_reg_2054                                                                 |   16|   0|   16|          0|
    |layer5_out_42_V_reg_2059                                                                 |   16|   0|   16|          0|
    |layer5_out_43_V_reg_2064                                                                 |   16|   0|   16|          0|
    |layer5_out_44_V_reg_2069                                                                 |   16|   0|   16|          0|
    |layer5_out_45_V_reg_2074                                                                 |   16|   0|   16|          0|
    |layer5_out_46_V_reg_2079                                                                 |   16|   0|   16|          0|
    |layer5_out_47_V_reg_2084                                                                 |   16|   0|   16|          0|
    |layer5_out_48_V_reg_2089                                                                 |   16|   0|   16|          0|
    |layer5_out_49_V_reg_2094                                                                 |   16|   0|   16|          0|
    |layer5_out_4_V_reg_1869                                                                  |   16|   0|   16|          0|
    |layer5_out_50_V_reg_2099                                                                 |   16|   0|   16|          0|
    |layer5_out_51_V_reg_2104                                                                 |   16|   0|   16|          0|
    |layer5_out_52_V_reg_2109                                                                 |   16|   0|   16|          0|
    |layer5_out_53_V_reg_2114                                                                 |   16|   0|   16|          0|
    |layer5_out_54_V_reg_2119                                                                 |   16|   0|   16|          0|
    |layer5_out_55_V_reg_2124                                                                 |   16|   0|   16|          0|
    |layer5_out_56_V_reg_2129                                                                 |   16|   0|   16|          0|
    |layer5_out_57_V_reg_2134                                                                 |   16|   0|   16|          0|
    |layer5_out_58_V_reg_2139                                                                 |   16|   0|   16|          0|
    |layer5_out_59_V_reg_2144                                                                 |   16|   0|   16|          0|
    |layer5_out_5_V_reg_1874                                                                  |   16|   0|   16|          0|
    |layer5_out_60_V_reg_2149                                                                 |   16|   0|   16|          0|
    |layer5_out_61_V_reg_2154                                                                 |   16|   0|   16|          0|
    |layer5_out_62_V_reg_2159                                                                 |   16|   0|   16|          0|
    |layer5_out_63_V_reg_2164                                                                 |   16|   0|   16|          0|
    |layer5_out_6_V_reg_1879                                                                  |   16|   0|   16|          0|
    |layer5_out_7_V_reg_1884                                                                  |   16|   0|   16|          0|
    |layer5_out_8_V_reg_1889                                                                  |   16|   0|   16|          0|
    |layer5_out_9_V_reg_1894                                                                  |   16|   0|   16|          0|
    |layer9_out_0_V_reg_2169                                                                  |   16|   0|   16|          0|
    |layer9_out_10_V_reg_2219                                                                 |   16|   0|   16|          0|
    |layer9_out_11_V_reg_2224                                                                 |   16|   0|   16|          0|
    |layer9_out_12_V_reg_2229                                                                 |   16|   0|   16|          0|
    |layer9_out_13_V_reg_2234                                                                 |   16|   0|   16|          0|
    |layer9_out_14_V_reg_2239                                                                 |   16|   0|   16|          0|
    |layer9_out_15_V_reg_2244                                                                 |   16|   0|   16|          0|
    |layer9_out_16_V_reg_2249                                                                 |   16|   0|   16|          0|
    |layer9_out_17_V_reg_2254                                                                 |   16|   0|   16|          0|
    |layer9_out_18_V_reg_2259                                                                 |   16|   0|   16|          0|
    |layer9_out_19_V_reg_2264                                                                 |   16|   0|   16|          0|
    |layer9_out_1_V_reg_2174                                                                  |   16|   0|   16|          0|
    |layer9_out_20_V_reg_2269                                                                 |   16|   0|   16|          0|
    |layer9_out_21_V_reg_2274                                                                 |   16|   0|   16|          0|
    |layer9_out_22_V_reg_2279                                                                 |   16|   0|   16|          0|
    |layer9_out_23_V_reg_2284                                                                 |   16|   0|   16|          0|
    |layer9_out_24_V_reg_2289                                                                 |   16|   0|   16|          0|
    |layer9_out_25_V_reg_2294                                                                 |   16|   0|   16|          0|
    |layer9_out_26_V_reg_2299                                                                 |   16|   0|   16|          0|
    |layer9_out_27_V_reg_2304                                                                 |   16|   0|   16|          0|
    |layer9_out_28_V_reg_2309                                                                 |   16|   0|   16|          0|
    |layer9_out_29_V_reg_2314                                                                 |   16|   0|   16|          0|
    |layer9_out_2_V_reg_2179                                                                  |   16|   0|   16|          0|
    |layer9_out_30_V_reg_2319                                                                 |   16|   0|   16|          0|
    |layer9_out_31_V_reg_2324                                                                 |   16|   0|   16|          0|
    |layer9_out_3_V_reg_2184                                                                  |   16|   0|   16|          0|
    |layer9_out_4_V_reg_2189                                                                  |   16|   0|   16|          0|
    |layer9_out_5_V_reg_2194                                                                  |   16|   0|   16|          0|
    |layer9_out_6_V_reg_2199                                                                  |   16|   0|   16|          0|
    |layer9_out_7_V_reg_2204                                                                  |   16|   0|   16|          0|
    |layer9_out_8_V_reg_2209                                                                  |   16|   0|   16|          0|
    |layer9_out_9_V_reg_2214                                                                  |   16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                    | 3424|   0| 3424|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|fc1_input_V_ap_vld      |  in |    1|   ap_vld   |   fc1_input_V   |    pointer   |
|fc1_input_V             |  in |  256|   ap_vld   |   fc1_input_V   |    pointer   |
|layer16_out_0_V         | out |   16|   ap_vld   | layer16_out_0_V |    pointer   |
|layer16_out_0_V_ap_vld  | out |    1|   ap_vld   | layer16_out_0_V |    pointer   |
|layer16_out_1_V         | out |   16|   ap_vld   | layer16_out_1_V |    pointer   |
|layer16_out_1_V_ap_vld  | out |    1|   ap_vld   | layer16_out_1_V |    pointer   |
|layer16_out_2_V         | out |   16|   ap_vld   | layer16_out_2_V |    pointer   |
|layer16_out_2_V_ap_vld  | out |    1|   ap_vld   | layer16_out_2_V |    pointer   |
|layer16_out_3_V         | out |   16|   ap_vld   | layer16_out_3_V |    pointer   |
|layer16_out_3_V_ap_vld  | out |    1|   ap_vld   | layer16_out_3_V |    pointer   |
|layer16_out_4_V         | out |   16|   ap_vld   | layer16_out_4_V |    pointer   |
|layer16_out_4_V_ap_vld  | out |    1|   ap_vld   | layer16_out_4_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

