Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  9 19:51:10 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interpolator_top_timing_summary_routed.rpt -pb interpolator_top_timing_summary_routed.pb -rpx interpolator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk_8_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.087        0.000                      0                    6        0.242        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.087        0.000                      0                    6        0.242        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.606ns (31.485%)  route 1.319ns (68.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.851     5.057    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  mu_reg[2]/Q
                         net (fo=82, routed)          1.319     6.831    mu[2]
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.150     6.981 r  mu[2]_i_1/O
                         net (fo=1, routed)           0.000     6.981    B[0]
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732    14.692    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
                         clock pessimism              0.365    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.047    15.068    mu_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 mu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.718ns (43.186%)  route 0.945ns (56.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.851     5.057    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  mu_reg[1]/Q
                         net (fo=83, routed)          0.945     6.420    mu[1]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.719 r  mu[0]_i_1/O
                         net (fo=1, routed)           0.000     6.719    B[2]
    SLICE_X5Y100         FDRE                                         r  mu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732    14.692    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[0]/C
                         clock pessimism              0.365    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.029    15.050    mu_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 mu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.746ns (44.127%)  route 0.945ns (55.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.851     5.057    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  mu_reg[1]/Q
                         net (fo=83, routed)          0.945     6.420    mu[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.327     6.747 r  mu[1]_i_1/O
                         net (fo=1, routed)           0.000     6.747    B[1]
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.732    14.692    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/C
                         clock pessimism              0.365    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.075    15.096    mu_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.648     4.854    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.478     5.332 r  count8_reg[1]/Q
                         net (fo=3, routed)           0.699     6.030    count8[1]
    SLICE_X84Y146        LUT3 (Prop_lut3_I0_O)        0.301     6.331 r  clk_8_i_1/O
                         net (fo=1, routed)           0.000     6.331    clk_8_i_1_n_0
    SLICE_X84Y146        FDSE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.527    14.487    clk_IBUF_BUFG
    SLICE_X84Y146        FDSE                                         r  clk_8_reg/C
                         clock pessimism              0.367    14.854    
                         clock uncertainty           -0.035    14.818    
    SLICE_X84Y146        FDSE (Setup_fdse_C_D)        0.077    14.895    clk_8_reg
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.779ns (53.082%)  route 0.689ns (46.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.648     4.854    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.478     5.332 r  count8_reg[1]/Q
                         net (fo=3, routed)           0.689     6.020    count8[1]
    SLICE_X84Y146        LUT2 (Prop_lut2_I0_O)        0.301     6.321 r  count8[0]_i_1/O
                         net (fo=1, routed)           0.000     6.321    count8[0]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  count8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.527    14.487    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[0]/C
                         clock pessimism              0.367    14.854    
                         clock uncertainty           -0.035    14.818    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.081    14.899    count8_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.648     4.854    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.478     5.332 f  count8_reg[1]/Q
                         net (fo=3, routed)           0.689     6.020    count8[1]
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.329     6.349 r  count8[1]_i_1/O
                         net (fo=1, routed)           0.000     6.349    count8[1]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.527    14.487    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
                         clock pessimism              0.367    14.854    
                         clock uncertainty           -0.035    14.818    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.118    14.936    count8_reg[1]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  8.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.750%)  route 0.176ns (48.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.655     1.560    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  mu_reg[2]/Q
                         net (fo=82, routed)          0.176     1.878    mu[2]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.048     1.926 r  mu[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    B[1]
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.929     2.086    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107     1.683    mu_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.655     1.560    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  mu_reg[2]/Q
                         net (fo=82, routed)          0.176     1.878    mu[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.045     1.923 r  mu[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    B[2]
    SLICE_X5Y100         FDRE                                         r  mu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.929     2.086    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  mu_reg[0]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     1.667    mu_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_8_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.566     1.471    clk_IBUF_BUFG
    SLICE_X84Y146        FDSE                                         r  clk_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDSE (Prop_fdse_C_Q)         0.164     1.635 r  clk_8_reg/Q
                         net (fo=2, routed)           0.175     1.811    clk_8
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  clk_8_i_1/O
                         net (fo=1, routed)           0.000     1.856    clk_8_i_1_n_0
    SLICE_X84Y146        FDSE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.836     1.993    clk_IBUF_BUFG
    SLICE_X84Y146        FDSE                                         r  clk_8_reg/C
                         clock pessimism             -0.521     1.471    
    SLICE_X84Y146        FDSE (Hold_fdse_C_D)         0.120     1.591    clk_8_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 count8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.566     1.471    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  count8_reg[0]/Q
                         net (fo=2, routed)           0.232     1.868    count8[0]
    SLICE_X84Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  count8[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    count8[0]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  count8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.836     1.993    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[0]/C
                         clock pessimism             -0.521     1.471    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.121     1.592    count8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 count8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.247ns (50.456%)  route 0.243ns (49.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.566     1.471    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.148     1.619 f  count8_reg[1]/Q
                         net (fo=3, routed)           0.243     1.862    count8[1]
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.099     1.961 r  count8[1]_i_1/O
                         net (fo=1, routed)           0.000     1.961    count8[1]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.836     1.993    clk_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  count8_reg[1]/C
                         clock pessimism             -0.521     1.471    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.131     1.602    count8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.183ns (25.390%)  route 0.538ns (74.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.655     1.560    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 f  mu_reg[2]/Q
                         net (fo=82, routed)          0.538     2.239    mu[2]
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.042     2.281 r  mu[2]_i_1/O
                         net (fo=1, routed)           0.000     2.281    B[0]
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.929     2.086    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mu_reg[2]/C
                         clock pessimism             -0.525     1.560    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.665    mu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.616    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clk_8_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  count8_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  count8_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100   mu_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100   mu_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101   mu_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_8_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_8_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101   mu_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101   mu_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_8_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_8_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  count8_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100   mu_reg[0]/C



