{
  "DESIGN_NAME": "FullAdder",
  "VERILOG_FILES": "dir::FullAdder.v",
  "CLOCK_PORT": null,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 100, 100],
  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY": 0.6,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50,
  "FP_PDN_VOFFSET": 10,
  "FP_PDN_HOFFSET": 10
}