Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3313 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 116. Undefined symbol 'ST_BC_00'.  Should it be: ST_tC_00?
ERROR:HDLParsers:1209 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 116. ST_BC_00: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:653 - Signal <n_TELE_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <TELE_COUNT> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:653 - Signal <n_TELE_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <TELE_COUNT> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:653 - Signal <n_TELE_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <TELE_COUNT> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:653 - Signal <n_TELE_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <TELE_COUNT> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_CMPLT> is never assigned.
WARNING:Xst:653 - Signal <n_TELE_COUNT> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <SV_M_2> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_1> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_0> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_M_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_2> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_1> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_0> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <TELE_COUNT_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 16  out of    173     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <SV_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <TELE_COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <TELEGRAM_TYPE> is never assigned.
WARNING:Xst:1306 - Output <TELEGRAM_LENGTH> is never assigned.
WARNING:Xst:646 - Signal <STATE_n_SV> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 4-bit register for signal <SV>.
    Found 8-bit register for signal <TELE_COUNT>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 8-bit register                    : 1
 4-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_0> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_1> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_2> is constant in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 17  out of    173     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <TELEGRAM_LENGTH> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <TELEGRAM_TYPE> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <TELE_COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_NUM_S> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 8-bit register                    : 1
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_1> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_2> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_1> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_2> is constant in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 4  out of   3840     0%  
 Number of bonded IOBs:                 33  out of    173    19%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.716ns (Maximum Frequency: 269.107MHz)
   Minimum input arrival time before clock: 2.443ns
   Maximum output required time after clock: 6.162ns
   Maximum combinational path delay: 6.878ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:808 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 147. = can not have such operands in this context.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <TELE_COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S> is assigned but never used.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
 8-bit register                    : 2
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <TELE_COUNT_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_2> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_2> is constant in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       7  out of   1920     0%  
 Number of Slice Flip Flops:            13  out of   3840     0%  
 Number of 4 input LUTs:                 9  out of   3840     0%  
 Number of bonded IOBs:                 41  out of    173    23%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 4     |
CLK_IO                             | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.716ns (Maximum Frequency: 269.107MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 8.207ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3313 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 68. Undefined symbol 'dwonto'.  Should it be: downto?
ERROR:HDLParsers:164 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 68. parse error, unexpected INTEGER_LITERAL, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:808 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 167. = can not have such operands in this context.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 198. Undefined symbol 'BYTE_IN'.
ERROR:HDLParsers:1209 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 198. BYTE_IN: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd line 127: The following signals are missing in the process sensitivity list:
   BYTE_IN.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S<7:4>> is assigned but never used.
    Found 8-bit adder for signal <$n0017> created at line 170.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <SV_M_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      27  out of   1920     1%  
 Number of Slice Flip Flops:            35  out of   3840     0%  
 Number of 4 input LUTs:                47  out of   3840     1%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 22    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.366ns (Maximum Frequency: 119.531MHz)
   Minimum input arrival time before clock: 4.176ns
   Maximum output required time after clock: 8.746ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S<7:4>> is assigned but never used.
    Found 8-bit adder for signal <$n0017> created at line 170.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <SV_M_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_3> is constant in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      27  out of   1920     1%  
 Number of Slice Flip Flops:            35  out of   3840     0%  
 Number of 4 input LUTs:                47  out of   3840     1%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 22    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.366ns (Maximum Frequency: 119.531MHz)
   Minimum input arrival time before clock: 4.176ns
   Maximum output required time after clock: 8.746ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 199. Undefined symbol 'ST_TC_06'.
ERROR:HDLParsers:1209 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 199. ST_TC_06: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S<7:4>> is assigned but never used.
    Found 8-bit adder for signal <$n0025> created at line 130.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      40  out of   1920     2%  
 Number of Slice Flip Flops:            37  out of   3840     0%  
 Number of 4 input LUTs:                70  out of   3840     1%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 24    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.476ns (Maximum Frequency: 95.456MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 10.461ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S<7:4>> is assigned but never used.
    Found 8-bit adder for signal <$n0031> created at line 130.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      46  out of   1920     2%  
 Number of Slice Flip Flops:            37  out of   3840     0%  
 Number of 4 input LUTs:                82  out of   3840     2%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 24    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.330ns (Maximum Frequency: 96.805MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 10.825ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <BYTE_OUT_S<7:4>> is assigned but never used.
    Found 8-bit adder for signal <$n0032> created at line 130.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      51  out of   1920     2%  
 Number of Slice Flip Flops:            38  out of   3840     0%  
 Number of 4 input LUTs:                93  out of   3840     2%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 25    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.052ns (Maximum Frequency: 90.481MHz)
   Minimum input arrival time before clock: 4.265ns
   Maximum output required time after clock: 10.585ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 130. Undefined symbol 'BYTE_IN'.
ERROR:HDLParsers:1209 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd Line 130. BYTE_IN: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd line 130: The following signals are missing in the process sensitivity list:
   FIRST_4_BITS, BYTE_OUT_S.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <TELEGRAM_LE> is assigned but never used.
WARNING:Xst:646 - Signal <TELEGRAM_LEr> is assigned but never used.
    Found 8-bit adder for signal <$n0036> created at line 134.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            38  out of   3840     0%  
 Number of 4 input LUTs:                97  out of   3840     2%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 25    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.676ns (Maximum Frequency: 85.646MHz)
   Minimum input arrival time before clock: 4.265ns
   Maximum output required time after clock: 11.698ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd line 130: The following signals are missing in the process sensitivity list:
   FIRST_4_BITS.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <TELEGRAM_LE> is assigned but never used.
WARNING:Xst:646 - Signal <TELEGRAM_LEr> is assigned but never used.
    Found 8-bit adder for signal <$n0036> created at line 134.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            38  out of   3840     0%  
 Number of 4 input LUTs:                97  out of   3840     2%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 25    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.676ns (Maximum Frequency: 85.646MHz)
   Minimum input arrival time before clock: 4.265ns
   Maximum output required time after clock: 11.698ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd line 130: The following signals are missing in the process sensitivity list:
   FIRST_4_BITS.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <TELEGRAM_LE> is assigned but never used.
WARNING:Xst:646 - Signal <TELEGRAM_LEr> is assigned but never used.
    Found 8-bit adder for signal <$n0036> created at line 134.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <BYTE_OUT_S_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            38  out of   3840     0%  
 Number of 4 input LUTs:                97  out of   3840     2%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 25    |
CLK_IO                             | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.676ns (Maximum Frequency: 85.646MHz)
   Minimum input arrival time before clock: 4.265ns
   Maximum output required time after clock: 11.698ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd line 130: The following signals are missing in the process sensitivity list:
   FIRST_4_BITS.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0042> created at line 134.
    Found 8-bit comparator equal for signal <$n0065> created at line 354.
    Found 8-bit comparator equal for signal <$n0068> created at line 372.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      76  out of   1920     3%  
 Number of Slice Flip Flops:            43  out of   3840     1%  
 Number of 4 input LUTs:               138  out of   3840     3%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
CLK_IO                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.693ns (Maximum Frequency: 63.723MHz)
   Minimum input arrival time before clock: 4.294ns
   Maximum output required time after clock: 13.641ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0042> created at line 134.
    Found 8-bit comparator equal for signal <$n0065> created at line 354.
    Found 8-bit comparator equal for signal <$n0068> created at line 372.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      76  out of   1920     3%  
 Number of Slice Flip Flops:            43  out of   3840     1%  
 Number of 4 input LUTs:               138  out of   3840     3%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
CLK_IO                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.693ns (Maximum Frequency: 63.723MHz)
   Minimum input arrival time before clock: 4.294ns
   Maximum output required time after clock: 13.641ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/ctrl_telegram_check/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:737 - Found 8-bit latch for signal <TELEGRAM_LE>.
    Found 8-bit adder for signal <$n0043> created at line 134.
    Found 8-bit comparator equal for signal <$n0068> created at line 355.
    Found 8-bit comparator equal for signal <$n0071> created at line 373.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 8-bit register for signal <BYTE_OUT_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 4
 4-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 1
 8-bit latch                       : 1
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      74  out of   1920     3%  
 Number of Slice Flip Flops:            53  out of   3840     1%  
 Number of 4 input LUTs:               134  out of   3840     3%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0104(_n0104:O)                   | NONE(*)(TELEGRAM_LE_2) | 8     |
CLK                                | BUFGP                  | 28    |
CLK_IO                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.577ns (Maximum Frequency: 73.654MHz)
   Minimum input arrival time before clock: 4.354ns
   Maximum output required time after clock: 12.609ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0065> created at line 413.
    Found 8-bit comparator equal for signal <$n0067> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 11
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      80  out of   1920     4%  
 Number of Slice Flip Flops:            79  out of   3840     2%  
 Number of 4 input LUTs:               148  out of   3840     3%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 62    |
CLK_IO                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.559ns (Maximum Frequency: 86.513MHz)
   Minimum input arrival time before clock: 4.955ns
   Maximum output required time after clock: 12.600ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 136.
    Found 8-bit comparator equal for signal <$n0053> created at line 402.
    Found 8-bit comparator equal for signal <$n0054> created at line 424.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 11
 8-bit register                    : 8
 1-bit register                    : 1
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      72  out of   1920     3%  
 Number of Slice Flip Flops:            93  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 17    |
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 5.279ns
   Maximum output required time after clock: 13.234ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 458. Undefined symbol 'BYTE_IN_S'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 458. BYTE_IN_S: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 458. No sensitivity list and no wait in the process
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 136.
    Found 8-bit comparator equal for signal <$n0053> created at line 402.
    Found 8-bit comparator equal for signal <$n0054> created at line 424.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  57 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 10
 8-bit register                    : 7
 1-bit register                    : 1
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      67  out of   1920     3%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 9     |
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.101ns
   Maximum output required time after clock: 13.234ns
   Maximum combinational path delay: 13.296ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 134.
    Found 8-bit comparator equal for signal <$n0053> created at line 400.
    Found 8-bit comparator equal for signal <$n0054> created at line 422.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 9
 8-bit register                    : 6
 1-bit register                    : 1
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      66  out of   1920     3%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 1     |
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.758ns
   Maximum output required time after clock: 11.940ns
   Maximum combinational path delay: 14.287ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <not_CLK_IO> is assigned but never used.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 125.
    Found 8-bit comparator equal for signal <$n0053> created at line 391.
    Found 8-bit comparator equal for signal <$n0054> created at line 413.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 8
 8-bit register                    : 6
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      65  out of   1920     3%  
 Number of Slice Flip Flops:            76  out of   3840     1%  
 Number of 4 input LUTs:               118  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.758ns
   Maximum output required time after clock: 11.940ns
   Maximum combinational path delay: 14.287ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1780 - Signal <not_CLK_IO> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 118.
    Found 8-bit comparator equal for signal <$n0053> created at line 384.
    Found 8-bit comparator equal for signal <$n0054> created at line 406.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 8
 8-bit register                    : 6
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      65  out of   1920     3%  
 Number of Slice Flip Flops:            76  out of   3840     1%  
 Number of 4 input LUTs:               118  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.758ns
   Maximum output required time after clock: 11.940ns
   Maximum combinational path delay: 14.287ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1780 - Signal <not_CLK_IO> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 118.
    Found 8-bit comparator equal for signal <$n0053> created at line 384.
    Found 8-bit comparator equal for signal <$n0054> created at line 406.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 8
 8-bit register                    : 6
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      65  out of   1920     3%  
 Number of Slice Flip Flops:            76  out of   3840     1%  
 Number of 4 input LUTs:               118  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.758ns
   Maximum output required time after clock: 11.940ns
   Maximum combinational path delay: 14.287ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 116.
    Found 8-bit comparator equal for signal <$n0053> created at line 382.
    Found 8-bit comparator equal for signal <$n0054> created at line 404.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 8
 8-bit register                    : 6
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      65  out of   1920     3%  
 Number of Slice Flip Flops:            76  out of   3840     1%  
 Number of 4 input LUTs:               118  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 7.758ns
   Maximum output required time after clock: 11.940ns
   Maximum combinational path delay: 14.287ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:163 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 77. Unexpected symbol read: _.
ERROR:HDLParsers:163 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 77. Unexpected symbol read: _.
ERROR:HDLParsers:164 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 77. parse error, unexpected IDENTIFIER, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 68: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3384 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 75. String Literal "0000000000000000" is not of size 8.
ERROR:HDLParsers:163 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 81. Unexpected symbol read: _.
ERROR:HDLParsers:3384 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 95. String Literal "0000000000000000" is not of size 8.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:163 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 81. Unexpected symbol read: _.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 71: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 71: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 71: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 87. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 89. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 89. Label SREG_S_PROC is ignored.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 71: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
ERROR:Xst:827 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 71: Signal SV_M cannot be synthesized, bad synchronous description.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 87. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <KNOWN_T> is never assigned.
WARNING:Xst:1306 - Output <T_TYPE> is never assigned.
WARNING:Xst:1306 - Output <NO_ED> is never assigned.
WARNING:Xst:647 - Input <TELEGRAM_RUN> is never used.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:1306 - Output <UNKNOWN_BYTE> is never assigned.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:1306 - Output <WORKING> is never assigned.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <PARITY_FAIL> is never assigned.
WARNING:Xst:1306 - Output <T_END> is never assigned.
WARNING:Xst:1306 - Output <T_LENGTH> is never assigned.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <KNOWN_T> is never assigned.
WARNING:Xst:1306 - Output <T_TYPE> is never assigned.
WARNING:Xst:1306 - Output <NO_ED> is never assigned.
WARNING:Xst:647 - Input <TELEGRAM_RUN> is never used.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:1306 - Output <UNKNOWN_BYTE> is never assigned.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:1306 - Output <WORKING> is never assigned.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <PARITY_FAIL> is never assigned.
WARNING:Xst:1306 - Output <T_END> is never assigned.
WARNING:Xst:1306 - Output <T_LENGTH> is never assigned.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1306 - Output <KNOWN_T> is never assigned.
WARNING:Xst:1306 - Output <T_TYPE> is never assigned.
WARNING:Xst:1306 - Output <NO_ED> is never assigned.
WARNING:Xst:647 - Input <TELEGRAM_RUN> is never used.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:1306 - Output <UNKNOWN_BYTE> is never assigned.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:1306 - Output <WORKING> is never assigned.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <PARITY_FAIL> is never assigned.
WARNING:Xst:1306 - Output <T_END> is never assigned.
WARNING:Xst:1306 - Output <T_LENGTH> is never assigned.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, automatic determination of correct order of compilation of files in project file ctrl_telegram_check_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3312 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 106. Undefined symbol 'TELEGRAM_CHECK_PROC'.
ERROR:HDLParsers:1209 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 106. TELEGRAM_CHECK_PROC: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 107. parse error, unexpected TOKBEGIN, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3384 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 121. String Literal "0000000000000000" is not of size 8.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 106: The following signals are missing in the process sensitivity list:
   PAUSE_END.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <T_END> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <T_LENGTH> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <T_TYPE> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <SEND_OUT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <PARITY_FAIL> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <NO_ED> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <WORKING> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <KNOWN_T> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <UNKNOWN_BYTE> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_SV> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <SV_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <TELEGRAM_RUN> is never used.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 19  out of    173    10%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:837 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 117. Index size for dimension 1 of COUNT is not 8.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 106: The following signals are missing in the process sensitivity list:
   PAUSE_END, COUNT.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 2-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       1  out of   1920     0%  
 Number of Slice Flip Flops:             2  out of   3840     0%  
 Number of 4 input LUTs:                 2  out of   3840     0%  
 Number of bonded IOBs:                 23  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 106: The following signals are missing in the process sensitivity list:
   COUNT.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 2-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       1  out of   1920     0%  
 Number of Slice Flip Flops:             2  out of   3840     0%  
 Number of 4 input LUTs:                 2  out of   3840     0%  
 Number of bonded IOBs:                 23  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 106: The following signals are missing in the process sensitivity list:
   COUNT.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 2-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       1  out of   1920     0%  
 Number of Slice Flip Flops:             2  out of   3840     0%  
 Number of 4 input LUTs:                 2  out of   3840     0%  
 Number of bonded IOBs:                 23  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 2-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       1  out of   1920     0%  
 Number of Slice Flip Flops:             2  out of   3840     0%  
 Number of 4 input LUTs:                 2  out of   3840     0%  
 Number of bonded IOBs:                 23  out of    173    13%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, automatic determination of correct order of compilation of files in project file ctrl_telegram_check_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 161. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 174. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 187. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 200. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 213. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:808 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 224. = can not have such operands in this context.
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 226. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 239. parse error, unexpected IF, expecting CASE
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 254. parse error, unexpected CASE, expecting PROCESS
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:808 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 229. = can not have such operands in this context.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 107: The following signals are missing in the process sensitivity list:
   BYTE_CMPLT, PARITY_OK, BYTE_IN, TELEGRAM_STOP.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <PARITY_FAIL> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <NO_ED> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <KNOWN_T> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <T_END>.
WARNING:Xst:737 - Found 4-bit latch for signal <T_TYPE>.
WARNING:Xst:737 - Found 1-bit latch for signal <SEND_OUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <UNKNOWN_BYTE>.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <T_LENGTH>.
WARNING:Xst:737 - Found 1-bit latch for signal <WORKING>.
WARNING:Xst:737 - Found 7-bit latch for signal <n_SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <n_COUNT>.
    Found 8-bit register for signal <COUNT>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 7-bit register                    : 2
# Latches                          : 7
 1-bit latch                       : 4
 7-bit latch                       : 1
 8-bit latch                       : 1
 4-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      22  out of   1920     1%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:                38  out of   3840     0%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        3  out of      8    37%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BYTE_CMPLT                         | BUFGP                  | 4     |
CLK                                | BUFGP                  | 4     |
_n0203(_n02031:O)                  | NONE(*)(WORKING)       | 1     |
PARITY_OK                          | BUFGP                  | 3     |
_n0204(_n02041:O)                  | NONE(*)(n_SV_0)        | 2     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.084ns (Maximum Frequency: 479.846MHz)
   Minimum input arrival time before clock: 7.124ns
   Maximum output required time after clock: 5.256ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 107: The following signals are missing in the process sensitivity list:
   BYTE_CMPLT, PARITY_OK, BYTE_IN, TELEGRAM_STOP.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <PARITY_FAIL> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <NO_ED> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <KNOWN_T> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <T_END>.
WARNING:Xst:737 - Found 4-bit latch for signal <T_TYPE>.
WARNING:Xst:737 - Found 1-bit latch for signal <SEND_OUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <UNKNOWN_BYTE>.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <T_LENGTH>.
WARNING:Xst:737 - Found 1-bit latch for signal <WORKING>.
WARNING:Xst:737 - Found 7-bit latch for signal <n_SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <n_COUNT>.
    Found 8-bit register for signal <COUNT>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 7-bit register                    : 2
# Latches                          : 7
 1-bit latch                       : 4
 7-bit latch                       : 1
 8-bit latch                       : 1
 4-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      18  out of   1920     0%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:                31  out of   3840     0%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        3  out of      8    37%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BYTE_CMPLT                         | BUFGP                  | 4     |
CLK                                | BUFGP                  | 4     |
PARITY_OK                          | BUFGP                  | 3     |
_n0158(_n01581:O)                  | NONE(*)(n_SV_1)        | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.084ns (Maximum Frequency: 479.846MHz)
   Minimum input arrival time before clock: 6.961ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, automatic determination of correct order of compilation of files in project file ctrl_telegram_check_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 271. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - G:\Profibus\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 284. parse error, unexpected CASE, expecting IF
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 107: The following signals are missing in the process sensitivity list:
   BYTE_CMPLT, PARITY_OK, BYTE_IN, TELEGRAM_STOP.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <PARITY_FAIL> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <NO_ED> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <KNOWN_T> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <T_END>.
WARNING:Xst:737 - Found 4-bit latch for signal <T_TYPE>.
WARNING:Xst:737 - Found 1-bit latch for signal <SEND_OUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <UNKNOWN_BYTE>.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <T_LENGTH>.
WARNING:Xst:737 - Found 1-bit latch for signal <WORKING>.
WARNING:Xst:737 - Found 7-bit latch for signal <n_SV>.
WARNING:Xst:737 - Found 8-bit latch for signal <n_COUNT>.
    Found 8-bit register for signal <COUNT>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 7-bit register                    : 2
# Latches                          : 7
 1-bit latch                       : 4
 7-bit latch                       : 1
 8-bit latch                       : 1
 4-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_5> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_7> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_6> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_0> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_1> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_2> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_3> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1710 - FF/Latch  <T_LENGTH_4> (without init value) is constant in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <n_SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      18  out of   1920     0%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:                31  out of   3840     0%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        3  out of      8    37%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BYTE_CMPLT                         | BUFGP                  | 4     |
CLK                                | BUFGP                  | 4     |
PARITY_OK                          | BUFGP                  | 3     |
_n0158(_n01581:O)                  | NONE(*)(n_SV_1)        | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.084ns (Maximum Frequency: 479.846MHz)
   Minimum input arrival time before clock: 6.961ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
WARNING:Xst:819 - G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 107: The following signals are missing in the process sensitivity list:
   BYTE_CMPLT, PARITY_OK, BYTE_IN, TELEGRAM_STOP.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <SV>.
    Found 8-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 8-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      20  out of   1920     1%  
 Number of Slice Flip Flops:             4  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.376ns (Maximum Frequency: 186.012MHz)
   Minimum input arrival time before clock: 5.957ns
   Maximum output required time after clock: 7.410ns
   Maximum combinational path delay: 11.213ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <SV>.
    Found 8-bit register for signal <SV_M>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
 8-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      20  out of   1920     1%  
 Number of Slice Flip Flops:             4  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.376ns (Maximum Frequency: 186.012MHz)
   Minimum input arrival time before clock: 5.957ns
   Maximum output required time after clock: 7.410ns
   Maximum combinational path delay: 11.213ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_telegram_check.xst
deleting xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file G:\PROFIBUS\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, automatic determination of correct order of compilation of files in project file ctrl_telegram_check_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file G:\PROFIBUS\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:\PROFIBUS\CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 347. parse error, unexpected ELSE, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0085 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <SV>.
    Found 10-bit register for signal <SV>.
    Found 10-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 2
 10-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <4> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_4> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      32  out of   1920     1%  
 Number of Slice Flip Flops:             8  out of   3840     0%  
 Number of 4 input LUTs:                56  out of   3840     1%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.920ns (Maximum Frequency: 168.919MHz)
   Minimum input arrival time before clock: 7.457ns
   Maximum output required time after clock: 7.983ns
   Maximum combinational path delay: 12.620ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 41                                             |
    | Inputs             | 14                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0128 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <SV>.
    Found 10-bit register for signal <SV>.
    Found 10-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 2
 10-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      37  out of   1920     1%  
 Number of Slice Flip Flops:            12  out of   3840     0%  
 Number of 4 input LUTs:                65  out of   3840     1%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.622ns (Maximum Frequency: 131.199MHz)
   Minimum input arrival time before clock: 9.006ns
   Maximum output required time after clock: 8.307ns
   Maximum combinational path delay: 12.546ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 51                                             |
    | Inputs             | 17                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0142 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <SV>.
    Found 10-bit register for signal <SV>.
    Found 10-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 2
 10-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_telegram_check>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_telegram_check>.

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      44  out of   1920     2%  
 Number of Slice Flip Flops:            18  out of   3840     0%  
 Number of 4 input LUTs:                78  out of   3840     2%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.528ns (Maximum Frequency: 132.837MHz)
   Minimum input arrival time before clock: 9.117ns
   Maximum output required time after clock: 8.433ns
   Maximum combinational path delay: 13.355ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 655. parse error, unexpected IF, expecting PIPE or ROW
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 669. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 682. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 699. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 712. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 729. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 742. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 759. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 772. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 787. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 655. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 685. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 715. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 745. = can not have such operands in this context.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 655. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 685. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 715. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 745. = can not have such operands in this context.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd line 108: The following signals are missing in the process sensitivity list:
   ERROR_CTRL.
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <SV>.
    Found 12-bit register for signal <SV>.
    Found 12-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 2
 12-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            26  out of   3840     0%  
 Number of 4 input LUTs:                95  out of   3840     2%  
 Number of bonded IOBs:                 35  out of    173    20%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.362ns (Maximum Frequency: 135.833MHz)
   Minimum input arrival time before clock: 9.147ns
   Maximum output required time after clock: 9.617ns
   Maximum combinational path delay: 13.869ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <SV>.
    Found 12-bit register for signal <SV>.
    Found 12-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 2
 12-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            26  out of   3840     0%  
 Number of 4 input LUTs:                95  out of   3840     2%  
 Number of bonded IOBs:                 35  out of    173    20%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.362ns (Maximum Frequency: 135.833MHz)
   Minimum input arrival time before clock: 9.147ns
   Maximum output required time after clock: 9.617ns
   Maximum combinational path delay: 13.869ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 796. Undefined symbol 'STATE_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 796. STATE_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 796. Undefined symbol 'STATE_n_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 796. STATE_n_SV: Undefined symbol (last report in this block)
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               107  out of   3840     2%  
 Number of bonded IOBs:                 51  out of    173    29%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.894ns (Maximum Frequency: 126.678MHz)
   Minimum input arrival time before clock: 9.471ns
   Maximum output required time after clock: 9.069ns
   Maximum combinational path delay: 13.775ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               107  out of   3840     2%  
 Number of bonded IOBs:                 51  out of    173    29%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.894ns (Maximum Frequency: 126.678MHz)
   Minimum input arrival time before clock: 9.471ns
   Maximum output required time after clock: 9.069ns
   Maximum combinational path delay: 13.775ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      63  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               113  out of   3840     2%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.008ns (Maximum Frequency: 142.694MHz)
   Minimum input arrival time before clock: 8.488ns
   Maximum output required time after clock: 8.962ns
   Maximum combinational path delay: 13.314ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 39                                             |
    | Inputs             | 19                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0078 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 2.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            13  out of   3840     0%  
 Number of 4 input LUTs:                94  out of   3840     2%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.830ns (Maximum Frequency: 146.413MHz)
   Minimum input arrival time before clock: 9.409ns
   Maximum output required time after clock: 8.438ns
   Maximum combinational path delay: 13.713ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0156> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     113  out of   1920     5%  
 Number of Slice Flip Flops:            28  out of   3840     0%  
 Number of 4 input LUTs:               206  out of   3840     5%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.830ns (Maximum Frequency: 84.531MHz)
   Minimum input arrival time before clock: 10.158ns
   Maximum output required time after clock: 11.619ns
   Maximum combinational path delay: 15.028ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     107  out of   1920     5%  
 Number of Slice Flip Flops:            28  out of   3840     0%  
 Number of 4 input LUTs:               195  out of   3840     5%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.024ns (Maximum Frequency: 83.167MHz)
   Minimum input arrival time before clock: 10.795ns
   Maximum output required time after clock: 11.619ns
   Maximum combinational path delay: 14.762ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0145> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     110  out of   1920     5%  
 Number of Slice Flip Flops:            30  out of   3840     0%  
 Number of 4 input LUTs:               202  out of   3840     5%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.030ns (Maximum Frequency: 83.126MHz)
   Minimum input arrival time before clock: 10.577ns
   Maximum output required time after clock: 11.651ns
   Maximum combinational path delay: 14.528ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project

