{
  "module_name": "Kconfig",
  "hash_id": "1e9bb8a7f3c5cad51cf88b04181f76dc97b1896f5e294cdcbbecde6219082654",
  "original_prompt": "Ingested from linux-6.6.14/drivers/fpga/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# FPGA framework configuration\n#\n\nmenuconfig FPGA\n\ttristate \"FPGA Configuration Framework\"\n\thelp\n\t  Say Y here if you want support for configuring FPGAs from the\n\t  kernel.  The FPGA framework adds an FPGA manager class and FPGA\n\t  manager drivers.\n\nif FPGA\n\nconfig FPGA_MGR_SOCFPGA\n\ttristate \"Altera SOCFPGA FPGA Manager\"\n\tdepends on ARCH_INTEL_SOCFPGA || COMPILE_TEST\n\thelp\n\t  FPGA manager driver support for Altera SOCFPGA.\n\nconfig FPGA_MGR_SOCFPGA_A10\n\ttristate \"Altera SoCFPGA Arria10\"\n\tdepends on ARCH_INTEL_SOCFPGA || COMPILE_TEST\n\tselect REGMAP_MMIO\n\thelp\n\t  FPGA manager driver support for Altera Arria10 SoCFPGA.\n\nconfig ALTERA_PR_IP_CORE\n\ttristate \"Altera Partial Reconfiguration IP Core\"\n\thelp\n\t  Core driver support for Altera Partial Reconfiguration IP component\n\nconfig ALTERA_PR_IP_CORE_PLAT\n\ttristate \"Platform support of Altera Partial Reconfiguration IP Core\"\n\tdepends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM\n\thelp\n\t  Platform driver support for Altera Partial Reconfiguration IP\n\t  component\n\nconfig FPGA_MGR_ALTERA_PS_SPI\n\ttristate \"Altera FPGA Passive Serial over SPI\"\n\tdepends on SPI\n\tselect BITREVERSE\n\thelp\n\t  FPGA manager driver support for Altera Arria/Cyclone/Stratix\n\t  using the passive serial interface over SPI.\n\nconfig FPGA_MGR_ALTERA_CVP\n\ttristate \"Altera CvP FPGA Manager\"\n\tdepends on PCI\n\thelp\n\t  FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V,\n\t  Arria 10 and Stratix10 Altera FPGAs using the CvP interface over PCIe.\n\nconfig FPGA_MGR_ZYNQ_FPGA\n\ttristate \"Xilinx Zynq FPGA\"\n\tdepends on ARCH_ZYNQ || COMPILE_TEST\n\thelp\n\t  FPGA manager driver support for Xilinx Zynq FPGAs.\n\nconfig FPGA_MGR_STRATIX10_SOC\n\ttristate \"Intel Stratix10 SoC FPGA Manager\"\n\tdepends on (ARCH_INTEL_SOCFPGA && INTEL_STRATIX10_SERVICE)\n\thelp\n\t  FPGA manager driver support for the Intel Stratix10 SoC.\n\nconfig FPGA_MGR_XILINX_SPI\n\ttristate \"Xilinx Configuration over Slave Serial (SPI)\"\n\tdepends on SPI\n\thelp\n\t  FPGA manager driver support for Xilinx FPGA configuration\n\t  over slave serial interface.\n\nconfig FPGA_MGR_ICE40_SPI\n\ttristate \"Lattice iCE40 SPI\"\n\tdepends on OF && SPI\n\thelp\n\t  FPGA manager driver support for Lattice iCE40 FPGAs over SPI.\n\nconfig FPGA_MGR_MACHXO2_SPI\n\ttristate \"Lattice MachXO2 SPI\"\n\tdepends on SPI\n\thelp\n\t  FPGA manager driver support for Lattice MachXO2 configuration\n\t  over slave SPI interface.\n\nconfig FPGA_MGR_TS73XX\n\ttristate \"Technologic Systems TS-73xx SBC FPGA Manager\"\n\tdepends on ARCH_EP93XX && MACH_TS72XX\n\thelp\n\t  FPGA manager driver support for the Altera Cyclone II FPGA\n\t  present on the TS-73xx SBC boards.\n\nconfig FPGA_BRIDGE\n\ttristate \"FPGA Bridge Framework\"\n\thelp\n\t  Say Y here if you want to support bridges connected between host\n\t  processors and FPGAs or between FPGAs.\n\nconfig SOCFPGA_FPGA_BRIDGE\n\ttristate \"Altera SoCFPGA FPGA Bridges\"\n\tdepends on ARCH_INTEL_SOCFPGA && FPGA_BRIDGE\n\thelp\n\t  Say Y to enable drivers for FPGA bridges for Altera SOCFPGA\n\t  devices.\n\nconfig ALTERA_FREEZE_BRIDGE\n\ttristate \"Altera FPGA Freeze Bridge\"\n\tdepends on FPGA_BRIDGE && HAS_IOMEM\n\thelp\n\t  Say Y to enable drivers for Altera FPGA Freeze bridges.  A\n\t  freeze bridge is a bridge that exists in the FPGA fabric to\n\t  isolate one region of the FPGA from the busses while that\n\t  region is being reprogrammed.\n\nconfig XILINX_PR_DECOUPLER\n\ttristate \"Xilinx LogiCORE PR Decoupler\"\n\tdepends on FPGA_BRIDGE\n\tdepends on HAS_IOMEM\n\thelp\n\t  Say Y to enable drivers for Xilinx LogiCORE PR Decoupler\n\t  or Xilinx Dynamic Function eXchange AIX Shutdown Manager.\n\t  The PR Decoupler exists in the FPGA fabric to isolate one\n\t  region of the FPGA from the busses while that region is\n\t  being reprogrammed during partial reconfig.\n\t  The Dynamic Function eXchange AXI shutdown manager prevents\n\t  AXI traffic from passing through the bridge. The controller\n\t  safely handles AXI4MM and AXI4-Lite interfaces on a\n\t  Reconfigurable Partition when it is undergoing dynamic\n\t  reconfiguration, preventing the system deadlock that can\n\t  occur if AXI transactions are interrupted by DFX.\n\nconfig FPGA_REGION\n\ttristate \"FPGA Region\"\n\tdepends on FPGA_BRIDGE\n\thelp\n\t  FPGA Region common code.  An FPGA Region controls an FPGA Manager\n\t  and the FPGA Bridges associated with either a reconfigurable\n\t  region of an FPGA or a whole FPGA.\n\nconfig OF_FPGA_REGION\n\ttristate \"FPGA Region Device Tree Overlay Support\"\n\tdepends on OF && FPGA_REGION\n\thelp\n\t  Support for loading FPGA images by applying a Device Tree\n\t  overlay.\n\nconfig FPGA_DFL\n\ttristate \"FPGA Device Feature List (DFL) support\"\n\tselect FPGA_BRIDGE\n\tselect FPGA_REGION\n\tdepends on HAS_IOMEM\n\thelp\n\t  Device Feature List (DFL) defines a feature list structure that\n\t  creates a linked list of feature headers within the MMIO space\n\t  to provide an extensible way of adding features for FPGA.\n\t  Driver can walk through the feature headers to enumerate feature\n\t  devices (e.g. FPGA Management Engine, Port and Accelerator\n\t  Function Unit) and their private features for target FPGA devices.\n\n\t  Select this option to enable common support for Field-Programmable\n\t  Gate Array (FPGA) solutions which implement Device Feature List.\n\t  It provides enumeration APIs and feature device infrastructure.\n\nconfig FPGA_DFL_FME\n\ttristate \"FPGA DFL FME Driver\"\n\tdepends on FPGA_DFL && HWMON && PERF_EVENTS\n\thelp\n\t  The FPGA Management Engine (FME) is a feature device implemented\n\t  under Device Feature List (DFL) framework. Select this option to\n\t  enable the platform device driver for FME which implements all\n\t  FPGA platform level management features. There shall be one FME\n\t  per DFL based FPGA device.\n\nconfig FPGA_DFL_FME_MGR\n\ttristate \"FPGA DFL FME Manager Driver\"\n\tdepends on FPGA_DFL_FME && HAS_IOMEM\n\thelp\n\t  Say Y to enable FPGA Manager driver for FPGA Management Engine.\n\nconfig FPGA_DFL_FME_BRIDGE\n\ttristate \"FPGA DFL FME Bridge Driver\"\n\tdepends on FPGA_DFL_FME && HAS_IOMEM\n\thelp\n\t  Say Y to enable FPGA Bridge driver for FPGA Management Engine.\n\nconfig FPGA_DFL_FME_REGION\n\ttristate \"FPGA DFL FME Region Driver\"\n\tdepends on FPGA_DFL_FME && HAS_IOMEM\n\thelp\n\t  Say Y to enable FPGA Region driver for FPGA Management Engine.\n\nconfig FPGA_DFL_AFU\n\ttristate \"FPGA DFL AFU Driver\"\n\tdepends on FPGA_DFL\n\thelp\n\t  This is the driver for FPGA Accelerated Function Unit (AFU) which\n\t  implements AFU and Port management features. A User AFU connects\n\t  to the FPGA infrastructure via a Port. There may be more than one\n\t  Port/AFU per DFL based FPGA device.\n\nconfig FPGA_DFL_NIOS_INTEL_PAC_N3000\n\ttristate \"FPGA DFL NIOS Driver for Intel PAC N3000\"\n\tdepends on FPGA_DFL\n\tselect REGMAP\n\thelp\n\t  This is the driver for the N3000 Nios private feature on Intel\n\t  PAC (Programmable Acceleration Card) N3000. It communicates\n\t  with the embedded Nios processor to configure the retimers on\n\t  the card. It also instantiates the SPI master (spi-altera) for\n\t  the card's BMC (Board Management Controller).\n\nconfig FPGA_DFL_PCI\n\ttristate \"FPGA DFL PCIe Device Driver\"\n\tdepends on PCI && FPGA_DFL\n\thelp\n\t  Select this option to enable PCIe driver for PCIe-based\n\t  Field-Programmable Gate Array (FPGA) solutions which implement\n\t  the Device Feature List (DFL). This driver provides interfaces\n\t  for userspace applications to configure, enumerate, open and access\n\t  FPGA accelerators on the FPGA DFL devices, enables system level\n\t  management functions such as FPGA partial reconfiguration, power\n\t  management and virtualization with DFL framework and DFL feature\n\t  device drivers.\n\n\t  To compile this as a module, choose M here.\n\nconfig FPGA_MGR_ZYNQMP_FPGA\n\ttristate \"Xilinx ZynqMP FPGA\"\n\tdepends on ZYNQMP_FIRMWARE || (!ZYNQMP_FIRMWARE && COMPILE_TEST)\n\thelp\n\t  FPGA manager driver support for Xilinx ZynqMP FPGAs.\n\t  This driver uses the processor configuration port(PCAP)\n\t  to configure the programmable logic(PL) through PS\n\t  on ZynqMP SoC.\n\nconfig FPGA_MGR_VERSAL_FPGA\n\ttristate \"Xilinx Versal FPGA\"\n\tdepends on ARCH_ZYNQMP || COMPILE_TEST\n\thelp\n\t  Select this option to enable FPGA manager driver support for\n\t  Xilinx Versal SoC. This driver uses the firmware interface to\n\t  configure the programmable logic(PL).\n\n\t  To compile this as a module, choose M here.\n\nconfig FPGA_M10_BMC_SEC_UPDATE\n\ttristate \"Intel MAX10 BMC Secure Update driver\"\n\tdepends on MFD_INTEL_M10_BMC_CORE\n\tselect FW_LOADER\n\tselect FW_UPLOAD\n\thelp\n\t  Secure update support for the Intel MAX10 board management\n\t  controller.\n\n\t  This is a subdriver of the Intel MAX10 board management controller\n\t  (BMC) and provides support for secure updates for the BMC image,\n\t  the FPGA image, the Root Entry Hashes, etc.\n\nconfig FPGA_MGR_MICROCHIP_SPI\n\ttristate \"Microchip Polarfire SPI FPGA manager\"\n\tdepends on SPI\n\thelp\n\t  FPGA manager driver support for Microchip Polarfire FPGAs\n\t  programming over slave SPI interface with .dat formatted\n\t  bitstream image.\n\nconfig FPGA_MGR_LATTICE_SYSCONFIG\n\ttristate\n\nconfig FPGA_MGR_LATTICE_SYSCONFIG_SPI\n\ttristate \"Lattice sysCONFIG SPI FPGA manager\"\n\tdepends on SPI\n\tselect FPGA_MGR_LATTICE_SYSCONFIG\n\thelp\n\t  FPGA manager driver support for Lattice FPGAs programming over slave\n\t  SPI sysCONFIG interface.\n\nsource \"drivers/fpga/tests/Kconfig\"\n\nendif # FPGA\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}