#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c747100 .scope module, "TestBench" "TestBench" 2 1;
 .timescale 0 0;
v0x14c75d0e0_0 .var "clk", 0 0;
v0x14c75d170_0 .var "reset", 0 0;
S_0x14c7405c0 .scope module, "dut" "TopModule" 2 6, 3 1 0, S_0x14c747100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x14c71d370 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x14c75d210 .functor AND 1, v0x14c757090_0, L_0x14c75e9f0, C4<1>, C4<1>;
L_0x14c75dde0 .functor BUFZ 1, v0x14c7574c0_0, C4<0>, C4<0>, C4<0>;
L_0x14c75de50 .functor BUFZ 5, L_0x14c75d7e0, C4<00000>, C4<00000>, C4<00000>;
L_0x14c75df00 .functor BUFZ 5, L_0x14c75d8b0, C4<00000>, C4<00000>, C4<00000>;
L_0x14c75f170 .functor BUFZ 32, v0x14c75a2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14c75aa30_0 .net "ALUSrc", 0 0, v0x14c756ff0_0;  1 drivers
v0x14c75aaf0_0 .net "Branch", 0 0, v0x14c757090_0;  1 drivers
v0x14c75ab80_0 .net "Jal", 0 0, v0x14c757130_0;  1 drivers
v0x14c75ac30_0 .net "Jump", 0 0, v0x14c7571c0_0;  1 drivers
v0x14c75ace0_0 .net "MemRead", 0 0, v0x14c757250_0;  1 drivers
v0x14c75adf0_0 .net "MemToReg", 0 0, v0x14c7572e0_0;  1 drivers
v0x14c75ae80_0 .net "MemWrite", 0 0, v0x14c757380_0;  1 drivers
v0x14c75af50_0 .net "RegDst", 0 0, v0x14c757420_0;  1 drivers
v0x14c75afe0_0 .net "RegWrite", 0 0, v0x14c7574c0_0;  1 drivers
v0x14c75b0f0_0 .net *"_ivl_1", 0 0, L_0x14c75d210;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14c75b180_0 .net/2u *"_ivl_2", 4 0, L_0x150078010;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14c75b210_0 .net/2u *"_ivl_32", 4 0, L_0x1500780a0;  1 drivers
v0x14c75b2a0_0 .net *"_ivl_34", 4 0, L_0x14c75dff0;  1 drivers
v0x14c75b330_0 .net *"_ivl_39", 0 0, L_0x14c75e2d0;  1 drivers
v0x14c75b3c0_0 .net *"_ivl_4", 4 0, L_0x14c75d340;  1 drivers
v0x14c75b450_0 .net *"_ivl_40", 15 0, L_0x14c75e420;  1 drivers
v0x14c75b4f0_0 .net *"_ivl_42", 31 0, L_0x14c75e5d0;  1 drivers
v0x14c75b6a0_0 .net *"_ivl_48", 31 0, L_0x14c75ec80;  1 drivers
L_0x150078130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c75b750_0 .net *"_ivl_51", 26 0, L_0x150078130;  1 drivers
L_0x150078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14c75b800_0 .net/2u *"_ivl_52", 31 0, L_0x150078178;  1 drivers
v0x14c75b8b0_0 .net *"_ivl_54", 31 0, L_0x14c75ed20;  1 drivers
v0x14c75b960_0 .net *"_ivl_56", 31 0, L_0x14c75ef00;  1 drivers
v0x14c75ba10_0 .net *"_ivl_6", 4 0, L_0x14c75d440;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14c75bac0_0 .net/2u *"_ivl_64", 4 0, L_0x1500781c0;  1 drivers
v0x14c75bb70_0 .net *"_ivl_66", 4 0, L_0x14c75f340;  1 drivers
v0x14c75bc20_0 .net/s "branch_offset", 4 0, L_0x14c75f220;  1 drivers
v0x14c75bcd0_0 .net "branch_target", 4 0, L_0x14c75f500;  1 drivers
v0x14c75bd80_0 .net "clk", 0 0, v0x14c75d0e0_0;  1 drivers
v0x14c75be10_0 .net "currentAddress", 4 0, v0x14c7598f0_0;  1 drivers
v0x14c75beb0_0 .net "funct", 5 0, L_0x14c75da70;  1 drivers
v0x14c75bf50_0 .net "immediate", 15 0, L_0x14c75dc40;  1 drivers
v0x14c75bff0_0 .net "instruction", 31 0, v0x14c759370_0;  1 drivers
v0x14c75c0b0_0 .net "jump_target", 4 0, L_0x14c75f5a0;  1 drivers
v0x14c75b590_0 .net "memoryAddress", 4 0, L_0x14c75eb10;  1 drivers
v0x14c75c340_0 .net "nextAddress", 4 0, L_0x14c75d560;  1 drivers
v0x14c75c3d0_0 .net "opcode", 5 0, L_0x14c75d700;  1 drivers
v0x14c75c4a0_0 .net "rd", 4 0, L_0x14c75d9d0;  1 drivers
v0x14c75c540_0 .net/s "readAddressFirst", 4 0, L_0x14c75de50;  1 drivers
v0x14c75c5e0_0 .net/s "readAddressSecond", 4 0, L_0x14c75df00;  1 drivers
L_0x150078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14c75c690_0 .net "readInstruction", 0 0, L_0x150078058;  1 drivers
v0x14c75c740_0 .net/s "readValue", 31 0, v0x14c758780_0;  1 drivers
v0x14c75c7f0_0 .net/s "readValueFirst", 31 0, v0x14c75a250_0;  1 drivers
v0x14c75c8c0_0 .net/s "readValueSecond", 31 0, v0x14c75a2e0_0;  1 drivers
v0x14c75c950_0 .net "reset", 0 0, v0x14c75d170_0;  1 drivers
v0x14c75ca20_0 .net/s "result", 31 0, v0x14c7568c0_0;  1 drivers
v0x14c75cab0_0 .net "rs", 4 0, L_0x14c75d7e0;  1 drivers
v0x14c75cb50_0 .net "rt", 4 0, L_0x14c75d8b0;  1 drivers
v0x14c75cc00_0 .net/s "secondOperand", 31 0, L_0x14c75e8d0;  1 drivers
v0x14c75ccc0_0 .net "shamt", 4 0, L_0x14c75db50;  1 drivers
v0x14c75cd60_0 .net/s "writeData", 31 0, L_0x14c75f020;  1 drivers
v0x14c75ce20_0 .net "writeEnable", 0 0, L_0x14c75dde0;  1 drivers
v0x14c75ced0_0 .net/s "writeRegister", 4 0, L_0x14c75e130;  1 drivers
v0x14c75cf80_0 .net/s "writeValue", 31 0, L_0x14c75f170;  1 drivers
v0x14c75d030_0 .net "zeroFlag", 0 0, L_0x14c75e9f0;  1 drivers
L_0x14c75d340 .arith/sum 5, v0x14c7598f0_0, L_0x150078010;
L_0x14c75d440 .functor MUXZ 5, L_0x14c75d340, L_0x14c75f500, L_0x14c75d210, C4<>;
L_0x14c75d560 .functor MUXZ 5, L_0x14c75d440, L_0x14c75f5a0, v0x14c7571c0_0, C4<>;
L_0x14c75d700 .part v0x14c759370_0, 26, 6;
L_0x14c75d7e0 .part v0x14c759370_0, 21, 5;
L_0x14c75d8b0 .part v0x14c759370_0, 16, 5;
L_0x14c75d9d0 .part v0x14c759370_0, 11, 5;
L_0x14c75da70 .part v0x14c759370_0, 0, 6;
L_0x14c75db50 .part v0x14c759370_0, 6, 5;
L_0x14c75dc40 .part v0x14c759370_0, 0, 16;
L_0x14c75dff0 .functor MUXZ 5, L_0x14c75d8b0, L_0x14c75d9d0, v0x14c757420_0, C4<>;
L_0x14c75e130 .functor MUXZ 5, L_0x14c75dff0, L_0x1500780a0, v0x14c757130_0, C4<>;
L_0x14c75e2d0 .part L_0x14c75dc40, 15, 1;
LS_0x14c75e420_0_0 .concat [ 1 1 1 1], L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0;
LS_0x14c75e420_0_4 .concat [ 1 1 1 1], L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0;
LS_0x14c75e420_0_8 .concat [ 1 1 1 1], L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0;
LS_0x14c75e420_0_12 .concat [ 1 1 1 1], L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0, L_0x14c75e2d0;
L_0x14c75e420 .concat [ 4 4 4 4], LS_0x14c75e420_0_0, LS_0x14c75e420_0_4, LS_0x14c75e420_0_8, LS_0x14c75e420_0_12;
L_0x14c75e5d0 .concat [ 16 16 0 0], L_0x14c75dc40, L_0x14c75e420;
L_0x14c75e8d0 .functor MUXZ 32, v0x14c75a2e0_0, L_0x14c75e5d0, v0x14c756ff0_0, C4<>;
L_0x14c75eb10 .part v0x14c7568c0_0, 0, 5;
L_0x14c75ec80 .concat [ 5 27 0 0], v0x14c7598f0_0, L_0x150078130;
L_0x14c75ed20 .arith/sum 32, L_0x14c75ec80, L_0x150078178;
L_0x14c75ef00 .functor MUXZ 32, v0x14c7568c0_0, v0x14c758780_0, v0x14c7572e0_0, C4<>;
L_0x14c75f020 .functor MUXZ 32, L_0x14c75ef00, L_0x14c75ed20, v0x14c757130_0, C4<>;
L_0x14c75f220 .part L_0x14c75dc40, 0, 5;
L_0x14c75f340 .arith/sum 5, v0x14c7598f0_0, L_0x1500781c0;
L_0x14c75f500 .arith/sum 5, L_0x14c75f340, L_0x14c75f220;
L_0x14c75f5a0 .part v0x14c759370_0, 0, 5;
S_0x14c7210e0 .scope module, "alu_instance" "AluControl" 3 97, 4 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "firstOperand";
    .port_info 2 /INPUT 32 "secondOperand";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zeroFlag";
P_0x14c725420 .param/l "REGSIZE" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x14c725460 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14c7070e0_0 .net/2s *"_ivl_0", 31 0, L_0x1500780e8;  1 drivers
v0x14c756700_0 .net/s "firstOperand", 31 0, v0x14c75a250_0;  alias, 1 drivers
v0x14c7567a0_0 .net "funct", 5 0, L_0x14c75da70;  alias, 1 drivers
v0x14c756830_0 .net "opcode", 5 0, L_0x14c75d700;  alias, 1 drivers
v0x14c7568c0_0 .var/s "result", 31 0;
v0x14c756990_0 .net/s "secondOperand", 31 0, L_0x14c75e8d0;  alias, 1 drivers
v0x14c756a40_0 .net "zeroFlag", 0 0, L_0x14c75e9f0;  alias, 1 drivers
E_0x14c723440 .event anyedge, v0x14c756830_0, v0x14c7567a0_0, v0x14c756700_0, v0x14c756990_0;
L_0x14c75e9f0 .cmp/eq 32, v0x14c7568c0_0, L_0x1500780e8;
S_0x14c756b70 .scope module, "control_instance" "Control" 3 46, 5 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jal";
P_0x14c756d30 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x14c756ff0_0 .var "ALUSrc", 0 0;
v0x14c757090_0 .var "Branch", 0 0;
v0x14c757130_0 .var "Jal", 0 0;
v0x14c7571c0_0 .var "Jump", 0 0;
v0x14c757250_0 .var "MemRead", 0 0;
v0x14c7572e0_0 .var "MemToReg", 0 0;
v0x14c757380_0 .var "MemWrite", 0 0;
v0x14c757420_0 .var "RegDst", 0 0;
v0x14c7574c0_0 .var "RegWrite", 0 0;
v0x14c7575d0_0 .net "clk", 0 0, v0x14c75d0e0_0;  alias, 1 drivers
v0x14c757660_0 .net "opcode", 5 0, L_0x14c75d700;  alias, 1 drivers
v0x14c757720_0 .net "reset", 0 0, v0x14c75d170_0;  alias, 1 drivers
E_0x14c756fb0 .event anyedge, v0x14c757720_0, v0x14c756830_0;
S_0x14c757890 .scope module, "dm_instance" "DataMemory" 3 121, 6 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 5 "memoryAddress";
    .port_info 4 /INPUT 32 "writeValue";
    .port_info 5 /OUTPUT 32 "readValue";
P_0x14c756e30 .param/l "REGSIZE" 0 6 2, +C4<00000000000000000000000000100000>;
v0x14c757e90_0 .net "clk", 0 0, v0x14c75d0e0_0;  alias, 1 drivers
v0x14c757f50 .array "hasValue", 31 0, 0 0;
v0x14c758250 .array "memory", 31 0, 31 0;
v0x14c758600_0 .net "memoryAddress", 4 0, L_0x14c75eb10;  alias, 1 drivers
v0x14c7586b0_0 .net "read", 0 0, v0x14c757250_0;  alias, 1 drivers
v0x14c758780_0 .var "readValue", 31 0;
v0x14c758820_0 .net "write", 0 0, v0x14c757380_0;  alias, 1 drivers
v0x14c7588d0_0 .net "writeValue", 31 0, L_0x14c75f170;  alias, 1 drivers
E_0x14c757bf0 .event posedge, v0x14c7575d0_0;
v0x14c757f50_0 .array/port v0x14c757f50, 0;
v0x14c757f50_1 .array/port v0x14c757f50, 1;
E_0x14c757c40/0 .event anyedge, v0x14c757250_0, v0x14c758600_0, v0x14c757f50_0, v0x14c757f50_1;
v0x14c757f50_2 .array/port v0x14c757f50, 2;
v0x14c757f50_3 .array/port v0x14c757f50, 3;
v0x14c757f50_4 .array/port v0x14c757f50, 4;
v0x14c757f50_5 .array/port v0x14c757f50, 5;
E_0x14c757c40/1 .event anyedge, v0x14c757f50_2, v0x14c757f50_3, v0x14c757f50_4, v0x14c757f50_5;
v0x14c757f50_6 .array/port v0x14c757f50, 6;
v0x14c757f50_7 .array/port v0x14c757f50, 7;
v0x14c757f50_8 .array/port v0x14c757f50, 8;
v0x14c757f50_9 .array/port v0x14c757f50, 9;
E_0x14c757c40/2 .event anyedge, v0x14c757f50_6, v0x14c757f50_7, v0x14c757f50_8, v0x14c757f50_9;
v0x14c757f50_10 .array/port v0x14c757f50, 10;
v0x14c757f50_11 .array/port v0x14c757f50, 11;
v0x14c757f50_12 .array/port v0x14c757f50, 12;
v0x14c757f50_13 .array/port v0x14c757f50, 13;
E_0x14c757c40/3 .event anyedge, v0x14c757f50_10, v0x14c757f50_11, v0x14c757f50_12, v0x14c757f50_13;
v0x14c757f50_14 .array/port v0x14c757f50, 14;
v0x14c757f50_15 .array/port v0x14c757f50, 15;
v0x14c757f50_16 .array/port v0x14c757f50, 16;
v0x14c757f50_17 .array/port v0x14c757f50, 17;
E_0x14c757c40/4 .event anyedge, v0x14c757f50_14, v0x14c757f50_15, v0x14c757f50_16, v0x14c757f50_17;
v0x14c757f50_18 .array/port v0x14c757f50, 18;
v0x14c757f50_19 .array/port v0x14c757f50, 19;
v0x14c757f50_20 .array/port v0x14c757f50, 20;
v0x14c757f50_21 .array/port v0x14c757f50, 21;
E_0x14c757c40/5 .event anyedge, v0x14c757f50_18, v0x14c757f50_19, v0x14c757f50_20, v0x14c757f50_21;
v0x14c757f50_22 .array/port v0x14c757f50, 22;
v0x14c757f50_23 .array/port v0x14c757f50, 23;
v0x14c757f50_24 .array/port v0x14c757f50, 24;
v0x14c757f50_25 .array/port v0x14c757f50, 25;
E_0x14c757c40/6 .event anyedge, v0x14c757f50_22, v0x14c757f50_23, v0x14c757f50_24, v0x14c757f50_25;
v0x14c757f50_26 .array/port v0x14c757f50, 26;
v0x14c757f50_27 .array/port v0x14c757f50, 27;
v0x14c757f50_28 .array/port v0x14c757f50, 28;
v0x14c757f50_29 .array/port v0x14c757f50, 29;
E_0x14c757c40/7 .event anyedge, v0x14c757f50_26, v0x14c757f50_27, v0x14c757f50_28, v0x14c757f50_29;
v0x14c757f50_30 .array/port v0x14c757f50, 30;
v0x14c757f50_31 .array/port v0x14c757f50, 31;
v0x14c758250_0 .array/port v0x14c758250, 0;
v0x14c758250_1 .array/port v0x14c758250, 1;
E_0x14c757c40/8 .event anyedge, v0x14c757f50_30, v0x14c757f50_31, v0x14c758250_0, v0x14c758250_1;
v0x14c758250_2 .array/port v0x14c758250, 2;
v0x14c758250_3 .array/port v0x14c758250, 3;
v0x14c758250_4 .array/port v0x14c758250, 4;
v0x14c758250_5 .array/port v0x14c758250, 5;
E_0x14c757c40/9 .event anyedge, v0x14c758250_2, v0x14c758250_3, v0x14c758250_4, v0x14c758250_5;
v0x14c758250_6 .array/port v0x14c758250, 6;
v0x14c758250_7 .array/port v0x14c758250, 7;
v0x14c758250_8 .array/port v0x14c758250, 8;
v0x14c758250_9 .array/port v0x14c758250, 9;
E_0x14c757c40/10 .event anyedge, v0x14c758250_6, v0x14c758250_7, v0x14c758250_8, v0x14c758250_9;
v0x14c758250_10 .array/port v0x14c758250, 10;
v0x14c758250_11 .array/port v0x14c758250, 11;
v0x14c758250_12 .array/port v0x14c758250, 12;
v0x14c758250_13 .array/port v0x14c758250, 13;
E_0x14c757c40/11 .event anyedge, v0x14c758250_10, v0x14c758250_11, v0x14c758250_12, v0x14c758250_13;
v0x14c758250_14 .array/port v0x14c758250, 14;
v0x14c758250_15 .array/port v0x14c758250, 15;
v0x14c758250_16 .array/port v0x14c758250, 16;
v0x14c758250_17 .array/port v0x14c758250, 17;
E_0x14c757c40/12 .event anyedge, v0x14c758250_14, v0x14c758250_15, v0x14c758250_16, v0x14c758250_17;
v0x14c758250_18 .array/port v0x14c758250, 18;
v0x14c758250_19 .array/port v0x14c758250, 19;
v0x14c758250_20 .array/port v0x14c758250, 20;
v0x14c758250_21 .array/port v0x14c758250, 21;
E_0x14c757c40/13 .event anyedge, v0x14c758250_18, v0x14c758250_19, v0x14c758250_20, v0x14c758250_21;
v0x14c758250_22 .array/port v0x14c758250, 22;
v0x14c758250_23 .array/port v0x14c758250, 23;
v0x14c758250_24 .array/port v0x14c758250, 24;
v0x14c758250_25 .array/port v0x14c758250, 25;
E_0x14c757c40/14 .event anyedge, v0x14c758250_22, v0x14c758250_23, v0x14c758250_24, v0x14c758250_25;
v0x14c758250_26 .array/port v0x14c758250, 26;
v0x14c758250_27 .array/port v0x14c758250, 27;
v0x14c758250_28 .array/port v0x14c758250, 28;
v0x14c758250_29 .array/port v0x14c758250, 29;
E_0x14c757c40/15 .event anyedge, v0x14c758250_26, v0x14c758250_27, v0x14c758250_28, v0x14c758250_29;
v0x14c758250_30 .array/port v0x14c758250, 30;
v0x14c758250_31 .array/port v0x14c758250, 31;
E_0x14c757c40/16 .event anyedge, v0x14c758250_30, v0x14c758250_31;
E_0x14c757c40 .event/or E_0x14c757c40/0, E_0x14c757c40/1, E_0x14c757c40/2, E_0x14c757c40/3, E_0x14c757c40/4, E_0x14c757c40/5, E_0x14c757c40/6, E_0x14c757c40/7, E_0x14c757c40/8, E_0x14c757c40/9, E_0x14c757c40/10, E_0x14c757c40/11, E_0x14c757c40/12, E_0x14c757c40/13, E_0x14c757c40/14, E_0x14c757c40/15, E_0x14c757c40/16;
S_0x14c758a00 .scope module, "mem_instance" "InstructionMemory" 3 24, 7 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "currentAddress";
    .port_info 1 /INPUT 1 "readInstruction";
    .port_info 2 /OUTPUT 32 "instruction";
P_0x14c758bc0 .param/l "InstructionCount" 0 7 3, +C4<00000000000000000000000000100000>;
P_0x14c758c00 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x14c758f20 .array "InstructionMemory", 31 0, 31 0;
v0x14c7592d0_0 .net "currentAddress", 4 0, v0x14c7598f0_0;  alias, 1 drivers
v0x14c759370_0 .var "instruction", 31 0;
v0x14c759400_0 .net "readInstruction", 0 0, L_0x150078058;  alias, 1 drivers
v0x14c758f20_0 .array/port v0x14c758f20, 0;
v0x14c758f20_1 .array/port v0x14c758f20, 1;
E_0x14c758dd0/0 .event anyedge, v0x14c759400_0, v0x14c7592d0_0, v0x14c758f20_0, v0x14c758f20_1;
v0x14c758f20_2 .array/port v0x14c758f20, 2;
v0x14c758f20_3 .array/port v0x14c758f20, 3;
v0x14c758f20_4 .array/port v0x14c758f20, 4;
v0x14c758f20_5 .array/port v0x14c758f20, 5;
E_0x14c758dd0/1 .event anyedge, v0x14c758f20_2, v0x14c758f20_3, v0x14c758f20_4, v0x14c758f20_5;
v0x14c758f20_6 .array/port v0x14c758f20, 6;
v0x14c758f20_7 .array/port v0x14c758f20, 7;
v0x14c758f20_8 .array/port v0x14c758f20, 8;
v0x14c758f20_9 .array/port v0x14c758f20, 9;
E_0x14c758dd0/2 .event anyedge, v0x14c758f20_6, v0x14c758f20_7, v0x14c758f20_8, v0x14c758f20_9;
v0x14c758f20_10 .array/port v0x14c758f20, 10;
v0x14c758f20_11 .array/port v0x14c758f20, 11;
v0x14c758f20_12 .array/port v0x14c758f20, 12;
v0x14c758f20_13 .array/port v0x14c758f20, 13;
E_0x14c758dd0/3 .event anyedge, v0x14c758f20_10, v0x14c758f20_11, v0x14c758f20_12, v0x14c758f20_13;
v0x14c758f20_14 .array/port v0x14c758f20, 14;
v0x14c758f20_15 .array/port v0x14c758f20, 15;
v0x14c758f20_16 .array/port v0x14c758f20, 16;
v0x14c758f20_17 .array/port v0x14c758f20, 17;
E_0x14c758dd0/4 .event anyedge, v0x14c758f20_14, v0x14c758f20_15, v0x14c758f20_16, v0x14c758f20_17;
v0x14c758f20_18 .array/port v0x14c758f20, 18;
v0x14c758f20_19 .array/port v0x14c758f20, 19;
v0x14c758f20_20 .array/port v0x14c758f20, 20;
v0x14c758f20_21 .array/port v0x14c758f20, 21;
E_0x14c758dd0/5 .event anyedge, v0x14c758f20_18, v0x14c758f20_19, v0x14c758f20_20, v0x14c758f20_21;
v0x14c758f20_22 .array/port v0x14c758f20, 22;
v0x14c758f20_23 .array/port v0x14c758f20, 23;
v0x14c758f20_24 .array/port v0x14c758f20, 24;
v0x14c758f20_25 .array/port v0x14c758f20, 25;
E_0x14c758dd0/6 .event anyedge, v0x14c758f20_22, v0x14c758f20_23, v0x14c758f20_24, v0x14c758f20_25;
v0x14c758f20_26 .array/port v0x14c758f20, 26;
v0x14c758f20_27 .array/port v0x14c758f20, 27;
v0x14c758f20_28 .array/port v0x14c758f20, 28;
v0x14c758f20_29 .array/port v0x14c758f20, 29;
E_0x14c758dd0/7 .event anyedge, v0x14c758f20_26, v0x14c758f20_27, v0x14c758f20_28, v0x14c758f20_29;
v0x14c758f20_30 .array/port v0x14c758f20, 30;
v0x14c758f20_31 .array/port v0x14c758f20, 31;
E_0x14c758dd0/8 .event anyedge, v0x14c758f20_30, v0x14c758f20_31;
E_0x14c758dd0 .event/or E_0x14c758dd0/0, E_0x14c758dd0/1, E_0x14c758dd0/2, E_0x14c758dd0/3, E_0x14c758dd0/4, E_0x14c758dd0/5, E_0x14c758dd0/6, E_0x14c758dd0/7, E_0x14c758dd0/8;
S_0x14c7594b0 .scope module, "pc_instance" "ProgramCounter" 3 11, 8 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "nextAddress";
    .port_info 3 /OUTPUT 5 "currentAddress";
P_0x14c7596b0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000000101>;
v0x14c759810_0 .net "clk", 0 0, v0x14c75d0e0_0;  alias, 1 drivers
v0x14c7598f0_0 .var "currentAddress", 4 0;
v0x14c759980_0 .net "nextAddress", 4 0, L_0x14c75d560;  alias, 1 drivers
v0x14c759a10_0 .net "reset", 0 0, v0x14c75d170_0;  alias, 1 drivers
S_0x14c759ac0 .scope module, "reg_instance" "RegisterFile" 3 74, 9 1 0, S_0x14c7405c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 32 "writeValue";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 5 "readAddressFirst";
    .port_info 5 /INPUT 5 "readAddressSecond";
    .port_info 6 /OUTPUT 32 "readValueFirst";
    .port_info 7 /OUTPUT 32 "readValueSecond";
P_0x14c759c80 .param/l "REGSIZE" 0 9 3, +C4<00000000000000000000000000000101>;
P_0x14c759cc0 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0x14c75a080_0 .net "clk", 0 0, v0x14c75d0e0_0;  alias, 1 drivers
v0x14c75a120_0 .net "readAddressFirst", 4 0, L_0x14c75de50;  alias, 1 drivers
v0x14c75a1c0_0 .net "readAddressSecond", 4 0, L_0x14c75df00;  alias, 1 drivers
v0x14c75a250_0 .var "readValueFirst", 31 0;
v0x14c75a2e0_0 .var "readValueSecond", 31 0;
v0x14c75a3b0 .array "registerFile", 31 0, 31 0;
v0x14c75a750_0 .net "writeAddress", 4 0, L_0x14c75e130;  alias, 1 drivers
v0x14c75a800_0 .net "writeEnable", 0 0, L_0x14c75dde0;  alias, 1 drivers
v0x14c75a8a0_0 .net "writeValue", 31 0, L_0x14c75f020;  alias, 1 drivers
v0x14c75a3b0_0 .array/port v0x14c75a3b0, 0;
v0x14c75a3b0_1 .array/port v0x14c75a3b0, 1;
v0x14c75a3b0_2 .array/port v0x14c75a3b0, 2;
E_0x14c759f20/0 .event anyedge, v0x14c75a120_0, v0x14c75a3b0_0, v0x14c75a3b0_1, v0x14c75a3b0_2;
v0x14c75a3b0_3 .array/port v0x14c75a3b0, 3;
v0x14c75a3b0_4 .array/port v0x14c75a3b0, 4;
v0x14c75a3b0_5 .array/port v0x14c75a3b0, 5;
v0x14c75a3b0_6 .array/port v0x14c75a3b0, 6;
E_0x14c759f20/1 .event anyedge, v0x14c75a3b0_3, v0x14c75a3b0_4, v0x14c75a3b0_5, v0x14c75a3b0_6;
v0x14c75a3b0_7 .array/port v0x14c75a3b0, 7;
v0x14c75a3b0_8 .array/port v0x14c75a3b0, 8;
v0x14c75a3b0_9 .array/port v0x14c75a3b0, 9;
v0x14c75a3b0_10 .array/port v0x14c75a3b0, 10;
E_0x14c759f20/2 .event anyedge, v0x14c75a3b0_7, v0x14c75a3b0_8, v0x14c75a3b0_9, v0x14c75a3b0_10;
v0x14c75a3b0_11 .array/port v0x14c75a3b0, 11;
v0x14c75a3b0_12 .array/port v0x14c75a3b0, 12;
v0x14c75a3b0_13 .array/port v0x14c75a3b0, 13;
v0x14c75a3b0_14 .array/port v0x14c75a3b0, 14;
E_0x14c759f20/3 .event anyedge, v0x14c75a3b0_11, v0x14c75a3b0_12, v0x14c75a3b0_13, v0x14c75a3b0_14;
v0x14c75a3b0_15 .array/port v0x14c75a3b0, 15;
v0x14c75a3b0_16 .array/port v0x14c75a3b0, 16;
v0x14c75a3b0_17 .array/port v0x14c75a3b0, 17;
v0x14c75a3b0_18 .array/port v0x14c75a3b0, 18;
E_0x14c759f20/4 .event anyedge, v0x14c75a3b0_15, v0x14c75a3b0_16, v0x14c75a3b0_17, v0x14c75a3b0_18;
v0x14c75a3b0_19 .array/port v0x14c75a3b0, 19;
v0x14c75a3b0_20 .array/port v0x14c75a3b0, 20;
v0x14c75a3b0_21 .array/port v0x14c75a3b0, 21;
v0x14c75a3b0_22 .array/port v0x14c75a3b0, 22;
E_0x14c759f20/5 .event anyedge, v0x14c75a3b0_19, v0x14c75a3b0_20, v0x14c75a3b0_21, v0x14c75a3b0_22;
v0x14c75a3b0_23 .array/port v0x14c75a3b0, 23;
v0x14c75a3b0_24 .array/port v0x14c75a3b0, 24;
v0x14c75a3b0_25 .array/port v0x14c75a3b0, 25;
v0x14c75a3b0_26 .array/port v0x14c75a3b0, 26;
E_0x14c759f20/6 .event anyedge, v0x14c75a3b0_23, v0x14c75a3b0_24, v0x14c75a3b0_25, v0x14c75a3b0_26;
v0x14c75a3b0_27 .array/port v0x14c75a3b0, 27;
v0x14c75a3b0_28 .array/port v0x14c75a3b0, 28;
v0x14c75a3b0_29 .array/port v0x14c75a3b0, 29;
v0x14c75a3b0_30 .array/port v0x14c75a3b0, 30;
E_0x14c759f20/7 .event anyedge, v0x14c75a3b0_27, v0x14c75a3b0_28, v0x14c75a3b0_29, v0x14c75a3b0_30;
v0x14c75a3b0_31 .array/port v0x14c75a3b0, 31;
E_0x14c759f20/8 .event anyedge, v0x14c75a3b0_31, v0x14c75a1c0_0;
E_0x14c759f20 .event/or E_0x14c759f20/0, E_0x14c759f20/1, E_0x14c759f20/2, E_0x14c759f20/3, E_0x14c759f20/4, E_0x14c759f20/5, E_0x14c759f20/6, E_0x14c759f20/7, E_0x14c759f20/8;
    .scope S_0x14c7594b0;
T_0 ;
    %wait E_0x14c757bf0;
    %load/vec4 v0x14c759a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14c7598f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 8 13 "$display", "Program Counter: %b", v0x14c7598f0_0 {0 0 0};
    %load/vec4 v0x14c759980_0;
    %assign/vec4 v0x14c7598f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c758a00;
T_1 ;
    %wait E_0x14c758dd0;
    %load/vec4 v0x14c759400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14c7592d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14c758f20, 4;
    %assign/vec4 v0x14c759370_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14c756b70;
T_2 ;
    %wait E_0x14c756fb0;
    %load/vec4 v0x14c757720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14c757660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c756ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c7572e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7574c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c757090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c7571c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c757130_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14c759ac0;
T_3 ;
    %wait E_0x14c759f20;
    %load/vec4 v0x14c75a120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14c75a3b0, 4;
    %store/vec4 v0x14c75a250_0, 0, 32;
    %load/vec4 v0x14c75a1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14c75a3b0, 4;
    %store/vec4 v0x14c75a2e0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14c759ac0;
T_4 ;
    %wait E_0x14c757bf0;
    %load/vec4 v0x14c75a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x14c75a8a0_0;
    %load/vec4 v0x14c75a750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c75a3b0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14c7210e0;
T_5 ;
    %wait E_0x14c723440;
    %load/vec4 v0x14c756830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x14c7567a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %add;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %sub;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %and;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %or;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %add;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %add;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x14c756700_0;
    %load/vec4 v0x14c756990_0;
    %sub;
    %store/vec4 v0x14c7568c0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14c757890;
T_6 ;
    %wait E_0x14c757c40;
    %load/vec4 v0x14c7586b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14c758600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14c757f50, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x14c758600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14c758250, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 4294967295, 4294967295, 32;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x14c758780_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c758780_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14c757890;
T_7 ;
    %wait E_0x14c757bf0;
    %load/vec4 v0x14c758820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14c7588d0_0;
    %load/vec4 v0x14c758600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c758250, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14c758600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c757f50, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14c747100;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x14c75d0e0_0;
    %inv;
    %store/vec4 v0x14c75d0e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14c747100;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c75d0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c75d170_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c75d170_0, 0, 1;
    %pushi/vec4 11075584, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14c758f20, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14c75a3b0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14c75a3b0, 4, 0;
    %pushi/vec4 10487809, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14c758f20, 4, 0;
    %delay 100, 0;
    %vpi_call 2 30 "$display", "CALCULATIONS COMPLETED" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14c75a3b0, 4;
    %vpi_call 2 31 "$display", "Register 0 = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14c75a3b0, 4;
    %vpi_call 2 32 "$display", "Register 5 = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14c75a3b0, 4;
    %vpi_call 2 33 "$display", "Register 9 = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14c75a3b0, 4;
    %vpi_call 2 35 "$display", "Register 1 = %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "TopModule.v";
    "AluControl.v";
    "Control.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "ProgramCounter.v";
    "RegisterFile.v";
