
<html><head><title>vhdlPinListToVHDL</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-06-12" />
<meta name="CreateTime" content="1686598900" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Analog Design Environment SKILL functions for importing files into Virtuoso and converting netlists to schematics" />
<meta name="DocTitle" content="HDL Import and Netlist-to-Schematic Conversion SKILL Reference" />
<meta name="DocType" content="SKILL Reference" />
<meta name="FileTitle" content="vhdlPinListToVHDL" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="importconnref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-12" />
<meta name="ModifiedTime" content="1686598900" />
<meta name="NextFile" content="importTools_re_vhdlRegisterSimulator.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="importTools_re_vhdlImport.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="HDL Import and Netlist-to-Schematic Conversion SKILL Reference -- vhdlPinListToVHDL" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="api reference" />
<meta name="prod_feature" content="VHDL Integration" />
<meta name="prod_subfeature" content="VHDL Integration" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="importconnrefIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="importconnrefTOC.html">Contents</a></li><li><a class="prev" href="importTools_re_vhdlImport.html" title="vhdlImport">vhdlImport</a></li><li style="float: right;"><a class="viewPrint" href="importconnref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="importTools_re_vhdlRegisterSimulator.html" title="vhdlRegisterSimulator">vhdlRegisterSimulator</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>HDL Import and Netlist-to-Schematic Conversion SKILL Reference<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_vhdlPinListToVHDL" title="vhdlPinListToVHDL"></a><h3>
<a id="pgfId-1039661"></a><a id="69063"></a>vhdlPinListToVHDL</h3>
<a id="pgfId-1039663"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
vhdlPinListToVHDL(
<code><em>t_libName
t_cellName
t_viewName
l_pinList
</em></code>)
=&gt; t / nil</pre>
<h4>
<a id="pgfId-1039664"></a>Description</h4>

<p>
<a id="pgfId-1039666"></a>Allows the generation of VHDL views from an intermediate pin list format. </p>
<p>
<a id="pgfId-1039685"></a>The pinList has the following format:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039686"></a>( ports (nil name &quot;termName&quot; direction &quot;termDir&quot;<br />    pins ( (name &quot;pinName&quot; accessDir &quot;pinAccessDir&quot;<br />            pinPropName pinPropValue ...)<br />            .   .    .   .   .   .   .   .   .<br />            (name &quot;pinName&quot; accessDir &quot;pinAccessDir&quot;<br />               pinPropName pinPropValue ...)<br />               <br />                prop (termPropName termPropValue ...)<br />             <br />            .   .   .   .   .   .   .   .   .   .   .   .   .<br />         .   .   .   .   .   .   .   .   .   .   .   .   .<br />         .   .   .   .   .   .   .   .   .   .   .   .   .<br />         (nil name &quot;termName&quot; direction &quot;termDir&quot;<br />            pins ( (name &quot;pinName&quot; accessDir &quot;pinAccessDir&quot;<br />                     pinPropName pinPropValue ...)<br />                      .    .   .   .   .   .   .   .<br />                     (name &quot;pinName&quot; accessDir &quot;pinAccessDir&quot;<br />                     pinPropName pinPropValue ...)<br />                      <br />            prop (termPropName termPropValue ...)<br />            <br />         prop (nil cvPropName cvPropValue ...)<br />         <br />    Returns<br />      t if successful<br />        else nil<br />        )</pre>
<h4>
<a id="pgfId-1039684"></a>Arguments</h4>
<table class="webflareTable" id="#id1039667">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039669"></a><span class="webflare-courier-new" style="white-space:pre"><em>t_libName</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039671"></a>The name of the library to store the VHDL cellview.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039673"></a><span class="webflare-courier-new" style="white-space:pre"><em>t_cellName</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039675"></a>The cell name of the translated VHDL cellview.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039677"></a><span class="webflare-courier-new" style="white-space:pre"><em>t_viewName</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039679"></a>The view name of the translated VHDL cellview.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039681"></a><span class="webflare-courier-new" style="white-space:pre"><em>l_pinList</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039683"></a>The pin list to be translated to the VHDL cellview</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1039696"></a>Value Returned</h4>
<table class="webflareTable" id="#id1039687">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039689"></a><code>t</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039691"></a>The VHDL view is generated.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039693"></a><code>nil</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039695"></a>The command was unsuccessful.</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1039848"></a>Examples</h4>

<p>
<a id="pgfId-1041116"></a></p>

<h4><em>
<a id="pgfId-1039849"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1040149"></a><h-hot><a href="importTools_re_vhdlHiImport.html#13679">vhdlHiImport</a></h-hot></p>
<p>
<a id="pgfId-1040153"></a><a href="importTools_re_vhdlImport.html#75116">vhdlImport</a></p>
<p>
<a id="pgfId-1040161"></a><a href="importTools_re_vhdlRegisterSimulator.html#87160">vhdlRegisterSimulator</a></p>
<p>
<a id="pgfId-1040165"></a><a href="importTools_re_vhdlToPinList.html#70739">vhdlToPinList</a></p>
<p>
<a id="pgfId-1040666"></a><a href="importTools.html#49725">Verilog In and VHDL In Import Functions</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="importTools_re_vhdlImport.html" id="prev" title="vhdlImport">vhdlImport</a></em></b><b><em><a href="importTools_re_vhdlRegisterSimulator.html" id="nex" title="vhdlRegisterSimulator">vhdlRegisterSimulator</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>