{
  "design": {
    "design_info": {
      "boundary_crc": "0x34919F183808BED7",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../CNN.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "conv_0": "",
      "axi4stream_vip_0": "",
      "rst_clk_100MHz_100M": ""
    },
    "ports": {
      "clk_150MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "150000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "Input_data": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "tvalid": {
        "direction": "I"
      },
      "tready": {
        "direction": "O"
      },
      "output_data": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "tready_m": {
        "direction": "I"
      },
      "tvalid_m": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "conv_0": {
        "vlnv": "user.org:user:conv:2.0",
        "ip_revision": "2",
        "xci_name": "design_1_conv_0_0",
        "xci_path": "ip/design_1_conv_0_0/design_1_conv_0_0.xci",
        "inst_hier_path": "conv_0"
      },
      "axi4stream_vip_0": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "ip_revision": "15",
        "xci_name": "design_1_axi4stream_vip_0_0",
        "xci_path": "ip/design_1_axi4stream_vip_0_0/design_1_axi4stream_vip_0_0.xci",
        "inst_hier_path": "axi4stream_vip_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "PASS_THROUGH"
          }
        }
      },
      "rst_clk_100MHz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "design_1_rst_clk_100MHz_100M_0",
        "xci_path": "ip/design_1_rst_clk_100MHz_100M_0/design_1_rst_clk_100MHz_100M_0.xci",
        "inst_hier_path": "rst_clk_100MHz_100M"
      }
    },
    "interface_nets": {
      "conv_0_M00_AXIS": {
        "interface_ports": [
          "conv_0/M00_AXIS",
          "axi4stream_vip_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "Input_data_1": {
        "ports": [
          "Input_data",
          "conv_0/s00_axis_tdata"
        ]
      },
      "Net": {
        "ports": [
          "clk_150MHz",
          "axi4stream_vip_0/aclk",
          "rst_clk_100MHz_100M/slowest_sync_clk",
          "conv_0/s00_axis_aclk",
          "conv_0/m00_axis_aclk"
        ]
      },
      "axi4stream_vip_0_m_axis_tdata": {
        "ports": [
          "axi4stream_vip_0/m_axis_tdata",
          "output_data"
        ]
      },
      "axi4stream_vip_0_m_axis_tvalid": {
        "ports": [
          "axi4stream_vip_0/m_axis_tvalid",
          "tvalid_m"
        ]
      },
      "conv_0_s00_axis_tready": {
        "ports": [
          "conv_0/s00_axis_tready",
          "tready"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "rst_clk_100MHz_100M/ext_reset_in"
        ]
      },
      "rst_clk_100MHz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_100MHz_100M/peripheral_aresetn",
          "axi4stream_vip_0/aresetn",
          "conv_0/s00_axis_aresetn",
          "conv_0/m00_axis_aresetn"
        ]
      },
      "tready_m_1": {
        "ports": [
          "tready_m",
          "axi4stream_vip_0/m_axis_tready"
        ]
      },
      "tvalid_1": {
        "ports": [
          "tvalid",
          "conv_0/s00_axis_tvalid"
        ]
      }
    }
  }
}