0.7
2020.2
May 22 2025
00:13:55
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/project_1/project_1.srcs/sim_1/new/tb_maxmul2x2.sv,1762651747,systemVerilog,,,,tb_maxmul2x2,,uvm,D:/Xilinx_2025/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/project_1/project_1.srcs/sources_1/new/maxmul2x2.sv,1762651748,systemVerilog,,C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/project_1/project_1.srcs/sim_1/new/tb_maxmul2x2.sv,,maxmul2x2,,uvm,D:/Xilinx_2025/2025.1/Vivado/data/rsb/busdef,,,,,
