\doxysection{Output\+Port.\+h}
\hypertarget{OutputPort_8h_source}{}\label{OutputPort_8h_source}\index{PySysLinkBase/src/PortsAndSignalValues/OutputPort.h@{PySysLinkBase/src/PortsAndSignalValues/OutputPort.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#ifndef\ SRC\_PORTS\_AND\_SIGNAL\_VALUES\_OUTPUT\_PORT}}
\DoxyCodeLine{00002\ \textcolor{preprocessor}{\#define\ SRC\_PORTS\_AND\_SIGNAL\_VALUES\_OUTPUT\_PORT}}
\DoxyCodeLine{00003\ }
\DoxyCodeLine{00004\ }
\DoxyCodeLine{00005\ \textcolor{preprocessor}{\#include\ "{}Port.h"{}}}
\DoxyCodeLine{00006\ }
\DoxyCodeLine{00007\ \textcolor{keyword}{namespace\ }PySysLinkBase}
\DoxyCodeLine{00008\ \{}
\DoxyCodeLine{00009\ \ \ \ \ \textcolor{keyword}{class\ }\mbox{\hyperlink{classPySysLinkBase_1_1OutputPort}{OutputPort}}\ :\ \textcolor{keyword}{public}\ \mbox{\hyperlink{classPySysLinkBase_1_1Port}{Port}}\ \{}
\DoxyCodeLine{00010\ \ \ \ \ \ \ \ \ \textcolor{keyword}{public}:}
\DoxyCodeLine{00011\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classPySysLinkBase_1_1OutputPort}{OutputPort}}(std::shared\_ptr<UnknownTypeSignalValue>\ value);}
\DoxyCodeLine{00012\ \ \ \ \ \};}
\DoxyCodeLine{00013\ \}}
\DoxyCodeLine{00014\ }
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRC\_PORTS\_AND\_SIGNAL\_VALUES\_OUTPUT\_PORT\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
