

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Sun Sep 27 22:59:12 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        array_io_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   4.00|      3.40|        0.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: d_i_addr [1/1] 0.00ns
:37  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 0

ST_1: d_i_load [2/2] 2.39ns
:38  %d_i_load = load i16* %d_i_addr, align 2

ST_1: d_i_addr_1 [1/1] 0.00ns
:44  %d_i_addr_1 = getelementptr [32 x i16]* %d_i, i64 0, i64 1

ST_1: d_i_load_1 [2/2] 2.39ns
:45  %d_i_load_1 = load i16* %d_i_addr_1, align 2


 <State 2>: 2.39ns
ST_2: d_i_load [1/2] 2.39ns
:38  %d_i_load = load i16* %d_i_addr, align 2

ST_2: d_i_load_1 [1/2] 2.39ns
:45  %d_i_load_1 = load i16* %d_i_addr_1, align 2

ST_2: d_i_addr_2 [1/1] 0.00ns
:51  %d_i_addr_2 = getelementptr [32 x i16]* %d_i, i64 0, i64 2

ST_2: d_i_load_2 [2/2] 2.39ns
:52  %d_i_load_2 = load i16* %d_i_addr_2, align 2

ST_2: d_i_addr_3 [1/1] 0.00ns
:58  %d_i_addr_3 = getelementptr [32 x i16]* %d_i, i64 0, i64 3

ST_2: d_i_load_3 [2/2] 2.39ns
:59  %d_i_load_3 = load i16* %d_i_addr_3, align 2


 <State 3>: 2.39ns
ST_3: d_i_load_2 [1/2] 2.39ns
:52  %d_i_load_2 = load i16* %d_i_addr_2, align 2

ST_3: d_i_load_3 [1/2] 2.39ns
:59  %d_i_load_3 = load i16* %d_i_addr_3, align 2

ST_3: d_i_addr_4 [1/1] 0.00ns
:65  %d_i_addr_4 = getelementptr [32 x i16]* %d_i, i64 0, i64 4

ST_3: d_i_load_4 [2/2] 2.39ns
:66  %d_i_load_4 = load i16* %d_i_addr_4, align 2

ST_3: d_i_addr_5 [1/1] 0.00ns
:72  %d_i_addr_5 = getelementptr [32 x i16]* %d_i, i64 0, i64 5

ST_3: d_i_load_5 [2/2] 2.39ns
:73  %d_i_load_5 = load i16* %d_i_addr_5, align 2


 <State 4>: 2.39ns
ST_4: d_i_load_4 [1/2] 2.39ns
:66  %d_i_load_4 = load i16* %d_i_addr_4, align 2

ST_4: d_i_load_5 [1/2] 2.39ns
:73  %d_i_load_5 = load i16* %d_i_addr_5, align 2

ST_4: d_i_addr_6 [1/1] 0.00ns
:79  %d_i_addr_6 = getelementptr [32 x i16]* %d_i, i64 0, i64 6

ST_4: d_i_load_6 [2/2] 2.39ns
:80  %d_i_load_6 = load i16* %d_i_addr_6, align 2

ST_4: d_i_addr_7 [1/1] 0.00ns
:86  %d_i_addr_7 = getelementptr [32 x i16]* %d_i, i64 0, i64 7

ST_4: d_i_load_7 [2/2] 2.39ns
:87  %d_i_load_7 = load i16* %d_i_addr_7, align 2


 <State 5>: 2.39ns
ST_5: d_i_load_6 [1/2] 2.39ns
:80  %d_i_load_6 = load i16* %d_i_addr_6, align 2

ST_5: d_i_load_7 [1/2] 2.39ns
:87  %d_i_load_7 = load i16* %d_i_addr_7, align 2

ST_5: d_i_addr_8 [1/1] 0.00ns
:92  %d_i_addr_8 = getelementptr [32 x i16]* %d_i, i64 0, i64 8

ST_5: d_i_load_8 [2/2] 2.39ns
:93  %d_i_load_8 = load i16* %d_i_addr_8, align 2

ST_5: d_i_addr_9 [1/1] 0.00ns
:98  %d_i_addr_9 = getelementptr [32 x i16]* %d_i, i64 0, i64 9

ST_5: d_i_load_9 [2/2] 2.39ns
:99  %d_i_load_9 = load i16* %d_i_addr_9, align 2


 <State 6>: 2.39ns
ST_6: d_i_load_8 [1/2] 2.39ns
:93  %d_i_load_8 = load i16* %d_i_addr_8, align 2

ST_6: d_i_load_9 [1/2] 2.39ns
:99  %d_i_load_9 = load i16* %d_i_addr_9, align 2

ST_6: d_i_addr_10 [1/1] 0.00ns
:104  %d_i_addr_10 = getelementptr [32 x i16]* %d_i, i64 0, i64 10

ST_6: d_i_load_10 [2/2] 2.39ns
:105  %d_i_load_10 = load i16* %d_i_addr_10, align 2

ST_6: d_i_addr_11 [1/1] 0.00ns
:110  %d_i_addr_11 = getelementptr [32 x i16]* %d_i, i64 0, i64 11

ST_6: d_i_load_11 [2/2] 2.39ns
:111  %d_i_load_11 = load i16* %d_i_addr_11, align 2


 <State 7>: 2.39ns
ST_7: d_i_load_10 [1/2] 2.39ns
:105  %d_i_load_10 = load i16* %d_i_addr_10, align 2

ST_7: d_i_load_11 [1/2] 2.39ns
:111  %d_i_load_11 = load i16* %d_i_addr_11, align 2

ST_7: d_i_addr_12 [1/1] 0.00ns
:116  %d_i_addr_12 = getelementptr [32 x i16]* %d_i, i64 0, i64 12

ST_7: d_i_load_12 [2/2] 2.39ns
:117  %d_i_load_12 = load i16* %d_i_addr_12, align 2

ST_7: d_i_addr_13 [1/1] 0.00ns
:122  %d_i_addr_13 = getelementptr [32 x i16]* %d_i, i64 0, i64 13

ST_7: d_i_load_13 [2/2] 2.39ns
:123  %d_i_load_13 = load i16* %d_i_addr_13, align 2


 <State 8>: 2.39ns
ST_8: d_i_load_12 [1/2] 2.39ns
:117  %d_i_load_12 = load i16* %d_i_addr_12, align 2

ST_8: d_i_load_13 [1/2] 2.39ns
:123  %d_i_load_13 = load i16* %d_i_addr_13, align 2

ST_8: d_i_addr_14 [1/1] 0.00ns
:128  %d_i_addr_14 = getelementptr [32 x i16]* %d_i, i64 0, i64 14

ST_8: d_i_load_14 [2/2] 2.39ns
:129  %d_i_load_14 = load i16* %d_i_addr_14, align 2

ST_8: d_i_addr_15 [1/1] 0.00ns
:134  %d_i_addr_15 = getelementptr [32 x i16]* %d_i, i64 0, i64 15

ST_8: d_i_load_15 [2/2] 2.39ns
:135  %d_i_load_15 = load i16* %d_i_addr_15, align 2


 <State 9>: 2.39ns
ST_9: d_i_load_14 [1/2] 2.39ns
:129  %d_i_load_14 = load i16* %d_i_addr_14, align 2

ST_9: d_i_load_15 [1/2] 2.39ns
:135  %d_i_load_15 = load i16* %d_i_addr_15, align 2

ST_9: d_i_addr_16 [1/1] 0.00ns
:140  %d_i_addr_16 = getelementptr [32 x i16]* %d_i, i64 0, i64 16

ST_9: d_i_load_16 [2/2] 2.39ns
:141  %d_i_load_16 = load i16* %d_i_addr_16, align 2

ST_9: d_i_addr_17 [1/1] 0.00ns
:146  %d_i_addr_17 = getelementptr [32 x i16]* %d_i, i64 0, i64 17

ST_9: d_i_load_17 [2/2] 2.39ns
:147  %d_i_load_17 = load i16* %d_i_addr_17, align 2


 <State 10>: 2.39ns
ST_10: d_i_load_16 [1/2] 2.39ns
:141  %d_i_load_16 = load i16* %d_i_addr_16, align 2

ST_10: d_i_load_17 [1/2] 2.39ns
:147  %d_i_load_17 = load i16* %d_i_addr_17, align 2

ST_10: d_i_addr_18 [1/1] 0.00ns
:152  %d_i_addr_18 = getelementptr [32 x i16]* %d_i, i64 0, i64 18

ST_10: d_i_load_18 [2/2] 2.39ns
:153  %d_i_load_18 = load i16* %d_i_addr_18, align 2

ST_10: d_i_addr_19 [1/1] 0.00ns
:158  %d_i_addr_19 = getelementptr [32 x i16]* %d_i, i64 0, i64 19

ST_10: d_i_load_19 [2/2] 2.39ns
:159  %d_i_load_19 = load i16* %d_i_addr_19, align 2


 <State 11>: 2.39ns
ST_11: d_i_load_18 [1/2] 2.39ns
:153  %d_i_load_18 = load i16* %d_i_addr_18, align 2

ST_11: d_i_load_19 [1/2] 2.39ns
:159  %d_i_load_19 = load i16* %d_i_addr_19, align 2

ST_11: d_i_addr_20 [1/1] 0.00ns
:164  %d_i_addr_20 = getelementptr [32 x i16]* %d_i, i64 0, i64 20

ST_11: d_i_load_20 [2/2] 2.39ns
:165  %d_i_load_20 = load i16* %d_i_addr_20, align 2

ST_11: d_i_addr_21 [1/1] 0.00ns
:170  %d_i_addr_21 = getelementptr [32 x i16]* %d_i, i64 0, i64 21

ST_11: d_i_load_21 [2/2] 2.39ns
:171  %d_i_load_21 = load i16* %d_i_addr_21, align 2


 <State 12>: 2.39ns
ST_12: d_i_load_20 [1/2] 2.39ns
:165  %d_i_load_20 = load i16* %d_i_addr_20, align 2

ST_12: d_i_load_21 [1/2] 2.39ns
:171  %d_i_load_21 = load i16* %d_i_addr_21, align 2

ST_12: d_i_addr_22 [1/1] 0.00ns
:176  %d_i_addr_22 = getelementptr [32 x i16]* %d_i, i64 0, i64 22

ST_12: d_i_load_22 [2/2] 2.39ns
:177  %d_i_load_22 = load i16* %d_i_addr_22, align 2

ST_12: d_i_addr_23 [1/1] 0.00ns
:182  %d_i_addr_23 = getelementptr [32 x i16]* %d_i, i64 0, i64 23

ST_12: d_i_load_23 [2/2] 2.39ns
:183  %d_i_load_23 = load i16* %d_i_addr_23, align 2


 <State 13>: 2.39ns
ST_13: d_i_load_22 [1/2] 2.39ns
:177  %d_i_load_22 = load i16* %d_i_addr_22, align 2

ST_13: d_i_load_23 [1/2] 2.39ns
:183  %d_i_load_23 = load i16* %d_i_addr_23, align 2

ST_13: d_i_addr_24 [1/1] 0.00ns
:188  %d_i_addr_24 = getelementptr [32 x i16]* %d_i, i64 0, i64 24

ST_13: d_i_load_24 [2/2] 2.39ns
:189  %d_i_load_24 = load i16* %d_i_addr_24, align 2

ST_13: d_i_addr_25 [1/1] 0.00ns
:195  %d_i_addr_25 = getelementptr [32 x i16]* %d_i, i64 0, i64 25

ST_13: d_i_load_25 [2/2] 2.39ns
:196  %d_i_load_25 = load i16* %d_i_addr_25, align 2


 <State 14>: 2.39ns
ST_14: d_i_load_24 [1/2] 2.39ns
:189  %d_i_load_24 = load i16* %d_i_addr_24, align 2

ST_14: d_i_load_25 [1/2] 2.39ns
:196  %d_i_load_25 = load i16* %d_i_addr_25, align 2

ST_14: d_i_addr_26 [1/1] 0.00ns
:202  %d_i_addr_26 = getelementptr [32 x i16]* %d_i, i64 0, i64 26

ST_14: d_i_load_26 [2/2] 2.39ns
:203  %d_i_load_26 = load i16* %d_i_addr_26, align 2

ST_14: d_i_addr_27 [1/1] 0.00ns
:209  %d_i_addr_27 = getelementptr [32 x i16]* %d_i, i64 0, i64 27

ST_14: d_i_load_27 [2/2] 2.39ns
:210  %d_i_load_27 = load i16* %d_i_addr_27, align 2


 <State 15>: 2.39ns
ST_15: d_i_load_26 [1/2] 2.39ns
:203  %d_i_load_26 = load i16* %d_i_addr_26, align 2

ST_15: d_i_load_27 [1/2] 2.39ns
:210  %d_i_load_27 = load i16* %d_i_addr_27, align 2

ST_15: d_i_addr_28 [1/1] 0.00ns
:216  %d_i_addr_28 = getelementptr [32 x i16]* %d_i, i64 0, i64 28

ST_15: d_i_load_28 [2/2] 2.39ns
:217  %d_i_load_28 = load i16* %d_i_addr_28, align 2

ST_15: d_i_addr_29 [1/1] 0.00ns
:223  %d_i_addr_29 = getelementptr [32 x i16]* %d_i, i64 0, i64 29

ST_15: d_i_load_29 [2/2] 2.39ns
:224  %d_i_load_29 = load i16* %d_i_addr_29, align 2


 <State 16>: 3.40ns
ST_16: acc_0_load [1/1] 0.00ns
:36  %acc_0_load = load i32* @acc_0, align 4

ST_16: tmp_2 [1/1] 0.00ns
:39  %tmp_2 = sext i16 %d_i_load to i32

ST_16: acc_0_loc_assign_2 [1/1] 1.70ns
:40  %acc_0_loc_assign_2 = add nsw i32 %acc_0_load, %tmp_2

ST_16: tmp [1/1] 0.00ns
:41  %tmp = trunc i32 %acc_0_loc_assign_2 to i16

ST_16: acc_1_load [1/1] 0.00ns
:43  %acc_1_load = load i32* @acc_1, align 4

ST_16: tmp_2_1 [1/1] 0.00ns
:46  %tmp_2_1 = sext i16 %d_i_load_1 to i32

ST_16: acc_1_loc_assign_2 [1/1] 1.70ns
:47  %acc_1_loc_assign_2 = add nsw i32 %acc_1_load, %tmp_2_1

ST_16: tmp_1 [1/1] 0.00ns
:48  %tmp_1 = trunc i32 %acc_1_loc_assign_2 to i16

ST_16: acc_2_load [1/1] 0.00ns
:50  %acc_2_load = load i32* @acc_2, align 4

ST_16: tmp_2_2 [1/1] 0.00ns
:53  %tmp_2_2 = sext i16 %d_i_load_2 to i32

ST_16: acc_2_loc_assign_2 [1/1] 1.70ns
:54  %acc_2_loc_assign_2 = add nsw i32 %acc_2_load, %tmp_2_2

ST_16: tmp_3 [1/1] 0.00ns
:55  %tmp_3 = trunc i32 %acc_2_loc_assign_2 to i16

ST_16: acc_3_load [1/1] 0.00ns
:57  %acc_3_load = load i32* @acc_3, align 4

ST_16: tmp_2_3 [1/1] 0.00ns
:60  %tmp_2_3 = sext i16 %d_i_load_3 to i32

ST_16: acc_3_loc_assign_2 [1/1] 1.70ns
:61  %acc_3_loc_assign_2 = add nsw i32 %acc_3_load, %tmp_2_3

ST_16: tmp_4 [1/1] 0.00ns
:62  %tmp_4 = trunc i32 %acc_3_loc_assign_2 to i16

ST_16: acc_4_load [1/1] 0.00ns
:64  %acc_4_load = load i32* @acc_4, align 4

ST_16: tmp_2_4 [1/1] 0.00ns
:67  %tmp_2_4 = sext i16 %d_i_load_4 to i32

ST_16: acc_4_loc_assign_2 [1/1] 1.70ns
:68  %acc_4_loc_assign_2 = add nsw i32 %acc_4_load, %tmp_2_4

ST_16: tmp_5 [1/1] 0.00ns
:69  %tmp_5 = trunc i32 %acc_4_loc_assign_2 to i16

ST_16: acc_5_load [1/1] 0.00ns
:71  %acc_5_load = load i32* @acc_5, align 4

ST_16: tmp_2_5 [1/1] 0.00ns
:74  %tmp_2_5 = sext i16 %d_i_load_5 to i32

ST_16: acc_5_loc_assign_2 [1/1] 1.70ns
:75  %acc_5_loc_assign_2 = add nsw i32 %acc_5_load, %tmp_2_5

ST_16: tmp_6 [1/1] 0.00ns
:76  %tmp_6 = trunc i32 %acc_5_loc_assign_2 to i16

ST_16: acc_6_load [1/1] 0.00ns
:78  %acc_6_load = load i32* @acc_6, align 4

ST_16: tmp_2_6 [1/1] 0.00ns
:81  %tmp_2_6 = sext i16 %d_i_load_6 to i32

ST_16: acc_6_loc_assign_2 [1/1] 1.70ns
:82  %acc_6_loc_assign_2 = add nsw i32 %acc_6_load, %tmp_2_6

ST_16: tmp_7 [1/1] 0.00ns
:83  %tmp_7 = trunc i32 %acc_6_loc_assign_2 to i16

ST_16: acc_7_load [1/1] 0.00ns
:85  %acc_7_load = load i32* @acc_7, align 4

ST_16: tmp_2_7 [1/1] 0.00ns
:88  %tmp_2_7 = sext i16 %d_i_load_7 to i32

ST_16: acc_7_loc_assign_2 [1/1] 1.70ns
:89  %acc_7_loc_assign_2 = add nsw i32 %acc_7_load, %tmp_2_7

ST_16: tmp_8 [1/1] 0.00ns
:90  %tmp_8 = trunc i32 %acc_7_loc_assign_2 to i16

ST_16: tmp_2_8 [1/1] 0.00ns
:94  %tmp_2_8 = sext i16 %d_i_load_8 to i32

ST_16: acc_0_loc_assign_1 [1/1] 1.70ns
:95  %acc_0_loc_assign_1 = add nsw i32 %acc_0_loc_assign_2, %tmp_2_8

ST_16: tmp_9 [1/1] 0.00ns
:96  %tmp_9 = trunc i32 %acc_0_loc_assign_1 to i16

ST_16: tmp_2_9 [1/1] 0.00ns
:100  %tmp_2_9 = sext i16 %d_i_load_9 to i32

ST_16: acc_1_loc_assign_1 [1/1] 1.70ns
:101  %acc_1_loc_assign_1 = add nsw i32 %acc_1_loc_assign_2, %tmp_2_9

ST_16: tmp_10 [1/1] 0.00ns
:102  %tmp_10 = trunc i32 %acc_1_loc_assign_1 to i16

ST_16: tmp_2_s [1/1] 0.00ns
:106  %tmp_2_s = sext i16 %d_i_load_10 to i32

ST_16: acc_2_loc_assign_1 [1/1] 1.70ns
:107  %acc_2_loc_assign_1 = add nsw i32 %acc_2_loc_assign_2, %tmp_2_s

ST_16: tmp_11 [1/1] 0.00ns
:108  %tmp_11 = trunc i32 %acc_2_loc_assign_1 to i16

ST_16: tmp_2_10 [1/1] 0.00ns
:112  %tmp_2_10 = sext i16 %d_i_load_11 to i32

ST_16: acc_3_loc_assign_1 [1/1] 1.70ns
:113  %acc_3_loc_assign_1 = add nsw i32 %acc_3_loc_assign_2, %tmp_2_10

ST_16: tmp_12 [1/1] 0.00ns
:114  %tmp_12 = trunc i32 %acc_3_loc_assign_1 to i16

ST_16: tmp_2_11 [1/1] 0.00ns
:118  %tmp_2_11 = sext i16 %d_i_load_12 to i32

ST_16: acc_4_loc_assign_1 [1/1] 1.70ns
:119  %acc_4_loc_assign_1 = add nsw i32 %acc_4_loc_assign_2, %tmp_2_11

ST_16: tmp_13 [1/1] 0.00ns
:120  %tmp_13 = trunc i32 %acc_4_loc_assign_1 to i16

ST_16: tmp_2_12 [1/1] 0.00ns
:124  %tmp_2_12 = sext i16 %d_i_load_13 to i32

ST_16: acc_5_loc_assign_1 [1/1] 1.70ns
:125  %acc_5_loc_assign_1 = add nsw i32 %acc_5_loc_assign_2, %tmp_2_12

ST_16: tmp_14 [1/1] 0.00ns
:126  %tmp_14 = trunc i32 %acc_5_loc_assign_1 to i16

ST_16: d_i_load_28 [1/2] 2.39ns
:217  %d_i_load_28 = load i16* %d_i_addr_28, align 2

ST_16: d_i_load_29 [1/2] 2.39ns
:224  %d_i_load_29 = load i16* %d_i_addr_29, align 2

ST_16: d_i_addr_30 [1/1] 0.00ns
:230  %d_i_addr_30 = getelementptr [32 x i16]* %d_i, i64 0, i64 30

ST_16: d_i_load_30 [2/2] 2.39ns
:231  %d_i_load_30 = load i16* %d_i_addr_30, align 2

ST_16: d_i_addr_31 [1/1] 0.00ns
:237  %d_i_addr_31 = getelementptr [32 x i16]* %d_i, i64 0, i64 31

ST_16: d_i_load_31 [2/2] 2.39ns
:238  %d_i_load_31 = load i16* %d_i_addr_31, align 2


 <State 17>: 3.40ns
ST_17: tmp_2_13 [1/1] 0.00ns
:130  %tmp_2_13 = sext i16 %d_i_load_14 to i32

ST_17: acc_6_loc_assign_1 [1/1] 1.70ns
:131  %acc_6_loc_assign_1 = add nsw i32 %acc_6_loc_assign_2, %tmp_2_13

ST_17: tmp_15 [1/1] 0.00ns
:132  %tmp_15 = trunc i32 %acc_6_loc_assign_1 to i16

ST_17: tmp_2_14 [1/1] 0.00ns
:136  %tmp_2_14 = sext i16 %d_i_load_15 to i32

ST_17: acc_7_loc_assign_1 [1/1] 1.70ns
:137  %acc_7_loc_assign_1 = add nsw i32 %acc_7_loc_assign_2, %tmp_2_14

ST_17: tmp_16 [1/1] 0.00ns
:138  %tmp_16 = trunc i32 %acc_7_loc_assign_1 to i16

ST_17: tmp_2_15 [1/1] 0.00ns
:142  %tmp_2_15 = sext i16 %d_i_load_16 to i32

ST_17: acc_0_loc [1/1] 1.70ns
:143  %acc_0_loc = add nsw i32 %acc_0_loc_assign_1, %tmp_2_15

ST_17: tmp_17 [1/1] 0.00ns
:144  %tmp_17 = trunc i32 %acc_0_loc to i16

ST_17: tmp_2_16 [1/1] 0.00ns
:148  %tmp_2_16 = sext i16 %d_i_load_17 to i32

ST_17: acc_1_loc [1/1] 1.70ns
:149  %acc_1_loc = add nsw i32 %acc_1_loc_assign_1, %tmp_2_16

ST_17: tmp_18 [1/1] 0.00ns
:150  %tmp_18 = trunc i32 %acc_1_loc to i16

ST_17: tmp_2_17 [1/1] 0.00ns
:154  %tmp_2_17 = sext i16 %d_i_load_18 to i32

ST_17: acc_2_loc [1/1] 1.70ns
:155  %acc_2_loc = add nsw i32 %acc_2_loc_assign_1, %tmp_2_17

ST_17: tmp_19 [1/1] 0.00ns
:156  %tmp_19 = trunc i32 %acc_2_loc to i16

ST_17: tmp_2_18 [1/1] 0.00ns
:160  %tmp_2_18 = sext i16 %d_i_load_19 to i32

ST_17: acc_3_loc [1/1] 1.70ns
:161  %acc_3_loc = add nsw i32 %acc_3_loc_assign_1, %tmp_2_18

ST_17: tmp_20 [1/1] 0.00ns
:162  %tmp_20 = trunc i32 %acc_3_loc to i16

ST_17: tmp_2_19 [1/1] 0.00ns
:166  %tmp_2_19 = sext i16 %d_i_load_20 to i32

ST_17: acc_4_loc [1/1] 1.70ns
:167  %acc_4_loc = add nsw i32 %acc_4_loc_assign_1, %tmp_2_19

ST_17: tmp_21 [1/1] 0.00ns
:168  %tmp_21 = trunc i32 %acc_4_loc to i16

ST_17: tmp_2_20 [1/1] 0.00ns
:172  %tmp_2_20 = sext i16 %d_i_load_21 to i32

ST_17: acc_5_loc [1/1] 1.70ns
:173  %acc_5_loc = add nsw i32 %acc_5_loc_assign_1, %tmp_2_20

ST_17: tmp_22 [1/1] 0.00ns
:174  %tmp_22 = trunc i32 %acc_5_loc to i16

ST_17: tmp_2_21 [1/1] 0.00ns
:178  %tmp_2_21 = sext i16 %d_i_load_22 to i32

ST_17: acc_6_loc [1/1] 1.70ns
:179  %acc_6_loc = add nsw i32 %acc_6_loc_assign_1, %tmp_2_21

ST_17: tmp_23 [1/1] 0.00ns
:180  %tmp_23 = trunc i32 %acc_6_loc to i16

ST_17: tmp_2_22 [1/1] 0.00ns
:184  %tmp_2_22 = sext i16 %d_i_load_23 to i32

ST_17: acc_7_loc [1/1] 1.70ns
:185  %acc_7_loc = add nsw i32 %acc_7_loc_assign_1, %tmp_2_22

ST_17: tmp_24 [1/1] 0.00ns
:186  %tmp_24 = trunc i32 %acc_7_loc to i16

ST_17: tmp_2_23 [1/1] 0.00ns
:190  %tmp_2_23 = sext i16 %d_i_load_24 to i32

ST_17: temp_s [1/1] 1.70ns
:191  %temp_s = add nsw i32 %acc_0_loc, %tmp_2_23

ST_17: stg_195 [1/1] 0.00ns
:192  store i32 %temp_s, i32* @acc_0, align 16

ST_17: tmp_25 [1/1] 0.00ns
:193  %tmp_25 = trunc i32 %temp_s to i16

ST_17: tmp_2_24 [1/1] 0.00ns
:197  %tmp_2_24 = sext i16 %d_i_load_25 to i32

ST_17: temp_1 [1/1] 1.70ns
:198  %temp_1 = add nsw i32 %acc_1_loc, %tmp_2_24

ST_17: stg_199 [1/1] 0.00ns
:199  store i32 %temp_1, i32* @acc_1, align 4

ST_17: tmp_26 [1/1] 0.00ns
:200  %tmp_26 = trunc i32 %temp_1 to i16

ST_17: tmp_2_25 [1/1] 0.00ns
:204  %tmp_2_25 = sext i16 %d_i_load_26 to i32

ST_17: temp_2 [1/1] 1.70ns
:205  %temp_2 = add nsw i32 %acc_2_loc, %tmp_2_25

ST_17: stg_203 [1/1] 0.00ns
:206  store i32 %temp_2, i32* @acc_2, align 8

ST_17: tmp_27 [1/1] 0.00ns
:207  %tmp_27 = trunc i32 %temp_2 to i16

ST_17: tmp_2_26 [1/1] 0.00ns
:211  %tmp_2_26 = sext i16 %d_i_load_27 to i32

ST_17: temp_3 [1/1] 1.70ns
:212  %temp_3 = add nsw i32 %acc_3_loc, %tmp_2_26

ST_17: stg_207 [1/1] 0.00ns
:213  store i32 %temp_3, i32* @acc_3, align 4

ST_17: tmp_28 [1/1] 0.00ns
:214  %tmp_28 = trunc i32 %temp_3 to i16

ST_17: tmp_2_27 [1/1] 0.00ns
:218  %tmp_2_27 = sext i16 %d_i_load_28 to i32

ST_17: temp_4 [1/1] 1.70ns
:219  %temp_4 = add nsw i32 %acc_4_loc, %tmp_2_27

ST_17: stg_211 [1/1] 0.00ns
:220  store i32 %temp_4, i32* @acc_4, align 16

ST_17: tmp_29 [1/1] 0.00ns
:221  %tmp_29 = trunc i32 %temp_4 to i16

ST_17: tmp_2_28 [1/1] 0.00ns
:225  %tmp_2_28 = sext i16 %d_i_load_29 to i32

ST_17: temp_5 [1/1] 1.70ns
:226  %temp_5 = add nsw i32 %acc_5_loc, %tmp_2_28

ST_17: stg_215 [1/1] 0.00ns
:227  store i32 %temp_5, i32* @acc_5, align 4

ST_17: tmp_30 [1/1] 0.00ns
:228  %tmp_30 = trunc i32 %temp_5 to i16

ST_17: d_i_load_30 [1/2] 2.39ns
:231  %d_i_load_30 = load i16* %d_i_addr_30, align 2

ST_17: d_i_load_31 [1/2] 2.39ns
:238  %d_i_load_31 = load i16* %d_i_addr_31, align 2


 <State 18>: 2.70ns
ST_18: stg_219 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_31), !map !0

ST_18: stg_220 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_30), !map !6

ST_18: stg_221 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_29), !map !12

ST_18: stg_222 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_28), !map !18

ST_18: stg_223 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_27), !map !24

ST_18: stg_224 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_26), !map !30

ST_18: stg_225 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_25), !map !36

ST_18: stg_226 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_24), !map !42

ST_18: stg_227 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_23), !map !48

ST_18: stg_228 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_22), !map !54

ST_18: stg_229 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_21), !map !60

ST_18: stg_230 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_20), !map !66

ST_18: stg_231 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_19), !map !72

ST_18: stg_232 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_18), !map !78

ST_18: stg_233 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_17), !map !84

ST_18: stg_234 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_16), !map !90

ST_18: stg_235 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_15), !map !96

ST_18: stg_236 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_14), !map !102

ST_18: stg_237 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_13), !map !108

ST_18: stg_238 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_12), !map !114

ST_18: stg_239 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_11), !map !120

ST_18: stg_240 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_10), !map !126

ST_18: stg_241 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_9), !map !132

ST_18: stg_242 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_8), !map !138

ST_18: stg_243 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !144

ST_18: stg_244 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !150

ST_18: stg_245 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !156

ST_18: stg_246 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !162

ST_18: stg_247 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !168

ST_18: stg_248 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !174

ST_18: stg_249 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !180

ST_18: stg_250 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !186

ST_18: stg_251 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !192

ST_18: stg_252 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_18: stg_253 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, i16* %d_o_1, i16* %d_o_2, i16* %d_o_3, i16* %d_o_4, i16* %d_o_5, i16* %d_o_6, i16* %d_o_7, i16* %d_o_8, i16* %d_o_9, i16* %d_o_10, i16* %d_o_11, i16* %d_o_12, i16* %d_o_13, i16* %d_o_14, i16* %d_o_15, i16* %d_o_16, i16* %d_o_17, i16* %d_o_18, i16* %d_o_19, i16* %d_o_20, i16* %d_o_21, i16* %d_o_22, i16* %d_o_23, i16* %d_o_24, i16* %d_o_25, i16* %d_o_26, i16* %d_o_27, i16* %d_o_28, i16* %d_o_29, i16* %d_o_30, i16* %d_o_31, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_18: stg_254 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* %d_i, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_18: stg_255 [1/1] 1.00ns
:42  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_0, i16 %tmp)

ST_18: stg_256 [1/1] 1.00ns
:49  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_1, i16 %tmp_1)

ST_18: stg_257 [1/1] 1.00ns
:56  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_2, i16 %tmp_3)

ST_18: stg_258 [1/1] 1.00ns
:63  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_3, i16 %tmp_4)

ST_18: stg_259 [1/1] 1.00ns
:70  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_4, i16 %tmp_5)

ST_18: stg_260 [1/1] 1.00ns
:77  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_5, i16 %tmp_6)

ST_18: stg_261 [1/1] 1.00ns
:84  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_6, i16 %tmp_7)

ST_18: stg_262 [1/1] 1.00ns
:91  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_7, i16 %tmp_8)

ST_18: stg_263 [1/1] 1.00ns
:97  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_8, i16 %tmp_9)

ST_18: stg_264 [1/1] 1.00ns
:103  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_9, i16 %tmp_10)

ST_18: stg_265 [1/1] 1.00ns
:109  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_10, i16 %tmp_11)

ST_18: stg_266 [1/1] 1.00ns
:115  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_11, i16 %tmp_12)

ST_18: stg_267 [1/1] 1.00ns
:121  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_12, i16 %tmp_13)

ST_18: stg_268 [1/1] 1.00ns
:127  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_13, i16 %tmp_14)

ST_18: stg_269 [1/1] 1.00ns
:133  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_14, i16 %tmp_15)

ST_18: stg_270 [1/1] 1.00ns
:139  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_15, i16 %tmp_16)

ST_18: stg_271 [1/1] 1.00ns
:145  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_16, i16 %tmp_17)

ST_18: stg_272 [1/1] 1.00ns
:151  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_17, i16 %tmp_18)

ST_18: stg_273 [1/1] 1.00ns
:157  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_18, i16 %tmp_19)

ST_18: stg_274 [1/1] 1.00ns
:163  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_19, i16 %tmp_20)

ST_18: stg_275 [1/1] 1.00ns
:169  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_20, i16 %tmp_21)

ST_18: stg_276 [1/1] 1.00ns
:175  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_21, i16 %tmp_22)

ST_18: stg_277 [1/1] 1.00ns
:181  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_22, i16 %tmp_23)

ST_18: stg_278 [1/1] 1.00ns
:187  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_23, i16 %tmp_24)

ST_18: stg_279 [1/1] 1.00ns
:194  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_24, i16 %tmp_25)

ST_18: stg_280 [1/1] 1.00ns
:201  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_25, i16 %tmp_26)

ST_18: stg_281 [1/1] 1.00ns
:208  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_26, i16 %tmp_27)

ST_18: stg_282 [1/1] 1.00ns
:215  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_27, i16 %tmp_28)

ST_18: stg_283 [1/1] 1.00ns
:222  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_28, i16 %tmp_29)

ST_18: stg_284 [1/1] 1.00ns
:229  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_29, i16 %tmp_30)

ST_18: tmp_2_29 [1/1] 0.00ns
:232  %tmp_2_29 = sext i16 %d_i_load_30 to i32

ST_18: temp_6 [1/1] 1.70ns
:233  %temp_6 = add nsw i32 %acc_6_loc, %tmp_2_29

ST_18: stg_287 [1/1] 0.00ns
:234  store i32 %temp_6, i32* @acc_6, align 8

ST_18: tmp_31 [1/1] 0.00ns
:235  %tmp_31 = trunc i32 %temp_6 to i16

ST_18: stg_289 [1/1] 1.00ns
:236  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_30, i16 %tmp_31)

ST_18: tmp_2_30 [1/1] 0.00ns
:239  %tmp_2_30 = sext i16 %d_i_load_31 to i32

ST_18: temp_7 [1/1] 1.70ns
:240  %temp_7 = add nsw i32 %acc_7_loc, %tmp_2_30

ST_18: stg_292 [1/1] 0.00ns
:241  store i32 %temp_7, i32* @acc_7, align 4

ST_18: tmp_32 [1/1] 0.00ns
:242  %tmp_32 = trunc i32 %temp_7 to i16

ST_18: stg_294 [1/1] 1.00ns
:243  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_31, i16 %tmp_32)

ST_18: stg_295 [1/1] 0.00ns
:244  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
