
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007634  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  080077d4  080077d4  000177d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b10  08007b10  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007b10  08007b10  00017b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b18  08007b18  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b18  08007b18  00017b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b1c  08007b1c  00017b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004128  20000074  08007b94  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000419c  08007b94  0002419c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000150c0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f6f  00000000  00000000  00035164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  000380d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00039340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000179e1  00000000  00000000  0003a480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001427e  00000000  00000000  00051e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009678d  00000000  00000000  000660df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc86c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005088  00000000  00000000  000fc8bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080077bc 	.word	0x080077bc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080077bc 	.word	0x080077bc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4a07      	ldr	r2, [pc, #28]	; (80005e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <vApplicationGetIdleTaskMemory+0x30>)
 80005ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2280      	movs	r2, #128	; 0x80
 80005d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005d2:	bf00      	nop
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000090 	.word	0x20000090
 80005e4:	200000e4 	.word	0x200000e4

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b0d4      	sub	sp, #336	; 0x150
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ee:	f000 ff87 	bl	8001500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f2:	f000 f941 	bl	8000878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f6:	f000 f9df 	bl	80009b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fa:	f000 f9b3 	bl	8000964 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80005fe:	f000 f9a5 	bl	800094c <MX_NVIC_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of PrintMtx */
  osMutexDef(PrintMtx);
 8000602:	2300      	movs	r3, #0
 8000604:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8000608:	2300      	movs	r3, #0
 800060a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  PrintMtxHandle = osMutexCreate(osMutex(PrintMtx));
 800060e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000612:	4618      	mov	r0, r3
 8000614:	f003 fbfe 	bl	8003e14 <osMutexCreate>
 8000618:	4603      	mov	r3, r0
 800061a:	4a7c      	ldr	r2, [pc, #496]	; (800080c <main+0x224>)
 800061c:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of UartQueue */
  osMessageQDef(UartQueue, 1, UartData);
 800061e:	4b7c      	ldr	r3, [pc, #496]	; (8000810 <main+0x228>)
 8000620:	f507 749c 	add.w	r4, r7, #312	; 0x138
 8000624:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000626:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  UartQueueHandle = osMessageCreate(osMessageQ(UartQueue), NULL);
 800062a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800062e:	2100      	movs	r1, #0
 8000630:	4618      	mov	r0, r3
 8000632:	f003 fc8b 	bl	8003f4c <osMessageCreate>
 8000636:	4603      	mov	r3, r0
 8000638:	4a76      	ldr	r2, [pc, #472]	; (8000814 <main+0x22c>)
 800063a:	6013      	str	r3, [r2, #0]

  /* definition and creation of ImuQueue */
  osMessageQDef(ImuQueue, 1, ImuData);
 800063c:	4b76      	ldr	r3, [pc, #472]	; (8000818 <main+0x230>)
 800063e:	f507 7494 	add.w	r4, r7, #296	; 0x128
 8000642:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000644:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ImuQueueHandle = osMessageCreate(osMessageQ(ImuQueue), NULL);
 8000648:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f003 fc7c 	bl	8003f4c <osMessageCreate>
 8000654:	4603      	mov	r3, r0
 8000656:	4a71      	ldr	r2, [pc, #452]	; (800081c <main+0x234>)
 8000658:	6013      	str	r3, [r2, #0]

  /* definition and creation of GpsQueue */
  osMessageQDef(GpsQueue, 1, GpsData);
 800065a:	4b71      	ldr	r3, [pc, #452]	; (8000820 <main+0x238>)
 800065c:	f507 748c 	add.w	r4, r7, #280	; 0x118
 8000660:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000662:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  GpsQueueHandle = osMessageCreate(osMessageQ(GpsQueue), NULL);
 8000666:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800066a:	2100      	movs	r1, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f003 fc6d 	bl	8003f4c <osMessageCreate>
 8000672:	4603      	mov	r3, r0
 8000674:	4a6b      	ldr	r2, [pc, #428]	; (8000824 <main+0x23c>)
 8000676:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ImuTask */
  osThreadDef(ImuTask, StartImuTask, osPriorityLow, 0, 128);
 8000678:	4b6b      	ldr	r3, [pc, #428]	; (8000828 <main+0x240>)
 800067a:	f107 04fc 	add.w	r4, r7, #252	; 0xfc
 800067e:	461d      	mov	r5, r3
 8000680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000684:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000688:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ImuTaskHandle = osThreadCreate(osThread(ImuTask), NULL);
 800068c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f003 fad1 	bl	8003c3a <osThreadCreate>
 8000698:	4603      	mov	r3, r0
 800069a:	4a64      	ldr	r2, [pc, #400]	; (800082c <main+0x244>)
 800069c:	6013      	str	r3, [r2, #0]

  /* definition and creation of GpsTask */
  osThreadDef(GpsTask, StartGpsTask, osPriorityLow, 0, 128);
 800069e:	4b64      	ldr	r3, [pc, #400]	; (8000830 <main+0x248>)
 80006a0:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 80006a4:	461d      	mov	r5, r3
 80006a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GpsTaskHandle = osThreadCreate(osThread(GpsTask), NULL);
 80006b2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80006b6:	2100      	movs	r1, #0
 80006b8:	4618      	mov	r0, r3
 80006ba:	f003 fabe 	bl	8003c3a <osThreadCreate>
 80006be:	4603      	mov	r3, r0
 80006c0:	4a5c      	ldr	r2, [pc, #368]	; (8000834 <main+0x24c>)
 80006c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of KFTask */
  osThreadDef(KFTask, StartKFTask, osPriorityLow, 0, 128);
 80006c4:	4b5c      	ldr	r3, [pc, #368]	; (8000838 <main+0x250>)
 80006c6:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 80006ca:	461d      	mov	r5, r3
 80006cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KFTaskHandle = osThreadCreate(osThread(KFTask), NULL);
 80006d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f003 faab 	bl	8003c3a <osThreadCreate>
 80006e4:	4603      	mov	r3, r0
 80006e6:	4a55      	ldr	r2, [pc, #340]	; (800083c <main+0x254>)
 80006e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of RadarTask */
  osThreadDef(RadarTask, StartRadarTask, osPriorityLow, 0, 128);
 80006ea:	4b55      	ldr	r3, [pc, #340]	; (8000840 <main+0x258>)
 80006ec:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 80006f0:	461d      	mov	r5, r3
 80006f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RadarTaskHandle = osThreadCreate(osThread(RadarTask), NULL);
 80006fe:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f003 fa98 	bl	8003c3a <osThreadCreate>
 800070a:	4603      	mov	r3, r0
 800070c:	4a4d      	ldr	r2, [pc, #308]	; (8000844 <main+0x25c>)
 800070e:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartTask */
  osThreadDef(UartTask, StartUartTask, osPriorityLow, 0, 128);
 8000710:	4b4d      	ldr	r3, [pc, #308]	; (8000848 <main+0x260>)
 8000712:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000716:	461d      	mov	r5, r3
 8000718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000720:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartTaskHandle = osThreadCreate(osThread(UartTask), NULL);
 8000724:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f003 fa85 	bl	8003c3a <osThreadCreate>
 8000730:	4603      	mov	r3, r0
 8000732:	4a46      	ldr	r2, [pc, #280]	; (800084c <main+0x264>)
 8000734:	6013      	str	r3, [r2, #0]

  /* definition and creation of ExButtonIntTask */
  osThreadDef(ExButtonIntTask, StartExButtonIntTask, osPriorityHigh, 0, 128);
 8000736:	4b46      	ldr	r3, [pc, #280]	; (8000850 <main+0x268>)
 8000738:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800073c:	461d      	mov	r5, r3
 800073e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000742:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000746:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ExButtonIntTaskHandle = osThreadCreate(osThread(ExButtonIntTask), NULL);
 800074a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f003 fa72 	bl	8003c3a <osThreadCreate>
 8000756:	4603      	mov	r3, r0
 8000758:	4a3e      	ldr	r2, [pc, #248]	; (8000854 <main+0x26c>)
 800075a:	6013      	str	r3, [r2, #0]

  /* definition and creation of LcdTask */
  osThreadDef(LcdTask, StartLcdTask, osPriorityLow, 0, 128);
 800075c:	4b3e      	ldr	r3, [pc, #248]	; (8000858 <main+0x270>)
 800075e:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000762:	461d      	mov	r5, r3
 8000764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000768:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800076c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LcdTaskHandle = osThreadCreate(osThread(LcdTask), NULL);
 8000770:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f003 fa5f 	bl	8003c3a <osThreadCreate>
 800077c:	4603      	mov	r3, r0
 800077e:	4a37      	ldr	r2, [pc, #220]	; (800085c <main+0x274>)
 8000780:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorTask */
  osThreadDef(MotorTask, StartMotorTask, osPriorityAboveNormal, 0, 128);
 8000782:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000786:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800078a:	4a35      	ldr	r2, [pc, #212]	; (8000860 <main+0x278>)
 800078c:	461c      	mov	r4, r3
 800078e:	4615      	mov	r5, r2
 8000790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000798:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorTaskHandle = osThreadCreate(osThread(MotorTask), NULL);
 800079c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f003 fa49 	bl	8003c3a <osThreadCreate>
 80007a8:	4603      	mov	r3, r0
 80007aa:	4a2e      	ldr	r2, [pc, #184]	; (8000864 <main+0x27c>)
 80007ac:	6013      	str	r3, [r2, #0]

  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityNormal, 0, 128);
 80007ae:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80007b2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80007b6:	4a2c      	ldr	r2, [pc, #176]	; (8000868 <main+0x280>)
 80007b8:	461c      	mov	r4, r3
 80007ba:	4615      	mov	r5, r2
 80007bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 80007c8:	f107 031c 	add.w	r3, r7, #28
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f003 fa33 	bl	8003c3a <osThreadCreate>
 80007d4:	4603      	mov	r3, r0
 80007d6:	4a25      	ldr	r2, [pc, #148]	; (800086c <main+0x284>)
 80007d8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ObjectDetectTas */
  osThreadDef(ObjectDetectTas, StartObjectDetectTask, osPriorityHigh, 0, 128);
 80007da:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80007de:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80007e2:	4a23      	ldr	r2, [pc, #140]	; (8000870 <main+0x288>)
 80007e4:	461c      	mov	r4, r3
 80007e6:	4615      	mov	r5, r2
 80007e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ObjectDetectTasHandle = osThreadCreate(osThread(ObjectDetectTas), NULL);
 80007f4:	463b      	mov	r3, r7
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f003 fa1e 	bl	8003c3a <osThreadCreate>
 80007fe:	4603      	mov	r3, r0
 8000800:	4a1c      	ldr	r2, [pc, #112]	; (8000874 <main+0x28c>)
 8000802:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000804:	f003 fa02 	bl	8003c0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000808:	e7fe      	b.n	8000808 <main+0x220>
 800080a:	bf00      	nop
 800080c:	2000035c 	.word	0x2000035c
 8000810:	08007844 	.word	0x08007844
 8000814:	20000350 	.word	0x20000350
 8000818:	08007854 	.word	0x08007854
 800081c:	20000354 	.word	0x20000354
 8000820:	08007864 	.word	0x08007864
 8000824:	20000358 	.word	0x20000358
 8000828:	08007874 	.word	0x08007874
 800082c:	20000328 	.word	0x20000328
 8000830:	08007890 	.word	0x08007890
 8000834:	2000032c 	.word	0x2000032c
 8000838:	080078ac 	.word	0x080078ac
 800083c:	20000330 	.word	0x20000330
 8000840:	080078c8 	.word	0x080078c8
 8000844:	20000334 	.word	0x20000334
 8000848:	080078e4 	.word	0x080078e4
 800084c:	20000338 	.word	0x20000338
 8000850:	08007900 	.word	0x08007900
 8000854:	2000033c 	.word	0x2000033c
 8000858:	0800791c 	.word	0x0800791c
 800085c:	20000340 	.word	0x20000340
 8000860:	08007938 	.word	0x08007938
 8000864:	20000344 	.word	0x20000344
 8000868:	08007954 	.word	0x08007954
 800086c:	20000348 	.word	0x20000348
 8000870:	08007970 	.word	0x08007970
 8000874:	2000034c 	.word	0x2000034c

08000878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b094      	sub	sp, #80	; 0x50
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087e:	f107 0320 	add.w	r3, r7, #32
 8000882:	2230      	movs	r2, #48	; 0x30
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f006 fb30 	bl	8006eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800089c:	2300      	movs	r3, #0
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	4b28      	ldr	r3, [pc, #160]	; (8000944 <SystemClock_Config+0xcc>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a4:	4a27      	ldr	r2, [pc, #156]	; (8000944 <SystemClock_Config+0xcc>)
 80008a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008aa:	6413      	str	r3, [r2, #64]	; 0x40
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <SystemClock_Config+0xcc>)
 80008ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008b8:	2300      	movs	r3, #0
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	4b22      	ldr	r3, [pc, #136]	; (8000948 <SystemClock_Config+0xd0>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a21      	ldr	r2, [pc, #132]	; (8000948 <SystemClock_Config+0xd0>)
 80008c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <SystemClock_Config+0xd0>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d8:	2301      	movs	r3, #1
 80008da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008dc:	2310      	movs	r3, #16
 80008de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e0:	2302      	movs	r3, #2
 80008e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e4:	2300      	movs	r3, #0
 80008e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008e8:	2310      	movs	r3, #16
 80008ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80008f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008f2:	2304      	movs	r3, #4
 80008f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008f6:	2304      	movs	r3, #4
 80008f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fa:	f107 0320 	add.w	r3, r7, #32
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 f99c 	bl	8001c3c <HAL_RCC_OscConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800090a:	f000 fc78 	bl	80011fe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090e:	230f      	movs	r3, #15
 8000910:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000912:	2302      	movs	r3, #2
 8000914:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800091a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800091e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	2102      	movs	r1, #2
 800092a:	4618      	mov	r0, r3
 800092c:	f001 fbfe 	bl	800212c <HAL_RCC_ClockConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000936:	f000 fc62 	bl	80011fe <Error_Handler>
  }
}
 800093a:	bf00      	nop
 800093c:	3750      	adds	r7, #80	; 0x50
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40007000 	.word	0x40007000

0800094c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2105      	movs	r1, #5
 8000954:	2028      	movs	r0, #40	; 0x28
 8000956:	f000 fecd 	bl	80016f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800095a:	2028      	movs	r0, #40	; 0x28
 800095c:	f000 fee6 	bl	800172c <HAL_NVIC_EnableIRQ>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}

08000964 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 800096a:	4a12      	ldr	r2, [pc, #72]	; (80009b4 <MX_USART2_UART_Init+0x50>)
 800096c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800096e:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000970:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000974:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000982:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800099a:	4805      	ldr	r0, [pc, #20]	; (80009b0 <MX_USART2_UART_Init+0x4c>)
 800099c:	f002 f898 	bl	8002ad0 <HAL_UART_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009a6:	f000 fc2a 	bl	80011fe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	200002e4 	.word	0x200002e4
 80009b4:	40004400 	.word	0x40004400

080009b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b08a      	sub	sp, #40	; 0x28
 80009bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	4b3f      	ldr	r3, [pc, #252]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4a3e      	ldr	r2, [pc, #248]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009d8:	f043 0304 	orr.w	r3, r3, #4
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4b3c      	ldr	r3, [pc, #240]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b38      	ldr	r3, [pc, #224]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	4a37      	ldr	r2, [pc, #220]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009f8:	6313      	str	r3, [r2, #48]	; 0x30
 80009fa:	4b35      	ldr	r3, [pc, #212]	; (8000ad0 <MX_GPIO_Init+0x118>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	4b31      	ldr	r3, [pc, #196]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a30      	ldr	r2, [pc, #192]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b2e      	ldr	r3, [pc, #184]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b2a      	ldr	r3, [pc, #168]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a29      	ldr	r2, [pc, #164]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <MX_GPIO_Init+0x118>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	4824      	ldr	r0, [pc, #144]	; (8000ad4 <MX_GPIO_Init+0x11c>)
 8000a44:	f001 f8ae 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, YellowLed_Pin|RedLed_Pin|GreenLed_Pin|BlueLed_Pin, GPIO_PIN_RESET);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f24e 0102 	movw	r1, #57346	; 0xe002
 8000a4e:	4822      	ldr	r0, [pc, #136]	; (8000ad8 <MX_GPIO_Init+0x120>)
 8000a50:	f001 f8a8 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a5a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	4619      	mov	r1, r3
 8000a6a:	481c      	ldr	r0, [pc, #112]	; (8000adc <MX_GPIO_Init+0x124>)
 8000a6c:	f000 fefe 	bl	800186c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a70:	2320      	movs	r3, #32
 8000a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a74:	2301      	movs	r3, #1
 8000a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4619      	mov	r1, r3
 8000a86:	4813      	ldr	r0, [pc, #76]	; (8000ad4 <MX_GPIO_Init+0x11c>)
 8000a88:	f000 fef0 	bl	800186c <HAL_GPIO_Init>

  /*Configure GPIO pins : YellowLed_Pin RedLed_Pin GreenLed_Pin BlueLed_Pin */
  GPIO_InitStruct.Pin = YellowLed_Pin|RedLed_Pin|GreenLed_Pin|BlueLed_Pin;
 8000a8c:	f24e 0302 	movw	r3, #57346	; 0xe002
 8000a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	480c      	ldr	r0, [pc, #48]	; (8000ad8 <MX_GPIO_Init+0x120>)
 8000aa6:	f000 fee1 	bl	800186c <HAL_GPIO_Init>

  /*Configure GPIO pin : ExButton_Pin */
  GPIO_InitStruct.Pin = ExButton_Pin;
 8000aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ExButton_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4805      	ldr	r0, [pc, #20]	; (8000ad8 <MX_GPIO_Init+0x120>)
 8000ac2:	f000 fed3 	bl	800186c <HAL_GPIO_Init>

}
 8000ac6:	bf00      	nop
 8000ac8:	3728      	adds	r7, #40	; 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	40020400 	.word	0x40020400
 8000adc:	40020800 	.word	0x40020800

08000ae0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// overwrite the HAL_GPIO_EXTI_Callback function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == ExButton_Pin) {
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000af0:	d105      	bne.n	8000afe <HAL_GPIO_EXTI_Callback+0x1e>
  	osSignalSet(ExButtonIntTaskHandle, SIGNAL_BUTTON_PRESS);
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2101      	movs	r1, #1
 8000af8:	4618      	mov	r0, r3
 8000afa:	f003 f8ff 	bl	8003cfc <osSignalSet>
  }
  if(GPIO_Pin == B1_Pin) {
 8000afe:	88fb      	ldrh	r3, [r7, #6]
 8000b00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b04:	d105      	bne.n	8000b12 <HAL_GPIO_EXTI_Callback+0x32>
  	osSignalSet(ExButtonIntTaskHandle, SIGNAL_BUTTON_PRESS);
 8000b06:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f003 f8f5 	bl	8003cfc <osSignalSet>
  }
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	2000033c 	.word	0x2000033c

08000b20 <HAL_UART_RxCpltCallback>:

// interrupt callback method - when the data reception is complete, this is called
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	 // current UART
	uint8_t i;

	if (huart->Instance == USART2) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a34      	ldr	r2, [pc, #208]	; (8000c00 <HAL_UART_RxCpltCallback+0xe0>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d162      	bne.n	8000bf8 <HAL_UART_RxCpltCallback+0xd8>
  	// Clear Rx_Buffer prior to use
  	if (Rx_indx == 0) {
 8000b32:	4b34      	ldr	r3, [pc, #208]	; (8000c04 <HAL_UART_RxCpltCallback+0xe4>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d107      	bne.n	8000b4a <HAL_UART_RxCpltCallback+0x2a>
    	// turn on the yellow led
    	HAL_GPIO_WritePin(YellowLed_GPIO_Port, YellowLed_Pin, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2102      	movs	r1, #2
 8000b3e:	4832      	ldr	r0, [pc, #200]	; (8000c08 <HAL_UART_RxCpltCallback+0xe8>)
 8000b40:	f001 f830 	bl	8001ba4 <HAL_GPIO_WritePin>
    	EmptyBuffer(Rx_Buffer);
 8000b44:	4831      	ldr	r0, [pc, #196]	; (8000c0c <HAL_UART_RxCpltCallback+0xec>)
 8000b46:	f000 fb3d 	bl	80011c4 <EmptyBuffer>
  	}

  	// check for carriage return (ASCII: 13 == \r)
  	if (Rx_byte != 13) {
 8000b4a:	4b31      	ldr	r3, [pc, #196]	; (8000c10 <HAL_UART_RxCpltCallback+0xf0>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b0d      	cmp	r3, #13
 8000b50:	d00b      	beq.n	8000b6a <HAL_UART_RxCpltCallback+0x4a>
  		Rx_Buffer[Rx_indx++] = Rx_byte; // add data to Rx_Buffer
 8000b52:	4b2c      	ldr	r3, [pc, #176]	; (8000c04 <HAL_UART_RxCpltCallback+0xe4>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	b2d1      	uxtb	r1, r2
 8000b5a:	4a2a      	ldr	r2, [pc, #168]	; (8000c04 <HAL_UART_RxCpltCallback+0xe4>)
 8000b5c:	7011      	strb	r1, [r2, #0]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	4b2b      	ldr	r3, [pc, #172]	; (8000c10 <HAL_UART_RxCpltCallback+0xf0>)
 8000b62:	7819      	ldrb	r1, [r3, #0]
 8000b64:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <HAL_UART_RxCpltCallback+0xec>)
 8000b66:	5499      	strb	r1, [r3, r2]
 8000b68:	e03b      	b.n	8000be2 <HAL_UART_RxCpltCallback+0xc2>
  	} else {
  		Rx_indx = 0;
 8000b6a:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <HAL_UART_RxCpltCallback+0xe4>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
  		Transfer_cplt = 1; // transfer complete, data is ready
 8000b70:	4b28      	ldr	r3, [pc, #160]	; (8000c14 <HAL_UART_RxCpltCallback+0xf4>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]

  		// LED trigger phrase
  		if (strcmp(Rx_Buffer, "faster") == 0) {
 8000b76:	4928      	ldr	r1, [pc, #160]	; (8000c18 <HAL_UART_RxCpltCallback+0xf8>)
 8000b78:	4824      	ldr	r0, [pc, #144]	; (8000c0c <HAL_UART_RxCpltCallback+0xec>)
 8000b7a:	f7ff fb31 	bl	80001e0 <strcmp>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d104      	bne.n	8000b8e <HAL_UART_RxCpltCallback+0x6e>
  			sprintf(msg, "Accelerating!");
 8000b84:	4925      	ldr	r1, [pc, #148]	; (8000c1c <HAL_UART_RxCpltCallback+0xfc>)
 8000b86:	4826      	ldr	r0, [pc, #152]	; (8000c20 <HAL_UART_RxCpltCallback+0x100>)
 8000b88:	f006 f9b8 	bl	8006efc <siprintf>
 8000b8c:	e00f      	b.n	8000bae <HAL_UART_RxCpltCallback+0x8e>
  		} else if (strcmp(Rx_Buffer, "slower")  == 0) {
 8000b8e:	4925      	ldr	r1, [pc, #148]	; (8000c24 <HAL_UART_RxCpltCallback+0x104>)
 8000b90:	481e      	ldr	r0, [pc, #120]	; (8000c0c <HAL_UART_RxCpltCallback+0xec>)
 8000b92:	f7ff fb25 	bl	80001e0 <strcmp>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d104      	bne.n	8000ba6 <HAL_UART_RxCpltCallback+0x86>
  			sprintf(msg, "Decelerating!");
 8000b9c:	4922      	ldr	r1, [pc, #136]	; (8000c28 <HAL_UART_RxCpltCallback+0x108>)
 8000b9e:	4820      	ldr	r0, [pc, #128]	; (8000c20 <HAL_UART_RxCpltCallback+0x100>)
 8000ba0:	f006 f9ac 	bl	8006efc <siprintf>
 8000ba4:	e003      	b.n	8000bae <HAL_UART_RxCpltCallback+0x8e>
  		} else {
  			sprintf(msg, "Unknown command.");
 8000ba6:	4921      	ldr	r1, [pc, #132]	; (8000c2c <HAL_UART_RxCpltCallback+0x10c>)
 8000ba8:	481d      	ldr	r0, [pc, #116]	; (8000c20 <HAL_UART_RxCpltCallback+0x100>)
 8000baa:	f006 f9a7 	bl	8006efc <siprintf>
  		}

  		// send to UART
  		HAL_UART_Transmit(&huart2, "\n\r", 2, 100);
 8000bae:	2364      	movs	r3, #100	; 0x64
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	491f      	ldr	r1, [pc, #124]	; (8000c30 <HAL_UART_RxCpltCallback+0x110>)
 8000bb4:	481f      	ldr	r0, [pc, #124]	; (8000c34 <HAL_UART_RxCpltCallback+0x114>)
 8000bb6:	f001 ffd8 	bl	8002b6a <HAL_UART_Transmit>
  		HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000bba:	2364      	movs	r3, #100	; 0x64
 8000bbc:	221e      	movs	r2, #30
 8000bbe:	4918      	ldr	r1, [pc, #96]	; (8000c20 <HAL_UART_RxCpltCallback+0x100>)
 8000bc0:	481c      	ldr	r0, [pc, #112]	; (8000c34 <HAL_UART_RxCpltCallback+0x114>)
 8000bc2:	f001 ffd2 	bl	8002b6a <HAL_UART_Transmit>
  		HAL_UART_Transmit(&huart2, "\n\r", 2, 100);
 8000bc6:	2364      	movs	r3, #100	; 0x64
 8000bc8:	2202      	movs	r2, #2
 8000bca:	4919      	ldr	r1, [pc, #100]	; (8000c30 <HAL_UART_RxCpltCallback+0x110>)
 8000bcc:	4819      	ldr	r0, [pc, #100]	; (8000c34 <HAL_UART_RxCpltCallback+0x114>)
 8000bce:	f001 ffcc 	bl	8002b6a <HAL_UART_Transmit>
    	EmptyBuffer(msg);
 8000bd2:	4813      	ldr	r0, [pc, #76]	; (8000c20 <HAL_UART_RxCpltCallback+0x100>)
 8000bd4:	f000 faf6 	bl	80011c4 <EmptyBuffer>

    	// turn off the yellow led
    	HAL_GPIO_WritePin(YellowLed_GPIO_Port, YellowLed_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2102      	movs	r1, #2
 8000bdc:	480a      	ldr	r0, [pc, #40]	; (8000c08 <HAL_UART_RxCpltCallback+0xe8>)
 8000bde:	f000 ffe1 	bl	8001ba4 <HAL_GPIO_WritePin>
  	}

  	// activate UART
  	HAL_UART_Receive_IT(&huart2, &Rx_byte, 1);
 8000be2:	2201      	movs	r2, #1
 8000be4:	490a      	ldr	r1, [pc, #40]	; (8000c10 <HAL_UART_RxCpltCallback+0xf0>)
 8000be6:	4813      	ldr	r0, [pc, #76]	; (8000c34 <HAL_UART_RxCpltCallback+0x114>)
 8000be8:	f002 f851 	bl	8002c8e <HAL_UART_Receive_IT>
  	// send to UART
  	HAL_UART_Transmit(&huart2, &Rx_byte, 1, 100);
 8000bec:	2364      	movs	r3, #100	; 0x64
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4907      	ldr	r1, [pc, #28]	; (8000c10 <HAL_UART_RxCpltCallback+0xf0>)
 8000bf2:	4810      	ldr	r0, [pc, #64]	; (8000c34 <HAL_UART_RxCpltCallback+0x114>)
 8000bf4:	f001 ffb9 	bl	8002b6a <HAL_UART_Transmit>
	}
}
 8000bf8:	bf00      	nop
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40004400 	.word	0x40004400
 8000c04:	20000361 	.word	0x20000361
 8000c08:	40020400 	.word	0x40020400
 8000c0c:	20000364 	.word	0x20000364
 8000c10:	20000360 	.word	0x20000360
 8000c14:	20000362 	.word	0x20000362
 8000c18:	0800798c 	.word	0x0800798c
 8000c1c:	08007994 	.word	0x08007994
 8000c20:	200003c8 	.word	0x200003c8
 8000c24:	080079a4 	.word	0x080079a4
 8000c28:	080079ac 	.word	0x080079ac
 8000c2c:	080079bc 	.word	0x080079bc
 8000c30:	080079d0 	.word	0x080079d0
 8000c34:	200002e4 	.word	0x200002e4

08000c38 <StartImuTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartImuTask */
void StartImuTask(void const * argument)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <StartImuTask+0x6c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f04f 31ff 	mov.w	r1, #4294967295
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f003 f8fb 	bl	8003e44 <osMutexWait>
	sprintf(msg, "IMU GO\r\n");
 8000c4e:	4916      	ldr	r1, [pc, #88]	; (8000ca8 <StartImuTask+0x70>)
 8000c50:	4816      	ldr	r0, [pc, #88]	; (8000cac <StartImuTask+0x74>)
 8000c52:	f006 f953 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000c56:	2364      	movs	r3, #100	; 0x64
 8000c58:	221e      	movs	r2, #30
 8000c5a:	4914      	ldr	r1, [pc, #80]	; (8000cac <StartImuTask+0x74>)
 8000c5c:	4814      	ldr	r0, [pc, #80]	; (8000cb0 <StartImuTask+0x78>)
 8000c5e:	f001 ff84 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000c62:	4812      	ldr	r0, [pc, #72]	; (8000cac <StartImuTask+0x74>)
 8000c64:	f000 faae 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <StartImuTask+0x6c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f003 f937 	bl	8003ee0 <osMutexRelease>

  /* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8000c72:	f002 ffd2 	bl	8003c1a <osKernelSysTick>
 8000c76:	61f8      	str	r0, [r7, #28]

  	// pseudo-measurements -  we assume that the the IMU gives perfect measurements that indicate that the vehicle moves in a circle with constant speeds
  	float imu_lin_acc = 0.1;
 8000c78:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <StartImuTask+0x7c>)
 8000c7a:	61bb      	str	r3, [r7, #24]
  	float imu_ang_vel = 0.2;
 8000c7c:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <StartImuTask+0x80>)
 8000c7e:	617b      	str	r3, [r7, #20]
  	ImuData imu_readings = {t, imu_lin_acc, imu_ang_vel};
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	613b      	str	r3, [r7, #16]

  	// send the data to the queue
  	osMessagePut(ImuQueueHandle, (uint32_t) &imu_readings, 100);
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <StartImuTask+0x84>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f107 0108 	add.w	r1, r7, #8
 8000c94:	2264      	movs	r2, #100	; 0x64
 8000c96:	4618      	mov	r0, r3
 8000c98:	f003 f980 	bl	8003f9c <osMessagePut>

  	osDelay(10); // IMU signal every 0.01 sec
 8000c9c:	200a      	movs	r0, #10
 8000c9e:	f003 f818 	bl	8003cd2 <osDelay>
  {
 8000ca2:	e7e6      	b.n	8000c72 <StartImuTask+0x3a>
 8000ca4:	2000035c 	.word	0x2000035c
 8000ca8:	080079d4 	.word	0x080079d4
 8000cac:	200003c8 	.word	0x200003c8
 8000cb0:	200002e4 	.word	0x200002e4
 8000cb4:	3dcccccd 	.word	0x3dcccccd
 8000cb8:	3e4ccccd 	.word	0x3e4ccccd
 8000cbc:	20000354 	.word	0x20000354

08000cc0 <StartGpsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGpsTask */
void StartGpsTask(void const * argument)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b08a      	sub	sp, #40	; 0x28
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGpsTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <StartGpsTask+0x74>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f003 f8b7 	bl	8003e44 <osMutexWait>
	sprintf(msg, "GPS GO\r\n");
 8000cd6:	4918      	ldr	r1, [pc, #96]	; (8000d38 <StartGpsTask+0x78>)
 8000cd8:	4818      	ldr	r0, [pc, #96]	; (8000d3c <StartGpsTask+0x7c>)
 8000cda:	f006 f90f 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000cde:	2364      	movs	r3, #100	; 0x64
 8000ce0:	221e      	movs	r2, #30
 8000ce2:	4916      	ldr	r1, [pc, #88]	; (8000d3c <StartGpsTask+0x7c>)
 8000ce4:	4816      	ldr	r0, [pc, #88]	; (8000d40 <StartGpsTask+0x80>)
 8000ce6:	f001 ff40 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000cea:	4814      	ldr	r0, [pc, #80]	; (8000d3c <StartGpsTask+0x7c>)
 8000cec:	f000 fa6a 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000cf0:	4b10      	ldr	r3, [pc, #64]	; (8000d34 <StartGpsTask+0x74>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f003 f8f3 	bl	8003ee0 <osMutexRelease>

	/* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8000cfa:	f002 ff8e 	bl	8003c1a <osKernelSysTick>
 8000cfe:	6278      	str	r0, [r7, #36]	; 0x24

  	// GPS pseudo-measurements
  	float gps_x = 1.1;
 8000d00:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <StartGpsTask+0x84>)
 8000d02:	623b      	str	r3, [r7, #32]
  	float gps_y = 2.2;
 8000d04:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <StartGpsTask+0x88>)
 8000d06:	61fb      	str	r3, [r7, #28]
  	float gps_z = 3.3;
 8000d08:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <StartGpsTask+0x8c>)
 8000d0a:	61bb      	str	r3, [r7, #24]
  	GpsData gps_readings = {t, gps_x, gps_y, gps_z};
 8000d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0e:	60bb      	str	r3, [r7, #8]
 8000d10:	6a3b      	ldr	r3, [r7, #32]
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	617b      	str	r3, [r7, #20]

  	// send the data to the queue
  	osMessagePut(GpsQueueHandle, (uint32_t) &gps_readings, 100);
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <StartGpsTask+0x90>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f107 0108 	add.w	r1, r7, #8
 8000d24:	2264      	movs	r2, #100	; 0x64
 8000d26:	4618      	mov	r0, r3
 8000d28:	f003 f938 	bl	8003f9c <osMessagePut>

  	osDelay(100); // GPS signal every 0.1 sec
 8000d2c:	2064      	movs	r0, #100	; 0x64
 8000d2e:	f002 ffd0 	bl	8003cd2 <osDelay>
  {
 8000d32:	e7e2      	b.n	8000cfa <StartGpsTask+0x3a>
 8000d34:	2000035c 	.word	0x2000035c
 8000d38:	080079e0 	.word	0x080079e0
 8000d3c:	200003c8 	.word	0x200003c8
 8000d40:	200002e4 	.word	0x200002e4
 8000d44:	3f8ccccd 	.word	0x3f8ccccd
 8000d48:	400ccccd 	.word	0x400ccccd
 8000d4c:	40533333 	.word	0x40533333
 8000d50:	20000358 	.word	0x20000358

08000d54 <StartKFTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKFTask */
void StartKFTask(void const * argument)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08a      	sub	sp, #40	; 0x28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKFTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000d5c:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <StartKFTask+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295
 8000d64:	4618      	mov	r0, r3
 8000d66:	f003 f86d 	bl	8003e44 <osMutexWait>
	sprintf(msg, "KF GO\r\n");
 8000d6a:	4914      	ldr	r1, [pc, #80]	; (8000dbc <StartKFTask+0x68>)
 8000d6c:	4814      	ldr	r0, [pc, #80]	; (8000dc0 <StartKFTask+0x6c>)
 8000d6e:	f006 f8c5 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000d72:	2364      	movs	r3, #100	; 0x64
 8000d74:	221e      	movs	r2, #30
 8000d76:	4912      	ldr	r1, [pc, #72]	; (8000dc0 <StartKFTask+0x6c>)
 8000d78:	4812      	ldr	r0, [pc, #72]	; (8000dc4 <StartKFTask+0x70>)
 8000d7a:	f001 fef6 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000d7e:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <StartKFTask+0x6c>)
 8000d80:	f000 fa20 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <StartKFTask+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f003 f8a9 	bl	8003ee0 <osMutexRelease>

	/* Infinite loop */
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8000d8e:	f002 ff44 	bl	8003c1a <osKernelSysTick>
 8000d92:	6278      	str	r0, [r7, #36]	; 0x24

  	// receive GPS and IMU data from queues
  	osEvent retval_imu = osMessageGet(ImuQueueHandle, 0);
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <StartKFTask+0x74>)
 8000d96:	6819      	ldr	r1, [r3, #0]
 8000d98:	f107 0318 	add.w	r3, r7, #24
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f003 f93c 	bl	800401c <osMessageGet>
//  	((ImuData*)retval_imu.value.p)->timestamp;
//  	((ImuData*)retval_imu.value.p)->lin_acc;
//  	((ImuData*)retval_imu.value.p)->ang_vel;
  	osEvent retval_gps = osMessageGet(ImuQueueHandle, 0);
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <StartKFTask+0x74>)
 8000da6:	6819      	ldr	r1, [r3, #0]
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	2200      	movs	r2, #0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f003 f934 	bl	800401c <osMessageGet>
  {
 8000db4:	e7eb      	b.n	8000d8e <StartKFTask+0x3a>
 8000db6:	bf00      	nop
 8000db8:	2000035c 	.word	0x2000035c
 8000dbc:	080079ec 	.word	0x080079ec
 8000dc0:	200003c8 	.word	0x200003c8
 8000dc4:	200002e4 	.word	0x200002e4
 8000dc8:	20000354 	.word	0x20000354

08000dcc <StartRadarTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRadarTask */
void StartRadarTask(void const * argument)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRadarTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000dd4:	4b34      	ldr	r3, [pc, #208]	; (8000ea8 <StartRadarTask+0xdc>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f003 f831 	bl	8003e44 <osMutexWait>
	sprintf(msg, "Radar GO\r\n");
 8000de2:	4932      	ldr	r1, [pc, #200]	; (8000eac <StartRadarTask+0xe0>)
 8000de4:	4832      	ldr	r0, [pc, #200]	; (8000eb0 <StartRadarTask+0xe4>)
 8000de6:	f006 f889 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000dea:	2364      	movs	r3, #100	; 0x64
 8000dec:	221e      	movs	r2, #30
 8000dee:	4930      	ldr	r1, [pc, #192]	; (8000eb0 <StartRadarTask+0xe4>)
 8000df0:	4830      	ldr	r0, [pc, #192]	; (8000eb4 <StartRadarTask+0xe8>)
 8000df2:	f001 feba 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000df6:	482e      	ldr	r0, [pc, #184]	; (8000eb0 <StartRadarTask+0xe4>)
 8000df8:	f000 f9e4 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000dfc:	4b2a      	ldr	r3, [pc, #168]	; (8000ea8 <StartRadarTask+0xdc>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4618      	mov	r0, r3
 8000e02:	f003 f86d 	bl	8003ee0 <osMutexRelease>

	// counter to periodically pseudo-detect an object
	uint8_t i = 0; // 8 bits means that after 256 it goes back to 0
 8000e06:	2300      	movs	r3, #0
 8000e08:	73fb      	strb	r3, [r7, #15]
  for(;;)
  {
  	// Get the RTOS kernel tick count
  	uint32_t  t =  osKernelSysTick();
 8000e0a:	f002 ff06 	bl	8003c1a <osKernelSysTick>
 8000e0e:	60b8      	str	r0, [r7, #8]

  	// at iteration #200 and every 256 (2^8) iterations, "detect an object"
  	if (i == 200){
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	2bc8      	cmp	r3, #200	; 0xc8
 8000e14:	d11e      	bne.n	8000e54 <StartRadarTask+0x88>
    	osMutexWait(PrintMtxHandle, osWaitForever);
 8000e16:	4b24      	ldr	r3, [pc, #144]	; (8000ea8 <StartRadarTask+0xdc>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 f810 	bl	8003e44 <osMutexWait>
    	sprintf(msg, "An object!\r\n");
 8000e24:	4924      	ldr	r1, [pc, #144]	; (8000eb8 <StartRadarTask+0xec>)
 8000e26:	4822      	ldr	r0, [pc, #136]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e28:	f006 f868 	bl	8006efc <siprintf>
    	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000e2c:	2364      	movs	r3, #100	; 0x64
 8000e2e:	221e      	movs	r2, #30
 8000e30:	491f      	ldr	r1, [pc, #124]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e32:	4820      	ldr	r0, [pc, #128]	; (8000eb4 <StartRadarTask+0xe8>)
 8000e34:	f001 fe99 	bl	8002b6a <HAL_UART_Transmit>
    	EmptyBuffer(msg);
 8000e38:	481d      	ldr	r0, [pc, #116]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e3a:	f000 f9c3 	bl	80011c4 <EmptyBuffer>
    	osMutexRelease(PrintMtxHandle);
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <StartRadarTask+0xdc>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f003 f84c 	bl	8003ee0 <osMutexRelease>

    	// when detecting an object, send a signal to the object-detection-handle thread
			osSignalSet(ObjectDetectTasHandle, SIGNAL_OBJECT_DETECT);
 8000e48:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <StartRadarTask+0xf0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f002 ff54 	bl	8003cfc <osSignalSet>
  	}

  	// stop detecting the object 50 iterations after you detected it
  	if (i == 250){
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	2bfa      	cmp	r3, #250	; 0xfa
 8000e58:	d11e      	bne.n	8000e98 <StartRadarTask+0xcc>
    	osMutexWait(PrintMtxHandle, osWaitForever);
 8000e5a:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <StartRadarTask+0xdc>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e62:	4618      	mov	r0, r3
 8000e64:	f002 ffee 	bl	8003e44 <osMutexWait>
    	sprintf(msg, "No objects.\r\n");
 8000e68:	4915      	ldr	r1, [pc, #84]	; (8000ec0 <StartRadarTask+0xf4>)
 8000e6a:	4811      	ldr	r0, [pc, #68]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e6c:	f006 f846 	bl	8006efc <siprintf>
    	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000e70:	2364      	movs	r3, #100	; 0x64
 8000e72:	221e      	movs	r2, #30
 8000e74:	490e      	ldr	r1, [pc, #56]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e76:	480f      	ldr	r0, [pc, #60]	; (8000eb4 <StartRadarTask+0xe8>)
 8000e78:	f001 fe77 	bl	8002b6a <HAL_UART_Transmit>
    	EmptyBuffer(msg);
 8000e7c:	480c      	ldr	r0, [pc, #48]	; (8000eb0 <StartRadarTask+0xe4>)
 8000e7e:	f000 f9a1 	bl	80011c4 <EmptyBuffer>
    	osMutexRelease(PrintMtxHandle);
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <StartRadarTask+0xdc>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f003 f82a 	bl	8003ee0 <osMutexRelease>

    	// signal to the object-detection thread that we no longer detect an object
			osSignalSet(ObjectDetectTasHandle, SIGNAL_OBJECT_DETECT);
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <StartRadarTask+0xf0>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2101      	movs	r1, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f002 ff32 	bl	8003cfc <osSignalSet>
  	}

  	// Radar signal every 0.05 sec
    osDelay(50);
 8000e98:	2032      	movs	r0, #50	; 0x32
 8000e9a:	f002 ff1a 	bl	8003cd2 <osDelay>

    // increment counter
    ++i;
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	73fb      	strb	r3, [r7, #15]
  {
 8000ea4:	e7b1      	b.n	8000e0a <StartRadarTask+0x3e>
 8000ea6:	bf00      	nop
 8000ea8:	2000035c 	.word	0x2000035c
 8000eac:	080079f4 	.word	0x080079f4
 8000eb0:	200003c8 	.word	0x200003c8
 8000eb4:	200002e4 	.word	0x200002e4
 8000eb8:	08007a00 	.word	0x08007a00
 8000ebc:	2000034c 	.word	0x2000034c
 8000ec0:	08007a10 	.word	0x08007a10

08000ec4 <StartUartTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTask */
void StartUartTask(void const * argument)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <StartUartTask+0x3c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f002 ffb5 	bl	8003e44 <osMutexWait>
	sprintf(msg, "UART GO\r\n");
 8000eda:	490a      	ldr	r1, [pc, #40]	; (8000f04 <StartUartTask+0x40>)
 8000edc:	480a      	ldr	r0, [pc, #40]	; (8000f08 <StartUartTask+0x44>)
 8000ede:	f006 f80d 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000ee2:	2364      	movs	r3, #100	; 0x64
 8000ee4:	221e      	movs	r2, #30
 8000ee6:	4908      	ldr	r1, [pc, #32]	; (8000f08 <StartUartTask+0x44>)
 8000ee8:	4808      	ldr	r0, [pc, #32]	; (8000f0c <StartUartTask+0x48>)
 8000eea:	f001 fe3e 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000eee:	4806      	ldr	r0, [pc, #24]	; (8000f08 <StartUartTask+0x44>)
 8000ef0:	f000 f968 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000ef4:	4b02      	ldr	r3, [pc, #8]	; (8000f00 <StartUartTask+0x3c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f002 fff1 	bl	8003ee0 <osMutexRelease>
  /* Infinite loop */
  for(;;)
 8000efe:	e7fe      	b.n	8000efe <StartUartTask+0x3a>
 8000f00:	2000035c 	.word	0x2000035c
 8000f04:	08007a20 	.word	0x08007a20
 8000f08:	200003c8 	.word	0x200003c8
 8000f0c:	200002e4 	.word	0x200002e4

08000f10 <StartExButtonIntTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartExButtonIntTask */
void StartExButtonIntTask(void const * argument)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartExButtonIntTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000f18:	4b24      	ldr	r3, [pc, #144]	; (8000fac <StartExButtonIntTask+0x9c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 ff8f 	bl	8003e44 <osMutexWait>
	sprintf(msg, "ExButton GO\r\n");
 8000f26:	4922      	ldr	r1, [pc, #136]	; (8000fb0 <StartExButtonIntTask+0xa0>)
 8000f28:	4822      	ldr	r0, [pc, #136]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f2a:	f005 ffe7 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	221e      	movs	r2, #30
 8000f32:	4920      	ldr	r1, [pc, #128]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f34:	4820      	ldr	r0, [pc, #128]	; (8000fb8 <StartExButtonIntTask+0xa8>)
 8000f36:	f001 fe18 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000f3a:	481e      	ldr	r0, [pc, #120]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f3c:	f000 f942 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <StartExButtonIntTask+0x9c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f002 ffcb 	bl	8003ee0 <osMutexRelease>
  /* Infinite loop */
  for(;;)
  {
  	//wait for signal
  	osSignalWait(SIGNAL_BUTTON_PRESS, osWaitForever);
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f002 ff12 	bl	8003d7c <osSignalWait>

  	// print to uart
  	sprintf(msg, "Button pressed...\r\n");
 8000f58:	4918      	ldr	r1, [pc, #96]	; (8000fbc <StartExButtonIntTask+0xac>)
 8000f5a:	4816      	ldr	r0, [pc, #88]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f5c:	f005 ffce 	bl	8006efc <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000f60:	2364      	movs	r3, #100	; 0x64
 8000f62:	221e      	movs	r2, #30
 8000f64:	4913      	ldr	r1, [pc, #76]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f66:	4814      	ldr	r0, [pc, #80]	; (8000fb8 <StartExButtonIntTask+0xa8>)
 8000f68:	f001 fdff 	bl	8002b6a <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8000f6c:	4811      	ldr	r0, [pc, #68]	; (8000fb4 <StartExButtonIntTask+0xa4>)
 8000f6e:	f000 f929 	bl	80011c4 <EmptyBuffer>

  	// toggle led
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000f72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f76:	4812      	ldr	r0, [pc, #72]	; (8000fc0 <StartExButtonIntTask+0xb0>)
 8000f78:	f000 fe2d 	bl	8001bd6 <HAL_GPIO_TogglePin>
	  GPIO_PinState red_trig = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8000f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f80:	480f      	ldr	r0, [pc, #60]	; (8000fc0 <StartExButtonIntTask+0xb0>)
 8000f82:	f000 fdf7 	bl	8001b74 <HAL_GPIO_ReadPin>
 8000f86:	4603      	mov	r3, r0
 8000f88:	77fb      	strb	r3, [r7, #31]
	  if (red_trig == GPIO_PIN_SET){
 8000f8a:	7ffb      	ldrb	r3, [r7, #31]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d106      	bne.n	8000f9e <StartExButtonIntTask+0x8e>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f96:	480a      	ldr	r0, [pc, #40]	; (8000fc0 <StartExButtonIntTask+0xb0>)
 8000f98:	f000 fe04 	bl	8001ba4 <HAL_GPIO_WritePin>
 8000f9c:	e7d5      	b.n	8000f4a <StartExButtonIntTask+0x3a>
	  } else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fa4:	4806      	ldr	r0, [pc, #24]	; (8000fc0 <StartExButtonIntTask+0xb0>)
 8000fa6:	f000 fdfd 	bl	8001ba4 <HAL_GPIO_WritePin>
  {
 8000faa:	e7ce      	b.n	8000f4a <StartExButtonIntTask+0x3a>
 8000fac:	2000035c 	.word	0x2000035c
 8000fb0:	08007a2c 	.word	0x08007a2c
 8000fb4:	200003c8 	.word	0x200003c8
 8000fb8:	200002e4 	.word	0x200002e4
 8000fbc:	08007a3c 	.word	0x08007a3c
 8000fc0:	40020400 	.word	0x40020400

08000fc4 <StartLcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLcdTask */
void StartLcdTask(void const * argument)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLcdTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <StartLcdTask+0x44>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 ff35 	bl	8003e44 <osMutexWait>
	sprintf(msg, "LCD GO\r\n");
 8000fda:	490c      	ldr	r1, [pc, #48]	; (800100c <StartLcdTask+0x48>)
 8000fdc:	480c      	ldr	r0, [pc, #48]	; (8001010 <StartLcdTask+0x4c>)
 8000fde:	f005 ff8d 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8000fe2:	2364      	movs	r3, #100	; 0x64
 8000fe4:	221e      	movs	r2, #30
 8000fe6:	490a      	ldr	r1, [pc, #40]	; (8001010 <StartLcdTask+0x4c>)
 8000fe8:	480a      	ldr	r0, [pc, #40]	; (8001014 <StartLcdTask+0x50>)
 8000fea:	f001 fdbe 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8000fee:	4808      	ldr	r0, [pc, #32]	; (8001010 <StartLcdTask+0x4c>)
 8000ff0:	f000 f8e8 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8000ff4:	4b04      	ldr	r3, [pc, #16]	; (8001008 <StartLcdTask+0x44>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f002 ff71 	bl	8003ee0 <osMutexRelease>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ffe:	2001      	movs	r0, #1
 8001000:	f002 fe67 	bl	8003cd2 <osDelay>
 8001004:	e7fb      	b.n	8000ffe <StartLcdTask+0x3a>
 8001006:	bf00      	nop
 8001008:	2000035c 	.word	0x2000035c
 800100c:	08007a50 	.word	0x08007a50
 8001010:	200003c8 	.word	0x200003c8
 8001014:	200002e4 	.word	0x200002e4

08001018 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void const * argument)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  /* Infinite loop */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001020:	4b10      	ldr	r3, [pc, #64]	; (8001064 <StartMotorTask+0x4c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f04f 31ff 	mov.w	r1, #4294967295
 8001028:	4618      	mov	r0, r3
 800102a:	f002 ff0b 	bl	8003e44 <osMutexWait>
	sprintf(msg, "Motor GO\r\n");
 800102e:	490e      	ldr	r1, [pc, #56]	; (8001068 <StartMotorTask+0x50>)
 8001030:	480e      	ldr	r0, [pc, #56]	; (800106c <StartMotorTask+0x54>)
 8001032:	f005 ff63 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 8001036:	2364      	movs	r3, #100	; 0x64
 8001038:	221e      	movs	r2, #30
 800103a:	490c      	ldr	r1, [pc, #48]	; (800106c <StartMotorTask+0x54>)
 800103c:	480c      	ldr	r0, [pc, #48]	; (8001070 <StartMotorTask+0x58>)
 800103e:	f001 fd94 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 8001042:	480a      	ldr	r0, [pc, #40]	; (800106c <StartMotorTask+0x54>)
 8001044:	f000 f8be 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <StartMotorTask+0x4c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4618      	mov	r0, r3
 800104e:	f002 ff47 	bl	8003ee0 <osMutexRelease>
	int lin_vel = 14; // 14 m/sec linear velocity
 8001052:	230e      	movs	r3, #14
 8001054:	60fb      	str	r3, [r7, #12]
	int ang_vel = 0.2; // 0.2 rad/sec angular velocity
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
  for(;;)
  {
  	// block until resumed
  	osThreadSuspend(NULL);
 800105a:	2000      	movs	r0, #0
 800105c:	f003 f852 	bl	8004104 <osThreadSuspend>
 8001060:	e7fb      	b.n	800105a <StartMotorTask+0x42>
 8001062:	bf00      	nop
 8001064:	2000035c 	.word	0x2000035c
 8001068:	08007a5c 	.word	0x08007a5c
 800106c:	200003c8 	.word	0x200003c8
 8001070:	200002e4 	.word	0x200002e4

08001074 <StartMainTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMainTask */
  /* Infinite loop */
	osMutexWait(PrintMtxHandle, osWaitForever);
 800107c:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <StartMainTask+0x80>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f04f 31ff 	mov.w	r1, #4294967295
 8001084:	4618      	mov	r0, r3
 8001086:	f002 fedd 	bl	8003e44 <osMutexWait>
	sprintf(msg, "Main GO\r\n");
 800108a:	491b      	ldr	r1, [pc, #108]	; (80010f8 <StartMainTask+0x84>)
 800108c:	481b      	ldr	r0, [pc, #108]	; (80010fc <StartMainTask+0x88>)
 800108e:	f005 ff35 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 200);
 8001092:	23c8      	movs	r3, #200	; 0xc8
 8001094:	221e      	movs	r2, #30
 8001096:	4919      	ldr	r1, [pc, #100]	; (80010fc <StartMainTask+0x88>)
 8001098:	4819      	ldr	r0, [pc, #100]	; (8001100 <StartMainTask+0x8c>)
 800109a:	f001 fd66 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 800109e:	4817      	ldr	r0, [pc, #92]	; (80010fc <StartMainTask+0x88>)
 80010a0:	f000 f890 	bl	80011c4 <EmptyBuffer>
	sprintf(msg, "Enabling UART...\r\n");
 80010a4:	4917      	ldr	r1, [pc, #92]	; (8001104 <StartMainTask+0x90>)
 80010a6:	4815      	ldr	r0, [pc, #84]	; (80010fc <StartMainTask+0x88>)
 80010a8:	f005 ff28 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 80010ac:	2364      	movs	r3, #100	; 0x64
 80010ae:	221e      	movs	r2, #30
 80010b0:	4912      	ldr	r1, [pc, #72]	; (80010fc <StartMainTask+0x88>)
 80010b2:	4813      	ldr	r0, [pc, #76]	; (8001100 <StartMainTask+0x8c>)
 80010b4:	f001 fd59 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 80010b8:	4810      	ldr	r0, [pc, #64]	; (80010fc <StartMainTask+0x88>)
 80010ba:	f000 f883 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 80010be:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <StartMainTask+0x80>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 ff0c 	bl	8003ee0 <osMutexRelease>
	// enable UART receive
	HAL_UART_Receive_IT(&huart2, &Rx_byte, 1);
 80010c8:	2201      	movs	r2, #1
 80010ca:	490f      	ldr	r1, [pc, #60]	; (8001108 <StartMainTask+0x94>)
 80010cc:	480c      	ldr	r0, [pc, #48]	; (8001100 <StartMainTask+0x8c>)
 80010ce:	f001 fdde 	bl	8002c8e <HAL_UART_Receive_IT>
  for(;;)
  {
  	sprintf(msg, "-Main\r\n");
 80010d2:	490e      	ldr	r1, [pc, #56]	; (800110c <StartMainTask+0x98>)
 80010d4:	4809      	ldr	r0, [pc, #36]	; (80010fc <StartMainTask+0x88>)
 80010d6:	f005 ff11 	bl	8006efc <siprintf>
  	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 80010da:	2364      	movs	r3, #100	; 0x64
 80010dc:	221e      	movs	r2, #30
 80010de:	4907      	ldr	r1, [pc, #28]	; (80010fc <StartMainTask+0x88>)
 80010e0:	4807      	ldr	r0, [pc, #28]	; (8001100 <StartMainTask+0x8c>)
 80010e2:	f001 fd42 	bl	8002b6a <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 80010e6:	4805      	ldr	r0, [pc, #20]	; (80010fc <StartMainTask+0x88>)
 80010e8:	f000 f86c 	bl	80011c4 <EmptyBuffer>

  	// suspend main until it is resumed
  	osThreadSuspend(NULL);
 80010ec:	2000      	movs	r0, #0
 80010ee:	f003 f809 	bl	8004104 <osThreadSuspend>
  	sprintf(msg, "-Main\r\n");
 80010f2:	e7ee      	b.n	80010d2 <StartMainTask+0x5e>
 80010f4:	2000035c 	.word	0x2000035c
 80010f8:	08007a68 	.word	0x08007a68
 80010fc:	200003c8 	.word	0x200003c8
 8001100:	200002e4 	.word	0x200002e4
 8001104:	08007a74 	.word	0x08007a74
 8001108:	20000360 	.word	0x20000360
 800110c:	08007a88 	.word	0x08007a88

08001110 <StartObjectDetectTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartObjectDetectTask */
void StartObjectDetectTask(void const * argument)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartObjectDetectTask */
	osMutexWait(PrintMtxHandle, osWaitForever);
 8001118:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <StartObjectDetectTask+0x78>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f04f 31ff 	mov.w	r1, #4294967295
 8001120:	4618      	mov	r0, r3
 8001122:	f002 fe8f 	bl	8003e44 <osMutexWait>
	sprintf(msg, "ObjDetect GO\r\n");
 8001126:	4919      	ldr	r1, [pc, #100]	; (800118c <StartObjectDetectTask+0x7c>)
 8001128:	4819      	ldr	r0, [pc, #100]	; (8001190 <StartObjectDetectTask+0x80>)
 800112a:	f005 fee7 	bl	8006efc <siprintf>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg), 100);
 800112e:	2364      	movs	r3, #100	; 0x64
 8001130:	221e      	movs	r2, #30
 8001132:	4917      	ldr	r1, [pc, #92]	; (8001190 <StartObjectDetectTask+0x80>)
 8001134:	4817      	ldr	r0, [pc, #92]	; (8001194 <StartObjectDetectTask+0x84>)
 8001136:	f001 fd18 	bl	8002b6a <HAL_UART_Transmit>
	EmptyBuffer(msg);
 800113a:	4815      	ldr	r0, [pc, #84]	; (8001190 <StartObjectDetectTask+0x80>)
 800113c:	f000 f842 	bl	80011c4 <EmptyBuffer>
	osMutexRelease(PrintMtxHandle);
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <StartObjectDetectTask+0x78>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4618      	mov	r0, r3
 8001146:	f002 fecb 	bl	8003ee0 <osMutexRelease>
  /* Infinite loop */
  for(;;)
  {
  	//wait for signal
  	osSignalWait(SIGNAL_OBJECT_DETECT, osWaitForever);
 800114a:	463b      	mov	r3, r7
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
 8001150:	2101      	movs	r1, #1
 8001152:	4618      	mov	r0, r3
 8001154:	f002 fe12 	bl	8003d7c <osSignalWait>

  	// print to uart
  	sprintf(msg, "~~ Object (un)detected ~~\r\n");
 8001158:	490f      	ldr	r1, [pc, #60]	; (8001198 <StartObjectDetectTask+0x88>)
 800115a:	480d      	ldr	r0, [pc, #52]	; (8001190 <StartObjectDetectTask+0x80>)
 800115c:	f005 fece 	bl	8006efc <siprintf>
  	HAL_UART_Transmit(&huart2, msg, strlen(msg), 100);
 8001160:	480b      	ldr	r0, [pc, #44]	; (8001190 <StartObjectDetectTask+0x80>)
 8001162:	f7ff f847 	bl	80001f4 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	b29a      	uxth	r2, r3
 800116a:	2364      	movs	r3, #100	; 0x64
 800116c:	4908      	ldr	r1, [pc, #32]	; (8001190 <StartObjectDetectTask+0x80>)
 800116e:	4809      	ldr	r0, [pc, #36]	; (8001194 <StartObjectDetectTask+0x84>)
 8001170:	f001 fcfb 	bl	8002b6a <HAL_UART_Transmit>
  	EmptyBuffer(msg);
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <StartObjectDetectTask+0x80>)
 8001176:	f000 f825 	bl	80011c4 <EmptyBuffer>

  	// toggle led
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
 800117a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117e:	4807      	ldr	r0, [pc, #28]	; (800119c <StartObjectDetectTask+0x8c>)
 8001180:	f000 fd29 	bl	8001bd6 <HAL_GPIO_TogglePin>
  {
 8001184:	e7e1      	b.n	800114a <StartObjectDetectTask+0x3a>
 8001186:	bf00      	nop
 8001188:	2000035c 	.word	0x2000035c
 800118c:	08007a90 	.word	0x08007a90
 8001190:	200003c8 	.word	0x200003c8
 8001194:	200002e4 	.word	0x200002e4
 8001198:	08007aa0 	.word	0x08007aa0
 800119c:	40020400 	.word	0x40020400

080011a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d101      	bne.n	80011b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011b2:	f000 f9c7 	bl	8001544 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40014400 	.word	0x40014400

080011c4 <EmptyBuffer>:

// helper function to clear a string
void EmptyBuffer(char* buf){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int s = strlen(buf);
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff f811 	bl	80001f4 <strlen>
 80011d2:	4603      	mov	r3, r0
 80011d4:	60bb      	str	r3, [r7, #8]

	for (i=0; i<s; i++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	73fb      	strb	r3, [r7, #15]
 80011da:	e007      	b.n	80011ec <EmptyBuffer+0x28>
		buf[i] = 0;
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
	for (i=0; i<s; i++) {
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	3301      	adds	r3, #1
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	dcf3      	bgt.n	80011dc <EmptyBuffer+0x18>
	}
}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001202:	b672      	cpsid	i
}
 8001204:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001206:	e7fe      	b.n	8001206 <Error_Handler+0x8>

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	4b12      	ldr	r3, [pc, #72]	; (800125c <HAL_MspInit+0x54>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	4a11      	ldr	r2, [pc, #68]	; (800125c <HAL_MspInit+0x54>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121c:	6453      	str	r3, [r2, #68]	; 0x44
 800121e:	4b0f      	ldr	r3, [pc, #60]	; (800125c <HAL_MspInit+0x54>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	603b      	str	r3, [r7, #0]
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <HAL_MspInit+0x54>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_MspInit+0x54>)
 8001234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001238:	6413      	str	r3, [r2, #64]	; 0x40
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <HAL_MspInit+0x54>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	210f      	movs	r1, #15
 800124a:	f06f 0001 	mvn.w	r0, #1
 800124e:	f000 fa51 	bl	80016f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800

08001260 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	; 0x28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a1d      	ldr	r2, [pc, #116]	; (80012f4 <HAL_UART_MspInit+0x94>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d133      	bne.n	80012ea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <HAL_UART_MspInit+0x98>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128a:	4a1b      	ldr	r2, [pc, #108]	; (80012f8 <HAL_UART_MspInit+0x98>)
 800128c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001290:	6413      	str	r3, [r2, #64]	; 0x40
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <HAL_UART_MspInit+0x98>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <HAL_UART_MspInit+0x98>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a14      	ldr	r2, [pc, #80]	; (80012f8 <HAL_UART_MspInit+0x98>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <HAL_UART_MspInit+0x98>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012ba:	230c      	movs	r3, #12
 80012bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012be:	2302      	movs	r3, #2
 80012c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c6:	2303      	movs	r3, #3
 80012c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012ca:	2307      	movs	r3, #7
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	4809      	ldr	r0, [pc, #36]	; (80012fc <HAL_UART_MspInit+0x9c>)
 80012d6:	f000 fac9 	bl	800186c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2105      	movs	r1, #5
 80012de:	2026      	movs	r0, #38	; 0x26
 80012e0:	f000 fa08 	bl	80016f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012e4:	2026      	movs	r0, #38	; 0x26
 80012e6:	f000 fa21 	bl	800172c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	; 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40004400 	.word	0x40004400
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020000 	.word	0x40020000

08001300 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	; 0x30
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001310:	2200      	movs	r2, #0
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	2019      	movs	r0, #25
 8001316:	f000 f9ed 	bl	80016f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800131a:	2019      	movs	r0, #25
 800131c:	f000 fa06 	bl	800172c <HAL_NVIC_EnableIRQ>

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <HAL_InitTick+0xa0>)
 8001326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001328:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_InitTick+0xa0>)
 800132a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800132e:	6453      	str	r3, [r2, #68]	; 0x44
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <HAL_InitTick+0xa0>)
 8001332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800133c:	f107 0210 	add.w	r2, r7, #16
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f001 f910 	bl	800256c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800134c:	f001 f8fa 	bl	8002544 <HAL_RCC_GetPCLK2Freq>
 8001350:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	4a13      	ldr	r2, [pc, #76]	; (80013a4 <HAL_InitTick+0xa4>)
 8001356:	fba2 2303 	umull	r2, r3, r2, r3
 800135a:	0c9b      	lsrs	r3, r3, #18
 800135c:	3b01      	subs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <HAL_InitTick+0xa8>)
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <HAL_InitTick+0xac>)
 8001364:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <HAL_InitTick+0xa8>)
 8001368:	f240 32e7 	movw	r2, #999	; 0x3e7
 800136c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800136e:	4a0e      	ldr	r2, [pc, #56]	; (80013a8 <HAL_InitTick+0xa8>)
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <HAL_InitTick+0xa8>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <HAL_InitTick+0xa8>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 8001380:	4809      	ldr	r0, [pc, #36]	; (80013a8 <HAL_InitTick+0xa8>)
 8001382:	f001 f925 	bl	80025d0 <HAL_TIM_Base_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d104      	bne.n	8001396 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 800138c:	4806      	ldr	r0, [pc, #24]	; (80013a8 <HAL_InitTick+0xa8>)
 800138e:	f001 f979 	bl	8002684 <HAL_TIM_Base_Start_IT>
 8001392:	4603      	mov	r3, r0
 8001394:	e000      	b.n	8001398 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3730      	adds	r7, #48	; 0x30
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	431bde83 	.word	0x431bde83
 80013a8:	200003e8 	.word	0x200003e8
 80013ac:	40014400 	.word	0x40014400

080013b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <NMI_Handler+0x4>

080013b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <HardFault_Handler+0x4>

080013bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <MemManage_Handler+0x4>

080013c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <BusFault_Handler+0x4>

080013c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <UsageFault_Handler+0x4>

080013ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <TIM1_UP_TIM10_IRQHandler+0x10>)
 80013e2:	f001 f9b1 	bl	8002748 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200003e8 	.word	0x200003e8

080013f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013f4:	4802      	ldr	r0, [pc, #8]	; (8001400 <USART2_IRQHandler+0x10>)
 80013f6:	f001 fc7b 	bl	8002cf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200002e4 	.word	0x200002e4

08001404 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ExButton_Pin);
 8001408:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800140c:	f000 fbfe 	bl	8001c0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001410:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001414:	f000 fbfa 	bl	8001c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001424:	4a14      	ldr	r2, [pc, #80]	; (8001478 <_sbrk+0x5c>)
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <_sbrk+0x60>)
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <_sbrk+0x64>)
 800143a:	4a12      	ldr	r2, [pc, #72]	; (8001484 <_sbrk+0x68>)
 800143c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	429a      	cmp	r2, r3
 800144a:	d207      	bcs.n	800145c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800144c:	f005 fd16 	bl	8006e7c <__errno>
 8001450:	4603      	mov	r3, r0
 8001452:	220c      	movs	r2, #12
 8001454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	e009      	b.n	8001470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800145c:	4b08      	ldr	r3, [pc, #32]	; (8001480 <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001462:	4b07      	ldr	r3, [pc, #28]	; (8001480 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	4a05      	ldr	r2, [pc, #20]	; (8001480 <_sbrk+0x64>)
 800146c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20020000 	.word	0x20020000
 800147c:	00000400 	.word	0x00000400
 8001480:	20000430 	.word	0x20000430
 8001484:	200041a0 	.word	0x200041a0

08001488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <SystemInit+0x20>)
 800148e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001492:	4a05      	ldr	r2, [pc, #20]	; (80014a8 <SystemInit+0x20>)
 8001494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014b0:	480d      	ldr	r0, [pc, #52]	; (80014e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014b2:	490e      	ldr	r1, [pc, #56]	; (80014ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014b4:	4a0e      	ldr	r2, [pc, #56]	; (80014f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b8:	e002      	b.n	80014c0 <LoopCopyDataInit>

080014ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014be:	3304      	adds	r3, #4

080014c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c4:	d3f9      	bcc.n	80014ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014c6:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014c8:	4c0b      	ldr	r4, [pc, #44]	; (80014f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014cc:	e001      	b.n	80014d2 <LoopFillZerobss>

080014ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d0:	3204      	adds	r2, #4

080014d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d4:	d3fb      	bcc.n	80014ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014d6:	f7ff ffd7 	bl	8001488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014da:	f005 fcd5 	bl	8006e88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014de:	f7ff f883 	bl	80005e8 <main>
  bx  lr    
 80014e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ec:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80014f0:	08007b20 	.word	0x08007b20
  ldr r2, =_sbss
 80014f4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80014f8:	2000419c 	.word	0x2000419c

080014fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014fc:	e7fe      	b.n	80014fc <ADC_IRQHandler>
	...

08001500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001504:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <HAL_Init+0x40>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <HAL_Init+0x40>)
 800150a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800150e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001510:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <HAL_Init+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0a      	ldr	r2, [pc, #40]	; (8001540 <HAL_Init+0x40>)
 8001516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800151a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <HAL_Init+0x40>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a07      	ldr	r2, [pc, #28]	; (8001540 <HAL_Init+0x40>)
 8001522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001528:	2003      	movs	r0, #3
 800152a:	f000 f8d8 	bl	80016de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800152e:	200f      	movs	r0, #15
 8001530:	f7ff fee6 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001534:	f7ff fe68 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40023c00 	.word	0x40023c00

08001544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001548:	4b06      	ldr	r3, [pc, #24]	; (8001564 <HAL_IncTick+0x20>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	461a      	mov	r2, r3
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_IncTick+0x24>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4413      	add	r3, r2
 8001554:	4a04      	ldr	r2, [pc, #16]	; (8001568 <HAL_IncTick+0x24>)
 8001556:	6013      	str	r3, [r2, #0]
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	20000008 	.word	0x20000008
 8001568:	20000434 	.word	0x20000434

0800156c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return uwTick;
 8001570:	4b03      	ldr	r3, [pc, #12]	; (8001580 <HAL_GetTick+0x14>)
 8001572:	681b      	ldr	r3, [r3, #0]
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	20000434 	.word	0x20000434

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	4907      	ldr	r1, [pc, #28]	; (8001620 <__NVIC_EnableIRQ+0x38>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	490c      	ldr	r1, [pc, #48]	; (8001670 <__NVIC_SetPriority+0x4c>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4908      	ldr	r1, [pc, #32]	; (8001674 <__NVIC_SetPriority+0x50>)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	3b04      	subs	r3, #4
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c0:	f04f 31ff 	mov.w	r1, #4294967295
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43d9      	mvns	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	4313      	orrs	r3, r2
         );
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	; 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ff4c 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001706:	f7ff ff61 	bl	80015cc <__NVIC_GetPriorityGrouping>
 800170a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	6978      	ldr	r0, [r7, #20]
 8001712:	f7ff ffb1 	bl	8001678 <NVIC_EncodePriority>
 8001716:	4602      	mov	r2, r0
 8001718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff80 	bl	8001624 <__NVIC_SetPriority>
}
 8001724:	bf00      	nop
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff54 	bl	80015e8 <__NVIC_EnableIRQ>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001754:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001756:	f7ff ff09 	bl	800156c <HAL_GetTick>
 800175a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d008      	beq.n	800177a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2280      	movs	r2, #128	; 0x80
 800176c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e052      	b.n	8001820 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 0216 	bic.w	r2, r2, #22
 8001788:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	695a      	ldr	r2, [r3, #20]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001798:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d103      	bne.n	80017aa <HAL_DMA_Abort+0x62>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d007      	beq.n	80017ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 0208 	bic.w	r2, r2, #8
 80017b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ca:	e013      	b.n	80017f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017cc:	f7ff fece 	bl	800156c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d90c      	bls.n	80017f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2220      	movs	r2, #32
 80017de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2203      	movs	r2, #3
 80017e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e015      	b.n	8001820 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1e4      	bne.n	80017cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001806:	223f      	movs	r2, #63	; 0x3f
 8001808:	409a      	lsls	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d004      	beq.n	8001846 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2280      	movs	r2, #128	; 0x80
 8001840:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00c      	b.n	8001860 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2205      	movs	r2, #5
 800184a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0201 	bic.w	r2, r2, #1
 800185c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	; 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	e159      	b.n	8001b3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001888:	2201      	movs	r2, #1
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	f040 8148 	bne.w	8001b36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 0303 	and.w	r3, r3, #3
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d005      	beq.n	80018be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d130      	bne.n	8001920 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	2203      	movs	r2, #3
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f4:	2201      	movs	r2, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 0201 	and.w	r2, r3, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b03      	cmp	r3, #3
 800192a:	d017      	beq.n	800195c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d123      	bne.n	80019b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3208      	adds	r2, #8
 8001970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001974:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	220f      	movs	r2, #15
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	691a      	ldr	r2, [r3, #16]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	08da      	lsrs	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3208      	adds	r2, #8
 80019aa:	69b9      	ldr	r1, [r7, #24]
 80019ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0203 	and.w	r2, r3, #3
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a2 	beq.w	8001b36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	4b57      	ldr	r3, [pc, #348]	; (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	4a56      	ldr	r2, [pc, #344]	; (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a00:	6453      	str	r3, [r2, #68]	; 0x44
 8001a02:	4b54      	ldr	r3, [pc, #336]	; (8001b54 <HAL_GPIO_Init+0x2e8>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a0e:	4a52      	ldr	r2, [pc, #328]	; (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	089b      	lsrs	r3, r3, #2
 8001a14:	3302      	adds	r3, #2
 8001a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	220f      	movs	r2, #15
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a49      	ldr	r2, [pc, #292]	; (8001b5c <HAL_GPIO_Init+0x2f0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d019      	beq.n	8001a6e <HAL_GPIO_Init+0x202>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a48      	ldr	r2, [pc, #288]	; (8001b60 <HAL_GPIO_Init+0x2f4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0x1fe>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a47      	ldr	r2, [pc, #284]	; (8001b64 <HAL_GPIO_Init+0x2f8>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00d      	beq.n	8001a66 <HAL_GPIO_Init+0x1fa>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a46      	ldr	r2, [pc, #280]	; (8001b68 <HAL_GPIO_Init+0x2fc>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <HAL_GPIO_Init+0x1f6>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a45      	ldr	r2, [pc, #276]	; (8001b6c <HAL_GPIO_Init+0x300>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_GPIO_Init+0x1f2>
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a5e:	2307      	movs	r3, #7
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	; (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a8e:	4b38      	ldr	r3, [pc, #224]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ab2:	4a2f      	ldr	r2, [pc, #188]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001adc:	4a24      	ldr	r2, [pc, #144]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ae2:	4b23      	ldr	r3, [pc, #140]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b06:	4a1a      	ldr	r2, [pc, #104]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b0c:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b30:	4a0f      	ldr	r2, [pc, #60]	; (8001b70 <HAL_GPIO_Init+0x304>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f aea2 	bls.w	8001888 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	; 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40013c00 	.word	0x40013c00

08001b74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691a      	ldr	r2, [r3, #16]
 8001b84:	887b      	ldrh	r3, [r7, #2]
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e001      	b.n	8001b96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bb4:	787b      	ldrb	r3, [r7, #1]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bc0:	e003      	b.n	8001bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bc2:	887b      	ldrh	r3, [r7, #2]
 8001bc4:	041a      	lsls	r2, r3, #16
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	619a      	str	r2, [r3, #24]
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001be8:	887a      	ldrh	r2, [r7, #2]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	041a      	lsls	r2, r3, #16
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	887b      	ldrh	r3, [r7, #2]
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	619a      	str	r2, [r3, #24]
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c18:	695a      	ldr	r2, [r3, #20]
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d006      	beq.n	8001c30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c22:	4a05      	ldr	r2, [pc, #20]	; (8001c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c28:	88fb      	ldrh	r3, [r7, #6]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe ff58 	bl	8000ae0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40013c00 	.word	0x40013c00

08001c3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e267      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d075      	beq.n	8001d46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c5a:	4b88      	ldr	r3, [pc, #544]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d00c      	beq.n	8001c80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c66:	4b85      	ldr	r3, [pc, #532]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c6e:	2b08      	cmp	r3, #8
 8001c70:	d112      	bne.n	8001c98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c72:	4b82      	ldr	r3, [pc, #520]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c7e:	d10b      	bne.n	8001c98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c80:	4b7e      	ldr	r3, [pc, #504]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d05b      	beq.n	8001d44 <HAL_RCC_OscConfig+0x108>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d157      	bne.n	8001d44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e242      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca0:	d106      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x74>
 8001ca2:	4b76      	ldr	r3, [pc, #472]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a75      	ldr	r2, [pc, #468]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	e01d      	b.n	8001cec <HAL_RCC_OscConfig+0xb0>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x98>
 8001cba:	4b70      	ldr	r3, [pc, #448]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a6f      	ldr	r2, [pc, #444]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	4b6d      	ldr	r3, [pc, #436]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a6c      	ldr	r2, [pc, #432]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	e00b      	b.n	8001cec <HAL_RCC_OscConfig+0xb0>
 8001cd4:	4b69      	ldr	r3, [pc, #420]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a68      	ldr	r2, [pc, #416]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b66      	ldr	r3, [pc, #408]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a65      	ldr	r2, [pc, #404]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d013      	beq.n	8001d1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf4:	f7ff fc3a 	bl	800156c <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cfc:	f7ff fc36 	bl	800156c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b64      	cmp	r3, #100	; 0x64
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e207      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d0e:	4b5b      	ldr	r3, [pc, #364]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0xc0>
 8001d1a:	e014      	b.n	8001d46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fc26 	bl	800156c <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d24:	f7ff fc22 	bl	800156c <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b64      	cmp	r3, #100	; 0x64
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e1f3      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d36:	4b51      	ldr	r3, [pc, #324]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0xe8>
 8001d42:	e000      	b.n	8001d46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d063      	beq.n	8001e1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d52:	4b4a      	ldr	r3, [pc, #296]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00b      	beq.n	8001d76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d5e:	4b47      	ldr	r3, [pc, #284]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d11c      	bne.n	8001da4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d6a:	4b44      	ldr	r3, [pc, #272]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d116      	bne.n	8001da4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d76:	4b41      	ldr	r3, [pc, #260]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_RCC_OscConfig+0x152>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d001      	beq.n	8001d8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e1c7      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8e:	4b3b      	ldr	r3, [pc, #236]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4937      	ldr	r1, [pc, #220]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001da2:	e03a      	b.n	8001e1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dac:	4b34      	ldr	r3, [pc, #208]	; (8001e80 <HAL_RCC_OscConfig+0x244>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db2:	f7ff fbdb 	bl	800156c <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dba:	f7ff fbd7 	bl	800156c <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e1a8      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dcc:	4b2b      	ldr	r3, [pc, #172]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f0      	beq.n	8001dba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd8:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	4925      	ldr	r1, [pc, #148]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	600b      	str	r3, [r1, #0]
 8001dec:	e015      	b.n	8001e1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dee:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <HAL_RCC_OscConfig+0x244>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df4:	f7ff fbba 	bl	800156c <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfc:	f7ff fbb6 	bl	800156c <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e187      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1f0      	bne.n	8001dfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d036      	beq.n	8001e94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d016      	beq.n	8001e5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_RCC_OscConfig+0x248>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e34:	f7ff fb9a 	bl	800156c <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e3c:	f7ff fb96 	bl	800156c <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e167      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x200>
 8001e5a:	e01b      	b.n	8001e94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5c:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <HAL_RCC_OscConfig+0x248>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e62:	f7ff fb83 	bl	800156c <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e68:	e00e      	b.n	8001e88 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e6a:	f7ff fb7f 	bl	800156c <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d907      	bls.n	8001e88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e150      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	42470000 	.word	0x42470000
 8001e84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e88:	4b88      	ldr	r3, [pc, #544]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1ea      	bne.n	8001e6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 8097 	beq.w	8001fd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b81      	ldr	r3, [pc, #516]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	4b7d      	ldr	r3, [pc, #500]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4a7c      	ldr	r2, [pc, #496]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec2:	4b7a      	ldr	r3, [pc, #488]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	60bb      	str	r3, [r7, #8]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed2:	4b77      	ldr	r3, [pc, #476]	; (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d118      	bne.n	8001f10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ede:	4b74      	ldr	r3, [pc, #464]	; (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a73      	ldr	r2, [pc, #460]	; (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eea:	f7ff fb3f 	bl	800156c <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef2:	f7ff fb3b 	bl	800156c <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e10c      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f04:	4b6a      	ldr	r3, [pc, #424]	; (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0f0      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d106      	bne.n	8001f26 <HAL_RCC_OscConfig+0x2ea>
 8001f18:	4b64      	ldr	r3, [pc, #400]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f1c:	4a63      	ldr	r2, [pc, #396]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f1e:	f043 0301 	orr.w	r3, r3, #1
 8001f22:	6713      	str	r3, [r2, #112]	; 0x70
 8001f24:	e01c      	b.n	8001f60 <HAL_RCC_OscConfig+0x324>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	d10c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x30c>
 8001f2e:	4b5f      	ldr	r3, [pc, #380]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f32:	4a5e      	ldr	r2, [pc, #376]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f34:	f043 0304 	orr.w	r3, r3, #4
 8001f38:	6713      	str	r3, [r2, #112]	; 0x70
 8001f3a:	4b5c      	ldr	r3, [pc, #368]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f3e:	4a5b      	ldr	r2, [pc, #364]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6713      	str	r3, [r2, #112]	; 0x70
 8001f46:	e00b      	b.n	8001f60 <HAL_RCC_OscConfig+0x324>
 8001f48:	4b58      	ldr	r3, [pc, #352]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f4c:	4a57      	ldr	r2, [pc, #348]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f4e:	f023 0301 	bic.w	r3, r3, #1
 8001f52:	6713      	str	r3, [r2, #112]	; 0x70
 8001f54:	4b55      	ldr	r3, [pc, #340]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f58:	4a54      	ldr	r2, [pc, #336]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f5a:	f023 0304 	bic.w	r3, r3, #4
 8001f5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d015      	beq.n	8001f94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f68:	f7ff fb00 	bl	800156c <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6e:	e00a      	b.n	8001f86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f70:	f7ff fafc 	bl	800156c <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e0cb      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f86:	4b49      	ldr	r3, [pc, #292]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0ee      	beq.n	8001f70 <HAL_RCC_OscConfig+0x334>
 8001f92:	e014      	b.n	8001fbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f94:	f7ff faea 	bl	800156c <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f9a:	e00a      	b.n	8001fb2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7ff fae6 	bl	800156c <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e0b5      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb2:	4b3e      	ldr	r3, [pc, #248]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1ee      	bne.n	8001f9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc4:	4b39      	ldr	r3, [pc, #228]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc8:	4a38      	ldr	r2, [pc, #224]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 80a1 	beq.w	800211c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fda:	4b34      	ldr	r3, [pc, #208]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d05c      	beq.n	80020a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d141      	bne.n	8002072 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fee:	4b31      	ldr	r3, [pc, #196]	; (80020b4 <HAL_RCC_OscConfig+0x478>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff faba 	bl	800156c <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7ff fab6 	bl	800156c <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e087      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800200e:	4b27      	ldr	r3, [pc, #156]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	431a      	orrs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002028:	019b      	lsls	r3, r3, #6
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002030:	085b      	lsrs	r3, r3, #1
 8002032:	3b01      	subs	r3, #1
 8002034:	041b      	lsls	r3, r3, #16
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203c:	061b      	lsls	r3, r3, #24
 800203e:	491b      	ldr	r1, [pc, #108]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8002040:	4313      	orrs	r3, r2
 8002042:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002044:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <HAL_RCC_OscConfig+0x478>)
 8002046:	2201      	movs	r2, #1
 8002048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7ff fa8f 	bl	800156c <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002052:	f7ff fa8b 	bl	800156c <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e05c      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002064:	4b11      	ldr	r3, [pc, #68]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x416>
 8002070:	e054      	b.n	800211c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <HAL_RCC_OscConfig+0x478>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002078:	f7ff fa78 	bl	800156c <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002080:	f7ff fa74 	bl	800156c <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e045      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_RCC_OscConfig+0x470>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f0      	bne.n	8002080 <HAL_RCC_OscConfig+0x444>
 800209e:	e03d      	b.n	800211c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d107      	bne.n	80020b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e038      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40007000 	.word	0x40007000
 80020b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020b8:	4b1b      	ldr	r3, [pc, #108]	; (8002128 <HAL_RCC_OscConfig+0x4ec>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d028      	beq.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d121      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020de:	429a      	cmp	r2, r3
 80020e0:	d11a      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020e8:	4013      	ands	r3, r2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d111      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fe:	085b      	lsrs	r3, r3, #1
 8002100:	3b01      	subs	r3, #1
 8002102:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002104:	429a      	cmp	r2, r3
 8002106:	d107      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002112:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800

0800212c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0cc      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002140:	4b68      	ldr	r3, [pc, #416]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	d90c      	bls.n	8002168 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214e:	4b65      	ldr	r3, [pc, #404]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	4b63      	ldr	r3, [pc, #396]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e0b8      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d020      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d005      	beq.n	800218c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002180:	4b59      	ldr	r3, [pc, #356]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4a58      	ldr	r2, [pc, #352]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800218a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002198:	4b53      	ldr	r3, [pc, #332]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	4a52      	ldr	r2, [pc, #328]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021a4:	4b50      	ldr	r3, [pc, #320]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	494d      	ldr	r1, [pc, #308]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d044      	beq.n	800224c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d107      	bne.n	80021da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ca:	4b47      	ldr	r3, [pc, #284]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d119      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e07f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d003      	beq.n	80021ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d107      	bne.n	80021fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ea:	4b3f      	ldr	r3, [pc, #252]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d109      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e06f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021fa:	4b3b      	ldr	r3, [pc, #236]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e067      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800220a:	4b37      	ldr	r3, [pc, #220]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f023 0203 	bic.w	r2, r3, #3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4934      	ldr	r1, [pc, #208]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002218:	4313      	orrs	r3, r2
 800221a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800221c:	f7ff f9a6 	bl	800156c <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002222:	e00a      	b.n	800223a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002224:	f7ff f9a2 	bl	800156c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e04f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223a:	4b2b      	ldr	r3, [pc, #172]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 020c 	and.w	r2, r3, #12
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	429a      	cmp	r2, r3
 800224a:	d1eb      	bne.n	8002224 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800224c:	4b25      	ldr	r3, [pc, #148]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d20c      	bcs.n	8002274 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	b2d2      	uxtb	r2, r2
 8002260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002262:	4b20      	ldr	r3, [pc, #128]	; (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d001      	beq.n	8002274 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e032      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002280:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4916      	ldr	r1, [pc, #88]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800228e:	4313      	orrs	r3, r2
 8002290:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800229e:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	490e      	ldr	r1, [pc, #56]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022b2:	f000 f821 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 80022b6:	4602      	mov	r2, r0
 80022b8:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	490a      	ldr	r1, [pc, #40]	; (80022ec <HAL_RCC_ClockConfig+0x1c0>)
 80022c4:	5ccb      	ldrb	r3, [r1, r3]
 80022c6:	fa22 f303 	lsr.w	r3, r2, r3
 80022ca:	4a09      	ldr	r2, [pc, #36]	; (80022f0 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <HAL_RCC_ClockConfig+0x1c8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff f814 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023c00 	.word	0x40023c00
 80022e8:	40023800 	.word	0x40023800
 80022ec:	08007ac4 	.word	0x08007ac4
 80022f0:	20000000 	.word	0x20000000
 80022f4:	20000004 	.word	0x20000004

080022f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022fc:	b094      	sub	sp, #80	; 0x50
 80022fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	647b      	str	r3, [r7, #68]	; 0x44
 8002304:	2300      	movs	r3, #0
 8002306:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002308:	2300      	movs	r3, #0
 800230a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002310:	4b79      	ldr	r3, [pc, #484]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 030c 	and.w	r3, r3, #12
 8002318:	2b08      	cmp	r3, #8
 800231a:	d00d      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x40>
 800231c:	2b08      	cmp	r3, #8
 800231e:	f200 80e1 	bhi.w	80024e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0x34>
 8002326:	2b04      	cmp	r3, #4
 8002328:	d003      	beq.n	8002332 <HAL_RCC_GetSysClockFreq+0x3a>
 800232a:	e0db      	b.n	80024e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800232c:	4b73      	ldr	r3, [pc, #460]	; (80024fc <HAL_RCC_GetSysClockFreq+0x204>)
 800232e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002330:	e0db      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002332:	4b73      	ldr	r3, [pc, #460]	; (8002500 <HAL_RCC_GetSysClockFreq+0x208>)
 8002334:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002336:	e0d8      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002338:	4b6f      	ldr	r3, [pc, #444]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002340:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002342:	4b6d      	ldr	r3, [pc, #436]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d063      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800234e:	4b6a      	ldr	r3, [pc, #424]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	099b      	lsrs	r3, r3, #6
 8002354:	2200      	movs	r2, #0
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
 8002358:	63fa      	str	r2, [r7, #60]	; 0x3c
 800235a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800235c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002360:	633b      	str	r3, [r7, #48]	; 0x30
 8002362:	2300      	movs	r3, #0
 8002364:	637b      	str	r3, [r7, #52]	; 0x34
 8002366:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800236a:	4622      	mov	r2, r4
 800236c:	462b      	mov	r3, r5
 800236e:	f04f 0000 	mov.w	r0, #0
 8002372:	f04f 0100 	mov.w	r1, #0
 8002376:	0159      	lsls	r1, r3, #5
 8002378:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800237c:	0150      	lsls	r0, r2, #5
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4621      	mov	r1, r4
 8002384:	1a51      	subs	r1, r2, r1
 8002386:	6139      	str	r1, [r7, #16]
 8002388:	4629      	mov	r1, r5
 800238a:	eb63 0301 	sbc.w	r3, r3, r1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	f04f 0200 	mov.w	r2, #0
 8002394:	f04f 0300 	mov.w	r3, #0
 8002398:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800239c:	4659      	mov	r1, fp
 800239e:	018b      	lsls	r3, r1, #6
 80023a0:	4651      	mov	r1, sl
 80023a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023a6:	4651      	mov	r1, sl
 80023a8:	018a      	lsls	r2, r1, #6
 80023aa:	4651      	mov	r1, sl
 80023ac:	ebb2 0801 	subs.w	r8, r2, r1
 80023b0:	4659      	mov	r1, fp
 80023b2:	eb63 0901 	sbc.w	r9, r3, r1
 80023b6:	f04f 0200 	mov.w	r2, #0
 80023ba:	f04f 0300 	mov.w	r3, #0
 80023be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023ca:	4690      	mov	r8, r2
 80023cc:	4699      	mov	r9, r3
 80023ce:	4623      	mov	r3, r4
 80023d0:	eb18 0303 	adds.w	r3, r8, r3
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	462b      	mov	r3, r5
 80023d8:	eb49 0303 	adc.w	r3, r9, r3
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	f04f 0300 	mov.w	r3, #0
 80023e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023ea:	4629      	mov	r1, r5
 80023ec:	024b      	lsls	r3, r1, #9
 80023ee:	4621      	mov	r1, r4
 80023f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023f4:	4621      	mov	r1, r4
 80023f6:	024a      	lsls	r2, r1, #9
 80023f8:	4610      	mov	r0, r2
 80023fa:	4619      	mov	r1, r3
 80023fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023fe:	2200      	movs	r2, #0
 8002400:	62bb      	str	r3, [r7, #40]	; 0x28
 8002402:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002404:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002408:	f7fd ff52 	bl	80002b0 <__aeabi_uldivmod>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4613      	mov	r3, r2
 8002412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002414:	e058      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002416:	4b38      	ldr	r3, [pc, #224]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	099b      	lsrs	r3, r3, #6
 800241c:	2200      	movs	r2, #0
 800241e:	4618      	mov	r0, r3
 8002420:	4611      	mov	r1, r2
 8002422:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002426:	623b      	str	r3, [r7, #32]
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	; 0x24
 800242c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002430:	4642      	mov	r2, r8
 8002432:	464b      	mov	r3, r9
 8002434:	f04f 0000 	mov.w	r0, #0
 8002438:	f04f 0100 	mov.w	r1, #0
 800243c:	0159      	lsls	r1, r3, #5
 800243e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002442:	0150      	lsls	r0, r2, #5
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4641      	mov	r1, r8
 800244a:	ebb2 0a01 	subs.w	sl, r2, r1
 800244e:	4649      	mov	r1, r9
 8002450:	eb63 0b01 	sbc.w	fp, r3, r1
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002460:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002464:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002468:	ebb2 040a 	subs.w	r4, r2, sl
 800246c:	eb63 050b 	sbc.w	r5, r3, fp
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	00eb      	lsls	r3, r5, #3
 800247a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800247e:	00e2      	lsls	r2, r4, #3
 8002480:	4614      	mov	r4, r2
 8002482:	461d      	mov	r5, r3
 8002484:	4643      	mov	r3, r8
 8002486:	18e3      	adds	r3, r4, r3
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	464b      	mov	r3, r9
 800248c:	eb45 0303 	adc.w	r3, r5, r3
 8002490:	607b      	str	r3, [r7, #4]
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	f04f 0300 	mov.w	r3, #0
 800249a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800249e:	4629      	mov	r1, r5
 80024a0:	028b      	lsls	r3, r1, #10
 80024a2:	4621      	mov	r1, r4
 80024a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024a8:	4621      	mov	r1, r4
 80024aa:	028a      	lsls	r2, r1, #10
 80024ac:	4610      	mov	r0, r2
 80024ae:	4619      	mov	r1, r3
 80024b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024b2:	2200      	movs	r2, #0
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	61fa      	str	r2, [r7, #28]
 80024b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024bc:	f7fd fef8 	bl	80002b0 <__aeabi_uldivmod>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4613      	mov	r3, r2
 80024c6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	0c1b      	lsrs	r3, r3, #16
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	3301      	adds	r3, #1
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80024d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024e2:	e002      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <HAL_RCC_GetSysClockFreq+0x204>)
 80024e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3750      	adds	r7, #80	; 0x50
 80024f0:	46bd      	mov	sp, r7
 80024f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024f6:	bf00      	nop
 80024f8:	40023800 	.word	0x40023800
 80024fc:	00f42400 	.word	0x00f42400
 8002500:	007a1200 	.word	0x007a1200

08002504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002508:	4b03      	ldr	r3, [pc, #12]	; (8002518 <HAL_RCC_GetHCLKFreq+0x14>)
 800250a:	681b      	ldr	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000000 	.word	0x20000000

0800251c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002520:	f7ff fff0 	bl	8002504 <HAL_RCC_GetHCLKFreq>
 8002524:	4602      	mov	r2, r0
 8002526:	4b05      	ldr	r3, [pc, #20]	; (800253c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	0a9b      	lsrs	r3, r3, #10
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	4903      	ldr	r1, [pc, #12]	; (8002540 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002532:	5ccb      	ldrb	r3, [r1, r3]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002538:	4618      	mov	r0, r3
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40023800 	.word	0x40023800
 8002540:	08007ad4 	.word	0x08007ad4

08002544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002548:	f7ff ffdc 	bl	8002504 <HAL_RCC_GetHCLKFreq>
 800254c:	4602      	mov	r2, r0
 800254e:	4b05      	ldr	r3, [pc, #20]	; (8002564 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	0b5b      	lsrs	r3, r3, #13
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	4903      	ldr	r1, [pc, #12]	; (8002568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40023800 	.word	0x40023800
 8002568:	08007ad4 	.word	0x08007ad4

0800256c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	220f      	movs	r2, #15
 800257a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800257c:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_RCC_GetClockConfig+0x5c>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 0203 	and.w	r2, r3, #3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_RCC_GetClockConfig+0x5c>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <HAL_RCC_GetClockConfig+0x5c>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80025a0:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <HAL_RCC_GetClockConfig+0x5c>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	08db      	lsrs	r3, r3, #3
 80025a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80025ae:	4b07      	ldr	r3, [pc, #28]	; (80025cc <HAL_RCC_GetClockConfig+0x60>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0207 	and.w	r2, r3, #7
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	601a      	str	r2, [r3, #0]
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40023c00 	.word	0x40023c00

080025d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e041      	b.n	8002666 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f839 	bl	800266e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3304      	adds	r3, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4610      	mov	r0, r2
 8002610:	f000 f9ca 	bl	80029a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b01      	cmp	r3, #1
 8002696:	d001      	beq.n	800269c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e044      	b.n	8002726 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a1e      	ldr	r2, [pc, #120]	; (8002734 <HAL_TIM_Base_Start_IT+0xb0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d018      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x6c>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c6:	d013      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x6c>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a1a      	ldr	r2, [pc, #104]	; (8002738 <HAL_TIM_Base_Start_IT+0xb4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d00e      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x6c>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a19      	ldr	r2, [pc, #100]	; (800273c <HAL_TIM_Base_Start_IT+0xb8>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d009      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x6c>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a17      	ldr	r2, [pc, #92]	; (8002740 <HAL_TIM_Base_Start_IT+0xbc>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d004      	beq.n	80026f0 <HAL_TIM_Base_Start_IT+0x6c>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a16      	ldr	r2, [pc, #88]	; (8002744 <HAL_TIM_Base_Start_IT+0xc0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d111      	bne.n	8002714 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d010      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0201 	orr.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002712:	e007      	b.n	8002724 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40010000 	.word	0x40010000
 8002738:	40000400 	.word	0x40000400
 800273c:	40000800 	.word	0x40000800
 8002740:	40000c00 	.word	0x40000c00
 8002744:	40014000 	.word	0x40014000

08002748 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b02      	cmp	r3, #2
 800275c:	d122      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b02      	cmp	r3, #2
 800276a:	d11b      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0202 	mvn.w	r2, #2
 8002774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f8ee 	bl	800296c <HAL_TIM_IC_CaptureCallback>
 8002790:	e005      	b.n	800279e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f8e0 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f8f1 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d122      	bne.n	80027f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d11b      	bne.n	80027f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f06f 0204 	mvn.w	r2, #4
 80027c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2202      	movs	r2, #2
 80027ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f8c4 	bl	800296c <HAL_TIM_IC_CaptureCallback>
 80027e4:	e005      	b.n	80027f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f8b6 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 f8c7 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f003 0308 	and.w	r3, r3, #8
 8002802:	2b08      	cmp	r3, #8
 8002804:	d122      	bne.n	800284c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b08      	cmp	r3, #8
 8002812:	d11b      	bne.n	800284c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0208 	mvn.w	r2, #8
 800281c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2204      	movs	r2, #4
 8002822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f89a 	bl	800296c <HAL_TIM_IC_CaptureCallback>
 8002838:	e005      	b.n	8002846 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f88c 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f89d 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b10      	cmp	r3, #16
 8002858:	d122      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f003 0310 	and.w	r3, r3, #16
 8002864:	2b10      	cmp	r3, #16
 8002866:	d11b      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f06f 0210 	mvn.w	r2, #16
 8002870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2208      	movs	r2, #8
 8002876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f870 	bl	800296c <HAL_TIM_IC_CaptureCallback>
 800288c:	e005      	b.n	800289a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f862 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f873 	bl	8002980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d10e      	bne.n	80028cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d107      	bne.n	80028cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0201 	mvn.w	r2, #1
 80028c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7fe fc6a 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d6:	2b80      	cmp	r3, #128	; 0x80
 80028d8:	d10e      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e4:	2b80      	cmp	r3, #128	; 0x80
 80028e6:	d107      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8e2 	bl	8002abc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002902:	2b40      	cmp	r3, #64	; 0x40
 8002904:	d10e      	bne.n	8002924 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002910:	2b40      	cmp	r3, #64	; 0x40
 8002912:	d107      	bne.n	8002924 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800291c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f838 	bl	8002994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	f003 0320 	and.w	r3, r3, #32
 800292e:	2b20      	cmp	r3, #32
 8002930:	d10e      	bne.n	8002950 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b20      	cmp	r3, #32
 800293e:	d107      	bne.n	8002950 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f06f 0220 	mvn.w	r2, #32
 8002948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f8ac 	bl	8002aa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a34      	ldr	r2, [pc, #208]	; (8002a8c <TIM_Base_SetConfig+0xe4>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d00f      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029c6:	d00b      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a31      	ldr	r2, [pc, #196]	; (8002a90 <TIM_Base_SetConfig+0xe8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d007      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a30      	ldr	r2, [pc, #192]	; (8002a94 <TIM_Base_SetConfig+0xec>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d003      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a2f      	ldr	r2, [pc, #188]	; (8002a98 <TIM_Base_SetConfig+0xf0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d108      	bne.n	80029f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a25      	ldr	r2, [pc, #148]	; (8002a8c <TIM_Base_SetConfig+0xe4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d01b      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a00:	d017      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a22      	ldr	r2, [pc, #136]	; (8002a90 <TIM_Base_SetConfig+0xe8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d013      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a21      	ldr	r2, [pc, #132]	; (8002a94 <TIM_Base_SetConfig+0xec>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d00f      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a20      	ldr	r2, [pc, #128]	; (8002a98 <TIM_Base_SetConfig+0xf0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00b      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a1f      	ldr	r2, [pc, #124]	; (8002a9c <TIM_Base_SetConfig+0xf4>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a1e      	ldr	r2, [pc, #120]	; (8002aa0 <TIM_Base_SetConfig+0xf8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d003      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	; (8002aa4 <TIM_Base_SetConfig+0xfc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a08      	ldr	r2, [pc, #32]	; (8002a8c <TIM_Base_SetConfig+0xe4>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	615a      	str	r2, [r3, #20]
}
 8002a7e:	bf00      	nop
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	40010000 	.word	0x40010000
 8002a90:	40000400 	.word	0x40000400
 8002a94:	40000800 	.word	0x40000800
 8002a98:	40000c00 	.word	0x40000c00
 8002a9c:	40014000 	.word	0x40014000
 8002aa0:	40014400 	.word	0x40014400
 8002aa4:	40014800 	.word	0x40014800

08002aa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e03f      	b.n	8002b62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7fe fbb2 	bl	8001260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2224      	movs	r2, #36	; 0x24
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 fddb 	bl	80036d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	695a      	ldr	r2, [r3, #20]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68da      	ldr	r2, [r3, #12]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2220      	movs	r2, #32
 8002b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b08a      	sub	sp, #40	; 0x28
 8002b6e:	af02      	add	r7, sp, #8
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	603b      	str	r3, [r7, #0]
 8002b76:	4613      	mov	r3, r2
 8002b78:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	d17c      	bne.n	8002c84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d002      	beq.n	8002b96 <HAL_UART_Transmit+0x2c>
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e075      	b.n	8002c86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d101      	bne.n	8002ba8 <HAL_UART_Transmit+0x3e>
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	e06e      	b.n	8002c86 <HAL_UART_Transmit+0x11c>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2221      	movs	r2, #33	; 0x21
 8002bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bbe:	f7fe fcd5 	bl	800156c <HAL_GetTick>
 8002bc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	88fa      	ldrh	r2, [r7, #6]
 8002bc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	88fa      	ldrh	r2, [r7, #6]
 8002bce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bd8:	d108      	bne.n	8002bec <HAL_UART_Transmit+0x82>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d104      	bne.n	8002bec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	61bb      	str	r3, [r7, #24]
 8002bea:	e003      	b.n	8002bf4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002bfc:	e02a      	b.n	8002c54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	2200      	movs	r2, #0
 8002c06:	2180      	movs	r1, #128	; 0x80
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 fb1f 	bl	800324c <UART_WaitOnFlagUntilTimeout>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e036      	b.n	8002c86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10b      	bne.n	8002c36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	3302      	adds	r3, #2
 8002c32:	61bb      	str	r3, [r7, #24]
 8002c34:	e007      	b.n	8002c46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	3301      	adds	r3, #1
 8002c44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1cf      	bne.n	8002bfe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	2200      	movs	r2, #0
 8002c66:	2140      	movs	r1, #64	; 0x40
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 faef 	bl	800324c <UART_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e006      	b.n	8002c86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	e000      	b.n	8002c86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c84:	2302      	movs	r3, #2
  }
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3720      	adds	r7, #32
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b084      	sub	sp, #16
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	60f8      	str	r0, [r7, #12]
 8002c96:	60b9      	str	r1, [r7, #8]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d11d      	bne.n	8002ce4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <HAL_UART_Receive_IT+0x26>
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e016      	b.n	8002ce6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <HAL_UART_Receive_IT+0x38>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e00f      	b.n	8002ce6 <HAL_UART_Receive_IT+0x58>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002cd4:	88fb      	ldrh	r3, [r7, #6]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 fb24 	bl	8003328 <UART_Start_Receive_IT>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	e000      	b.n	8002ce6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002ce4:	2302      	movs	r3, #2
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
	...

08002cf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b0ba      	sub	sp, #232	; 0xe8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002d2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10f      	bne.n	8002d56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d3a:	f003 0320 	and.w	r3, r3, #32
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <HAL_UART_IRQHandler+0x66>
 8002d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d46:	f003 0320 	and.w	r3, r3, #32
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 fc03 	bl	800355a <UART_Receive_IT>
      return;
 8002d54:	e256      	b.n	8003204 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f000 80de 	beq.w	8002f1c <HAL_UART_IRQHandler+0x22c>
 8002d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d106      	bne.n	8002d7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d70:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80d1 	beq.w	8002f1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00b      	beq.n	8002d9e <HAL_UART_IRQHandler+0xae>
 8002d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f043 0201 	orr.w	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002da2:	f003 0304 	and.w	r3, r3, #4
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <HAL_UART_IRQHandler+0xd2>
 8002daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d005      	beq.n	8002dc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f043 0202 	orr.w	r2, r3, #2
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00b      	beq.n	8002de6 <HAL_UART_IRQHandler+0xf6>
 8002dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d005      	beq.n	8002de6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f043 0204 	orr.w	r2, r3, #4
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d011      	beq.n	8002e16 <HAL_UART_IRQHandler+0x126>
 8002df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002df6:	f003 0320 	and.w	r3, r3, #32
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d105      	bne.n	8002e0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d005      	beq.n	8002e16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f043 0208 	orr.w	r2, r3, #8
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 81ed 	beq.w	80031fa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e24:	f003 0320 	and.w	r3, r3, #32
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <HAL_UART_IRQHandler+0x14e>
 8002e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d002      	beq.n	8002e3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 fb8e 	bl	800355a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e48:	2b40      	cmp	r3, #64	; 0x40
 8002e4a:	bf0c      	ite	eq
 8002e4c:	2301      	moveq	r3, #1
 8002e4e:	2300      	movne	r3, #0
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <HAL_UART_IRQHandler+0x17a>
 8002e62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d04f      	beq.n	8002f0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fa96 	bl	800339c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e7a:	2b40      	cmp	r3, #64	; 0x40
 8002e7c:	d141      	bne.n	8002f02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3314      	adds	r3, #20
 8002e84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e8c:	e853 3f00 	ldrex	r3, [r3]
 8002e90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002e94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002eaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002eae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002eb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002eba:	e841 2300 	strex	r3, r2, [r1]
 8002ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002ec2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1d9      	bne.n	8002e7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d013      	beq.n	8002efa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed6:	4a7d      	ldr	r2, [pc, #500]	; (80030cc <HAL_UART_IRQHandler+0x3dc>)
 8002ed8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fca2 	bl	8001828 <HAL_DMA_Abort_IT>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d016      	beq.n	8002f18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ef4:	4610      	mov	r0, r2
 8002ef6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef8:	e00e      	b.n	8002f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f990 	bl	8003220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f00:	e00a      	b.n	8002f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f98c 	bl	8003220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f08:	e006      	b.n	8002f18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f988 	bl	8003220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002f16:	e170      	b.n	80031fa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f18:	bf00      	nop
    return;
 8002f1a:	e16e      	b.n	80031fa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	f040 814a 	bne.w	80031ba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 8143 	beq.w	80031ba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f38:	f003 0310 	and.w	r3, r3, #16
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 813c 	beq.w	80031ba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f42:	2300      	movs	r3, #0
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f62:	2b40      	cmp	r3, #64	; 0x40
 8002f64:	f040 80b4 	bne.w	80030d0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f000 8140 	beq.w	80031fe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f86:	429a      	cmp	r2, r3
 8002f88:	f080 8139 	bcs.w	80031fe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f9e:	f000 8088 	beq.w	80030b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	330c      	adds	r3, #12
 8002fa8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fb0:	e853 3f00 	ldrex	r3, [r3]
 8002fb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	330c      	adds	r3, #12
 8002fca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002fce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002fd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002fda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002fde:	e841 2300 	strex	r3, r2, [r1]
 8002fe2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1d9      	bne.n	8002fa2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	3314      	adds	r3, #20
 8002ff4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ff8:	e853 3f00 	ldrex	r3, [r3]
 8002ffc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003000:	f023 0301 	bic.w	r3, r3, #1
 8003004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	3314      	adds	r3, #20
 800300e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003012:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003016:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003018:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800301a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800301e:	e841 2300 	strex	r3, r2, [r1]
 8003022:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1e1      	bne.n	8002fee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	3314      	adds	r3, #20
 8003030:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003032:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003034:	e853 3f00 	ldrex	r3, [r3]
 8003038:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800303a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800303c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3314      	adds	r3, #20
 800304a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800304e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003050:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003052:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003054:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003056:	e841 2300 	strex	r3, r2, [r1]
 800305a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800305c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1e3      	bne.n	800302a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	330c      	adds	r3, #12
 8003076:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800307a:	e853 3f00 	ldrex	r3, [r3]
 800307e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003082:	f023 0310 	bic.w	r3, r3, #16
 8003086:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	330c      	adds	r3, #12
 8003090:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003094:	65ba      	str	r2, [r7, #88]	; 0x58
 8003096:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003098:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800309a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800309c:	e841 2300 	strex	r3, r2, [r1]
 80030a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80030a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1e3      	bne.n	8003070 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fb4b 	bl	8001748 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	b29b      	uxth	r3, r3
 80030c0:	4619      	mov	r1, r3
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f8b6 	bl	8003234 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030c8:	e099      	b.n	80031fe <HAL_UART_IRQHandler+0x50e>
 80030ca:	bf00      	nop
 80030cc:	08003463 	.word	0x08003463
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030d8:	b29b      	uxth	r3, r3
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 808b 	beq.w	8003202 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80030ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 8086 	beq.w	8003202 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	330c      	adds	r3, #12
 80030fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003100:	e853 3f00 	ldrex	r3, [r3]
 8003104:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003108:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800310c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	330c      	adds	r3, #12
 8003116:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800311a:	647a      	str	r2, [r7, #68]	; 0x44
 800311c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003120:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003122:	e841 2300 	strex	r3, r2, [r1]
 8003126:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1e3      	bne.n	80030f6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3314      	adds	r3, #20
 8003134:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	623b      	str	r3, [r7, #32]
   return(result);
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	3314      	adds	r3, #20
 800314e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003152:	633a      	str	r2, [r7, #48]	; 0x30
 8003154:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e3      	bne.n	800312e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	e853 3f00 	ldrex	r3, [r3]
 8003182:	60fb      	str	r3, [r7, #12]
   return(result);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0310 	bic.w	r3, r3, #16
 800318a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003198:	61fa      	str	r2, [r7, #28]
 800319a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319c:	69b9      	ldr	r1, [r7, #24]
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	e841 2300 	strex	r3, r2, [r1]
 80031a4:	617b      	str	r3, [r7, #20]
   return(result);
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1e3      	bne.n	8003174 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80031b0:	4619      	mov	r1, r3
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f83e 	bl	8003234 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031b8:	e023      	b.n	8003202 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d009      	beq.n	80031da <HAL_UART_IRQHandler+0x4ea>
 80031c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f959 	bl	800348a <UART_Transmit_IT>
    return;
 80031d8:	e014      	b.n	8003204 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00e      	beq.n	8003204 <HAL_UART_IRQHandler+0x514>
 80031e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d008      	beq.n	8003204 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 f999 	bl	800352a <UART_EndTransmit_IT>
    return;
 80031f8:	e004      	b.n	8003204 <HAL_UART_IRQHandler+0x514>
    return;
 80031fa:	bf00      	nop
 80031fc:	e002      	b.n	8003204 <HAL_UART_IRQHandler+0x514>
      return;
 80031fe:	bf00      	nop
 8003200:	e000      	b.n	8003204 <HAL_UART_IRQHandler+0x514>
      return;
 8003202:	bf00      	nop
  }
}
 8003204:	37e8      	adds	r7, #232	; 0xe8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop

0800320c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b090      	sub	sp, #64	; 0x40
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	4613      	mov	r3, r2
 800325a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325c:	e050      	b.n	8003300 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800325e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d04c      	beq.n	8003300 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003268:	2b00      	cmp	r3, #0
 800326a:	d007      	beq.n	800327c <UART_WaitOnFlagUntilTimeout+0x30>
 800326c:	f7fe f97e 	bl	800156c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003278:	429a      	cmp	r2, r3
 800327a:	d241      	bcs.n	8003300 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	330c      	adds	r3, #12
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003286:	e853 3f00 	ldrex	r3, [r3]
 800328a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003292:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	330c      	adds	r3, #12
 800329a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800329c:	637a      	str	r2, [r7, #52]	; 0x34
 800329e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80032a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032a4:	e841 2300 	strex	r3, r2, [r1]
 80032a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80032aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1e5      	bne.n	800327c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3314      	adds	r3, #20
 80032b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	613b      	str	r3, [r7, #16]
   return(result);
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f023 0301 	bic.w	r3, r3, #1
 80032c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3314      	adds	r3, #20
 80032ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032d0:	623a      	str	r2, [r7, #32]
 80032d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	69f9      	ldr	r1, [r7, #28]
 80032d6:	6a3a      	ldr	r2, [r7, #32]
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e5      	bne.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2220      	movs	r2, #32
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e00f      	b.n	8003320 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	4013      	ands	r3, r2
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	429a      	cmp	r2, r3
 800330e:	bf0c      	ite	eq
 8003310:	2301      	moveq	r3, #1
 8003312:	2300      	movne	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	461a      	mov	r2, r3
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	429a      	cmp	r2, r3
 800331c:	d09f      	beq.n	800325e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3740      	adds	r7, #64	; 0x40
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	4613      	mov	r3, r2
 8003334:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	88fa      	ldrh	r2, [r7, #6]
 8003340:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	88fa      	ldrh	r2, [r7, #6]
 8003346:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2222      	movs	r2, #34	; 0x22
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800336c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f042 0201 	orr.w	r2, r2, #1
 800337c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0220 	orr.w	r2, r2, #32
 800338c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800339c:	b480      	push	{r7}
 800339e:	b095      	sub	sp, #84	; 0x54
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	330c      	adds	r3, #12
 80033aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ae:	e853 3f00 	ldrex	r3, [r3]
 80033b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80033b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80033ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	330c      	adds	r3, #12
 80033c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033c4:	643a      	str	r2, [r7, #64]	; 0x40
 80033c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80033ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033cc:	e841 2300 	strex	r3, r2, [r1]
 80033d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80033d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1e5      	bne.n	80033a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3314      	adds	r3, #20
 80033de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	e853 3f00 	ldrex	r3, [r3]
 80033e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	3314      	adds	r3, #20
 80033f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003400:	e841 2300 	strex	r3, r2, [r1]
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1e5      	bne.n	80033d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	2b01      	cmp	r3, #1
 8003412:	d119      	bne.n	8003448 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	330c      	adds	r3, #12
 800341a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	e853 3f00 	ldrex	r3, [r3]
 8003422:	60bb      	str	r3, [r7, #8]
   return(result);
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f023 0310 	bic.w	r3, r3, #16
 800342a:	647b      	str	r3, [r7, #68]	; 0x44
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	330c      	adds	r3, #12
 8003432:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003434:	61ba      	str	r2, [r7, #24]
 8003436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003438:	6979      	ldr	r1, [r7, #20]
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	e841 2300 	strex	r3, r2, [r1]
 8003440:	613b      	str	r3, [r7, #16]
   return(result);
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1e5      	bne.n	8003414 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003456:	bf00      	nop
 8003458:	3754      	adds	r7, #84	; 0x54
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800346e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f7ff fecf 	bl	8003220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003482:	bf00      	nop
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800348a:	b480      	push	{r7}
 800348c:	b085      	sub	sp, #20
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b21      	cmp	r3, #33	; 0x21
 800349c:	d13e      	bne.n	800351c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a6:	d114      	bne.n	80034d2 <UART_Transmit_IT+0x48>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d110      	bne.n	80034d2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	461a      	mov	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	1c9a      	adds	r2, r3, #2
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	621a      	str	r2, [r3, #32]
 80034d0:	e008      	b.n	80034e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	1c59      	adds	r1, r3, #1
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6211      	str	r1, [r2, #32]
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	4619      	mov	r1, r3
 80034f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d10f      	bne.n	8003518 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003506:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003516:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	e000      	b.n	800351e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800351c:	2302      	movs	r3, #2
  }
}
 800351e:	4618      	mov	r0, r3
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b082      	sub	sp, #8
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003540:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2220      	movs	r2, #32
 8003546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7ff fe5e 	bl	800320c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b08c      	sub	sp, #48	; 0x30
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b22      	cmp	r3, #34	; 0x22
 800356c:	f040 80ab 	bne.w	80036c6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003578:	d117      	bne.n	80035aa <UART_Receive_IT+0x50>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d113      	bne.n	80035aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003582:	2300      	movs	r3, #0
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	b29b      	uxth	r3, r3
 8003594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003598:	b29a      	uxth	r2, r3
 800359a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a2:	1c9a      	adds	r2, r3, #2
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28
 80035a8:	e026      	b.n	80035f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80035b0:	2300      	movs	r3, #0
 80035b2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035bc:	d007      	beq.n	80035ce <UART_Receive_IT+0x74>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10a      	bne.n	80035dc <UART_Receive_IT+0x82>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d8:	701a      	strb	r2, [r3, #0]
 80035da:	e008      	b.n	80035ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f2:	1c5a      	adds	r2, r3, #1
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29b      	uxth	r3, r3
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	4619      	mov	r1, r3
 8003606:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003608:	2b00      	cmp	r3, #0
 800360a:	d15a      	bne.n	80036c2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0220 	bic.w	r2, r2, #32
 800361a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800362a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695a      	ldr	r2, [r3, #20]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0201 	bic.w	r2, r2, #1
 800363a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	2b01      	cmp	r3, #1
 800364a:	d135      	bne.n	80036b8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	330c      	adds	r3, #12
 8003658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	e853 3f00 	ldrex	r3, [r3]
 8003660:	613b      	str	r3, [r7, #16]
   return(result);
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f023 0310 	bic.w	r3, r3, #16
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	330c      	adds	r3, #12
 8003670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003672:	623a      	str	r2, [r7, #32]
 8003674:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003676:	69f9      	ldr	r1, [r7, #28]
 8003678:	6a3a      	ldr	r2, [r7, #32]
 800367a:	e841 2300 	strex	r3, r2, [r1]
 800367e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1e5      	bne.n	8003652 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	2b10      	cmp	r3, #16
 8003692:	d10a      	bne.n	80036aa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	60fb      	str	r3, [r7, #12]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036ae:	4619      	mov	r1, r3
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f7ff fdbf 	bl	8003234 <HAL_UARTEx_RxEventCallback>
 80036b6:	e002      	b.n	80036be <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7fd fa31 	bl	8000b20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	e002      	b.n	80036c8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80036c2:	2300      	movs	r3, #0
 80036c4:	e000      	b.n	80036c8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
  }
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3730      	adds	r7, #48	; 0x30
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036d4:	b0c0      	sub	sp, #256	; 0x100
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80036e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036ec:	68d9      	ldr	r1, [r3, #12]
 80036ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	ea40 0301 	orr.w	r3, r0, r1
 80036f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	431a      	orrs	r2, r3
 8003708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	431a      	orrs	r2, r3
 8003710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800371c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003728:	f021 010c 	bic.w	r1, r1, #12
 800372c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003736:	430b      	orrs	r3, r1
 8003738:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800374a:	6999      	ldr	r1, [r3, #24]
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	ea40 0301 	orr.w	r3, r0, r1
 8003756:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	4b8f      	ldr	r3, [pc, #572]	; (800399c <UART_SetConfig+0x2cc>)
 8003760:	429a      	cmp	r2, r3
 8003762:	d005      	beq.n	8003770 <UART_SetConfig+0xa0>
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	4b8d      	ldr	r3, [pc, #564]	; (80039a0 <UART_SetConfig+0x2d0>)
 800376c:	429a      	cmp	r2, r3
 800376e:	d104      	bne.n	800377a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003770:	f7fe fee8 	bl	8002544 <HAL_RCC_GetPCLK2Freq>
 8003774:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003778:	e003      	b.n	8003782 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800377a:	f7fe fecf 	bl	800251c <HAL_RCC_GetPCLK1Freq>
 800377e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800378c:	f040 810c 	bne.w	80039a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003790:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003794:	2200      	movs	r2, #0
 8003796:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800379a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800379e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037a2:	4622      	mov	r2, r4
 80037a4:	462b      	mov	r3, r5
 80037a6:	1891      	adds	r1, r2, r2
 80037a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80037aa:	415b      	adcs	r3, r3
 80037ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037b2:	4621      	mov	r1, r4
 80037b4:	eb12 0801 	adds.w	r8, r2, r1
 80037b8:	4629      	mov	r1, r5
 80037ba:	eb43 0901 	adc.w	r9, r3, r1
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037d2:	4690      	mov	r8, r2
 80037d4:	4699      	mov	r9, r3
 80037d6:	4623      	mov	r3, r4
 80037d8:	eb18 0303 	adds.w	r3, r8, r3
 80037dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80037e0:	462b      	mov	r3, r5
 80037e2:	eb49 0303 	adc.w	r3, r9, r3
 80037e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80037ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80037f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80037fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80037fe:	460b      	mov	r3, r1
 8003800:	18db      	adds	r3, r3, r3
 8003802:	653b      	str	r3, [r7, #80]	; 0x50
 8003804:	4613      	mov	r3, r2
 8003806:	eb42 0303 	adc.w	r3, r2, r3
 800380a:	657b      	str	r3, [r7, #84]	; 0x54
 800380c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003810:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003814:	f7fc fd4c 	bl	80002b0 <__aeabi_uldivmod>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4b61      	ldr	r3, [pc, #388]	; (80039a4 <UART_SetConfig+0x2d4>)
 800381e:	fba3 2302 	umull	r2, r3, r3, r2
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	011c      	lsls	r4, r3, #4
 8003826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800382a:	2200      	movs	r2, #0
 800382c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003830:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003834:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003838:	4642      	mov	r2, r8
 800383a:	464b      	mov	r3, r9
 800383c:	1891      	adds	r1, r2, r2
 800383e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003840:	415b      	adcs	r3, r3
 8003842:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003844:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003848:	4641      	mov	r1, r8
 800384a:	eb12 0a01 	adds.w	sl, r2, r1
 800384e:	4649      	mov	r1, r9
 8003850:	eb43 0b01 	adc.w	fp, r3, r1
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003860:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003864:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003868:	4692      	mov	sl, r2
 800386a:	469b      	mov	fp, r3
 800386c:	4643      	mov	r3, r8
 800386e:	eb1a 0303 	adds.w	r3, sl, r3
 8003872:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003876:	464b      	mov	r3, r9
 8003878:	eb4b 0303 	adc.w	r3, fp, r3
 800387c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800388c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003890:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003894:	460b      	mov	r3, r1
 8003896:	18db      	adds	r3, r3, r3
 8003898:	643b      	str	r3, [r7, #64]	; 0x40
 800389a:	4613      	mov	r3, r2
 800389c:	eb42 0303 	adc.w	r3, r2, r3
 80038a0:	647b      	str	r3, [r7, #68]	; 0x44
 80038a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80038aa:	f7fc fd01 	bl	80002b0 <__aeabi_uldivmod>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4611      	mov	r1, r2
 80038b4:	4b3b      	ldr	r3, [pc, #236]	; (80039a4 <UART_SetConfig+0x2d4>)
 80038b6:	fba3 2301 	umull	r2, r3, r3, r1
 80038ba:	095b      	lsrs	r3, r3, #5
 80038bc:	2264      	movs	r2, #100	; 0x64
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	1acb      	subs	r3, r1, r3
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80038ca:	4b36      	ldr	r3, [pc, #216]	; (80039a4 <UART_SetConfig+0x2d4>)
 80038cc:	fba3 2302 	umull	r2, r3, r3, r2
 80038d0:	095b      	lsrs	r3, r3, #5
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80038d8:	441c      	add	r4, r3
 80038da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038de:	2200      	movs	r2, #0
 80038e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80038e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80038e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80038ec:	4642      	mov	r2, r8
 80038ee:	464b      	mov	r3, r9
 80038f0:	1891      	adds	r1, r2, r2
 80038f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80038f4:	415b      	adcs	r3, r3
 80038f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80038fc:	4641      	mov	r1, r8
 80038fe:	1851      	adds	r1, r2, r1
 8003900:	6339      	str	r1, [r7, #48]	; 0x30
 8003902:	4649      	mov	r1, r9
 8003904:	414b      	adcs	r3, r1
 8003906:	637b      	str	r3, [r7, #52]	; 0x34
 8003908:	f04f 0200 	mov.w	r2, #0
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003914:	4659      	mov	r1, fp
 8003916:	00cb      	lsls	r3, r1, #3
 8003918:	4651      	mov	r1, sl
 800391a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800391e:	4651      	mov	r1, sl
 8003920:	00ca      	lsls	r2, r1, #3
 8003922:	4610      	mov	r0, r2
 8003924:	4619      	mov	r1, r3
 8003926:	4603      	mov	r3, r0
 8003928:	4642      	mov	r2, r8
 800392a:	189b      	adds	r3, r3, r2
 800392c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003930:	464b      	mov	r3, r9
 8003932:	460a      	mov	r2, r1
 8003934:	eb42 0303 	adc.w	r3, r2, r3
 8003938:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800393c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003948:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800394c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003950:	460b      	mov	r3, r1
 8003952:	18db      	adds	r3, r3, r3
 8003954:	62bb      	str	r3, [r7, #40]	; 0x28
 8003956:	4613      	mov	r3, r2
 8003958:	eb42 0303 	adc.w	r3, r2, r3
 800395c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800395e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003962:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003966:	f7fc fca3 	bl	80002b0 <__aeabi_uldivmod>
 800396a:	4602      	mov	r2, r0
 800396c:	460b      	mov	r3, r1
 800396e:	4b0d      	ldr	r3, [pc, #52]	; (80039a4 <UART_SetConfig+0x2d4>)
 8003970:	fba3 1302 	umull	r1, r3, r3, r2
 8003974:	095b      	lsrs	r3, r3, #5
 8003976:	2164      	movs	r1, #100	; 0x64
 8003978:	fb01 f303 	mul.w	r3, r1, r3
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	3332      	adds	r3, #50	; 0x32
 8003982:	4a08      	ldr	r2, [pc, #32]	; (80039a4 <UART_SetConfig+0x2d4>)
 8003984:	fba2 2303 	umull	r2, r3, r2, r3
 8003988:	095b      	lsrs	r3, r3, #5
 800398a:	f003 0207 	and.w	r2, r3, #7
 800398e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4422      	add	r2, r4
 8003996:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003998:	e105      	b.n	8003ba6 <UART_SetConfig+0x4d6>
 800399a:	bf00      	nop
 800399c:	40011000 	.word	0x40011000
 80039a0:	40011400 	.word	0x40011400
 80039a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039ac:	2200      	movs	r2, #0
 80039ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80039b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80039ba:	4642      	mov	r2, r8
 80039bc:	464b      	mov	r3, r9
 80039be:	1891      	adds	r1, r2, r2
 80039c0:	6239      	str	r1, [r7, #32]
 80039c2:	415b      	adcs	r3, r3
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
 80039c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039ca:	4641      	mov	r1, r8
 80039cc:	1854      	adds	r4, r2, r1
 80039ce:	4649      	mov	r1, r9
 80039d0:	eb43 0501 	adc.w	r5, r3, r1
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	00eb      	lsls	r3, r5, #3
 80039de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039e2:	00e2      	lsls	r2, r4, #3
 80039e4:	4614      	mov	r4, r2
 80039e6:	461d      	mov	r5, r3
 80039e8:	4643      	mov	r3, r8
 80039ea:	18e3      	adds	r3, r4, r3
 80039ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80039f0:	464b      	mov	r3, r9
 80039f2:	eb45 0303 	adc.w	r3, r5, r3
 80039f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80039fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a16:	4629      	mov	r1, r5
 8003a18:	008b      	lsls	r3, r1, #2
 8003a1a:	4621      	mov	r1, r4
 8003a1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a20:	4621      	mov	r1, r4
 8003a22:	008a      	lsls	r2, r1, #2
 8003a24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a28:	f7fc fc42 	bl	80002b0 <__aeabi_uldivmod>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4b60      	ldr	r3, [pc, #384]	; (8003bb4 <UART_SetConfig+0x4e4>)
 8003a32:	fba3 2302 	umull	r2, r3, r3, r2
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	011c      	lsls	r4, r3, #4
 8003a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a44:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003a4c:	4642      	mov	r2, r8
 8003a4e:	464b      	mov	r3, r9
 8003a50:	1891      	adds	r1, r2, r2
 8003a52:	61b9      	str	r1, [r7, #24]
 8003a54:	415b      	adcs	r3, r3
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a5c:	4641      	mov	r1, r8
 8003a5e:	1851      	adds	r1, r2, r1
 8003a60:	6139      	str	r1, [r7, #16]
 8003a62:	4649      	mov	r1, r9
 8003a64:	414b      	adcs	r3, r1
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a74:	4659      	mov	r1, fp
 8003a76:	00cb      	lsls	r3, r1, #3
 8003a78:	4651      	mov	r1, sl
 8003a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a7e:	4651      	mov	r1, sl
 8003a80:	00ca      	lsls	r2, r1, #3
 8003a82:	4610      	mov	r0, r2
 8003a84:	4619      	mov	r1, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	4642      	mov	r2, r8
 8003a8a:	189b      	adds	r3, r3, r2
 8003a8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a90:	464b      	mov	r3, r9
 8003a92:	460a      	mov	r2, r1
 8003a94:	eb42 0303 	adc.w	r3, r2, r3
 8003a98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003aa6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	f04f 0300 	mov.w	r3, #0
 8003ab0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	008b      	lsls	r3, r1, #2
 8003ab8:	4641      	mov	r1, r8
 8003aba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003abe:	4641      	mov	r1, r8
 8003ac0:	008a      	lsls	r2, r1, #2
 8003ac2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003ac6:	f7fc fbf3 	bl	80002b0 <__aeabi_uldivmod>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	4b39      	ldr	r3, [pc, #228]	; (8003bb4 <UART_SetConfig+0x4e4>)
 8003ad0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ad4:	095b      	lsrs	r3, r3, #5
 8003ad6:	2164      	movs	r1, #100	; 0x64
 8003ad8:	fb01 f303 	mul.w	r3, r1, r3
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	3332      	adds	r3, #50	; 0x32
 8003ae2:	4a34      	ldr	r2, [pc, #208]	; (8003bb4 <UART_SetConfig+0x4e4>)
 8003ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae8:	095b      	lsrs	r3, r3, #5
 8003aea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aee:	441c      	add	r4, r3
 8003af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003af4:	2200      	movs	r2, #0
 8003af6:	673b      	str	r3, [r7, #112]	; 0x70
 8003af8:	677a      	str	r2, [r7, #116]	; 0x74
 8003afa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003afe:	4642      	mov	r2, r8
 8003b00:	464b      	mov	r3, r9
 8003b02:	1891      	adds	r1, r2, r2
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	415b      	adcs	r3, r3
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b0e:	4641      	mov	r1, r8
 8003b10:	1851      	adds	r1, r2, r1
 8003b12:	6039      	str	r1, [r7, #0]
 8003b14:	4649      	mov	r1, r9
 8003b16:	414b      	adcs	r3, r1
 8003b18:	607b      	str	r3, [r7, #4]
 8003b1a:	f04f 0200 	mov.w	r2, #0
 8003b1e:	f04f 0300 	mov.w	r3, #0
 8003b22:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b26:	4659      	mov	r1, fp
 8003b28:	00cb      	lsls	r3, r1, #3
 8003b2a:	4651      	mov	r1, sl
 8003b2c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b30:	4651      	mov	r1, sl
 8003b32:	00ca      	lsls	r2, r1, #3
 8003b34:	4610      	mov	r0, r2
 8003b36:	4619      	mov	r1, r3
 8003b38:	4603      	mov	r3, r0
 8003b3a:	4642      	mov	r2, r8
 8003b3c:	189b      	adds	r3, r3, r2
 8003b3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b40:	464b      	mov	r3, r9
 8003b42:	460a      	mov	r2, r1
 8003b44:	eb42 0303 	adc.w	r3, r2, r3
 8003b48:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	663b      	str	r3, [r7, #96]	; 0x60
 8003b54:	667a      	str	r2, [r7, #100]	; 0x64
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b62:	4649      	mov	r1, r9
 8003b64:	008b      	lsls	r3, r1, #2
 8003b66:	4641      	mov	r1, r8
 8003b68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b6c:	4641      	mov	r1, r8
 8003b6e:	008a      	lsls	r2, r1, #2
 8003b70:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003b74:	f7fc fb9c 	bl	80002b0 <__aeabi_uldivmod>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4b0d      	ldr	r3, [pc, #52]	; (8003bb4 <UART_SetConfig+0x4e4>)
 8003b7e:	fba3 1302 	umull	r1, r3, r3, r2
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2164      	movs	r1, #100	; 0x64
 8003b86:	fb01 f303 	mul.w	r3, r1, r3
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	3332      	adds	r3, #50	; 0x32
 8003b90:	4a08      	ldr	r2, [pc, #32]	; (8003bb4 <UART_SetConfig+0x4e4>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	f003 020f 	and.w	r2, r3, #15
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4422      	add	r2, r4
 8003ba4:	609a      	str	r2, [r3, #8]
}
 8003ba6:	bf00      	nop
 8003ba8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003bac:	46bd      	mov	sp, r7
 8003bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bb2:	bf00      	nop
 8003bb4:	51eb851f 	.word	0x51eb851f

08003bb8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003bc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bca:	2b84      	cmp	r3, #132	; 0x84
 8003bcc:	d005      	beq.n	8003bda <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003bce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3303      	adds	r3, #3
 8003bd8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bda:	68fb      	ldr	r3, [r7, #12]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bee:	f3ef 8305 	mrs	r3, IPSR
 8003bf2:	607b      	str	r3, [r7, #4]
  return(result);
 8003bf4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bf14      	ite	ne
 8003bfa:	2301      	movne	r3, #1
 8003bfc:	2300      	moveq	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c10:	f001 fcd2 	bl	80055b8 <vTaskStartScheduler>
  
  return osOK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003c1e:	f7ff ffe3 	bl	8003be8 <inHandlerMode>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003c28:	f001 fde0 	bl	80057ec <xTaskGetTickCountFromISR>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	e002      	b.n	8003c36 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003c30:	f001 fdcc 	bl	80057cc <xTaskGetTickCount>
 8003c34:	4603      	mov	r3, r0
  }
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003c3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c3c:	b089      	sub	sp, #36	; 0x24
 8003c3e:	af04      	add	r7, sp, #16
 8003c40:	6078      	str	r0, [r7, #4]
 8003c42:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <osThreadCreate+0x54>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01c      	beq.n	8003c8e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685c      	ldr	r4, [r3, #4]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681d      	ldr	r5, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691e      	ldr	r6, [r3, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff ffa6 	bl	8003bb8 <makeFreeRtosPriority>
 8003c6c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c76:	9202      	str	r2, [sp, #8]
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	9100      	str	r1, [sp, #0]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	4632      	mov	r2, r6
 8003c80:	4629      	mov	r1, r5
 8003c82:	4620      	mov	r0, r4
 8003c84:	f001 fa3e 	bl	8005104 <xTaskCreateStatic>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	e01c      	b.n	8003cc8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685c      	ldr	r4, [r3, #4]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c9a:	b29e      	uxth	r6, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff ff88 	bl	8003bb8 <makeFreeRtosPriority>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	f107 030c 	add.w	r3, r7, #12
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	9200      	str	r2, [sp, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	4632      	mov	r2, r6
 8003cb6:	4629      	mov	r1, r5
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f001 fa80 	bl	80051be <xTaskCreate>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d001      	beq.n	8003cc8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e000      	b.n	8003cca <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cd2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <osDelay+0x16>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	e000      	b.n	8003cea <osDelay+0x18>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	4618      	mov	r0, r3
 8003cec:	f001 fb9e 	bl	800542c <vTaskDelay>
  
  return osOK;
 8003cf0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
	...

08003cfc <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8003d0e:	f7ff ff6b 	bl	8003be8 <inHandlerMode>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d01c      	beq.n	8003d52 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8003d18:	6839      	ldr	r1, [r7, #0]
 8003d1a:	f107 0208 	add.w	r2, r7, #8
 8003d1e:	f107 030c 	add.w	r3, r7, #12
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	2201      	movs	r2, #1
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f002 fb31 	bl	8006390 <xTaskGenericNotifyFromISR>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d002      	beq.n	8003d3a <osSignalSet+0x3e>
      return 0x80000000;
 8003d34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003d38:	e019      	b.n	8003d6e <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d015      	beq.n	8003d6c <osSignalSet+0x70>
 8003d40:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <osSignalSet+0x7c>)
 8003d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	f3bf 8f6f 	isb	sy
 8003d50:	e00c      	b.n	8003d6c <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8003d52:	6839      	ldr	r1, [r7, #0]
 8003d54:	f107 0308 	add.w	r3, r7, #8
 8003d58:	2201      	movs	r2, #1
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f002 fa62 	bl	8006224 <xTaskGenericNotify>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d002      	beq.n	8003d6c <osSignalSet+0x70>
    return 0x80000000;
 8003d66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003d6a:	e000      	b.n	8003d6e <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8003d6c:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	e000ed04 	.word	0xe000ed04

08003d7c <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b089      	sub	sp, #36	; 0x24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d96:	d103      	bne.n	8003da0 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8003d98:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	e009      	b.n	8003db4 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d006      	beq.n	8003db4 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <osSignalWait+0x38>
      ticks = 1;
 8003db0:	2301      	movs	r3, #1
 8003db2:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8003db4:	f7ff ff18 	bl	8003be8 <inHandlerMode>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 8003dbe:	2382      	movs	r3, #130	; 0x82
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	e01b      	b.n	8003dfc <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8003dc4:	68b9      	ldr	r1, [r7, #8]
 8003dc6:	f107 0310 	add.w	r3, r7, #16
 8003dca:	1d1a      	adds	r2, r3, #4
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f002 f9ce 	bl	8006170 <xTaskNotifyWait>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d008      	beq.n	8003dec <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d102      	bne.n	8003de6 <osSignalWait+0x6a>
 8003de0:	2300      	movs	r3, #0
 8003de2:	613b      	str	r3, [r7, #16]
 8003de4:	e00a      	b.n	8003dfc <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8003de6:	2340      	movs	r3, #64	; 0x40
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	e007      	b.n	8003dfc <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	da02      	bge.n	8003df8 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8003df2:	2386      	movs	r3, #134	; 0x86
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	e001      	b.n	8003dfc <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8003df8:	2308      	movs	r3, #8
 8003dfa:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	461c      	mov	r4, r3
 8003e00:	f107 0310 	add.w	r3, r7, #16
 8003e04:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003e08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	3724      	adds	r7, #36	; 0x24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd90      	pop	{r4, r7, pc}

08003e14 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d007      	beq.n	8003e34 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	4619      	mov	r1, r3
 8003e2a:	2001      	movs	r0, #1
 8003e2c:	f000 fb95 	bl	800455a <xQueueCreateMutexStatic>
 8003e30:	4603      	mov	r3, r0
 8003e32:	e003      	b.n	8003e3c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8003e34:	2001      	movs	r0, #1
 8003e36:	f000 fb78 	bl	800452a <xQueueCreateMutex>
 8003e3a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <osMutexWait+0x18>
    return osErrorParameter;
 8003e58:	2380      	movs	r3, #128	; 0x80
 8003e5a:	e03a      	b.n	8003ed2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e66:	d103      	bne.n	8003e70 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003e68:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	e009      	b.n	8003e84 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d006      	beq.n	8003e84 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <osMutexWait+0x40>
      ticks = 1;
 8003e80:	2301      	movs	r3, #1
 8003e82:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003e84:	f7ff feb0 	bl	8003be8 <inHandlerMode>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d017      	beq.n	8003ebe <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003e8e:	f107 0308 	add.w	r3, r7, #8
 8003e92:	461a      	mov	r2, r3
 8003e94:	2100      	movs	r1, #0
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 ff8c 	bl	8004db4 <xQueueReceiveFromISR>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d001      	beq.n	8003ea6 <osMutexWait+0x62>
      return osErrorOS;
 8003ea2:	23ff      	movs	r3, #255	; 0xff
 8003ea4:	e015      	b.n	8003ed2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d011      	beq.n	8003ed0 <osMutexWait+0x8c>
 8003eac:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <osMutexWait+0x98>)
 8003eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eb2:	601a      	str	r2, [r3, #0]
 8003eb4:	f3bf 8f4f 	dsb	sy
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	e008      	b.n	8003ed0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003ebe:	68f9      	ldr	r1, [r7, #12]
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fe6b 	bl	8004b9c <xQueueSemaphoreTake>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d001      	beq.n	8003ed0 <osMutexWait+0x8c>
    return osErrorOS;
 8003ecc:	23ff      	movs	r3, #255	; 0xff
 8003ece:	e000      	b.n	8003ed2 <osMutexWait+0x8e>
  }
  
  return osOK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	e000ed04 	.word	0xe000ed04

08003ee0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003eec:	2300      	movs	r3, #0
 8003eee:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003ef0:	f7ff fe7a 	bl	8003be8 <inHandlerMode>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d016      	beq.n	8003f28 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003efa:	f107 0308 	add.w	r3, r7, #8
 8003efe:	4619      	mov	r1, r3
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fcde 	bl	80048c2 <xQueueGiveFromISR>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d001      	beq.n	8003f10 <osMutexRelease+0x30>
      return osErrorOS;
 8003f0c:	23ff      	movs	r3, #255	; 0xff
 8003f0e:	e017      	b.n	8003f40 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d013      	beq.n	8003f3e <osMutexRelease+0x5e>
 8003f16:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <osMutexRelease+0x68>)
 8003f18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	e00a      	b.n	8003f3e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003f28:	2300      	movs	r3, #0
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fb2e 	bl	8004590 <xQueueGenericSend>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d001      	beq.n	8003f3e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003f3a:	23ff      	movs	r3, #255	; 0xff
 8003f3c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003f4c:	b590      	push	{r4, r7, lr}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af02      	add	r7, sp, #8
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d011      	beq.n	8003f82 <osMessageCreate+0x36>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6818      	ldr	r0, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6859      	ldr	r1, [r3, #4]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	2400      	movs	r4, #0
 8003f78:	9400      	str	r4, [sp, #0]
 8003f7a:	f000 f9eb 	bl	8004354 <xQueueGenericCreateStatic>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	e008      	b.n	8003f94 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6818      	ldr	r0, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f000 fa59 	bl	8004444 <xQueueGenericCreate>
 8003f92:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd90      	pop	{r4, r7, pc}

08003f9c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <osMessagePut+0x1e>
    ticks = 1;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003fba:	f7ff fe15 	bl	8003be8 <inHandlerMode>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d018      	beq.n	8003ff6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003fc4:	f107 0210 	add.w	r2, r7, #16
 8003fc8:	f107 0108 	add.w	r1, r7, #8
 8003fcc:	2300      	movs	r3, #0
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fbdc 	bl	800478c <xQueueGenericSendFromISR>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d001      	beq.n	8003fde <osMessagePut+0x42>
      return osErrorOS;
 8003fda:	23ff      	movs	r3, #255	; 0xff
 8003fdc:	e018      	b.n	8004010 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d014      	beq.n	800400e <osMessagePut+0x72>
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	; (8004018 <osMessagePut+0x7c>)
 8003fe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	f3bf 8f6f 	isb	sy
 8003ff4:	e00b      	b.n	800400e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003ff6:	f107 0108 	add.w	r1, r7, #8
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 fac6 	bl	8004590 <xQueueGenericSend>
 8004004:	4603      	mov	r3, r0
 8004006:	2b01      	cmp	r3, #1
 8004008:	d001      	beq.n	800400e <osMessagePut+0x72>
      return osErrorOS;
 800400a:	23ff      	movs	r3, #255	; 0xff
 800400c:	e000      	b.n	8004010 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	e000ed04 	.word	0xe000ed04

0800401c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800401c:	b590      	push	{r4, r7, lr}
 800401e:	b08b      	sub	sp, #44	; 0x2c
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800402c:	2300      	movs	r3, #0
 800402e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d10a      	bne.n	800404c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004036:	2380      	movs	r3, #128	; 0x80
 8004038:	617b      	str	r3, [r7, #20]
    return event;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	461c      	mov	r4, r3
 800403e:	f107 0314 	add.w	r3, r7, #20
 8004042:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800404a:	e054      	b.n	80040f6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800404c:	2300      	movs	r3, #0
 800404e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004050:	2300      	movs	r3, #0
 8004052:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405a:	d103      	bne.n	8004064 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
 8004062:	e009      	b.n	8004078 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d006      	beq.n	8004078 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800406e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <osMessageGet+0x5c>
      ticks = 1;
 8004074:	2301      	movs	r3, #1
 8004076:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004078:	f7ff fdb6 	bl	8003be8 <inHandlerMode>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d01c      	beq.n	80040bc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004082:	f107 0220 	add.w	r2, r7, #32
 8004086:	f107 0314 	add.w	r3, r7, #20
 800408a:	3304      	adds	r3, #4
 800408c:	4619      	mov	r1, r3
 800408e:	68b8      	ldr	r0, [r7, #8]
 8004090:	f000 fe90 	bl	8004db4 <xQueueReceiveFromISR>
 8004094:	4603      	mov	r3, r0
 8004096:	2b01      	cmp	r3, #1
 8004098:	d102      	bne.n	80040a0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800409a:	2310      	movs	r3, #16
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	e001      	b.n	80040a4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80040a4:	6a3b      	ldr	r3, [r7, #32]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d01d      	beq.n	80040e6 <osMessageGet+0xca>
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <osMessageGet+0xe4>)
 80040ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	e014      	b.n	80040e6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80040bc:	f107 0314 	add.w	r3, r7, #20
 80040c0:	3304      	adds	r3, #4
 80040c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c4:	4619      	mov	r1, r3
 80040c6:	68b8      	ldr	r0, [r7, #8]
 80040c8:	f000 fc88 	bl	80049dc <xQueueReceive>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d102      	bne.n	80040d8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80040d2:	2310      	movs	r3, #16
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	e006      	b.n	80040e6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <osMessageGet+0xc6>
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <osMessageGet+0xc8>
 80040e2:	2340      	movs	r3, #64	; 0x40
 80040e4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	461c      	mov	r4, r3
 80040ea:	f107 0314 	add.w	r3, r7, #20
 80040ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80040f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	372c      	adds	r7, #44	; 0x2c
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd90      	pop	{r4, r7, pc}
 80040fe:	bf00      	nop
 8004100:	e000ed04 	.word	0xe000ed04

08004104 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f001 f9c1 	bl	8005494 <vTaskSuspend>
  
  return osOK;
 8004112:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8004114:	4618      	mov	r0, r3
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f103 0208 	add.w	r2, r3, #8
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f04f 32ff 	mov.w	r2, #4294967295
 8004134:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f103 0208 	add.w	r2, r3, #8
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f103 0208 	add.w	r2, r3, #8
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004176:	b480      	push	{r7}
 8004178:	b085      	sub	sp, #20
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	601a      	str	r2, [r3, #0]
}
 80041b2:	bf00      	nop
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041be:	b480      	push	{r7}
 80041c0:	b085      	sub	sp, #20
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d4:	d103      	bne.n	80041de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	60fb      	str	r3, [r7, #12]
 80041dc:	e00c      	b.n	80041f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3308      	adds	r3, #8
 80041e2:	60fb      	str	r3, [r7, #12]
 80041e4:	e002      	b.n	80041ec <vListInsert+0x2e>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	60fb      	str	r3, [r7, #12]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d2f6      	bcs.n	80041e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	601a      	str	r2, [r3, #0]
}
 8004224:	bf00      	nop
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6892      	ldr	r2, [r2, #8]
 8004246:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6852      	ldr	r2, [r2, #4]
 8004250:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	429a      	cmp	r2, r3
 800425a:	d103      	bne.n	8004264 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	1e5a      	subs	r2, r3, #1
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
}
 8004278:	4618      	mov	r0, r3
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80042aa:	bf00      	nop
 80042ac:	e7fe      	b.n	80042ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80042ae:	f002 fad9 	bl	8006864 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ba:	68f9      	ldr	r1, [r7, #12]
 80042bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042be:	fb01 f303 	mul.w	r3, r1, r3
 80042c2:	441a      	add	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042de:	3b01      	subs	r3, #1
 80042e0:	68f9      	ldr	r1, [r7, #12]
 80042e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042e4:	fb01 f303 	mul.w	r3, r1, r3
 80042e8:	441a      	add	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	22ff      	movs	r2, #255	; 0xff
 80042f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	22ff      	movs	r2, #255	; 0xff
 80042fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d114      	bne.n	800432e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d01a      	beq.n	8004342 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	3310      	adds	r3, #16
 8004310:	4618      	mov	r0, r3
 8004312:	f001 fbb5 	bl	8005a80 <xTaskRemoveFromEventList>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d012      	beq.n	8004342 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <xQueueGenericReset+0xcc>)
 800431e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	f3bf 8f4f 	dsb	sy
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	e009      	b.n	8004342 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3310      	adds	r3, #16
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fef2 	bl	800411c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3324      	adds	r3, #36	; 0x24
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff feed 	bl	800411c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004342:	f002 fabf 	bl	80068c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004346:	2301      	movs	r3, #1
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	e000ed04 	.word	0xe000ed04

08004354 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004354:	b580      	push	{r7, lr}
 8004356:	b08e      	sub	sp, #56	; 0x38
 8004358:	af02      	add	r7, sp, #8
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10a      	bne.n	800437e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436c:	f383 8811 	msr	BASEPRI, r3
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	f3bf 8f4f 	dsb	sy
 8004378:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800437a:	bf00      	nop
 800437c:	e7fe      	b.n	800437c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10a      	bne.n	800439a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004396:	bf00      	nop
 8004398:	e7fe      	b.n	8004398 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <xQueueGenericCreateStatic+0x52>
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <xQueueGenericCreateStatic+0x56>
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <xQueueGenericCreateStatic+0x58>
 80043aa:	2300      	movs	r3, #0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	623b      	str	r3, [r7, #32]
}
 80043c2:	bf00      	nop
 80043c4:	e7fe      	b.n	80043c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d102      	bne.n	80043d2 <xQueueGenericCreateStatic+0x7e>
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <xQueueGenericCreateStatic+0x82>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <xQueueGenericCreateStatic+0x84>
 80043d6:	2300      	movs	r3, #0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10a      	bne.n	80043f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80043dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	61fb      	str	r3, [r7, #28]
}
 80043ee:	bf00      	nop
 80043f0:	e7fe      	b.n	80043f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043f2:	2348      	movs	r3, #72	; 0x48
 80043f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b48      	cmp	r3, #72	; 0x48
 80043fa:	d00a      	beq.n	8004412 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80043fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004400:	f383 8811 	msr	BASEPRI, r3
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	61bb      	str	r3, [r7, #24]
}
 800440e:	bf00      	nop
 8004410:	e7fe      	b.n	8004410 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004412:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00d      	beq.n	800443a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800441e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004426:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	4613      	mov	r3, r2
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	68b9      	ldr	r1, [r7, #8]
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f83f 	bl	80044b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800443c:	4618      	mov	r0, r3
 800443e:	3730      	adds	r7, #48	; 0x30
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08a      	sub	sp, #40	; 0x28
 8004448:	af02      	add	r7, sp, #8
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	4613      	mov	r3, r2
 8004450:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10a      	bne.n	800446e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445c:	f383 8811 	msr	BASEPRI, r3
 8004460:	f3bf 8f6f 	isb	sy
 8004464:	f3bf 8f4f 	dsb	sy
 8004468:	613b      	str	r3, [r7, #16]
}
 800446a:	bf00      	nop
 800446c:	e7fe      	b.n	800446c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	3348      	adds	r3, #72	; 0x48
 800447c:	4618      	mov	r0, r3
 800447e:	f002 fb13 	bl	8006aa8 <pvPortMalloc>
 8004482:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d011      	beq.n	80044ae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3348      	adds	r3, #72	; 0x48
 8004492:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800449c:	79fa      	ldrb	r2, [r7, #7]
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	4613      	mov	r3, r2
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	68b9      	ldr	r1, [r7, #8]
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 f805 	bl	80044b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80044ae:	69bb      	ldr	r3, [r7, #24]
	}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3720      	adds	r7, #32
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
 80044c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d103      	bne.n	80044d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	e002      	b.n	80044da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80044e6:	2101      	movs	r1, #1
 80044e8:	69b8      	ldr	r0, [r7, #24]
 80044ea:	f7ff fecb 	bl	8004284 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00e      	beq.n	8004522 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004516:	2300      	movs	r3, #0
 8004518:	2200      	movs	r2, #0
 800451a:	2100      	movs	r1, #0
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f837 	bl	8004590 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004522:	bf00      	nop
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800452a:	b580      	push	{r7, lr}
 800452c:	b086      	sub	sp, #24
 800452e:	af00      	add	r7, sp, #0
 8004530:	4603      	mov	r3, r0
 8004532:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004534:	2301      	movs	r3, #1
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	2300      	movs	r3, #0
 800453a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	461a      	mov	r2, r3
 8004540:	6939      	ldr	r1, [r7, #16]
 8004542:	6978      	ldr	r0, [r7, #20]
 8004544:	f7ff ff7e 	bl	8004444 <xQueueGenericCreate>
 8004548:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f7ff ffd3 	bl	80044f6 <prvInitialiseMutex>

		return xNewQueue;
 8004550:	68fb      	ldr	r3, [r7, #12]
	}
 8004552:	4618      	mov	r0, r3
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800455a:	b580      	push	{r7, lr}
 800455c:	b088      	sub	sp, #32
 800455e:	af02      	add	r7, sp, #8
 8004560:	4603      	mov	r3, r0
 8004562:	6039      	str	r1, [r7, #0]
 8004564:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004566:	2301      	movs	r3, #1
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	2300      	movs	r3, #0
 800456c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	2200      	movs	r2, #0
 8004576:	6939      	ldr	r1, [r7, #16]
 8004578:	6978      	ldr	r0, [r7, #20]
 800457a:	f7ff feeb 	bl	8004354 <xQueueGenericCreateStatic>
 800457e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f7ff ffb8 	bl	80044f6 <prvInitialiseMutex>

		return xNewQueue;
 8004586:	68fb      	ldr	r3, [r7, #12]
	}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b08e      	sub	sp, #56	; 0x38
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800459e:	2300      	movs	r3, #0
 80045a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80045a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <xQueueGenericSend+0x32>
	__asm volatile
 80045ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b0:	f383 8811 	msr	BASEPRI, r3
 80045b4:	f3bf 8f6f 	isb	sy
 80045b8:	f3bf 8f4f 	dsb	sy
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045be:	bf00      	nop
 80045c0:	e7fe      	b.n	80045c0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d103      	bne.n	80045d0 <xQueueGenericSend+0x40>
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <xQueueGenericSend+0x44>
 80045d0:	2301      	movs	r3, #1
 80045d2:	e000      	b.n	80045d6 <xQueueGenericSend+0x46>
 80045d4:	2300      	movs	r3, #0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10a      	bne.n	80045f0 <xQueueGenericSend+0x60>
	__asm volatile
 80045da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045de:	f383 8811 	msr	BASEPRI, r3
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045ec:	bf00      	nop
 80045ee:	e7fe      	b.n	80045ee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d103      	bne.n	80045fe <xQueueGenericSend+0x6e>
 80045f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d101      	bne.n	8004602 <xQueueGenericSend+0x72>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <xQueueGenericSend+0x74>
 8004602:	2300      	movs	r3, #0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10a      	bne.n	800461e <xQueueGenericSend+0x8e>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	623b      	str	r3, [r7, #32]
}
 800461a:	bf00      	nop
 800461c:	e7fe      	b.n	800461c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800461e:	f001 fbeb 	bl	8005df8 <xTaskGetSchedulerState>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d102      	bne.n	800462e <xQueueGenericSend+0x9e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <xQueueGenericSend+0xa2>
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <xQueueGenericSend+0xa4>
 8004632:	2300      	movs	r3, #0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10a      	bne.n	800464e <xQueueGenericSend+0xbe>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	61fb      	str	r3, [r7, #28]
}
 800464a:	bf00      	nop
 800464c:	e7fe      	b.n	800464c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800464e:	f002 f909 	bl	8006864 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800465a:	429a      	cmp	r2, r3
 800465c:	d302      	bcc.n	8004664 <xQueueGenericSend+0xd4>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b02      	cmp	r3, #2
 8004662:	d129      	bne.n	80046b8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800466a:	f000 fc3b 	bl	8004ee4 <prvCopyDataToQueue>
 800466e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	2b00      	cmp	r3, #0
 8004676:	d010      	beq.n	800469a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467a:	3324      	adds	r3, #36	; 0x24
 800467c:	4618      	mov	r0, r3
 800467e:	f001 f9ff 	bl	8005a80 <xTaskRemoveFromEventList>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d013      	beq.n	80046b0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004688:	4b3f      	ldr	r3, [pc, #252]	; (8004788 <xQueueGenericSend+0x1f8>)
 800468a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	e00a      	b.n	80046b0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800469a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80046a0:	4b39      	ldr	r3, [pc, #228]	; (8004788 <xQueueGenericSend+0x1f8>)
 80046a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80046b0:	f002 f908 	bl	80068c4 <vPortExitCritical>
				return pdPASS;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e063      	b.n	8004780 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d103      	bne.n	80046c6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046be:	f002 f901 	bl	80068c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80046c2:	2300      	movs	r3, #0
 80046c4:	e05c      	b.n	8004780 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d106      	bne.n	80046da <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046cc:	f107 0314 	add.w	r3, r7, #20
 80046d0:	4618      	mov	r0, r3
 80046d2:	f001 fa37 	bl	8005b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046d6:	2301      	movs	r3, #1
 80046d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046da:	f002 f8f3 	bl	80068c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046de:	f000 ffcb 	bl	8005678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046e2:	f002 f8bf 	bl	8006864 <vPortEnterCritical>
 80046e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046ec:	b25b      	sxtb	r3, r3
 80046ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f2:	d103      	bne.n	80046fc <xQueueGenericSend+0x16c>
 80046f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004702:	b25b      	sxtb	r3, r3
 8004704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004708:	d103      	bne.n	8004712 <xQueueGenericSend+0x182>
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004712:	f002 f8d7 	bl	80068c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004716:	1d3a      	adds	r2, r7, #4
 8004718:	f107 0314 	add.w	r3, r7, #20
 800471c:	4611      	mov	r1, r2
 800471e:	4618      	mov	r0, r3
 8004720:	f001 fa26 	bl	8005b70 <xTaskCheckForTimeOut>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d124      	bne.n	8004774 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800472a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800472c:	f000 fcd2 	bl	80050d4 <prvIsQueueFull>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d018      	beq.n	8004768 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004738:	3310      	adds	r3, #16
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	4611      	mov	r1, r2
 800473e:	4618      	mov	r0, r3
 8004740:	f001 f97a 	bl	8005a38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004744:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004746:	f000 fc5d 	bl	8005004 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800474a:	f000 ffa3 	bl	8005694 <xTaskResumeAll>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	f47f af7c 	bne.w	800464e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004756:	4b0c      	ldr	r3, [pc, #48]	; (8004788 <xQueueGenericSend+0x1f8>)
 8004758:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	e772      	b.n	800464e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004768:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800476a:	f000 fc4b 	bl	8005004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800476e:	f000 ff91 	bl	8005694 <xTaskResumeAll>
 8004772:	e76c      	b.n	800464e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004774:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004776:	f000 fc45 	bl	8005004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800477a:	f000 ff8b 	bl	8005694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800477e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004780:	4618      	mov	r0, r3
 8004782:	3738      	adds	r7, #56	; 0x38
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b090      	sub	sp, #64	; 0x40
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800479e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d10a      	bne.n	80047ba <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80047a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80047b6:	bf00      	nop
 80047b8:	e7fe      	b.n	80047b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <xQueueGenericSendFromISR+0x3c>
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <xQueueGenericSendFromISR+0x40>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <xQueueGenericSendFromISR+0x42>
 80047cc:	2300      	movs	r3, #0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10a      	bne.n	80047e8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047e4:	bf00      	nop
 80047e6:	e7fe      	b.n	80047e6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d103      	bne.n	80047f6 <xQueueGenericSendFromISR+0x6a>
 80047ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <xQueueGenericSendFromISR+0x6e>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <xQueueGenericSendFromISR+0x70>
 80047fa:	2300      	movs	r3, #0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10a      	bne.n	8004816 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004804:	f383 8811 	msr	BASEPRI, r3
 8004808:	f3bf 8f6f 	isb	sy
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	623b      	str	r3, [r7, #32]
}
 8004812:	bf00      	nop
 8004814:	e7fe      	b.n	8004814 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004816:	f002 f907 	bl	8006a28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800481a:	f3ef 8211 	mrs	r2, BASEPRI
 800481e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004822:	f383 8811 	msr	BASEPRI, r3
 8004826:	f3bf 8f6f 	isb	sy
 800482a:	f3bf 8f4f 	dsb	sy
 800482e:	61fa      	str	r2, [r7, #28]
 8004830:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004832:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004834:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004838:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800483a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800483c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483e:	429a      	cmp	r2, r3
 8004840:	d302      	bcc.n	8004848 <xQueueGenericSendFromISR+0xbc>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b02      	cmp	r3, #2
 8004846:	d12f      	bne.n	80048a8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800484e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800485e:	f000 fb41 	bl	8004ee4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004862:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486a:	d112      	bne.n	8004892 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800486c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800486e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004870:	2b00      	cmp	r3, #0
 8004872:	d016      	beq.n	80048a2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004876:	3324      	adds	r3, #36	; 0x24
 8004878:	4618      	mov	r0, r3
 800487a:	f001 f901 	bl	8005a80 <xTaskRemoveFromEventList>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00e      	beq.n	80048a2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00b      	beq.n	80048a2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	601a      	str	r2, [r3, #0]
 8004890:	e007      	b.n	80048a2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004892:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004896:	3301      	adds	r3, #1
 8004898:	b2db      	uxtb	r3, r3
 800489a:	b25a      	sxtb	r2, r3
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80048a2:	2301      	movs	r3, #1
 80048a4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80048a6:	e001      	b.n	80048ac <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ae:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048b6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80048b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3740      	adds	r7, #64	; 0x40
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b08e      	sub	sp, #56	; 0x38
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80048d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10a      	bne.n	80048ec <xQueueGiveFromISR+0x2a>
	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	623b      	str	r3, [r7, #32]
}
 80048e8:	bf00      	nop
 80048ea:	e7fe      	b.n	80048ea <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80048ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <xQueueGiveFromISR+0x48>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	61fb      	str	r3, [r7, #28]
}
 8004906:	bf00      	nop
 8004908:	e7fe      	b.n	8004908 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800490a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d103      	bne.n	800491a <xQueueGiveFromISR+0x58>
 8004912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <xQueueGiveFromISR+0x5c>
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <xQueueGiveFromISR+0x5e>
 800491e:	2300      	movs	r3, #0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10a      	bne.n	800493a <xQueueGiveFromISR+0x78>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	61bb      	str	r3, [r7, #24]
}
 8004936:	bf00      	nop
 8004938:	e7fe      	b.n	8004938 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800493a:	f002 f875 	bl	8006a28 <vPortValidateInterruptPriority>
	__asm volatile
 800493e:	f3ef 8211 	mrs	r2, BASEPRI
 8004942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004946:	f383 8811 	msr	BASEPRI, r3
 800494a:	f3bf 8f6f 	isb	sy
 800494e:	f3bf 8f4f 	dsb	sy
 8004952:	617a      	str	r2, [r7, #20]
 8004954:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004956:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004958:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800495a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004962:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004964:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004966:	429a      	cmp	r2, r3
 8004968:	d22b      	bcs.n	80049c2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800496a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004970:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800497c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d112      	bne.n	80049ac <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	2b00      	cmp	r3, #0
 800498c:	d016      	beq.n	80049bc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	3324      	adds	r3, #36	; 0x24
 8004992:	4618      	mov	r0, r3
 8004994:	f001 f874 	bl	8005a80 <xTaskRemoveFromEventList>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00e      	beq.n	80049bc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00b      	beq.n	80049bc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	e007      	b.n	80049bc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049b0:	3301      	adds	r3, #1
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	b25a      	sxtb	r2, r3
 80049b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80049bc:	2301      	movs	r3, #1
 80049be:	637b      	str	r3, [r7, #52]	; 0x34
 80049c0:	e001      	b.n	80049c6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	637b      	str	r3, [r7, #52]	; 0x34
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f383 8811 	msr	BASEPRI, r3
}
 80049d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3738      	adds	r7, #56	; 0x38
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b08c      	sub	sp, #48	; 0x30
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80049f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10a      	bne.n	8004a0c <xQueueReceive+0x30>
	__asm volatile
 80049f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fa:	f383 8811 	msr	BASEPRI, r3
 80049fe:	f3bf 8f6f 	isb	sy
 8004a02:	f3bf 8f4f 	dsb	sy
 8004a06:	623b      	str	r3, [r7, #32]
}
 8004a08:	bf00      	nop
 8004a0a:	e7fe      	b.n	8004a0a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d103      	bne.n	8004a1a <xQueueReceive+0x3e>
 8004a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <xQueueReceive+0x42>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <xQueueReceive+0x44>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <xQueueReceive+0x5e>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	61fb      	str	r3, [r7, #28]
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a3a:	f001 f9dd 	bl	8005df8 <xTaskGetSchedulerState>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d102      	bne.n	8004a4a <xQueueReceive+0x6e>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <xQueueReceive+0x72>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <xQueueReceive+0x74>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <xQueueReceive+0x8e>
	__asm volatile
 8004a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a58:	f383 8811 	msr	BASEPRI, r3
 8004a5c:	f3bf 8f6f 	isb	sy
 8004a60:	f3bf 8f4f 	dsb	sy
 8004a64:	61bb      	str	r3, [r7, #24]
}
 8004a66:	bf00      	nop
 8004a68:	e7fe      	b.n	8004a68 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a6a:	f001 fefb 	bl	8006864 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a72:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d01f      	beq.n	8004aba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a7a:	68b9      	ldr	r1, [r7, #8]
 8004a7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a7e:	f000 fa9b 	bl	8004fb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a84:	1e5a      	subs	r2, r3, #1
 8004a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a88:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00f      	beq.n	8004ab2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a94:	3310      	adds	r3, #16
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fff2 	bl	8005a80 <xTaskRemoveFromEventList>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004aa2:	4b3d      	ldr	r3, [pc, #244]	; (8004b98 <xQueueReceive+0x1bc>)
 8004aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ab2:	f001 ff07 	bl	80068c4 <vPortExitCritical>
				return pdPASS;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e069      	b.n	8004b8e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d103      	bne.n	8004ac8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ac0:	f001 ff00 	bl	80068c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e062      	b.n	8004b8e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d106      	bne.n	8004adc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ace:	f107 0310 	add.w	r3, r7, #16
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 f836 	bl	8005b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004adc:	f001 fef2 	bl	80068c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ae0:	f000 fdca 	bl	8005678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ae4:	f001 febe 	bl	8006864 <vPortEnterCritical>
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004aee:	b25b      	sxtb	r3, r3
 8004af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af4:	d103      	bne.n	8004afe <xQueueReceive+0x122>
 8004af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b04:	b25b      	sxtb	r3, r3
 8004b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0a:	d103      	bne.n	8004b14 <xQueueReceive+0x138>
 8004b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b14:	f001 fed6 	bl	80068c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b18:	1d3a      	adds	r2, r7, #4
 8004b1a:	f107 0310 	add.w	r3, r7, #16
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f001 f825 	bl	8005b70 <xTaskCheckForTimeOut>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d123      	bne.n	8004b74 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b2e:	f000 fabb 	bl	80050a8 <prvIsQueueEmpty>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d017      	beq.n	8004b68 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3a:	3324      	adds	r3, #36	; 0x24
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	4611      	mov	r1, r2
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 ff79 	bl	8005a38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b48:	f000 fa5c 	bl	8005004 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b4c:	f000 fda2 	bl	8005694 <xTaskResumeAll>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d189      	bne.n	8004a6a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004b56:	4b10      	ldr	r3, [pc, #64]	; (8004b98 <xQueueReceive+0x1bc>)
 8004b58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	e780      	b.n	8004a6a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b6a:	f000 fa4b 	bl	8005004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b6e:	f000 fd91 	bl	8005694 <xTaskResumeAll>
 8004b72:	e77a      	b.n	8004a6a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b76:	f000 fa45 	bl	8005004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b7a:	f000 fd8b 	bl	8005694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b80:	f000 fa92 	bl	80050a8 <prvIsQueueEmpty>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f43f af6f 	beq.w	8004a6a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3730      	adds	r7, #48	; 0x30
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	e000ed04 	.word	0xe000ed04

08004b9c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08e      	sub	sp, #56	; 0x38
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10a      	bne.n	8004bce <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbc:	f383 8811 	msr	BASEPRI, r3
 8004bc0:	f3bf 8f6f 	isb	sy
 8004bc4:	f3bf 8f4f 	dsb	sy
 8004bc8:	623b      	str	r3, [r7, #32]
}
 8004bca:	bf00      	nop
 8004bcc:	e7fe      	b.n	8004bcc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	61fb      	str	r3, [r7, #28]
}
 8004be8:	bf00      	nop
 8004bea:	e7fe      	b.n	8004bea <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bec:	f001 f904 	bl	8005df8 <xTaskGetSchedulerState>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d102      	bne.n	8004bfc <xQueueSemaphoreTake+0x60>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <xQueueSemaphoreTake+0x64>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e000      	b.n	8004c02 <xQueueSemaphoreTake+0x66>
 8004c00:	2300      	movs	r3, #0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10a      	bne.n	8004c1c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	61bb      	str	r3, [r7, #24]
}
 8004c18:	bf00      	nop
 8004c1a:	e7fe      	b.n	8004c1a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c1c:	f001 fe22 	bl	8006864 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c24:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d024      	beq.n	8004c76 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2e:	1e5a      	subs	r2, r3, #1
 8004c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c32:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d104      	bne.n	8004c46 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004c3c:	f001 fa84 	bl	8006148 <pvTaskIncrementMutexHeldCount>
 8004c40:	4602      	mov	r2, r0
 8004c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c44:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00f      	beq.n	8004c6e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c50:	3310      	adds	r3, #16
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 ff14 	bl	8005a80 <xTaskRemoveFromEventList>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c5e:	4b54      	ldr	r3, [pc, #336]	; (8004db0 <xQueueSemaphoreTake+0x214>)
 8004c60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	f3bf 8f4f 	dsb	sy
 8004c6a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c6e:	f001 fe29 	bl	80068c4 <vPortExitCritical>
				return pdPASS;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e097      	b.n	8004da6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d111      	bne.n	8004ca0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	617b      	str	r3, [r7, #20]
}
 8004c94:	bf00      	nop
 8004c96:	e7fe      	b.n	8004c96 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004c98:	f001 fe14 	bl	80068c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e082      	b.n	8004da6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ca6:	f107 030c 	add.w	r3, r7, #12
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 ff4a 	bl	8005b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cb4:	f001 fe06 	bl	80068c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cb8:	f000 fcde 	bl	8005678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cbc:	f001 fdd2 	bl	8006864 <vPortEnterCritical>
 8004cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cc6:	b25b      	sxtb	r3, r3
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d103      	bne.n	8004cd6 <xQueueSemaphoreTake+0x13a>
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cdc:	b25b      	sxtb	r3, r3
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce2:	d103      	bne.n	8004cec <xQueueSemaphoreTake+0x150>
 8004ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cec:	f001 fdea 	bl	80068c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cf0:	463a      	mov	r2, r7
 8004cf2:	f107 030c 	add.w	r3, r7, #12
 8004cf6:	4611      	mov	r1, r2
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 ff39 	bl	8005b70 <xTaskCheckForTimeOut>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d132      	bne.n	8004d6a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d06:	f000 f9cf 	bl	80050a8 <prvIsQueueEmpty>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d026      	beq.n	8004d5e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d109      	bne.n	8004d2c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004d18:	f001 fda4 	bl	8006864 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f001 f887 	bl	8005e34 <xTaskPriorityInherit>
 8004d26:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004d28:	f001 fdcc 	bl	80068c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2e:	3324      	adds	r3, #36	; 0x24
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	4611      	mov	r1, r2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fe7f 	bl	8005a38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d3c:	f000 f962 	bl	8005004 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d40:	f000 fca8 	bl	8005694 <xTaskResumeAll>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f47f af68 	bne.w	8004c1c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004d4c:	4b18      	ldr	r3, [pc, #96]	; (8004db0 <xQueueSemaphoreTake+0x214>)
 8004d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	f3bf 8f4f 	dsb	sy
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	e75e      	b.n	8004c1c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004d5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d60:	f000 f950 	bl	8005004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d64:	f000 fc96 	bl	8005694 <xTaskResumeAll>
 8004d68:	e758      	b.n	8004c1c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004d6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d6c:	f000 f94a 	bl	8005004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d70:	f000 fc90 	bl	8005694 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d76:	f000 f997 	bl	80050a8 <prvIsQueueEmpty>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f43f af4d 	beq.w	8004c1c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00d      	beq.n	8004da4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004d88:	f001 fd6c 	bl	8006864 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004d8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004d8e:	f000 f891 	bl	8004eb4 <prvGetDisinheritPriorityAfterTimeout>
 8004d92:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f001 f946 	bl	800602c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004da0:	f001 fd90 	bl	80068c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004da4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3738      	adds	r7, #56	; 0x38
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	e000ed04 	.word	0xe000ed04

08004db4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08e      	sub	sp, #56	; 0x38
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10a      	bne.n	8004de0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8004dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dce:	f383 8811 	msr	BASEPRI, r3
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	f3bf 8f4f 	dsb	sy
 8004dda:	623b      	str	r3, [r7, #32]
}
 8004ddc:	bf00      	nop
 8004dde:	e7fe      	b.n	8004dde <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d103      	bne.n	8004dee <xQueueReceiveFromISR+0x3a>
 8004de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <xQueueReceiveFromISR+0x3e>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <xQueueReceiveFromISR+0x40>
 8004df2:	2300      	movs	r3, #0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10a      	bne.n	8004e0e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfc:	f383 8811 	msr	BASEPRI, r3
 8004e00:	f3bf 8f6f 	isb	sy
 8004e04:	f3bf 8f4f 	dsb	sy
 8004e08:	61fb      	str	r3, [r7, #28]
}
 8004e0a:	bf00      	nop
 8004e0c:	e7fe      	b.n	8004e0c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e0e:	f001 fe0b 	bl	8006a28 <vPortValidateInterruptPriority>
	__asm volatile
 8004e12:	f3ef 8211 	mrs	r2, BASEPRI
 8004e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	61ba      	str	r2, [r7, #24]
 8004e28:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004e2a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d02f      	beq.n	8004e9a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e44:	68b9      	ldr	r1, [r7, #8]
 8004e46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e48:	f000 f8b6 	bl	8004fb8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e4e:	1e5a      	subs	r2, r3, #1
 8004e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004e54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d112      	bne.n	8004e84 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d016      	beq.n	8004e94 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e68:	3310      	adds	r3, #16
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fe08 	bl	8005a80 <xTaskRemoveFromEventList>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00e      	beq.n	8004e94 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00b      	beq.n	8004e94 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	e007      	b.n	8004e94 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004e84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e88:	3301      	adds	r3, #1
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	b25a      	sxtb	r2, r3
 8004e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004e94:	2301      	movs	r3, #1
 8004e96:	637b      	str	r3, [r7, #52]	; 0x34
 8004e98:	e001      	b.n	8004e9e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f383 8811 	msr	BASEPRI, r3
}
 8004ea8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3738      	adds	r7, #56	; 0x38
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d006      	beq.n	8004ed2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1c3 0307 	rsb	r3, r3, #7
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	e001      	b.n	8004ed6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
	}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d14d      	bne.n	8004fa6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 f806 	bl	8005f20 <xTaskPriorityDisinherit>
 8004f14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	609a      	str	r2, [r3, #8]
 8004f1c:	e043      	b.n	8004fa6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d119      	bne.n	8004f58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6858      	ldr	r0, [r3, #4]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	f001 ffce 	bl	8006ed0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	441a      	add	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d32b      	bcc.n	8004fa6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	e026      	b.n	8004fa6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	68d8      	ldr	r0, [r3, #12]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f60:	461a      	mov	r2, r3
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	f001 ffb4 	bl	8006ed0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68da      	ldr	r2, [r3, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	425b      	negs	r3, r3
 8004f72:	441a      	add	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d207      	bcs.n	8004f94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8c:	425b      	negs	r3, r3
 8004f8e:	441a      	add	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d105      	bne.n	8004fa6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004fae:	697b      	ldr	r3, [r7, #20]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d018      	beq.n	8004ffc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	441a      	add	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68da      	ldr	r2, [r3, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d303      	bcc.n	8004fec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68d9      	ldr	r1, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	6838      	ldr	r0, [r7, #0]
 8004ff8:	f001 ff6a 	bl	8006ed0 <memcpy>
	}
}
 8004ffc:	bf00      	nop
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800500c:	f001 fc2a 	bl	8006864 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005016:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005018:	e011      	b.n	800503e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501e:	2b00      	cmp	r3, #0
 8005020:	d012      	beq.n	8005048 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3324      	adds	r3, #36	; 0x24
 8005026:	4618      	mov	r0, r3
 8005028:	f000 fd2a 	bl	8005a80 <xTaskRemoveFromEventList>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005032:	f000 fdff 	bl	8005c34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005036:	7bfb      	ldrb	r3, [r7, #15]
 8005038:	3b01      	subs	r3, #1
 800503a:	b2db      	uxtb	r3, r3
 800503c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800503e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005042:	2b00      	cmp	r3, #0
 8005044:	dce9      	bgt.n	800501a <prvUnlockQueue+0x16>
 8005046:	e000      	b.n	800504a <prvUnlockQueue+0x46>
					break;
 8005048:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	22ff      	movs	r2, #255	; 0xff
 800504e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005052:	f001 fc37 	bl	80068c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005056:	f001 fc05 	bl	8006864 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005060:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005062:	e011      	b.n	8005088 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d012      	beq.n	8005092 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3310      	adds	r3, #16
 8005070:	4618      	mov	r0, r3
 8005072:	f000 fd05 	bl	8005a80 <xTaskRemoveFromEventList>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800507c:	f000 fdda 	bl	8005c34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005080:	7bbb      	ldrb	r3, [r7, #14]
 8005082:	3b01      	subs	r3, #1
 8005084:	b2db      	uxtb	r3, r3
 8005086:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800508c:	2b00      	cmp	r3, #0
 800508e:	dce9      	bgt.n	8005064 <prvUnlockQueue+0x60>
 8005090:	e000      	b.n	8005094 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005092:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	22ff      	movs	r2, #255	; 0xff
 8005098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800509c:	f001 fc12 	bl	80068c4 <vPortExitCritical>
}
 80050a0:	bf00      	nop
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050b0:	f001 fbd8 	bl	8006864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d102      	bne.n	80050c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050bc:	2301      	movs	r3, #1
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e001      	b.n	80050c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050c6:	f001 fbfd 	bl	80068c4 <vPortExitCritical>

	return xReturn;
 80050ca:	68fb      	ldr	r3, [r7, #12]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050dc:	f001 fbc2 	bl	8006864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d102      	bne.n	80050f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80050ec:	2301      	movs	r3, #1
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	e001      	b.n	80050f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050f6:	f001 fbe5 	bl	80068c4 <vPortExitCritical>

	return xReturn;
 80050fa:	68fb      	ldr	r3, [r7, #12]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08e      	sub	sp, #56	; 0x38
 8005108:	af04      	add	r7, sp, #16
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	623b      	str	r3, [r7, #32]
}
 800512a:	bf00      	nop
 800512c:	e7fe      	b.n	800512c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800512e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10a      	bne.n	800514a <xTaskCreateStatic+0x46>
	__asm volatile
 8005134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	61fb      	str	r3, [r7, #28]
}
 8005146:	bf00      	nop
 8005148:	e7fe      	b.n	8005148 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800514a:	2354      	movs	r3, #84	; 0x54
 800514c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	2b54      	cmp	r3, #84	; 0x54
 8005152:	d00a      	beq.n	800516a <xTaskCreateStatic+0x66>
	__asm volatile
 8005154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005158:	f383 8811 	msr	BASEPRI, r3
 800515c:	f3bf 8f6f 	isb	sy
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	61bb      	str	r3, [r7, #24]
}
 8005166:	bf00      	nop
 8005168:	e7fe      	b.n	8005168 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800516a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800516c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800516e:	2b00      	cmp	r3, #0
 8005170:	d01e      	beq.n	80051b0 <xTaskCreateStatic+0xac>
 8005172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005174:	2b00      	cmp	r3, #0
 8005176:	d01b      	beq.n	80051b0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005180:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	2202      	movs	r2, #2
 8005186:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800518a:	2300      	movs	r3, #0
 800518c:	9303      	str	r3, [sp, #12]
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	9302      	str	r3, [sp, #8]
 8005192:	f107 0314 	add.w	r3, r7, #20
 8005196:	9301      	str	r3, [sp, #4]
 8005198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f850 	bl	8005248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051aa:	f000 f8d5 	bl	8005358 <prvAddNewTaskToReadyList>
 80051ae:	e001      	b.n	80051b4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051b4:	697b      	ldr	r3, [r7, #20]
	}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3728      	adds	r7, #40	; 0x28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b08c      	sub	sp, #48	; 0x30
 80051c2:	af04      	add	r7, sp, #16
 80051c4:	60f8      	str	r0, [r7, #12]
 80051c6:	60b9      	str	r1, [r7, #8]
 80051c8:	603b      	str	r3, [r7, #0]
 80051ca:	4613      	mov	r3, r2
 80051cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051ce:	88fb      	ldrh	r3, [r7, #6]
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4618      	mov	r0, r3
 80051d4:	f001 fc68 	bl	8006aa8 <pvPortMalloc>
 80051d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00e      	beq.n	80051fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051e0:	2054      	movs	r0, #84	; 0x54
 80051e2:	f001 fc61 	bl	8006aa8 <pvPortMalloc>
 80051e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	631a      	str	r2, [r3, #48]	; 0x30
 80051f4:	e005      	b.n	8005202 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051f6:	6978      	ldr	r0, [r7, #20]
 80051f8:	f001 fd22 	bl	8006c40 <vPortFree>
 80051fc:	e001      	b.n	8005202 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d017      	beq.n	8005238 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005210:	88fa      	ldrh	r2, [r7, #6]
 8005212:	2300      	movs	r3, #0
 8005214:	9303      	str	r3, [sp, #12]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	9302      	str	r3, [sp, #8]
 800521a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521c:	9301      	str	r3, [sp, #4]
 800521e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 f80e 	bl	8005248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800522c:	69f8      	ldr	r0, [r7, #28]
 800522e:	f000 f893 	bl	8005358 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005232:	2301      	movs	r3, #1
 8005234:	61bb      	str	r3, [r7, #24]
 8005236:	e002      	b.n	800523e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005238:	f04f 33ff 	mov.w	r3, #4294967295
 800523c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800523e:	69bb      	ldr	r3, [r7, #24]
	}
 8005240:	4618      	mov	r0, r3
 8005242:	3720      	adds	r7, #32
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b088      	sub	sp, #32
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005258:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005260:	3b01      	subs	r3, #1
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	f023 0307 	bic.w	r3, r3, #7
 800526e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <prvInitialiseNewTask+0x48>
	__asm volatile
 800527a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	617b      	str	r3, [r7, #20]
}
 800528c:	bf00      	nop
 800528e:	e7fe      	b.n	800528e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d01f      	beq.n	80052d6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	e012      	b.n	80052c2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	4413      	add	r3, r2
 80052a2:	7819      	ldrb	r1, [r3, #0]
 80052a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	3334      	adds	r3, #52	; 0x34
 80052ac:	460a      	mov	r2, r1
 80052ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	4413      	add	r3, r2
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d006      	beq.n	80052ca <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	3301      	adds	r3, #1
 80052c0:	61fb      	str	r3, [r7, #28]
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	2b0f      	cmp	r3, #15
 80052c6:	d9e9      	bls.n	800529c <prvInitialiseNewTask+0x54>
 80052c8:	e000      	b.n	80052cc <prvInitialiseNewTask+0x84>
			{
				break;
 80052ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052d4:	e003      	b.n	80052de <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e0:	2b06      	cmp	r3, #6
 80052e2:	d901      	bls.n	80052e8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052e4:	2306      	movs	r3, #6
 80052e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052f2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80052f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f6:	2200      	movs	r2, #0
 80052f8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	3304      	adds	r3, #4
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fe ff2c 	bl	800415c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005306:	3318      	adds	r3, #24
 8005308:	4618      	mov	r0, r3
 800530a:	f7fe ff27 	bl	800415c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005312:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005316:	f1c3 0207 	rsb	r2, r3, #7
 800531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800531e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005322:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005326:	2200      	movs	r2, #0
 8005328:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	68f9      	ldr	r1, [r7, #12]
 8005336:	69b8      	ldr	r0, [r7, #24]
 8005338:	f001 f96a 	bl	8006610 <pxPortInitialiseStack>
 800533c:	4602      	mov	r2, r0
 800533e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005340:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800534c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800534e:	bf00      	nop
 8005350:	3720      	adds	r7, #32
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005360:	f001 fa80 	bl	8006864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005364:	4b2a      	ldr	r3, [pc, #168]	; (8005410 <prvAddNewTaskToReadyList+0xb8>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	4a29      	ldr	r2, [pc, #164]	; (8005410 <prvAddNewTaskToReadyList+0xb8>)
 800536c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800536e:	4b29      	ldr	r3, [pc, #164]	; (8005414 <prvAddNewTaskToReadyList+0xbc>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d109      	bne.n	800538a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005376:	4a27      	ldr	r2, [pc, #156]	; (8005414 <prvAddNewTaskToReadyList+0xbc>)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800537c:	4b24      	ldr	r3, [pc, #144]	; (8005410 <prvAddNewTaskToReadyList+0xb8>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d110      	bne.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005384:	f000 fc7a 	bl	8005c7c <prvInitialiseTaskLists>
 8005388:	e00d      	b.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800538a:	4b23      	ldr	r3, [pc, #140]	; (8005418 <prvAddNewTaskToReadyList+0xc0>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d109      	bne.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005392:	4b20      	ldr	r3, [pc, #128]	; (8005414 <prvAddNewTaskToReadyList+0xbc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800539c:	429a      	cmp	r2, r3
 800539e:	d802      	bhi.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053a0:	4a1c      	ldr	r2, [pc, #112]	; (8005414 <prvAddNewTaskToReadyList+0xbc>)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053a6:	4b1d      	ldr	r3, [pc, #116]	; (800541c <prvAddNewTaskToReadyList+0xc4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3301      	adds	r3, #1
 80053ac:	4a1b      	ldr	r2, [pc, #108]	; (800541c <prvAddNewTaskToReadyList+0xc4>)
 80053ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	2201      	movs	r2, #1
 80053b6:	409a      	lsls	r2, r3
 80053b8:	4b19      	ldr	r3, [pc, #100]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4313      	orrs	r3, r2
 80053be:	4a18      	ldr	r2, [pc, #96]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 80053c0:	6013      	str	r3, [r2, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c6:	4613      	mov	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4a15      	ldr	r2, [pc, #84]	; (8005424 <prvAddNewTaskToReadyList+0xcc>)
 80053d0:	441a      	add	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	3304      	adds	r3, #4
 80053d6:	4619      	mov	r1, r3
 80053d8:	4610      	mov	r0, r2
 80053da:	f7fe fecc 	bl	8004176 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053de:	f001 fa71 	bl	80068c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053e2:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <prvAddNewTaskToReadyList+0xc0>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00e      	beq.n	8005408 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053ea:	4b0a      	ldr	r3, [pc, #40]	; (8005414 <prvAddNewTaskToReadyList+0xbc>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d207      	bcs.n	8005408 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053f8:	4b0b      	ldr	r3, [pc, #44]	; (8005428 <prvAddNewTaskToReadyList+0xd0>)
 80053fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053fe:	601a      	str	r2, [r3, #0]
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005408:	bf00      	nop
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	20000538 	.word	0x20000538
 8005414:	20000438 	.word	0x20000438
 8005418:	20000544 	.word	0x20000544
 800541c:	20000554 	.word	0x20000554
 8005420:	20000540 	.word	0x20000540
 8005424:	2000043c 	.word	0x2000043c
 8005428:	e000ed04 	.word	0xe000ed04

0800542c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d017      	beq.n	800546e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800543e:	4b13      	ldr	r3, [pc, #76]	; (800548c <vTaskDelay+0x60>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <vTaskDelay+0x30>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60bb      	str	r3, [r7, #8]
}
 8005458:	bf00      	nop
 800545a:	e7fe      	b.n	800545a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800545c:	f000 f90c 	bl	8005678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005460:	2100      	movs	r1, #0
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f001 f86e 	bl	8006544 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005468:	f000 f914 	bl	8005694 <xTaskResumeAll>
 800546c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d107      	bne.n	8005484 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005474:	4b06      	ldr	r3, [pc, #24]	; (8005490 <vTaskDelay+0x64>)
 8005476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	20000560 	.word	0x20000560
 8005490:	e000ed04 	.word	0xe000ed04

08005494 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800549c:	f001 f9e2 	bl	8006864 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <vTaskSuspend+0x18>
 80054a6:	4b3c      	ldr	r3, [pc, #240]	; (8005598 <vTaskSuspend+0x104>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	e000      	b.n	80054ae <vTaskSuspend+0x1a>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	3304      	adds	r3, #4
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fe febb 	bl	8004230 <uxListRemove>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d115      	bne.n	80054ec <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c4:	4935      	ldr	r1, [pc, #212]	; (800559c <vTaskSuspend+0x108>)
 80054c6:	4613      	mov	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4413      	add	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	440b      	add	r3, r1
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10a      	bne.n	80054ec <vTaskSuspend+0x58>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054da:	2201      	movs	r2, #1
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	43da      	mvns	r2, r3
 80054e2:	4b2f      	ldr	r3, [pc, #188]	; (80055a0 <vTaskSuspend+0x10c>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4013      	ands	r3, r2
 80054e8:	4a2d      	ldr	r2, [pc, #180]	; (80055a0 <vTaskSuspend+0x10c>)
 80054ea:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d004      	beq.n	80054fe <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	3318      	adds	r3, #24
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7fe fe99 	bl	8004230 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	3304      	adds	r3, #4
 8005502:	4619      	mov	r1, r3
 8005504:	4827      	ldr	r0, [pc, #156]	; (80055a4 <vTaskSuspend+0x110>)
 8005506:	f7fe fe36 	bl	8004176 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b01      	cmp	r3, #1
 8005514:	d103      	bne.n	800551e <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800551e:	f001 f9d1 	bl	80068c4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005522:	4b21      	ldr	r3, [pc, #132]	; (80055a8 <vTaskSuspend+0x114>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d005      	beq.n	8005536 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800552a:	f001 f99b 	bl	8006864 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800552e:	f000 fc43 	bl	8005db8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005532:	f001 f9c7 	bl	80068c4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8005536:	4b18      	ldr	r3, [pc, #96]	; (8005598 <vTaskSuspend+0x104>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	429a      	cmp	r2, r3
 800553e:	d127      	bne.n	8005590 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8005540:	4b19      	ldr	r3, [pc, #100]	; (80055a8 <vTaskSuspend+0x114>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d017      	beq.n	8005578 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005548:	4b18      	ldr	r3, [pc, #96]	; (80055ac <vTaskSuspend+0x118>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00a      	beq.n	8005566 <vTaskSuspend+0xd2>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	60bb      	str	r3, [r7, #8]
}
 8005562:	bf00      	nop
 8005564:	e7fe      	b.n	8005564 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8005566:	4b12      	ldr	r3, [pc, #72]	; (80055b0 <vTaskSuspend+0x11c>)
 8005568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005576:	e00b      	b.n	8005590 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005578:	4b0a      	ldr	r3, [pc, #40]	; (80055a4 <vTaskSuspend+0x110>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	4b0d      	ldr	r3, [pc, #52]	; (80055b4 <vTaskSuspend+0x120>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d103      	bne.n	800558c <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8005584:	4b04      	ldr	r3, [pc, #16]	; (8005598 <vTaskSuspend+0x104>)
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
	}
 800558a:	e001      	b.n	8005590 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800558c:	f000 f9f8 	bl	8005980 <vTaskSwitchContext>
	}
 8005590:	bf00      	nop
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20000438 	.word	0x20000438
 800559c:	2000043c 	.word	0x2000043c
 80055a0:	20000540 	.word	0x20000540
 80055a4:	20000524 	.word	0x20000524
 80055a8:	20000544 	.word	0x20000544
 80055ac:	20000560 	.word	0x20000560
 80055b0:	e000ed04 	.word	0xe000ed04
 80055b4:	20000538 	.word	0x20000538

080055b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	; 0x28
 80055bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055c6:	463a      	mov	r2, r7
 80055c8:	1d39      	adds	r1, r7, #4
 80055ca:	f107 0308 	add.w	r3, r7, #8
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fa fff0 	bl	80005b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	9202      	str	r2, [sp, #8]
 80055dc:	9301      	str	r3, [sp, #4]
 80055de:	2300      	movs	r3, #0
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	2300      	movs	r3, #0
 80055e4:	460a      	mov	r2, r1
 80055e6:	491e      	ldr	r1, [pc, #120]	; (8005660 <vTaskStartScheduler+0xa8>)
 80055e8:	481e      	ldr	r0, [pc, #120]	; (8005664 <vTaskStartScheduler+0xac>)
 80055ea:	f7ff fd8b 	bl	8005104 <xTaskCreateStatic>
 80055ee:	4603      	mov	r3, r0
 80055f0:	4a1d      	ldr	r2, [pc, #116]	; (8005668 <vTaskStartScheduler+0xb0>)
 80055f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055f4:	4b1c      	ldr	r3, [pc, #112]	; (8005668 <vTaskStartScheduler+0xb0>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055fc:	2301      	movs	r3, #1
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e001      	b.n	8005606 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d116      	bne.n	800563a <vTaskStartScheduler+0x82>
	__asm volatile
 800560c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005610:	f383 8811 	msr	BASEPRI, r3
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	f3bf 8f4f 	dsb	sy
 800561c:	613b      	str	r3, [r7, #16]
}
 800561e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005620:	4b12      	ldr	r3, [pc, #72]	; (800566c <vTaskStartScheduler+0xb4>)
 8005622:	f04f 32ff 	mov.w	r2, #4294967295
 8005626:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005628:	4b11      	ldr	r3, [pc, #68]	; (8005670 <vTaskStartScheduler+0xb8>)
 800562a:	2201      	movs	r2, #1
 800562c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800562e:	4b11      	ldr	r3, [pc, #68]	; (8005674 <vTaskStartScheduler+0xbc>)
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005634:	f001 f874 	bl	8006720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005638:	e00e      	b.n	8005658 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005640:	d10a      	bne.n	8005658 <vTaskStartScheduler+0xa0>
	__asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	60fb      	str	r3, [r7, #12]
}
 8005654:	bf00      	nop
 8005656:	e7fe      	b.n	8005656 <vTaskStartScheduler+0x9e>
}
 8005658:	bf00      	nop
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	08007abc 	.word	0x08007abc
 8005664:	08005c4d 	.word	0x08005c4d
 8005668:	2000055c 	.word	0x2000055c
 800566c:	20000558 	.word	0x20000558
 8005670:	20000544 	.word	0x20000544
 8005674:	2000053c 	.word	0x2000053c

08005678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800567c:	4b04      	ldr	r3, [pc, #16]	; (8005690 <vTaskSuspendAll+0x18>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3301      	adds	r3, #1
 8005682:	4a03      	ldr	r2, [pc, #12]	; (8005690 <vTaskSuspendAll+0x18>)
 8005684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005686:	bf00      	nop
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	20000560 	.word	0x20000560

08005694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800569e:	2300      	movs	r3, #0
 80056a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80056a2:	4b41      	ldr	r3, [pc, #260]	; (80057a8 <xTaskResumeAll+0x114>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10a      	bne.n	80056c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	603b      	str	r3, [r7, #0]
}
 80056bc:	bf00      	nop
 80056be:	e7fe      	b.n	80056be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80056c0:	f001 f8d0 	bl	8006864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80056c4:	4b38      	ldr	r3, [pc, #224]	; (80057a8 <xTaskResumeAll+0x114>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	4a37      	ldr	r2, [pc, #220]	; (80057a8 <xTaskResumeAll+0x114>)
 80056cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056ce:	4b36      	ldr	r3, [pc, #216]	; (80057a8 <xTaskResumeAll+0x114>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d161      	bne.n	800579a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056d6:	4b35      	ldr	r3, [pc, #212]	; (80057ac <xTaskResumeAll+0x118>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d05d      	beq.n	800579a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056de:	e02e      	b.n	800573e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e0:	4b33      	ldr	r3, [pc, #204]	; (80057b0 <xTaskResumeAll+0x11c>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3318      	adds	r3, #24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe fd9f 	bl	8004230 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	3304      	adds	r3, #4
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7fe fd9a 	bl	8004230 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005700:	2201      	movs	r2, #1
 8005702:	409a      	lsls	r2, r3
 8005704:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <xTaskResumeAll+0x120>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4313      	orrs	r3, r2
 800570a:	4a2a      	ldr	r2, [pc, #168]	; (80057b4 <xTaskResumeAll+0x120>)
 800570c:	6013      	str	r3, [r2, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005712:	4613      	mov	r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4a27      	ldr	r2, [pc, #156]	; (80057b8 <xTaskResumeAll+0x124>)
 800571c:	441a      	add	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3304      	adds	r3, #4
 8005722:	4619      	mov	r1, r3
 8005724:	4610      	mov	r0, r2
 8005726:	f7fe fd26 	bl	8004176 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572e:	4b23      	ldr	r3, [pc, #140]	; (80057bc <xTaskResumeAll+0x128>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005734:	429a      	cmp	r2, r3
 8005736:	d302      	bcc.n	800573e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005738:	4b21      	ldr	r3, [pc, #132]	; (80057c0 <xTaskResumeAll+0x12c>)
 800573a:	2201      	movs	r2, #1
 800573c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800573e:	4b1c      	ldr	r3, [pc, #112]	; (80057b0 <xTaskResumeAll+0x11c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1cc      	bne.n	80056e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d001      	beq.n	8005750 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800574c:	f000 fb34 	bl	8005db8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005750:	4b1c      	ldr	r3, [pc, #112]	; (80057c4 <xTaskResumeAll+0x130>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d010      	beq.n	800577e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800575c:	f000 f858 	bl	8005810 <xTaskIncrementTick>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005766:	4b16      	ldr	r3, [pc, #88]	; (80057c0 <xTaskResumeAll+0x12c>)
 8005768:	2201      	movs	r2, #1
 800576a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3b01      	subs	r3, #1
 8005770:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1f1      	bne.n	800575c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005778:	4b12      	ldr	r3, [pc, #72]	; (80057c4 <xTaskResumeAll+0x130>)
 800577a:	2200      	movs	r2, #0
 800577c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800577e:	4b10      	ldr	r3, [pc, #64]	; (80057c0 <xTaskResumeAll+0x12c>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d009      	beq.n	800579a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005786:	2301      	movs	r3, #1
 8005788:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800578a:	4b0f      	ldr	r3, [pc, #60]	; (80057c8 <xTaskResumeAll+0x134>)
 800578c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800579a:	f001 f893 	bl	80068c4 <vPortExitCritical>

	return xAlreadyYielded;
 800579e:	68bb      	ldr	r3, [r7, #8]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	20000560 	.word	0x20000560
 80057ac:	20000538 	.word	0x20000538
 80057b0:	200004f8 	.word	0x200004f8
 80057b4:	20000540 	.word	0x20000540
 80057b8:	2000043c 	.word	0x2000043c
 80057bc:	20000438 	.word	0x20000438
 80057c0:	2000054c 	.word	0x2000054c
 80057c4:	20000548 	.word	0x20000548
 80057c8:	e000ed04 	.word	0xe000ed04

080057cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057d2:	4b05      	ldr	r3, [pc, #20]	; (80057e8 <xTaskGetTickCount+0x1c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057d8:	687b      	ldr	r3, [r7, #4]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	2000053c 	.word	0x2000053c

080057ec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057f2:	f001 f919 	bl	8006a28 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80057f6:	2300      	movs	r3, #0
 80057f8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80057fa:	4b04      	ldr	r3, [pc, #16]	; (800580c <xTaskGetTickCountFromISR+0x20>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005800:	683b      	ldr	r3, [r7, #0]
}
 8005802:	4618      	mov	r0, r3
 8005804:	3708      	adds	r7, #8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	2000053c 	.word	0x2000053c

08005810 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800581a:	4b4e      	ldr	r3, [pc, #312]	; (8005954 <xTaskIncrementTick+0x144>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	f040 808e 	bne.w	8005940 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005824:	4b4c      	ldr	r3, [pc, #304]	; (8005958 <xTaskIncrementTick+0x148>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	3301      	adds	r3, #1
 800582a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800582c:	4a4a      	ldr	r2, [pc, #296]	; (8005958 <xTaskIncrementTick+0x148>)
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d120      	bne.n	800587a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005838:	4b48      	ldr	r3, [pc, #288]	; (800595c <xTaskIncrementTick+0x14c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <xTaskIncrementTick+0x48>
	__asm volatile
 8005842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005846:	f383 8811 	msr	BASEPRI, r3
 800584a:	f3bf 8f6f 	isb	sy
 800584e:	f3bf 8f4f 	dsb	sy
 8005852:	603b      	str	r3, [r7, #0]
}
 8005854:	bf00      	nop
 8005856:	e7fe      	b.n	8005856 <xTaskIncrementTick+0x46>
 8005858:	4b40      	ldr	r3, [pc, #256]	; (800595c <xTaskIncrementTick+0x14c>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	4b40      	ldr	r3, [pc, #256]	; (8005960 <xTaskIncrementTick+0x150>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a3e      	ldr	r2, [pc, #248]	; (800595c <xTaskIncrementTick+0x14c>)
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	4a3e      	ldr	r2, [pc, #248]	; (8005960 <xTaskIncrementTick+0x150>)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6013      	str	r3, [r2, #0]
 800586c:	4b3d      	ldr	r3, [pc, #244]	; (8005964 <xTaskIncrementTick+0x154>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3301      	adds	r3, #1
 8005872:	4a3c      	ldr	r2, [pc, #240]	; (8005964 <xTaskIncrementTick+0x154>)
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	f000 fa9f 	bl	8005db8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800587a:	4b3b      	ldr	r3, [pc, #236]	; (8005968 <xTaskIncrementTick+0x158>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	429a      	cmp	r2, r3
 8005882:	d348      	bcc.n	8005916 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005884:	4b35      	ldr	r3, [pc, #212]	; (800595c <xTaskIncrementTick+0x14c>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d104      	bne.n	8005898 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800588e:	4b36      	ldr	r3, [pc, #216]	; (8005968 <xTaskIncrementTick+0x158>)
 8005890:	f04f 32ff 	mov.w	r2, #4294967295
 8005894:	601a      	str	r2, [r3, #0]
					break;
 8005896:	e03e      	b.n	8005916 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005898:	4b30      	ldr	r3, [pc, #192]	; (800595c <xTaskIncrementTick+0x14c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d203      	bcs.n	80058b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80058b0:	4a2d      	ldr	r2, [pc, #180]	; (8005968 <xTaskIncrementTick+0x158>)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80058b6:	e02e      	b.n	8005916 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	3304      	adds	r3, #4
 80058bc:	4618      	mov	r0, r3
 80058be:	f7fe fcb7 	bl	8004230 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d004      	beq.n	80058d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	3318      	adds	r3, #24
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fe fcae 	bl	8004230 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d8:	2201      	movs	r2, #1
 80058da:	409a      	lsls	r2, r3
 80058dc:	4b23      	ldr	r3, [pc, #140]	; (800596c <xTaskIncrementTick+0x15c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	4a22      	ldr	r2, [pc, #136]	; (800596c <xTaskIncrementTick+0x15c>)
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058ea:	4613      	mov	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4413      	add	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4a1f      	ldr	r2, [pc, #124]	; (8005970 <xTaskIncrementTick+0x160>)
 80058f4:	441a      	add	r2, r3
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	3304      	adds	r3, #4
 80058fa:	4619      	mov	r1, r3
 80058fc:	4610      	mov	r0, r2
 80058fe:	f7fe fc3a 	bl	8004176 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005906:	4b1b      	ldr	r3, [pc, #108]	; (8005974 <xTaskIncrementTick+0x164>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590c:	429a      	cmp	r2, r3
 800590e:	d3b9      	bcc.n	8005884 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005910:	2301      	movs	r3, #1
 8005912:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005914:	e7b6      	b.n	8005884 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005916:	4b17      	ldr	r3, [pc, #92]	; (8005974 <xTaskIncrementTick+0x164>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800591c:	4914      	ldr	r1, [pc, #80]	; (8005970 <xTaskIncrementTick+0x160>)
 800591e:	4613      	mov	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	440b      	add	r3, r1
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d901      	bls.n	8005932 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800592e:	2301      	movs	r3, #1
 8005930:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005932:	4b11      	ldr	r3, [pc, #68]	; (8005978 <xTaskIncrementTick+0x168>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d007      	beq.n	800594a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800593a:	2301      	movs	r3, #1
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e004      	b.n	800594a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005940:	4b0e      	ldr	r3, [pc, #56]	; (800597c <xTaskIncrementTick+0x16c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3301      	adds	r3, #1
 8005946:	4a0d      	ldr	r2, [pc, #52]	; (800597c <xTaskIncrementTick+0x16c>)
 8005948:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800594a:	697b      	ldr	r3, [r7, #20]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	20000560 	.word	0x20000560
 8005958:	2000053c 	.word	0x2000053c
 800595c:	200004f0 	.word	0x200004f0
 8005960:	200004f4 	.word	0x200004f4
 8005964:	20000550 	.word	0x20000550
 8005968:	20000558 	.word	0x20000558
 800596c:	20000540 	.word	0x20000540
 8005970:	2000043c 	.word	0x2000043c
 8005974:	20000438 	.word	0x20000438
 8005978:	2000054c 	.word	0x2000054c
 800597c:	20000548 	.word	0x20000548

08005980 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005986:	4b27      	ldr	r3, [pc, #156]	; (8005a24 <vTaskSwitchContext+0xa4>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800598e:	4b26      	ldr	r3, [pc, #152]	; (8005a28 <vTaskSwitchContext+0xa8>)
 8005990:	2201      	movs	r2, #1
 8005992:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005994:	e03f      	b.n	8005a16 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005996:	4b24      	ldr	r3, [pc, #144]	; (8005a28 <vTaskSwitchContext+0xa8>)
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800599c:	4b23      	ldr	r3, [pc, #140]	; (8005a2c <vTaskSwitchContext+0xac>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	fab3 f383 	clz	r3, r3
 80059a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80059aa:	7afb      	ldrb	r3, [r7, #11]
 80059ac:	f1c3 031f 	rsb	r3, r3, #31
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	491f      	ldr	r1, [pc, #124]	; (8005a30 <vTaskSwitchContext+0xb0>)
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <vTaskSwitchContext+0x5c>
	__asm volatile
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	607b      	str	r3, [r7, #4]
}
 80059d8:	bf00      	nop
 80059da:	e7fe      	b.n	80059da <vTaskSwitchContext+0x5a>
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4a12      	ldr	r2, [pc, #72]	; (8005a30 <vTaskSwitchContext+0xb0>)
 80059e8:	4413      	add	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	605a      	str	r2, [r3, #4]
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	3308      	adds	r3, #8
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d104      	bne.n	8005a0c <vTaskSwitchContext+0x8c>
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	605a      	str	r2, [r3, #4]
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	4a08      	ldr	r2, [pc, #32]	; (8005a34 <vTaskSwitchContext+0xb4>)
 8005a14:	6013      	str	r3, [r2, #0]
}
 8005a16:	bf00      	nop
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000560 	.word	0x20000560
 8005a28:	2000054c 	.word	0x2000054c
 8005a2c:	20000540 	.word	0x20000540
 8005a30:	2000043c 	.word	0x2000043c
 8005a34:	20000438 	.word	0x20000438

08005a38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10a      	bne.n	8005a5e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	60fb      	str	r3, [r7, #12]
}
 8005a5a:	bf00      	nop
 8005a5c:	e7fe      	b.n	8005a5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a5e:	4b07      	ldr	r3, [pc, #28]	; (8005a7c <vTaskPlaceOnEventList+0x44>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3318      	adds	r3, #24
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7fe fba9 	bl	80041be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	6838      	ldr	r0, [r7, #0]
 8005a70:	f000 fd68 	bl	8006544 <prvAddCurrentTaskToDelayedList>
}
 8005a74:	bf00      	nop
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	20000438 	.word	0x20000438

08005a80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10a      	bne.n	8005aac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a9a:	f383 8811 	msr	BASEPRI, r3
 8005a9e:	f3bf 8f6f 	isb	sy
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	60fb      	str	r3, [r7, #12]
}
 8005aa8:	bf00      	nop
 8005aaa:	e7fe      	b.n	8005aaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	3318      	adds	r3, #24
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fe fbbd 	bl	8004230 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab6:	4b1d      	ldr	r3, [pc, #116]	; (8005b2c <xTaskRemoveFromEventList+0xac>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d11c      	bne.n	8005af8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fe fbb4 	bl	8004230 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005acc:	2201      	movs	r2, #1
 8005ace:	409a      	lsls	r2, r3
 8005ad0:	4b17      	ldr	r3, [pc, #92]	; (8005b30 <xTaskRemoveFromEventList+0xb0>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	4a16      	ldr	r2, [pc, #88]	; (8005b30 <xTaskRemoveFromEventList+0xb0>)
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ade:	4613      	mov	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4a13      	ldr	r2, [pc, #76]	; (8005b34 <xTaskRemoveFromEventList+0xb4>)
 8005ae8:	441a      	add	r2, r3
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	3304      	adds	r3, #4
 8005aee:	4619      	mov	r1, r3
 8005af0:	4610      	mov	r0, r2
 8005af2:	f7fe fb40 	bl	8004176 <vListInsertEnd>
 8005af6:	e005      	b.n	8005b04 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	3318      	adds	r3, #24
 8005afc:	4619      	mov	r1, r3
 8005afe:	480e      	ldr	r0, [pc, #56]	; (8005b38 <xTaskRemoveFromEventList+0xb8>)
 8005b00:	f7fe fb39 	bl	8004176 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b08:	4b0c      	ldr	r3, [pc, #48]	; (8005b3c <xTaskRemoveFromEventList+0xbc>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d905      	bls.n	8005b1e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b12:	2301      	movs	r3, #1
 8005b14:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b16:	4b0a      	ldr	r3, [pc, #40]	; (8005b40 <xTaskRemoveFromEventList+0xc0>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	e001      	b.n	8005b22 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b22:	697b      	ldr	r3, [r7, #20]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	20000560 	.word	0x20000560
 8005b30:	20000540 	.word	0x20000540
 8005b34:	2000043c 	.word	0x2000043c
 8005b38:	200004f8 	.word	0x200004f8
 8005b3c:	20000438 	.word	0x20000438
 8005b40:	2000054c 	.word	0x2000054c

08005b44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b4c:	4b06      	ldr	r3, [pc, #24]	; (8005b68 <vTaskInternalSetTimeOutState+0x24>)
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005b54:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <vTaskInternalSetTimeOutState+0x28>)
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	605a      	str	r2, [r3, #4]
}
 8005b5c:	bf00      	nop
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	20000550 	.word	0x20000550
 8005b6c:	2000053c 	.word	0x2000053c

08005b70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10a      	bne.n	8005b96 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	613b      	str	r3, [r7, #16]
}
 8005b92:	bf00      	nop
 8005b94:	e7fe      	b.n	8005b94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	60fb      	str	r3, [r7, #12]
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005bb2:	f000 fe57 	bl	8006864 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005bb6:	4b1d      	ldr	r3, [pc, #116]	; (8005c2c <xTaskCheckForTimeOut+0xbc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bce:	d102      	bne.n	8005bd6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61fb      	str	r3, [r7, #28]
 8005bd4:	e023      	b.n	8005c1e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	4b15      	ldr	r3, [pc, #84]	; (8005c30 <xTaskCheckForTimeOut+0xc0>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d007      	beq.n	8005bf2 <xTaskCheckForTimeOut+0x82>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d302      	bcc.n	8005bf2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005bec:	2301      	movs	r3, #1
 8005bee:	61fb      	str	r3, [r7, #28]
 8005bf0:	e015      	b.n	8005c1e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d20b      	bcs.n	8005c14 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	1ad2      	subs	r2, r2, r3
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7ff ff9b 	bl	8005b44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	61fb      	str	r3, [r7, #28]
 8005c12:	e004      	b.n	8005c1e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	2200      	movs	r2, #0
 8005c18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c1e:	f000 fe51 	bl	80068c4 <vPortExitCritical>

	return xReturn;
 8005c22:	69fb      	ldr	r3, [r7, #28]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3720      	adds	r7, #32
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	2000053c 	.word	0x2000053c
 8005c30:	20000550 	.word	0x20000550

08005c34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005c38:	4b03      	ldr	r3, [pc, #12]	; (8005c48 <vTaskMissedYield+0x14>)
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]
}
 8005c3e:	bf00      	nop
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	2000054c 	.word	0x2000054c

08005c4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005c54:	f000 f852 	bl	8005cfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c58:	4b06      	ldr	r3, [pc, #24]	; (8005c74 <prvIdleTask+0x28>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d9f9      	bls.n	8005c54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c60:	4b05      	ldr	r3, [pc, #20]	; (8005c78 <prvIdleTask+0x2c>)
 8005c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c70:	e7f0      	b.n	8005c54 <prvIdleTask+0x8>
 8005c72:	bf00      	nop
 8005c74:	2000043c 	.word	0x2000043c
 8005c78:	e000ed04 	.word	0xe000ed04

08005c7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c82:	2300      	movs	r3, #0
 8005c84:	607b      	str	r3, [r7, #4]
 8005c86:	e00c      	b.n	8005ca2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4413      	add	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4a12      	ldr	r2, [pc, #72]	; (8005cdc <prvInitialiseTaskLists+0x60>)
 8005c94:	4413      	add	r3, r2
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fe fa40 	bl	800411c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	607b      	str	r3, [r7, #4]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d9ef      	bls.n	8005c88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ca8:	480d      	ldr	r0, [pc, #52]	; (8005ce0 <prvInitialiseTaskLists+0x64>)
 8005caa:	f7fe fa37 	bl	800411c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005cae:	480d      	ldr	r0, [pc, #52]	; (8005ce4 <prvInitialiseTaskLists+0x68>)
 8005cb0:	f7fe fa34 	bl	800411c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005cb4:	480c      	ldr	r0, [pc, #48]	; (8005ce8 <prvInitialiseTaskLists+0x6c>)
 8005cb6:	f7fe fa31 	bl	800411c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005cba:	480c      	ldr	r0, [pc, #48]	; (8005cec <prvInitialiseTaskLists+0x70>)
 8005cbc:	f7fe fa2e 	bl	800411c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005cc0:	480b      	ldr	r0, [pc, #44]	; (8005cf0 <prvInitialiseTaskLists+0x74>)
 8005cc2:	f7fe fa2b 	bl	800411c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005cc6:	4b0b      	ldr	r3, [pc, #44]	; (8005cf4 <prvInitialiseTaskLists+0x78>)
 8005cc8:	4a05      	ldr	r2, [pc, #20]	; (8005ce0 <prvInitialiseTaskLists+0x64>)
 8005cca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	; (8005cf8 <prvInitialiseTaskLists+0x7c>)
 8005cce:	4a05      	ldr	r2, [pc, #20]	; (8005ce4 <prvInitialiseTaskLists+0x68>)
 8005cd0:	601a      	str	r2, [r3, #0]
}
 8005cd2:	bf00      	nop
 8005cd4:	3708      	adds	r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	2000043c 	.word	0x2000043c
 8005ce0:	200004c8 	.word	0x200004c8
 8005ce4:	200004dc 	.word	0x200004dc
 8005ce8:	200004f8 	.word	0x200004f8
 8005cec:	2000050c 	.word	0x2000050c
 8005cf0:	20000524 	.word	0x20000524
 8005cf4:	200004f0 	.word	0x200004f0
 8005cf8:	200004f4 	.word	0x200004f4

08005cfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d02:	e019      	b.n	8005d38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d04:	f000 fdae 	bl	8006864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d08:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <prvCheckTasksWaitingTermination+0x50>)
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	3304      	adds	r3, #4
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fe fa8b 	bl	8004230 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d1a:	4b0d      	ldr	r3, [pc, #52]	; (8005d50 <prvCheckTasksWaitingTermination+0x54>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	4a0b      	ldr	r2, [pc, #44]	; (8005d50 <prvCheckTasksWaitingTermination+0x54>)
 8005d22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d24:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <prvCheckTasksWaitingTermination+0x58>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	4a0a      	ldr	r2, [pc, #40]	; (8005d54 <prvCheckTasksWaitingTermination+0x58>)
 8005d2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d2e:	f000 fdc9 	bl	80068c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f810 	bl	8005d58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d38:	4b06      	ldr	r3, [pc, #24]	; (8005d54 <prvCheckTasksWaitingTermination+0x58>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e1      	bne.n	8005d04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	2000050c 	.word	0x2000050c
 8005d50:	20000538 	.word	0x20000538
 8005d54:	20000520 	.word	0x20000520

08005d58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d108      	bne.n	8005d7c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 ff66 	bl	8006c40 <vPortFree>
				vPortFree( pxTCB );
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 ff63 	bl	8006c40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d7a:	e018      	b.n	8005dae <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d103      	bne.n	8005d8e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 ff5a 	bl	8006c40 <vPortFree>
	}
 8005d8c:	e00f      	b.n	8005dae <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d00a      	beq.n	8005dae <prvDeleteTCB+0x56>
	__asm volatile
 8005d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d9c:	f383 8811 	msr	BASEPRI, r3
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	f3bf 8f4f 	dsb	sy
 8005da8:	60fb      	str	r3, [r7, #12]
}
 8005daa:	bf00      	nop
 8005dac:	e7fe      	b.n	8005dac <prvDeleteTCB+0x54>
	}
 8005dae:	bf00      	nop
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
	...

08005db8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dbe:	4b0c      	ldr	r3, [pc, #48]	; (8005df0 <prvResetNextTaskUnblockTime+0x38>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d104      	bne.n	8005dd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005dc8:	4b0a      	ldr	r3, [pc, #40]	; (8005df4 <prvResetNextTaskUnblockTime+0x3c>)
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005dd0:	e008      	b.n	8005de4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dd2:	4b07      	ldr	r3, [pc, #28]	; (8005df0 <prvResetNextTaskUnblockTime+0x38>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	4a04      	ldr	r2, [pc, #16]	; (8005df4 <prvResetNextTaskUnblockTime+0x3c>)
 8005de2:	6013      	str	r3, [r2, #0]
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	200004f0 	.word	0x200004f0
 8005df4:	20000558 	.word	0x20000558

08005df8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005dfe:	4b0b      	ldr	r3, [pc, #44]	; (8005e2c <xTaskGetSchedulerState+0x34>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d102      	bne.n	8005e0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e06:	2301      	movs	r3, #1
 8005e08:	607b      	str	r3, [r7, #4]
 8005e0a:	e008      	b.n	8005e1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e0c:	4b08      	ldr	r3, [pc, #32]	; (8005e30 <xTaskGetSchedulerState+0x38>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d102      	bne.n	8005e1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e14:	2302      	movs	r3, #2
 8005e16:	607b      	str	r3, [r7, #4]
 8005e18:	e001      	b.n	8005e1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005e1e:	687b      	ldr	r3, [r7, #4]
	}
 8005e20:	4618      	mov	r0, r3
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	20000544 	.word	0x20000544
 8005e30:	20000560 	.word	0x20000560

08005e34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d05e      	beq.n	8005f08 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e4e:	4b31      	ldr	r3, [pc, #196]	; (8005f14 <xTaskPriorityInherit+0xe0>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d24e      	bcs.n	8005ef6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	db06      	blt.n	8005e6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e60:	4b2c      	ldr	r3, [pc, #176]	; (8005f14 <xTaskPriorityInherit+0xe0>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e66:	f1c3 0207 	rsb	r2, r3, #7
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	6959      	ldr	r1, [r3, #20]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e76:	4613      	mov	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4a26      	ldr	r2, [pc, #152]	; (8005f18 <xTaskPriorityInherit+0xe4>)
 8005e80:	4413      	add	r3, r2
 8005e82:	4299      	cmp	r1, r3
 8005e84:	d12f      	bne.n	8005ee6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	3304      	adds	r3, #4
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fe f9d0 	bl	8004230 <uxListRemove>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10a      	bne.n	8005eac <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	43da      	mvns	r2, r3
 8005ea2:	4b1e      	ldr	r3, [pc, #120]	; (8005f1c <xTaskPriorityInherit+0xe8>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	4a1c      	ldr	r2, [pc, #112]	; (8005f1c <xTaskPriorityInherit+0xe8>)
 8005eaa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005eac:	4b19      	ldr	r3, [pc, #100]	; (8005f14 <xTaskPriorityInherit+0xe0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eba:	2201      	movs	r2, #1
 8005ebc:	409a      	lsls	r2, r3
 8005ebe:	4b17      	ldr	r3, [pc, #92]	; (8005f1c <xTaskPriorityInherit+0xe8>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	4a15      	ldr	r2, [pc, #84]	; (8005f1c <xTaskPriorityInherit+0xe8>)
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ecc:	4613      	mov	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4a10      	ldr	r2, [pc, #64]	; (8005f18 <xTaskPriorityInherit+0xe4>)
 8005ed6:	441a      	add	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	3304      	adds	r3, #4
 8005edc:	4619      	mov	r1, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	f7fe f949 	bl	8004176 <vListInsertEnd>
 8005ee4:	e004      	b.n	8005ef0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ee6:	4b0b      	ldr	r3, [pc, #44]	; (8005f14 <xTaskPriorityInherit+0xe0>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	e008      	b.n	8005f08 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005efa:	4b06      	ldr	r3, [pc, #24]	; (8005f14 <xTaskPriorityInherit+0xe0>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d201      	bcs.n	8005f08 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005f04:	2301      	movs	r3, #1
 8005f06:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f08:	68fb      	ldr	r3, [r7, #12]
	}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	20000438 	.word	0x20000438
 8005f18:	2000043c 	.word	0x2000043c
 8005f1c:	20000540 	.word	0x20000540

08005f20 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d06e      	beq.n	8006014 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f36:	4b3a      	ldr	r3, [pc, #232]	; (8006020 <xTaskPriorityDisinherit+0x100>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d00a      	beq.n	8005f56 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	60fb      	str	r3, [r7, #12]
}
 8005f52:	bf00      	nop
 8005f54:	e7fe      	b.n	8005f54 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10a      	bne.n	8005f74 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	60bb      	str	r3, [r7, #8]
}
 8005f70:	bf00      	nop
 8005f72:	e7fe      	b.n	8005f72 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f78:	1e5a      	subs	r2, r3, #1
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d044      	beq.n	8006014 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d140      	bne.n	8006014 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	3304      	adds	r3, #4
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7fe f94a 	bl	8004230 <uxListRemove>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d115      	bne.n	8005fce <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fa6:	491f      	ldr	r1, [pc, #124]	; (8006024 <xTaskPriorityDisinherit+0x104>)
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10a      	bne.n	8005fce <xTaskPriorityDisinherit+0xae>
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc2:	43da      	mvns	r2, r3
 8005fc4:	4b18      	ldr	r3, [pc, #96]	; (8006028 <xTaskPriorityDisinherit+0x108>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	4a17      	ldr	r2, [pc, #92]	; (8006028 <xTaskPriorityDisinherit+0x108>)
 8005fcc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fda:	f1c3 0207 	rsb	r2, r3, #7
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	4b0f      	ldr	r3, [pc, #60]	; (8006028 <xTaskPriorityDisinherit+0x108>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	4a0d      	ldr	r2, [pc, #52]	; (8006028 <xTaskPriorityDisinherit+0x108>)
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4a08      	ldr	r2, [pc, #32]	; (8006024 <xTaskPriorityDisinherit+0x104>)
 8006002:	441a      	add	r2, r3
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f7fe f8b3 	bl	8004176 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006010:	2301      	movs	r3, #1
 8006012:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006014:	697b      	ldr	r3, [r7, #20]
	}
 8006016:	4618      	mov	r0, r3
 8006018:	3718      	adds	r7, #24
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20000438 	.word	0x20000438
 8006024:	2000043c 	.word	0x2000043c
 8006028:	20000540 	.word	0x20000540

0800602c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800603a:	2301      	movs	r3, #1
 800603c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d077      	beq.n	8006134 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10a      	bne.n	8006062 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	60fb      	str	r3, [r7, #12]
}
 800605e:	bf00      	nop
 8006060:	e7fe      	b.n	8006060 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d902      	bls.n	8006072 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	61fb      	str	r3, [r7, #28]
 8006070:	e002      	b.n	8006078 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006076:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800607c:	69fa      	ldr	r2, [r7, #28]
 800607e:	429a      	cmp	r2, r3
 8006080:	d058      	beq.n	8006134 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006082:	69bb      	ldr	r3, [r7, #24]
 8006084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	429a      	cmp	r2, r3
 800608a:	d153      	bne.n	8006134 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800608c:	4b2b      	ldr	r3, [pc, #172]	; (800613c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	429a      	cmp	r2, r3
 8006094:	d10a      	bne.n	80060ac <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609a:	f383 8811 	msr	BASEPRI, r3
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f3bf 8f4f 	dsb	sy
 80060a6:	60bb      	str	r3, [r7, #8]
}
 80060a8:	bf00      	nop
 80060aa:	e7fe      	b.n	80060aa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	69fa      	ldr	r2, [r7, #28]
 80060b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	db04      	blt.n	80060ca <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f1c3 0207 	rsb	r2, r3, #7
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	6959      	ldr	r1, [r3, #20]
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4613      	mov	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4a19      	ldr	r2, [pc, #100]	; (8006140 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80060da:	4413      	add	r3, r2
 80060dc:	4299      	cmp	r1, r3
 80060de:	d129      	bne.n	8006134 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	3304      	adds	r3, #4
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7fe f8a3 	bl	8004230 <uxListRemove>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10a      	bne.n	8006106 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f4:	2201      	movs	r2, #1
 80060f6:	fa02 f303 	lsl.w	r3, r2, r3
 80060fa:	43da      	mvns	r2, r3
 80060fc:	4b11      	ldr	r3, [pc, #68]	; (8006144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4013      	ands	r3, r2
 8006102:	4a10      	ldr	r2, [pc, #64]	; (8006144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006104:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610a:	2201      	movs	r2, #1
 800610c:	409a      	lsls	r2, r3
 800610e:	4b0d      	ldr	r3, [pc, #52]	; (8006144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4313      	orrs	r3, r2
 8006114:	4a0b      	ldr	r2, [pc, #44]	; (8006144 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006116:	6013      	str	r3, [r2, #0]
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4a06      	ldr	r2, [pc, #24]	; (8006140 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006126:	441a      	add	r2, r3
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	3304      	adds	r3, #4
 800612c:	4619      	mov	r1, r3
 800612e:	4610      	mov	r0, r2
 8006130:	f7fe f821 	bl	8004176 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006134:	bf00      	nop
 8006136:	3720      	adds	r7, #32
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	20000438 	.word	0x20000438
 8006140:	2000043c 	.word	0x2000043c
 8006144:	20000540 	.word	0x20000540

08006148 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800614c:	4b07      	ldr	r3, [pc, #28]	; (800616c <pvTaskIncrementMutexHeldCount+0x24>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d004      	beq.n	800615e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006154:	4b05      	ldr	r3, [pc, #20]	; (800616c <pvTaskIncrementMutexHeldCount+0x24>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800615a:	3201      	adds	r2, #1
 800615c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800615e:	4b03      	ldr	r3, [pc, #12]	; (800616c <pvTaskIncrementMutexHeldCount+0x24>)
 8006160:	681b      	ldr	r3, [r3, #0]
	}
 8006162:	4618      	mov	r0, r3
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	20000438 	.word	0x20000438

08006170 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800617e:	f000 fb71 	bl	8006864 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006182:	4b26      	ldr	r3, [pc, #152]	; (800621c <xTaskNotifyWait+0xac>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b02      	cmp	r3, #2
 800618e:	d01a      	beq.n	80061c6 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006190:	4b22      	ldr	r3, [pc, #136]	; (800621c <xTaskNotifyWait+0xac>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	43d2      	mvns	r2, r2
 800619a:	400a      	ands	r2, r1
 800619c:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800619e:	4b1f      	ldr	r3, [pc, #124]	; (800621c <xTaskNotifyWait+0xac>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00b      	beq.n	80061c6 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061ae:	2101      	movs	r1, #1
 80061b0:	6838      	ldr	r0, [r7, #0]
 80061b2:	f000 f9c7 	bl	8006544 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80061b6:	4b1a      	ldr	r3, [pc, #104]	; (8006220 <xTaskNotifyWait+0xb0>)
 80061b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061bc:	601a      	str	r2, [r3, #0]
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80061c6:	f000 fb7d 	bl	80068c4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80061ca:	f000 fb4b 	bl	8006864 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d004      	beq.n	80061de <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80061d4:	4b11      	ldr	r3, [pc, #68]	; (800621c <xTaskNotifyWait+0xac>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80061de:	4b0f      	ldr	r3, [pc, #60]	; (800621c <xTaskNotifyWait+0xac>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d002      	beq.n	80061f2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	e008      	b.n	8006204 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80061f2:	4b0a      	ldr	r3, [pc, #40]	; (800621c <xTaskNotifyWait+0xac>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	43d2      	mvns	r2, r2
 80061fc:	400a      	ands	r2, r1
 80061fe:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8006200:	2301      	movs	r3, #1
 8006202:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006204:	4b05      	ldr	r3, [pc, #20]	; (800621c <xTaskNotifyWait+0xac>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800620e:	f000 fb59 	bl	80068c4 <vPortExitCritical>

		return xReturn;
 8006212:	697b      	ldr	r3, [r7, #20]
	}
 8006214:	4618      	mov	r0, r3
 8006216:	3718      	adds	r7, #24
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	20000438 	.word	0x20000438
 8006220:	e000ed04 	.word	0xe000ed04

08006224 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006224:	b580      	push	{r7, lr}
 8006226:	b08a      	sub	sp, #40	; 0x28
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	603b      	str	r3, [r7, #0]
 8006230:	4613      	mov	r3, r2
 8006232:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8006234:	2301      	movs	r3, #1
 8006236:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10a      	bne.n	8006254 <xTaskGenericNotify+0x30>
	__asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	61bb      	str	r3, [r7, #24]
}
 8006250:	bf00      	nop
 8006252:	e7fe      	b.n	8006252 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006258:	f000 fb04 	bl	8006864 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006270:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	2202      	movs	r2, #2
 8006276:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800627a:	79fb      	ldrb	r3, [r7, #7]
 800627c:	2b04      	cmp	r3, #4
 800627e:	d828      	bhi.n	80062d2 <xTaskGenericNotify+0xae>
 8006280:	a201      	add	r2, pc, #4	; (adr r2, 8006288 <xTaskGenericNotify+0x64>)
 8006282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006286:	bf00      	nop
 8006288:	080062f3 	.word	0x080062f3
 800628c:	0800629d 	.word	0x0800629d
 8006290:	080062ab 	.word	0x080062ab
 8006294:	080062b7 	.word	0x080062b7
 8006298:	080062bf 	.word	0x080062bf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	431a      	orrs	r2, r3
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80062a8:	e026      	b.n	80062f8 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80062b4:	e020      	b.n	80062f8 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80062bc:	e01c      	b.n	80062f8 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80062be:	7ffb      	ldrb	r3, [r7, #31]
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d003      	beq.n	80062cc <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	68ba      	ldr	r2, [r7, #8]
 80062c8:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80062ca:	e015      	b.n	80062f8 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 80062cc:	2300      	movs	r3, #0
 80062ce:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80062d0:	e012      	b.n	80062f8 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062da:	d00c      	beq.n	80062f6 <xTaskGenericNotify+0xd2>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	617b      	str	r3, [r7, #20]
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <xTaskGenericNotify+0xcc>
					break;
 80062f2:	bf00      	nop
 80062f4:	e000      	b.n	80062f8 <xTaskGenericNotify+0xd4>

					break;
 80062f6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80062f8:	7ffb      	ldrb	r3, [r7, #31]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d139      	bne.n	8006372 <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	3304      	adds	r3, #4
 8006302:	4618      	mov	r0, r3
 8006304:	f7fd ff94 	bl	8004230 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800630c:	2201      	movs	r2, #1
 800630e:	409a      	lsls	r2, r3
 8006310:	4b1b      	ldr	r3, [pc, #108]	; (8006380 <xTaskGenericNotify+0x15c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4313      	orrs	r3, r2
 8006316:	4a1a      	ldr	r2, [pc, #104]	; (8006380 <xTaskGenericNotify+0x15c>)
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	4a17      	ldr	r2, [pc, #92]	; (8006384 <xTaskGenericNotify+0x160>)
 8006328:	441a      	add	r2, r3
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	3304      	adds	r3, #4
 800632e:	4619      	mov	r1, r3
 8006330:	4610      	mov	r0, r2
 8006332:	f7fd ff20 	bl	8004176 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00a      	beq.n	8006354 <xTaskGenericNotify+0x130>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	613b      	str	r3, [r7, #16]
}
 8006350:	bf00      	nop
 8006352:	e7fe      	b.n	8006352 <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006358:	4b0b      	ldr	r3, [pc, #44]	; (8006388 <xTaskGenericNotify+0x164>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635e:	429a      	cmp	r2, r3
 8006360:	d907      	bls.n	8006372 <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006362:	4b0a      	ldr	r3, [pc, #40]	; (800638c <xTaskGenericNotify+0x168>)
 8006364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006372:	f000 faa7 	bl	80068c4 <vPortExitCritical>

		return xReturn;
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8006378:	4618      	mov	r0, r3
 800637a:	3728      	adds	r7, #40	; 0x28
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	20000540 	.word	0x20000540
 8006384:	2000043c 	.word	0x2000043c
 8006388:	20000438 	.word	0x20000438
 800638c:	e000ed04 	.word	0xe000ed04

08006390 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08e      	sub	sp, #56	; 0x38
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80063a0:	2301      	movs	r3, #1
 80063a2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10a      	bne.n	80063c0 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80063aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ae:	f383 8811 	msr	BASEPRI, r3
 80063b2:	f3bf 8f6f 	isb	sy
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063bc:	bf00      	nop
 80063be:	e7fe      	b.n	80063be <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063c0:	f000 fb32 	bl	8006a28 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80063c8:	f3ef 8211 	mrs	r2, BASEPRI
 80063cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d0:	f383 8811 	msr	BASEPRI, r3
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	623a      	str	r2, [r7, #32]
 80063de:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80063e0:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80063e2:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d003      	beq.n	80063f2 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80063ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80063f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80063f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80063fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	2b04      	cmp	r3, #4
 8006408:	d828      	bhi.n	800645c <xTaskGenericNotifyFromISR+0xcc>
 800640a:	a201      	add	r2, pc, #4	; (adr r2, 8006410 <xTaskGenericNotifyFromISR+0x80>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	0800647d 	.word	0x0800647d
 8006414:	08006425 	.word	0x08006425
 8006418:	08006433 	.word	0x08006433
 800641c:	0800643f 	.word	0x0800643f
 8006420:	08006447 	.word	0x08006447
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	431a      	orrs	r2, r3
 800642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8006430:	e027      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006436:	1c5a      	adds	r2, r3, #1
 8006438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800643c:	e021      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800643e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8006444:	e01d      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006446:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800644a:	2b02      	cmp	r3, #2
 800644c:	d003      	beq.n	8006456 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800644e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006454:	e015      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8006456:	2300      	movs	r3, #0
 8006458:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800645a:	e012      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800645c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006464:	d00c      	beq.n	8006480 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8006466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646a:	f383 8811 	msr	BASEPRI, r3
 800646e:	f3bf 8f6f 	isb	sy
 8006472:	f3bf 8f4f 	dsb	sy
 8006476:	61bb      	str	r3, [r7, #24]
}
 8006478:	bf00      	nop
 800647a:	e7fe      	b.n	800647a <xTaskGenericNotifyFromISR+0xea>
					break;
 800647c:	bf00      	nop
 800647e:	e000      	b.n	8006482 <xTaskGenericNotifyFromISR+0xf2>
					break;
 8006480:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006482:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006486:	2b01      	cmp	r3, #1
 8006488:	d145      	bne.n	8006516 <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800648a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800648c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00a      	beq.n	80064a8 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8006492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006496:	f383 8811 	msr	BASEPRI, r3
 800649a:	f3bf 8f6f 	isb	sy
 800649e:	f3bf 8f4f 	dsb	sy
 80064a2:	617b      	str	r3, [r7, #20]
}
 80064a4:	bf00      	nop
 80064a6:	e7fe      	b.n	80064a6 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064a8:	4b20      	ldr	r3, [pc, #128]	; (800652c <xTaskGenericNotifyFromISR+0x19c>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d11c      	bne.n	80064ea <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b2:	3304      	adds	r3, #4
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fd febb 	bl	8004230 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064be:	2201      	movs	r2, #1
 80064c0:	409a      	lsls	r2, r3
 80064c2:	4b1b      	ldr	r3, [pc, #108]	; (8006530 <xTaskGenericNotifyFromISR+0x1a0>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	4a19      	ldr	r2, [pc, #100]	; (8006530 <xTaskGenericNotifyFromISR+0x1a0>)
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d0:	4613      	mov	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4a16      	ldr	r2, [pc, #88]	; (8006534 <xTaskGenericNotifyFromISR+0x1a4>)
 80064da:	441a      	add	r2, r3
 80064dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064de:	3304      	adds	r3, #4
 80064e0:	4619      	mov	r1, r3
 80064e2:	4610      	mov	r0, r2
 80064e4:	f7fd fe47 	bl	8004176 <vListInsertEnd>
 80064e8:	e005      	b.n	80064f6 <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80064ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ec:	3318      	adds	r3, #24
 80064ee:	4619      	mov	r1, r3
 80064f0:	4811      	ldr	r0, [pc, #68]	; (8006538 <xTaskGenericNotifyFromISR+0x1a8>)
 80064f2:	f7fd fe40 	bl	8004176 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fa:	4b10      	ldr	r3, [pc, #64]	; (800653c <xTaskGenericNotifyFromISR+0x1ac>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006500:	429a      	cmp	r2, r3
 8006502:	d908      	bls.n	8006516 <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800650a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800650c:	2201      	movs	r2, #1
 800650e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006510:	4b0b      	ldr	r3, [pc, #44]	; (8006540 <xTaskGenericNotifyFromISR+0x1b0>)
 8006512:	2201      	movs	r2, #1
 8006514:	601a      	str	r2, [r3, #0]
 8006516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006518:	613b      	str	r3, [r7, #16]
	__asm volatile
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	f383 8811 	msr	BASEPRI, r3
}
 8006520:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8006524:	4618      	mov	r0, r3
 8006526:	3738      	adds	r7, #56	; 0x38
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	20000560 	.word	0x20000560
 8006530:	20000540 	.word	0x20000540
 8006534:	2000043c 	.word	0x2000043c
 8006538:	200004f8 	.word	0x200004f8
 800653c:	20000438 	.word	0x20000438
 8006540:	2000054c 	.word	0x2000054c

08006544 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800654e:	4b29      	ldr	r3, [pc, #164]	; (80065f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006554:	4b28      	ldr	r3, [pc, #160]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	3304      	adds	r3, #4
 800655a:	4618      	mov	r0, r3
 800655c:	f7fd fe68 	bl	8004230 <uxListRemove>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10b      	bne.n	800657e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006566:	4b24      	ldr	r3, [pc, #144]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656c:	2201      	movs	r2, #1
 800656e:	fa02 f303 	lsl.w	r3, r2, r3
 8006572:	43da      	mvns	r2, r3
 8006574:	4b21      	ldr	r3, [pc, #132]	; (80065fc <prvAddCurrentTaskToDelayedList+0xb8>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4013      	ands	r3, r2
 800657a:	4a20      	ldr	r2, [pc, #128]	; (80065fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800657c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006584:	d10a      	bne.n	800659c <prvAddCurrentTaskToDelayedList+0x58>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800658c:	4b1a      	ldr	r3, [pc, #104]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3304      	adds	r3, #4
 8006592:	4619      	mov	r1, r3
 8006594:	481a      	ldr	r0, [pc, #104]	; (8006600 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006596:	f7fd fdee 	bl	8004176 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800659a:	e026      	b.n	80065ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4413      	add	r3, r2
 80065a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065a4:	4b14      	ldr	r3, [pc, #80]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065ac:	68ba      	ldr	r2, [r7, #8]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d209      	bcs.n	80065c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b4:	4b13      	ldr	r3, [pc, #76]	; (8006604 <prvAddCurrentTaskToDelayedList+0xc0>)
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4b0f      	ldr	r3, [pc, #60]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3304      	adds	r3, #4
 80065be:	4619      	mov	r1, r3
 80065c0:	4610      	mov	r0, r2
 80065c2:	f7fd fdfc 	bl	80041be <vListInsert>
}
 80065c6:	e010      	b.n	80065ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065c8:	4b0f      	ldr	r3, [pc, #60]	; (8006608 <prvAddCurrentTaskToDelayedList+0xc4>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	4b0a      	ldr	r3, [pc, #40]	; (80065f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3304      	adds	r3, #4
 80065d2:	4619      	mov	r1, r3
 80065d4:	4610      	mov	r0, r2
 80065d6:	f7fd fdf2 	bl	80041be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065da:	4b0c      	ldr	r3, [pc, #48]	; (800660c <prvAddCurrentTaskToDelayedList+0xc8>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d202      	bcs.n	80065ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80065e4:	4a09      	ldr	r2, [pc, #36]	; (800660c <prvAddCurrentTaskToDelayedList+0xc8>)
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	6013      	str	r3, [r2, #0]
}
 80065ea:	bf00      	nop
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	2000053c 	.word	0x2000053c
 80065f8:	20000438 	.word	0x20000438
 80065fc:	20000540 	.word	0x20000540
 8006600:	20000524 	.word	0x20000524
 8006604:	200004f4 	.word	0x200004f4
 8006608:	200004f0 	.word	0x200004f0
 800660c:	20000558 	.word	0x20000558

08006610 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	60b9      	str	r1, [r7, #8]
 800661a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	3b04      	subs	r3, #4
 8006620:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006628:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3b04      	subs	r3, #4
 800662e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	f023 0201 	bic.w	r2, r3, #1
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	3b04      	subs	r3, #4
 800663e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006640:	4a0c      	ldr	r2, [pc, #48]	; (8006674 <pxPortInitialiseStack+0x64>)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	3b14      	subs	r3, #20
 800664a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	3b04      	subs	r3, #4
 8006656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f06f 0202 	mvn.w	r2, #2
 800665e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	3b20      	subs	r3, #32
 8006664:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006666:	68fb      	ldr	r3, [r7, #12]
}
 8006668:	4618      	mov	r0, r3
 800666a:	3714      	adds	r7, #20
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	08006679 	.word	0x08006679

08006678 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006678:	b480      	push	{r7}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800667e:	2300      	movs	r3, #0
 8006680:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006682:	4b12      	ldr	r3, [pc, #72]	; (80066cc <prvTaskExitError+0x54>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668a:	d00a      	beq.n	80066a2 <prvTaskExitError+0x2a>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	60fb      	str	r3, [r7, #12]
}
 800669e:	bf00      	nop
 80066a0:	e7fe      	b.n	80066a0 <prvTaskExitError+0x28>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	60bb      	str	r3, [r7, #8]
}
 80066b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80066b6:	bf00      	nop
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d0fc      	beq.n	80066b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	3714      	adds	r7, #20
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	2000000c 	.word	0x2000000c

080066d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066d0:	4b07      	ldr	r3, [pc, #28]	; (80066f0 <pxCurrentTCBConst2>)
 80066d2:	6819      	ldr	r1, [r3, #0]
 80066d4:	6808      	ldr	r0, [r1, #0]
 80066d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066da:	f380 8809 	msr	PSP, r0
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f04f 0000 	mov.w	r0, #0
 80066e6:	f380 8811 	msr	BASEPRI, r0
 80066ea:	4770      	bx	lr
 80066ec:	f3af 8000 	nop.w

080066f0 <pxCurrentTCBConst2>:
 80066f0:	20000438 	.word	0x20000438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop

080066f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066f8:	4808      	ldr	r0, [pc, #32]	; (800671c <prvPortStartFirstTask+0x24>)
 80066fa:	6800      	ldr	r0, [r0, #0]
 80066fc:	6800      	ldr	r0, [r0, #0]
 80066fe:	f380 8808 	msr	MSP, r0
 8006702:	f04f 0000 	mov.w	r0, #0
 8006706:	f380 8814 	msr	CONTROL, r0
 800670a:	b662      	cpsie	i
 800670c:	b661      	cpsie	f
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	df00      	svc	0
 8006718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800671a:	bf00      	nop
 800671c:	e000ed08 	.word	0xe000ed08

08006720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006726:	4b46      	ldr	r3, [pc, #280]	; (8006840 <xPortStartScheduler+0x120>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a46      	ldr	r2, [pc, #280]	; (8006844 <xPortStartScheduler+0x124>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d10a      	bne.n	8006746 <xPortStartScheduler+0x26>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	613b      	str	r3, [r7, #16]
}
 8006742:	bf00      	nop
 8006744:	e7fe      	b.n	8006744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006746:	4b3e      	ldr	r3, [pc, #248]	; (8006840 <xPortStartScheduler+0x120>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a3f      	ldr	r2, [pc, #252]	; (8006848 <xPortStartScheduler+0x128>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d10a      	bne.n	8006766 <xPortStartScheduler+0x46>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006754:	f383 8811 	msr	BASEPRI, r3
 8006758:	f3bf 8f6f 	isb	sy
 800675c:	f3bf 8f4f 	dsb	sy
 8006760:	60fb      	str	r3, [r7, #12]
}
 8006762:	bf00      	nop
 8006764:	e7fe      	b.n	8006764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006766:	4b39      	ldr	r3, [pc, #228]	; (800684c <xPortStartScheduler+0x12c>)
 8006768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	b2db      	uxtb	r3, r3
 8006770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	22ff      	movs	r2, #255	; 0xff
 8006776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006780:	78fb      	ldrb	r3, [r7, #3]
 8006782:	b2db      	uxtb	r3, r3
 8006784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006788:	b2da      	uxtb	r2, r3
 800678a:	4b31      	ldr	r3, [pc, #196]	; (8006850 <xPortStartScheduler+0x130>)
 800678c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800678e:	4b31      	ldr	r3, [pc, #196]	; (8006854 <xPortStartScheduler+0x134>)
 8006790:	2207      	movs	r2, #7
 8006792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006794:	e009      	b.n	80067aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006796:	4b2f      	ldr	r3, [pc, #188]	; (8006854 <xPortStartScheduler+0x134>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3b01      	subs	r3, #1
 800679c:	4a2d      	ldr	r2, [pc, #180]	; (8006854 <xPortStartScheduler+0x134>)
 800679e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067a0:	78fb      	ldrb	r3, [r7, #3]
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	005b      	lsls	r3, r3, #1
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067aa:	78fb      	ldrb	r3, [r7, #3]
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b2:	2b80      	cmp	r3, #128	; 0x80
 80067b4:	d0ef      	beq.n	8006796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067b6:	4b27      	ldr	r3, [pc, #156]	; (8006854 <xPortStartScheduler+0x134>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f1c3 0307 	rsb	r3, r3, #7
 80067be:	2b04      	cmp	r3, #4
 80067c0:	d00a      	beq.n	80067d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80067c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c6:	f383 8811 	msr	BASEPRI, r3
 80067ca:	f3bf 8f6f 	isb	sy
 80067ce:	f3bf 8f4f 	dsb	sy
 80067d2:	60bb      	str	r3, [r7, #8]
}
 80067d4:	bf00      	nop
 80067d6:	e7fe      	b.n	80067d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067d8:	4b1e      	ldr	r3, [pc, #120]	; (8006854 <xPortStartScheduler+0x134>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	021b      	lsls	r3, r3, #8
 80067de:	4a1d      	ldr	r2, [pc, #116]	; (8006854 <xPortStartScheduler+0x134>)
 80067e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067e2:	4b1c      	ldr	r3, [pc, #112]	; (8006854 <xPortStartScheduler+0x134>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067ea:	4a1a      	ldr	r2, [pc, #104]	; (8006854 <xPortStartScheduler+0x134>)
 80067ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067f6:	4b18      	ldr	r3, [pc, #96]	; (8006858 <xPortStartScheduler+0x138>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a17      	ldr	r2, [pc, #92]	; (8006858 <xPortStartScheduler+0x138>)
 80067fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006802:	4b15      	ldr	r3, [pc, #84]	; (8006858 <xPortStartScheduler+0x138>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a14      	ldr	r2, [pc, #80]	; (8006858 <xPortStartScheduler+0x138>)
 8006808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800680c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800680e:	f000 f8dd 	bl	80069cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006812:	4b12      	ldr	r3, [pc, #72]	; (800685c <xPortStartScheduler+0x13c>)
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006818:	f000 f8fc 	bl	8006a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800681c:	4b10      	ldr	r3, [pc, #64]	; (8006860 <xPortStartScheduler+0x140>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a0f      	ldr	r2, [pc, #60]	; (8006860 <xPortStartScheduler+0x140>)
 8006822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006828:	f7ff ff66 	bl	80066f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800682c:	f7ff f8a8 	bl	8005980 <vTaskSwitchContext>
	prvTaskExitError();
 8006830:	f7ff ff22 	bl	8006678 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3718      	adds	r7, #24
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	e000ed00 	.word	0xe000ed00
 8006844:	410fc271 	.word	0x410fc271
 8006848:	410fc270 	.word	0x410fc270
 800684c:	e000e400 	.word	0xe000e400
 8006850:	20000564 	.word	0x20000564
 8006854:	20000568 	.word	0x20000568
 8006858:	e000ed20 	.word	0xe000ed20
 800685c:	2000000c 	.word	0x2000000c
 8006860:	e000ef34 	.word	0xe000ef34

08006864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	607b      	str	r3, [r7, #4]
}
 800687c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800687e:	4b0f      	ldr	r3, [pc, #60]	; (80068bc <vPortEnterCritical+0x58>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3301      	adds	r3, #1
 8006884:	4a0d      	ldr	r2, [pc, #52]	; (80068bc <vPortEnterCritical+0x58>)
 8006886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006888:	4b0c      	ldr	r3, [pc, #48]	; (80068bc <vPortEnterCritical+0x58>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d10f      	bne.n	80068b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006890:	4b0b      	ldr	r3, [pc, #44]	; (80068c0 <vPortEnterCritical+0x5c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00a      	beq.n	80068b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800689a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689e:	f383 8811 	msr	BASEPRI, r3
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	603b      	str	r3, [r7, #0]
}
 80068ac:	bf00      	nop
 80068ae:	e7fe      	b.n	80068ae <vPortEnterCritical+0x4a>
	}
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	2000000c 	.word	0x2000000c
 80068c0:	e000ed04 	.word	0xe000ed04

080068c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80068ca:	4b12      	ldr	r3, [pc, #72]	; (8006914 <vPortExitCritical+0x50>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10a      	bne.n	80068e8 <vPortExitCritical+0x24>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	607b      	str	r3, [r7, #4]
}
 80068e4:	bf00      	nop
 80068e6:	e7fe      	b.n	80068e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068e8:	4b0a      	ldr	r3, [pc, #40]	; (8006914 <vPortExitCritical+0x50>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	4a09      	ldr	r2, [pc, #36]	; (8006914 <vPortExitCritical+0x50>)
 80068f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068f2:	4b08      	ldr	r3, [pc, #32]	; (8006914 <vPortExitCritical+0x50>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d105      	bne.n	8006906 <vPortExitCritical+0x42>
 80068fa:	2300      	movs	r3, #0
 80068fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	f383 8811 	msr	BASEPRI, r3
}
 8006904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006906:	bf00      	nop
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	2000000c 	.word	0x2000000c
	...

08006920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006920:	f3ef 8009 	mrs	r0, PSP
 8006924:	f3bf 8f6f 	isb	sy
 8006928:	4b15      	ldr	r3, [pc, #84]	; (8006980 <pxCurrentTCBConst>)
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	f01e 0f10 	tst.w	lr, #16
 8006930:	bf08      	it	eq
 8006932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693a:	6010      	str	r0, [r2, #0]
 800693c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006944:	f380 8811 	msr	BASEPRI, r0
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f7ff f816 	bl	8005980 <vTaskSwitchContext>
 8006954:	f04f 0000 	mov.w	r0, #0
 8006958:	f380 8811 	msr	BASEPRI, r0
 800695c:	bc09      	pop	{r0, r3}
 800695e:	6819      	ldr	r1, [r3, #0]
 8006960:	6808      	ldr	r0, [r1, #0]
 8006962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006966:	f01e 0f10 	tst.w	lr, #16
 800696a:	bf08      	it	eq
 800696c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006970:	f380 8809 	msr	PSP, r0
 8006974:	f3bf 8f6f 	isb	sy
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	f3af 8000 	nop.w

08006980 <pxCurrentTCBConst>:
 8006980:	20000438 	.word	0x20000438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop

08006988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	607b      	str	r3, [r7, #4]
}
 80069a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80069a2:	f7fe ff35 	bl	8005810 <xTaskIncrementTick>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80069ac:	4b06      	ldr	r3, [pc, #24]	; (80069c8 <SysTick_Handler+0x40>)
 80069ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	2300      	movs	r3, #0
 80069b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	f383 8811 	msr	BASEPRI, r3
}
 80069be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80069c0:	bf00      	nop
 80069c2:	3708      	adds	r7, #8
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80069cc:	b480      	push	{r7}
 80069ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069d0:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <vPortSetupTimerInterrupt+0x34>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069d6:	4b0b      	ldr	r3, [pc, #44]	; (8006a04 <vPortSetupTimerInterrupt+0x38>)
 80069d8:	2200      	movs	r2, #0
 80069da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069dc:	4b0a      	ldr	r3, [pc, #40]	; (8006a08 <vPortSetupTimerInterrupt+0x3c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a0a      	ldr	r2, [pc, #40]	; (8006a0c <vPortSetupTimerInterrupt+0x40>)
 80069e2:	fba2 2303 	umull	r2, r3, r2, r3
 80069e6:	099b      	lsrs	r3, r3, #6
 80069e8:	4a09      	ldr	r2, [pc, #36]	; (8006a10 <vPortSetupTimerInterrupt+0x44>)
 80069ea:	3b01      	subs	r3, #1
 80069ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069ee:	4b04      	ldr	r3, [pc, #16]	; (8006a00 <vPortSetupTimerInterrupt+0x34>)
 80069f0:	2207      	movs	r2, #7
 80069f2:	601a      	str	r2, [r3, #0]
}
 80069f4:	bf00      	nop
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	e000e010 	.word	0xe000e010
 8006a04:	e000e018 	.word	0xe000e018
 8006a08:	20000000 	.word	0x20000000
 8006a0c:	10624dd3 	.word	0x10624dd3
 8006a10:	e000e014 	.word	0xe000e014

08006a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006a24 <vPortEnableVFP+0x10>
 8006a18:	6801      	ldr	r1, [r0, #0]
 8006a1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006a1e:	6001      	str	r1, [r0, #0]
 8006a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a22:	bf00      	nop
 8006a24:	e000ed88 	.word	0xe000ed88

08006a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a2e:	f3ef 8305 	mrs	r3, IPSR
 8006a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2b0f      	cmp	r3, #15
 8006a38:	d914      	bls.n	8006a64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a3a:	4a17      	ldr	r2, [pc, #92]	; (8006a98 <vPortValidateInterruptPriority+0x70>)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	4413      	add	r3, r2
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a44:	4b15      	ldr	r3, [pc, #84]	; (8006a9c <vPortValidateInterruptPriority+0x74>)
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	7afa      	ldrb	r2, [r7, #11]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d20a      	bcs.n	8006a64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	607b      	str	r3, [r7, #4]
}
 8006a60:	bf00      	nop
 8006a62:	e7fe      	b.n	8006a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a64:	4b0e      	ldr	r3, [pc, #56]	; (8006aa0 <vPortValidateInterruptPriority+0x78>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a6c:	4b0d      	ldr	r3, [pc, #52]	; (8006aa4 <vPortValidateInterruptPriority+0x7c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d90a      	bls.n	8006a8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a78:	f383 8811 	msr	BASEPRI, r3
 8006a7c:	f3bf 8f6f 	isb	sy
 8006a80:	f3bf 8f4f 	dsb	sy
 8006a84:	603b      	str	r3, [r7, #0]
}
 8006a86:	bf00      	nop
 8006a88:	e7fe      	b.n	8006a88 <vPortValidateInterruptPriority+0x60>
	}
 8006a8a:	bf00      	nop
 8006a8c:	3714      	adds	r7, #20
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	e000e3f0 	.word	0xe000e3f0
 8006a9c:	20000564 	.word	0x20000564
 8006aa0:	e000ed0c 	.word	0xe000ed0c
 8006aa4:	20000568 	.word	0x20000568

08006aa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b08a      	sub	sp, #40	; 0x28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ab4:	f7fe fde0 	bl	8005678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ab8:	4b5b      	ldr	r3, [pc, #364]	; (8006c28 <pvPortMalloc+0x180>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ac0:	f000 f920 	bl	8006d04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ac4:	4b59      	ldr	r3, [pc, #356]	; (8006c2c <pvPortMalloc+0x184>)
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4013      	ands	r3, r2
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f040 8093 	bne.w	8006bf8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d01d      	beq.n	8006b14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006ad8:	2208      	movs	r2, #8
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4413      	add	r3, r2
 8006ade:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d014      	beq.n	8006b14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f023 0307 	bic.w	r3, r3, #7
 8006af0:	3308      	adds	r3, #8
 8006af2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f003 0307 	and.w	r3, r3, #7
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <pvPortMalloc+0x6c>
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	617b      	str	r3, [r7, #20]
}
 8006b10:	bf00      	nop
 8006b12:	e7fe      	b.n	8006b12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d06e      	beq.n	8006bf8 <pvPortMalloc+0x150>
 8006b1a:	4b45      	ldr	r3, [pc, #276]	; (8006c30 <pvPortMalloc+0x188>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d869      	bhi.n	8006bf8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b24:	4b43      	ldr	r3, [pc, #268]	; (8006c34 <pvPortMalloc+0x18c>)
 8006b26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b28:	4b42      	ldr	r3, [pc, #264]	; (8006c34 <pvPortMalloc+0x18c>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b2e:	e004      	b.n	8006b3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d903      	bls.n	8006b4c <pvPortMalloc+0xa4>
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1f1      	bne.n	8006b30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b4c:	4b36      	ldr	r3, [pc, #216]	; (8006c28 <pvPortMalloc+0x180>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d050      	beq.n	8006bf8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b56:	6a3b      	ldr	r3, [r7, #32]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2208      	movs	r2, #8
 8006b5c:	4413      	add	r3, r2
 8006b5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	6a3b      	ldr	r3, [r7, #32]
 8006b66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	1ad2      	subs	r2, r2, r3
 8006b70:	2308      	movs	r3, #8
 8006b72:	005b      	lsls	r3, r3, #1
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d91f      	bls.n	8006bb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00a      	beq.n	8006ba0 <pvPortMalloc+0xf8>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	613b      	str	r3, [r7, #16]
}
 8006b9c:	bf00      	nop
 8006b9e:	e7fe      	b.n	8006b9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	1ad2      	subs	r2, r2, r3
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006bb2:	69b8      	ldr	r0, [r7, #24]
 8006bb4:	f000 f908 	bl	8006dc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006bb8:	4b1d      	ldr	r3, [pc, #116]	; (8006c30 <pvPortMalloc+0x188>)
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	4a1b      	ldr	r2, [pc, #108]	; (8006c30 <pvPortMalloc+0x188>)
 8006bc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006bc6:	4b1a      	ldr	r3, [pc, #104]	; (8006c30 <pvPortMalloc+0x188>)
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	4b1b      	ldr	r3, [pc, #108]	; (8006c38 <pvPortMalloc+0x190>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d203      	bcs.n	8006bda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006bd2:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <pvPortMalloc+0x188>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a18      	ldr	r2, [pc, #96]	; (8006c38 <pvPortMalloc+0x190>)
 8006bd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	685a      	ldr	r2, [r3, #4]
 8006bde:	4b13      	ldr	r3, [pc, #76]	; (8006c2c <pvPortMalloc+0x184>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	431a      	orrs	r2, r3
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bee:	4b13      	ldr	r3, [pc, #76]	; (8006c3c <pvPortMalloc+0x194>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	4a11      	ldr	r2, [pc, #68]	; (8006c3c <pvPortMalloc+0x194>)
 8006bf6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bf8:	f7fe fd4c 	bl	8005694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	f003 0307 	and.w	r3, r3, #7
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <pvPortMalloc+0x174>
	__asm volatile
 8006c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0a:	f383 8811 	msr	BASEPRI, r3
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f3bf 8f4f 	dsb	sy
 8006c16:	60fb      	str	r3, [r7, #12]
}
 8006c18:	bf00      	nop
 8006c1a:	e7fe      	b.n	8006c1a <pvPortMalloc+0x172>
	return pvReturn;
 8006c1c:	69fb      	ldr	r3, [r7, #28]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3728      	adds	r7, #40	; 0x28
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	20004174 	.word	0x20004174
 8006c2c:	20004188 	.word	0x20004188
 8006c30:	20004178 	.word	0x20004178
 8006c34:	2000416c 	.word	0x2000416c
 8006c38:	2000417c 	.word	0x2000417c
 8006c3c:	20004180 	.word	0x20004180

08006c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d04d      	beq.n	8006cee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c52:	2308      	movs	r3, #8
 8006c54:	425b      	negs	r3, r3
 8006c56:	697a      	ldr	r2, [r7, #20]
 8006c58:	4413      	add	r3, r2
 8006c5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	4b24      	ldr	r3, [pc, #144]	; (8006cf8 <vPortFree+0xb8>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10a      	bne.n	8006c84 <vPortFree+0x44>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	60fb      	str	r3, [r7, #12]
}
 8006c80:	bf00      	nop
 8006c82:	e7fe      	b.n	8006c82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00a      	beq.n	8006ca2 <vPortFree+0x62>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	60bb      	str	r3, [r7, #8]
}
 8006c9e:	bf00      	nop
 8006ca0:	e7fe      	b.n	8006ca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	4b14      	ldr	r3, [pc, #80]	; (8006cf8 <vPortFree+0xb8>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4013      	ands	r3, r2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d01e      	beq.n	8006cee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d11a      	bne.n	8006cee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	4b0e      	ldr	r3, [pc, #56]	; (8006cf8 <vPortFree+0xb8>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	43db      	mvns	r3, r3
 8006cc2:	401a      	ands	r2, r3
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006cc8:	f7fe fcd6 	bl	8005678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	; (8006cfc <vPortFree+0xbc>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	4a09      	ldr	r2, [pc, #36]	; (8006cfc <vPortFree+0xbc>)
 8006cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cda:	6938      	ldr	r0, [r7, #16]
 8006cdc:	f000 f874 	bl	8006dc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ce0:	4b07      	ldr	r3, [pc, #28]	; (8006d00 <vPortFree+0xc0>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	4a06      	ldr	r2, [pc, #24]	; (8006d00 <vPortFree+0xc0>)
 8006ce8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cea:	f7fe fcd3 	bl	8005694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cee:	bf00      	nop
 8006cf0:	3718      	adds	r7, #24
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20004188 	.word	0x20004188
 8006cfc:	20004178 	.word	0x20004178
 8006d00:	20004184 	.word	0x20004184

08006d04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d10:	4b27      	ldr	r3, [pc, #156]	; (8006db0 <prvHeapInit+0xac>)
 8006d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00c      	beq.n	8006d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	3307      	adds	r3, #7
 8006d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0307 	bic.w	r3, r3, #7
 8006d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	4a1f      	ldr	r2, [pc, #124]	; (8006db0 <prvHeapInit+0xac>)
 8006d34:	4413      	add	r3, r2
 8006d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d3c:	4a1d      	ldr	r2, [pc, #116]	; (8006db4 <prvHeapInit+0xb0>)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d42:	4b1c      	ldr	r3, [pc, #112]	; (8006db4 <prvHeapInit+0xb0>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	68ba      	ldr	r2, [r7, #8]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d50:	2208      	movs	r2, #8
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	1a9b      	subs	r3, r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f023 0307 	bic.w	r3, r3, #7
 8006d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4a15      	ldr	r2, [pc, #84]	; (8006db8 <prvHeapInit+0xb4>)
 8006d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d66:	4b14      	ldr	r3, [pc, #80]	; (8006db8 <prvHeapInit+0xb4>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d6e:	4b12      	ldr	r3, [pc, #72]	; (8006db8 <prvHeapInit+0xb4>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2200      	movs	r2, #0
 8006d74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	1ad2      	subs	r2, r2, r3
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d84:	4b0c      	ldr	r3, [pc, #48]	; (8006db8 <prvHeapInit+0xb4>)
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	4a0a      	ldr	r2, [pc, #40]	; (8006dbc <prvHeapInit+0xb8>)
 8006d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	4a09      	ldr	r2, [pc, #36]	; (8006dc0 <prvHeapInit+0xbc>)
 8006d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d9c:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <prvHeapInit+0xc0>)
 8006d9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006da2:	601a      	str	r2, [r3, #0]
}
 8006da4:	bf00      	nop
 8006da6:	3714      	adds	r7, #20
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr
 8006db0:	2000056c 	.word	0x2000056c
 8006db4:	2000416c 	.word	0x2000416c
 8006db8:	20004174 	.word	0x20004174
 8006dbc:	2000417c 	.word	0x2000417c
 8006dc0:	20004178 	.word	0x20004178
 8006dc4:	20004188 	.word	0x20004188

08006dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006dd0:	4b28      	ldr	r3, [pc, #160]	; (8006e74 <prvInsertBlockIntoFreeList+0xac>)
 8006dd2:	60fb      	str	r3, [r7, #12]
 8006dd4:	e002      	b.n	8006ddc <prvInsertBlockIntoFreeList+0x14>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d8f7      	bhi.n	8006dd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	4413      	add	r3, r2
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d108      	bne.n	8006e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	441a      	add	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	441a      	add	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d118      	bne.n	8006e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <prvInsertBlockIntoFreeList+0xb0>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d00d      	beq.n	8006e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	441a      	add	r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	e008      	b.n	8006e58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e46:	4b0c      	ldr	r3, [pc, #48]	; (8006e78 <prvInsertBlockIntoFreeList+0xb0>)
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	e003      	b.n	8006e58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d002      	beq.n	8006e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e66:	bf00      	nop
 8006e68:	3714      	adds	r7, #20
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	2000416c 	.word	0x2000416c
 8006e78:	20004174 	.word	0x20004174

08006e7c <__errno>:
 8006e7c:	4b01      	ldr	r3, [pc, #4]	; (8006e84 <__errno+0x8>)
 8006e7e:	6818      	ldr	r0, [r3, #0]
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	20000010 	.word	0x20000010

08006e88 <__libc_init_array>:
 8006e88:	b570      	push	{r4, r5, r6, lr}
 8006e8a:	4d0d      	ldr	r5, [pc, #52]	; (8006ec0 <__libc_init_array+0x38>)
 8006e8c:	4c0d      	ldr	r4, [pc, #52]	; (8006ec4 <__libc_init_array+0x3c>)
 8006e8e:	1b64      	subs	r4, r4, r5
 8006e90:	10a4      	asrs	r4, r4, #2
 8006e92:	2600      	movs	r6, #0
 8006e94:	42a6      	cmp	r6, r4
 8006e96:	d109      	bne.n	8006eac <__libc_init_array+0x24>
 8006e98:	4d0b      	ldr	r5, [pc, #44]	; (8006ec8 <__libc_init_array+0x40>)
 8006e9a:	4c0c      	ldr	r4, [pc, #48]	; (8006ecc <__libc_init_array+0x44>)
 8006e9c:	f000 fc8e 	bl	80077bc <_init>
 8006ea0:	1b64      	subs	r4, r4, r5
 8006ea2:	10a4      	asrs	r4, r4, #2
 8006ea4:	2600      	movs	r6, #0
 8006ea6:	42a6      	cmp	r6, r4
 8006ea8:	d105      	bne.n	8006eb6 <__libc_init_array+0x2e>
 8006eaa:	bd70      	pop	{r4, r5, r6, pc}
 8006eac:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eb0:	4798      	blx	r3
 8006eb2:	3601      	adds	r6, #1
 8006eb4:	e7ee      	b.n	8006e94 <__libc_init_array+0xc>
 8006eb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eba:	4798      	blx	r3
 8006ebc:	3601      	adds	r6, #1
 8006ebe:	e7f2      	b.n	8006ea6 <__libc_init_array+0x1e>
 8006ec0:	08007b18 	.word	0x08007b18
 8006ec4:	08007b18 	.word	0x08007b18
 8006ec8:	08007b18 	.word	0x08007b18
 8006ecc:	08007b1c 	.word	0x08007b1c

08006ed0 <memcpy>:
 8006ed0:	440a      	add	r2, r1
 8006ed2:	4291      	cmp	r1, r2
 8006ed4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ed8:	d100      	bne.n	8006edc <memcpy+0xc>
 8006eda:	4770      	bx	lr
 8006edc:	b510      	push	{r4, lr}
 8006ede:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ee2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ee6:	4291      	cmp	r1, r2
 8006ee8:	d1f9      	bne.n	8006ede <memcpy+0xe>
 8006eea:	bd10      	pop	{r4, pc}

08006eec <memset>:
 8006eec:	4402      	add	r2, r0
 8006eee:	4603      	mov	r3, r0
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d100      	bne.n	8006ef6 <memset+0xa>
 8006ef4:	4770      	bx	lr
 8006ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8006efa:	e7f9      	b.n	8006ef0 <memset+0x4>

08006efc <siprintf>:
 8006efc:	b40e      	push	{r1, r2, r3}
 8006efe:	b500      	push	{lr}
 8006f00:	b09c      	sub	sp, #112	; 0x70
 8006f02:	ab1d      	add	r3, sp, #116	; 0x74
 8006f04:	9002      	str	r0, [sp, #8]
 8006f06:	9006      	str	r0, [sp, #24]
 8006f08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f0c:	4809      	ldr	r0, [pc, #36]	; (8006f34 <siprintf+0x38>)
 8006f0e:	9107      	str	r1, [sp, #28]
 8006f10:	9104      	str	r1, [sp, #16]
 8006f12:	4909      	ldr	r1, [pc, #36]	; (8006f38 <siprintf+0x3c>)
 8006f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f18:	9105      	str	r1, [sp, #20]
 8006f1a:	6800      	ldr	r0, [r0, #0]
 8006f1c:	9301      	str	r3, [sp, #4]
 8006f1e:	a902      	add	r1, sp, #8
 8006f20:	f000 f868 	bl	8006ff4 <_svfiprintf_r>
 8006f24:	9b02      	ldr	r3, [sp, #8]
 8006f26:	2200      	movs	r2, #0
 8006f28:	701a      	strb	r2, [r3, #0]
 8006f2a:	b01c      	add	sp, #112	; 0x70
 8006f2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f30:	b003      	add	sp, #12
 8006f32:	4770      	bx	lr
 8006f34:	20000010 	.word	0x20000010
 8006f38:	ffff0208 	.word	0xffff0208

08006f3c <__ssputs_r>:
 8006f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f40:	688e      	ldr	r6, [r1, #8]
 8006f42:	429e      	cmp	r6, r3
 8006f44:	4682      	mov	sl, r0
 8006f46:	460c      	mov	r4, r1
 8006f48:	4690      	mov	r8, r2
 8006f4a:	461f      	mov	r7, r3
 8006f4c:	d838      	bhi.n	8006fc0 <__ssputs_r+0x84>
 8006f4e:	898a      	ldrh	r2, [r1, #12]
 8006f50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f54:	d032      	beq.n	8006fbc <__ssputs_r+0x80>
 8006f56:	6825      	ldr	r5, [r4, #0]
 8006f58:	6909      	ldr	r1, [r1, #16]
 8006f5a:	eba5 0901 	sub.w	r9, r5, r1
 8006f5e:	6965      	ldr	r5, [r4, #20]
 8006f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f68:	3301      	adds	r3, #1
 8006f6a:	444b      	add	r3, r9
 8006f6c:	106d      	asrs	r5, r5, #1
 8006f6e:	429d      	cmp	r5, r3
 8006f70:	bf38      	it	cc
 8006f72:	461d      	movcc	r5, r3
 8006f74:	0553      	lsls	r3, r2, #21
 8006f76:	d531      	bpl.n	8006fdc <__ssputs_r+0xa0>
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f000 fb55 	bl	8007628 <_malloc_r>
 8006f7e:	4606      	mov	r6, r0
 8006f80:	b950      	cbnz	r0, 8006f98 <__ssputs_r+0x5c>
 8006f82:	230c      	movs	r3, #12
 8006f84:	f8ca 3000 	str.w	r3, [sl]
 8006f88:	89a3      	ldrh	r3, [r4, #12]
 8006f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f8e:	81a3      	strh	r3, [r4, #12]
 8006f90:	f04f 30ff 	mov.w	r0, #4294967295
 8006f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f98:	6921      	ldr	r1, [r4, #16]
 8006f9a:	464a      	mov	r2, r9
 8006f9c:	f7ff ff98 	bl	8006ed0 <memcpy>
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006faa:	81a3      	strh	r3, [r4, #12]
 8006fac:	6126      	str	r6, [r4, #16]
 8006fae:	6165      	str	r5, [r4, #20]
 8006fb0:	444e      	add	r6, r9
 8006fb2:	eba5 0509 	sub.w	r5, r5, r9
 8006fb6:	6026      	str	r6, [r4, #0]
 8006fb8:	60a5      	str	r5, [r4, #8]
 8006fba:	463e      	mov	r6, r7
 8006fbc:	42be      	cmp	r6, r7
 8006fbe:	d900      	bls.n	8006fc2 <__ssputs_r+0x86>
 8006fc0:	463e      	mov	r6, r7
 8006fc2:	6820      	ldr	r0, [r4, #0]
 8006fc4:	4632      	mov	r2, r6
 8006fc6:	4641      	mov	r1, r8
 8006fc8:	f000 faa8 	bl	800751c <memmove>
 8006fcc:	68a3      	ldr	r3, [r4, #8]
 8006fce:	1b9b      	subs	r3, r3, r6
 8006fd0:	60a3      	str	r3, [r4, #8]
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	4433      	add	r3, r6
 8006fd6:	6023      	str	r3, [r4, #0]
 8006fd8:	2000      	movs	r0, #0
 8006fda:	e7db      	b.n	8006f94 <__ssputs_r+0x58>
 8006fdc:	462a      	mov	r2, r5
 8006fde:	f000 fb97 	bl	8007710 <_realloc_r>
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d1e1      	bne.n	8006fac <__ssputs_r+0x70>
 8006fe8:	6921      	ldr	r1, [r4, #16]
 8006fea:	4650      	mov	r0, sl
 8006fec:	f000 fab0 	bl	8007550 <_free_r>
 8006ff0:	e7c7      	b.n	8006f82 <__ssputs_r+0x46>
	...

08006ff4 <_svfiprintf_r>:
 8006ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff8:	4698      	mov	r8, r3
 8006ffa:	898b      	ldrh	r3, [r1, #12]
 8006ffc:	061b      	lsls	r3, r3, #24
 8006ffe:	b09d      	sub	sp, #116	; 0x74
 8007000:	4607      	mov	r7, r0
 8007002:	460d      	mov	r5, r1
 8007004:	4614      	mov	r4, r2
 8007006:	d50e      	bpl.n	8007026 <_svfiprintf_r+0x32>
 8007008:	690b      	ldr	r3, [r1, #16]
 800700a:	b963      	cbnz	r3, 8007026 <_svfiprintf_r+0x32>
 800700c:	2140      	movs	r1, #64	; 0x40
 800700e:	f000 fb0b 	bl	8007628 <_malloc_r>
 8007012:	6028      	str	r0, [r5, #0]
 8007014:	6128      	str	r0, [r5, #16]
 8007016:	b920      	cbnz	r0, 8007022 <_svfiprintf_r+0x2e>
 8007018:	230c      	movs	r3, #12
 800701a:	603b      	str	r3, [r7, #0]
 800701c:	f04f 30ff 	mov.w	r0, #4294967295
 8007020:	e0d1      	b.n	80071c6 <_svfiprintf_r+0x1d2>
 8007022:	2340      	movs	r3, #64	; 0x40
 8007024:	616b      	str	r3, [r5, #20]
 8007026:	2300      	movs	r3, #0
 8007028:	9309      	str	r3, [sp, #36]	; 0x24
 800702a:	2320      	movs	r3, #32
 800702c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007030:	f8cd 800c 	str.w	r8, [sp, #12]
 8007034:	2330      	movs	r3, #48	; 0x30
 8007036:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80071e0 <_svfiprintf_r+0x1ec>
 800703a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800703e:	f04f 0901 	mov.w	r9, #1
 8007042:	4623      	mov	r3, r4
 8007044:	469a      	mov	sl, r3
 8007046:	f813 2b01 	ldrb.w	r2, [r3], #1
 800704a:	b10a      	cbz	r2, 8007050 <_svfiprintf_r+0x5c>
 800704c:	2a25      	cmp	r2, #37	; 0x25
 800704e:	d1f9      	bne.n	8007044 <_svfiprintf_r+0x50>
 8007050:	ebba 0b04 	subs.w	fp, sl, r4
 8007054:	d00b      	beq.n	800706e <_svfiprintf_r+0x7a>
 8007056:	465b      	mov	r3, fp
 8007058:	4622      	mov	r2, r4
 800705a:	4629      	mov	r1, r5
 800705c:	4638      	mov	r0, r7
 800705e:	f7ff ff6d 	bl	8006f3c <__ssputs_r>
 8007062:	3001      	adds	r0, #1
 8007064:	f000 80aa 	beq.w	80071bc <_svfiprintf_r+0x1c8>
 8007068:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800706a:	445a      	add	r2, fp
 800706c:	9209      	str	r2, [sp, #36]	; 0x24
 800706e:	f89a 3000 	ldrb.w	r3, [sl]
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 80a2 	beq.w	80071bc <_svfiprintf_r+0x1c8>
 8007078:	2300      	movs	r3, #0
 800707a:	f04f 32ff 	mov.w	r2, #4294967295
 800707e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007082:	f10a 0a01 	add.w	sl, sl, #1
 8007086:	9304      	str	r3, [sp, #16]
 8007088:	9307      	str	r3, [sp, #28]
 800708a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800708e:	931a      	str	r3, [sp, #104]	; 0x68
 8007090:	4654      	mov	r4, sl
 8007092:	2205      	movs	r2, #5
 8007094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007098:	4851      	ldr	r0, [pc, #324]	; (80071e0 <_svfiprintf_r+0x1ec>)
 800709a:	f7f9 f8b9 	bl	8000210 <memchr>
 800709e:	9a04      	ldr	r2, [sp, #16]
 80070a0:	b9d8      	cbnz	r0, 80070da <_svfiprintf_r+0xe6>
 80070a2:	06d0      	lsls	r0, r2, #27
 80070a4:	bf44      	itt	mi
 80070a6:	2320      	movmi	r3, #32
 80070a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070ac:	0711      	lsls	r1, r2, #28
 80070ae:	bf44      	itt	mi
 80070b0:	232b      	movmi	r3, #43	; 0x2b
 80070b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070b6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ba:	2b2a      	cmp	r3, #42	; 0x2a
 80070bc:	d015      	beq.n	80070ea <_svfiprintf_r+0xf6>
 80070be:	9a07      	ldr	r2, [sp, #28]
 80070c0:	4654      	mov	r4, sl
 80070c2:	2000      	movs	r0, #0
 80070c4:	f04f 0c0a 	mov.w	ip, #10
 80070c8:	4621      	mov	r1, r4
 80070ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070ce:	3b30      	subs	r3, #48	; 0x30
 80070d0:	2b09      	cmp	r3, #9
 80070d2:	d94e      	bls.n	8007172 <_svfiprintf_r+0x17e>
 80070d4:	b1b0      	cbz	r0, 8007104 <_svfiprintf_r+0x110>
 80070d6:	9207      	str	r2, [sp, #28]
 80070d8:	e014      	b.n	8007104 <_svfiprintf_r+0x110>
 80070da:	eba0 0308 	sub.w	r3, r0, r8
 80070de:	fa09 f303 	lsl.w	r3, r9, r3
 80070e2:	4313      	orrs	r3, r2
 80070e4:	9304      	str	r3, [sp, #16]
 80070e6:	46a2      	mov	sl, r4
 80070e8:	e7d2      	b.n	8007090 <_svfiprintf_r+0x9c>
 80070ea:	9b03      	ldr	r3, [sp, #12]
 80070ec:	1d19      	adds	r1, r3, #4
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	9103      	str	r1, [sp, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	bfbb      	ittet	lt
 80070f6:	425b      	neglt	r3, r3
 80070f8:	f042 0202 	orrlt.w	r2, r2, #2
 80070fc:	9307      	strge	r3, [sp, #28]
 80070fe:	9307      	strlt	r3, [sp, #28]
 8007100:	bfb8      	it	lt
 8007102:	9204      	strlt	r2, [sp, #16]
 8007104:	7823      	ldrb	r3, [r4, #0]
 8007106:	2b2e      	cmp	r3, #46	; 0x2e
 8007108:	d10c      	bne.n	8007124 <_svfiprintf_r+0x130>
 800710a:	7863      	ldrb	r3, [r4, #1]
 800710c:	2b2a      	cmp	r3, #42	; 0x2a
 800710e:	d135      	bne.n	800717c <_svfiprintf_r+0x188>
 8007110:	9b03      	ldr	r3, [sp, #12]
 8007112:	1d1a      	adds	r2, r3, #4
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	9203      	str	r2, [sp, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	bfb8      	it	lt
 800711c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007120:	3402      	adds	r4, #2
 8007122:	9305      	str	r3, [sp, #20]
 8007124:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80071f0 <_svfiprintf_r+0x1fc>
 8007128:	7821      	ldrb	r1, [r4, #0]
 800712a:	2203      	movs	r2, #3
 800712c:	4650      	mov	r0, sl
 800712e:	f7f9 f86f 	bl	8000210 <memchr>
 8007132:	b140      	cbz	r0, 8007146 <_svfiprintf_r+0x152>
 8007134:	2340      	movs	r3, #64	; 0x40
 8007136:	eba0 000a 	sub.w	r0, r0, sl
 800713a:	fa03 f000 	lsl.w	r0, r3, r0
 800713e:	9b04      	ldr	r3, [sp, #16]
 8007140:	4303      	orrs	r3, r0
 8007142:	3401      	adds	r4, #1
 8007144:	9304      	str	r3, [sp, #16]
 8007146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800714a:	4826      	ldr	r0, [pc, #152]	; (80071e4 <_svfiprintf_r+0x1f0>)
 800714c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007150:	2206      	movs	r2, #6
 8007152:	f7f9 f85d 	bl	8000210 <memchr>
 8007156:	2800      	cmp	r0, #0
 8007158:	d038      	beq.n	80071cc <_svfiprintf_r+0x1d8>
 800715a:	4b23      	ldr	r3, [pc, #140]	; (80071e8 <_svfiprintf_r+0x1f4>)
 800715c:	bb1b      	cbnz	r3, 80071a6 <_svfiprintf_r+0x1b2>
 800715e:	9b03      	ldr	r3, [sp, #12]
 8007160:	3307      	adds	r3, #7
 8007162:	f023 0307 	bic.w	r3, r3, #7
 8007166:	3308      	adds	r3, #8
 8007168:	9303      	str	r3, [sp, #12]
 800716a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800716c:	4433      	add	r3, r6
 800716e:	9309      	str	r3, [sp, #36]	; 0x24
 8007170:	e767      	b.n	8007042 <_svfiprintf_r+0x4e>
 8007172:	fb0c 3202 	mla	r2, ip, r2, r3
 8007176:	460c      	mov	r4, r1
 8007178:	2001      	movs	r0, #1
 800717a:	e7a5      	b.n	80070c8 <_svfiprintf_r+0xd4>
 800717c:	2300      	movs	r3, #0
 800717e:	3401      	adds	r4, #1
 8007180:	9305      	str	r3, [sp, #20]
 8007182:	4619      	mov	r1, r3
 8007184:	f04f 0c0a 	mov.w	ip, #10
 8007188:	4620      	mov	r0, r4
 800718a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800718e:	3a30      	subs	r2, #48	; 0x30
 8007190:	2a09      	cmp	r2, #9
 8007192:	d903      	bls.n	800719c <_svfiprintf_r+0x1a8>
 8007194:	2b00      	cmp	r3, #0
 8007196:	d0c5      	beq.n	8007124 <_svfiprintf_r+0x130>
 8007198:	9105      	str	r1, [sp, #20]
 800719a:	e7c3      	b.n	8007124 <_svfiprintf_r+0x130>
 800719c:	fb0c 2101 	mla	r1, ip, r1, r2
 80071a0:	4604      	mov	r4, r0
 80071a2:	2301      	movs	r3, #1
 80071a4:	e7f0      	b.n	8007188 <_svfiprintf_r+0x194>
 80071a6:	ab03      	add	r3, sp, #12
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	462a      	mov	r2, r5
 80071ac:	4b0f      	ldr	r3, [pc, #60]	; (80071ec <_svfiprintf_r+0x1f8>)
 80071ae:	a904      	add	r1, sp, #16
 80071b0:	4638      	mov	r0, r7
 80071b2:	f3af 8000 	nop.w
 80071b6:	1c42      	adds	r2, r0, #1
 80071b8:	4606      	mov	r6, r0
 80071ba:	d1d6      	bne.n	800716a <_svfiprintf_r+0x176>
 80071bc:	89ab      	ldrh	r3, [r5, #12]
 80071be:	065b      	lsls	r3, r3, #25
 80071c0:	f53f af2c 	bmi.w	800701c <_svfiprintf_r+0x28>
 80071c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071c6:	b01d      	add	sp, #116	; 0x74
 80071c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071cc:	ab03      	add	r3, sp, #12
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	462a      	mov	r2, r5
 80071d2:	4b06      	ldr	r3, [pc, #24]	; (80071ec <_svfiprintf_r+0x1f8>)
 80071d4:	a904      	add	r1, sp, #16
 80071d6:	4638      	mov	r0, r7
 80071d8:	f000 f87a 	bl	80072d0 <_printf_i>
 80071dc:	e7eb      	b.n	80071b6 <_svfiprintf_r+0x1c2>
 80071de:	bf00      	nop
 80071e0:	08007adc 	.word	0x08007adc
 80071e4:	08007ae6 	.word	0x08007ae6
 80071e8:	00000000 	.word	0x00000000
 80071ec:	08006f3d 	.word	0x08006f3d
 80071f0:	08007ae2 	.word	0x08007ae2

080071f4 <_printf_common>:
 80071f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f8:	4616      	mov	r6, r2
 80071fa:	4699      	mov	r9, r3
 80071fc:	688a      	ldr	r2, [r1, #8]
 80071fe:	690b      	ldr	r3, [r1, #16]
 8007200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007204:	4293      	cmp	r3, r2
 8007206:	bfb8      	it	lt
 8007208:	4613      	movlt	r3, r2
 800720a:	6033      	str	r3, [r6, #0]
 800720c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007210:	4607      	mov	r7, r0
 8007212:	460c      	mov	r4, r1
 8007214:	b10a      	cbz	r2, 800721a <_printf_common+0x26>
 8007216:	3301      	adds	r3, #1
 8007218:	6033      	str	r3, [r6, #0]
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	0699      	lsls	r1, r3, #26
 800721e:	bf42      	ittt	mi
 8007220:	6833      	ldrmi	r3, [r6, #0]
 8007222:	3302      	addmi	r3, #2
 8007224:	6033      	strmi	r3, [r6, #0]
 8007226:	6825      	ldr	r5, [r4, #0]
 8007228:	f015 0506 	ands.w	r5, r5, #6
 800722c:	d106      	bne.n	800723c <_printf_common+0x48>
 800722e:	f104 0a19 	add.w	sl, r4, #25
 8007232:	68e3      	ldr	r3, [r4, #12]
 8007234:	6832      	ldr	r2, [r6, #0]
 8007236:	1a9b      	subs	r3, r3, r2
 8007238:	42ab      	cmp	r3, r5
 800723a:	dc26      	bgt.n	800728a <_printf_common+0x96>
 800723c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007240:	1e13      	subs	r3, r2, #0
 8007242:	6822      	ldr	r2, [r4, #0]
 8007244:	bf18      	it	ne
 8007246:	2301      	movne	r3, #1
 8007248:	0692      	lsls	r2, r2, #26
 800724a:	d42b      	bmi.n	80072a4 <_printf_common+0xb0>
 800724c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007250:	4649      	mov	r1, r9
 8007252:	4638      	mov	r0, r7
 8007254:	47c0      	blx	r8
 8007256:	3001      	adds	r0, #1
 8007258:	d01e      	beq.n	8007298 <_printf_common+0xa4>
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	68e5      	ldr	r5, [r4, #12]
 800725e:	6832      	ldr	r2, [r6, #0]
 8007260:	f003 0306 	and.w	r3, r3, #6
 8007264:	2b04      	cmp	r3, #4
 8007266:	bf08      	it	eq
 8007268:	1aad      	subeq	r5, r5, r2
 800726a:	68a3      	ldr	r3, [r4, #8]
 800726c:	6922      	ldr	r2, [r4, #16]
 800726e:	bf0c      	ite	eq
 8007270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007274:	2500      	movne	r5, #0
 8007276:	4293      	cmp	r3, r2
 8007278:	bfc4      	itt	gt
 800727a:	1a9b      	subgt	r3, r3, r2
 800727c:	18ed      	addgt	r5, r5, r3
 800727e:	2600      	movs	r6, #0
 8007280:	341a      	adds	r4, #26
 8007282:	42b5      	cmp	r5, r6
 8007284:	d11a      	bne.n	80072bc <_printf_common+0xc8>
 8007286:	2000      	movs	r0, #0
 8007288:	e008      	b.n	800729c <_printf_common+0xa8>
 800728a:	2301      	movs	r3, #1
 800728c:	4652      	mov	r2, sl
 800728e:	4649      	mov	r1, r9
 8007290:	4638      	mov	r0, r7
 8007292:	47c0      	blx	r8
 8007294:	3001      	adds	r0, #1
 8007296:	d103      	bne.n	80072a0 <_printf_common+0xac>
 8007298:	f04f 30ff 	mov.w	r0, #4294967295
 800729c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a0:	3501      	adds	r5, #1
 80072a2:	e7c6      	b.n	8007232 <_printf_common+0x3e>
 80072a4:	18e1      	adds	r1, r4, r3
 80072a6:	1c5a      	adds	r2, r3, #1
 80072a8:	2030      	movs	r0, #48	; 0x30
 80072aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072ae:	4422      	add	r2, r4
 80072b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072b8:	3302      	adds	r3, #2
 80072ba:	e7c7      	b.n	800724c <_printf_common+0x58>
 80072bc:	2301      	movs	r3, #1
 80072be:	4622      	mov	r2, r4
 80072c0:	4649      	mov	r1, r9
 80072c2:	4638      	mov	r0, r7
 80072c4:	47c0      	blx	r8
 80072c6:	3001      	adds	r0, #1
 80072c8:	d0e6      	beq.n	8007298 <_printf_common+0xa4>
 80072ca:	3601      	adds	r6, #1
 80072cc:	e7d9      	b.n	8007282 <_printf_common+0x8e>
	...

080072d0 <_printf_i>:
 80072d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072d4:	7e0f      	ldrb	r7, [r1, #24]
 80072d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072d8:	2f78      	cmp	r7, #120	; 0x78
 80072da:	4691      	mov	r9, r2
 80072dc:	4680      	mov	r8, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	469a      	mov	sl, r3
 80072e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072e6:	d807      	bhi.n	80072f8 <_printf_i+0x28>
 80072e8:	2f62      	cmp	r7, #98	; 0x62
 80072ea:	d80a      	bhi.n	8007302 <_printf_i+0x32>
 80072ec:	2f00      	cmp	r7, #0
 80072ee:	f000 80d8 	beq.w	80074a2 <_printf_i+0x1d2>
 80072f2:	2f58      	cmp	r7, #88	; 0x58
 80072f4:	f000 80a3 	beq.w	800743e <_printf_i+0x16e>
 80072f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007300:	e03a      	b.n	8007378 <_printf_i+0xa8>
 8007302:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007306:	2b15      	cmp	r3, #21
 8007308:	d8f6      	bhi.n	80072f8 <_printf_i+0x28>
 800730a:	a101      	add	r1, pc, #4	; (adr r1, 8007310 <_printf_i+0x40>)
 800730c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007310:	08007369 	.word	0x08007369
 8007314:	0800737d 	.word	0x0800737d
 8007318:	080072f9 	.word	0x080072f9
 800731c:	080072f9 	.word	0x080072f9
 8007320:	080072f9 	.word	0x080072f9
 8007324:	080072f9 	.word	0x080072f9
 8007328:	0800737d 	.word	0x0800737d
 800732c:	080072f9 	.word	0x080072f9
 8007330:	080072f9 	.word	0x080072f9
 8007334:	080072f9 	.word	0x080072f9
 8007338:	080072f9 	.word	0x080072f9
 800733c:	08007489 	.word	0x08007489
 8007340:	080073ad 	.word	0x080073ad
 8007344:	0800746b 	.word	0x0800746b
 8007348:	080072f9 	.word	0x080072f9
 800734c:	080072f9 	.word	0x080072f9
 8007350:	080074ab 	.word	0x080074ab
 8007354:	080072f9 	.word	0x080072f9
 8007358:	080073ad 	.word	0x080073ad
 800735c:	080072f9 	.word	0x080072f9
 8007360:	080072f9 	.word	0x080072f9
 8007364:	08007473 	.word	0x08007473
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	1d1a      	adds	r2, r3, #4
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	602a      	str	r2, [r5, #0]
 8007370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007374:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007378:	2301      	movs	r3, #1
 800737a:	e0a3      	b.n	80074c4 <_printf_i+0x1f4>
 800737c:	6820      	ldr	r0, [r4, #0]
 800737e:	6829      	ldr	r1, [r5, #0]
 8007380:	0606      	lsls	r6, r0, #24
 8007382:	f101 0304 	add.w	r3, r1, #4
 8007386:	d50a      	bpl.n	800739e <_printf_i+0xce>
 8007388:	680e      	ldr	r6, [r1, #0]
 800738a:	602b      	str	r3, [r5, #0]
 800738c:	2e00      	cmp	r6, #0
 800738e:	da03      	bge.n	8007398 <_printf_i+0xc8>
 8007390:	232d      	movs	r3, #45	; 0x2d
 8007392:	4276      	negs	r6, r6
 8007394:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007398:	485e      	ldr	r0, [pc, #376]	; (8007514 <_printf_i+0x244>)
 800739a:	230a      	movs	r3, #10
 800739c:	e019      	b.n	80073d2 <_printf_i+0x102>
 800739e:	680e      	ldr	r6, [r1, #0]
 80073a0:	602b      	str	r3, [r5, #0]
 80073a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073a6:	bf18      	it	ne
 80073a8:	b236      	sxthne	r6, r6
 80073aa:	e7ef      	b.n	800738c <_printf_i+0xbc>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	6820      	ldr	r0, [r4, #0]
 80073b0:	1d19      	adds	r1, r3, #4
 80073b2:	6029      	str	r1, [r5, #0]
 80073b4:	0601      	lsls	r1, r0, #24
 80073b6:	d501      	bpl.n	80073bc <_printf_i+0xec>
 80073b8:	681e      	ldr	r6, [r3, #0]
 80073ba:	e002      	b.n	80073c2 <_printf_i+0xf2>
 80073bc:	0646      	lsls	r6, r0, #25
 80073be:	d5fb      	bpl.n	80073b8 <_printf_i+0xe8>
 80073c0:	881e      	ldrh	r6, [r3, #0]
 80073c2:	4854      	ldr	r0, [pc, #336]	; (8007514 <_printf_i+0x244>)
 80073c4:	2f6f      	cmp	r7, #111	; 0x6f
 80073c6:	bf0c      	ite	eq
 80073c8:	2308      	moveq	r3, #8
 80073ca:	230a      	movne	r3, #10
 80073cc:	2100      	movs	r1, #0
 80073ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073d2:	6865      	ldr	r5, [r4, #4]
 80073d4:	60a5      	str	r5, [r4, #8]
 80073d6:	2d00      	cmp	r5, #0
 80073d8:	bfa2      	ittt	ge
 80073da:	6821      	ldrge	r1, [r4, #0]
 80073dc:	f021 0104 	bicge.w	r1, r1, #4
 80073e0:	6021      	strge	r1, [r4, #0]
 80073e2:	b90e      	cbnz	r6, 80073e8 <_printf_i+0x118>
 80073e4:	2d00      	cmp	r5, #0
 80073e6:	d04d      	beq.n	8007484 <_printf_i+0x1b4>
 80073e8:	4615      	mov	r5, r2
 80073ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80073ee:	fb03 6711 	mls	r7, r3, r1, r6
 80073f2:	5dc7      	ldrb	r7, [r0, r7]
 80073f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073f8:	4637      	mov	r7, r6
 80073fa:	42bb      	cmp	r3, r7
 80073fc:	460e      	mov	r6, r1
 80073fe:	d9f4      	bls.n	80073ea <_printf_i+0x11a>
 8007400:	2b08      	cmp	r3, #8
 8007402:	d10b      	bne.n	800741c <_printf_i+0x14c>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	07de      	lsls	r6, r3, #31
 8007408:	d508      	bpl.n	800741c <_printf_i+0x14c>
 800740a:	6923      	ldr	r3, [r4, #16]
 800740c:	6861      	ldr	r1, [r4, #4]
 800740e:	4299      	cmp	r1, r3
 8007410:	bfde      	ittt	le
 8007412:	2330      	movle	r3, #48	; 0x30
 8007414:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007418:	f105 35ff 	addle.w	r5, r5, #4294967295
 800741c:	1b52      	subs	r2, r2, r5
 800741e:	6122      	str	r2, [r4, #16]
 8007420:	f8cd a000 	str.w	sl, [sp]
 8007424:	464b      	mov	r3, r9
 8007426:	aa03      	add	r2, sp, #12
 8007428:	4621      	mov	r1, r4
 800742a:	4640      	mov	r0, r8
 800742c:	f7ff fee2 	bl	80071f4 <_printf_common>
 8007430:	3001      	adds	r0, #1
 8007432:	d14c      	bne.n	80074ce <_printf_i+0x1fe>
 8007434:	f04f 30ff 	mov.w	r0, #4294967295
 8007438:	b004      	add	sp, #16
 800743a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800743e:	4835      	ldr	r0, [pc, #212]	; (8007514 <_printf_i+0x244>)
 8007440:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007444:	6829      	ldr	r1, [r5, #0]
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	f851 6b04 	ldr.w	r6, [r1], #4
 800744c:	6029      	str	r1, [r5, #0]
 800744e:	061d      	lsls	r5, r3, #24
 8007450:	d514      	bpl.n	800747c <_printf_i+0x1ac>
 8007452:	07df      	lsls	r7, r3, #31
 8007454:	bf44      	itt	mi
 8007456:	f043 0320 	orrmi.w	r3, r3, #32
 800745a:	6023      	strmi	r3, [r4, #0]
 800745c:	b91e      	cbnz	r6, 8007466 <_printf_i+0x196>
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	f023 0320 	bic.w	r3, r3, #32
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	2310      	movs	r3, #16
 8007468:	e7b0      	b.n	80073cc <_printf_i+0xfc>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	f043 0320 	orr.w	r3, r3, #32
 8007470:	6023      	str	r3, [r4, #0]
 8007472:	2378      	movs	r3, #120	; 0x78
 8007474:	4828      	ldr	r0, [pc, #160]	; (8007518 <_printf_i+0x248>)
 8007476:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800747a:	e7e3      	b.n	8007444 <_printf_i+0x174>
 800747c:	0659      	lsls	r1, r3, #25
 800747e:	bf48      	it	mi
 8007480:	b2b6      	uxthmi	r6, r6
 8007482:	e7e6      	b.n	8007452 <_printf_i+0x182>
 8007484:	4615      	mov	r5, r2
 8007486:	e7bb      	b.n	8007400 <_printf_i+0x130>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	6826      	ldr	r6, [r4, #0]
 800748c:	6961      	ldr	r1, [r4, #20]
 800748e:	1d18      	adds	r0, r3, #4
 8007490:	6028      	str	r0, [r5, #0]
 8007492:	0635      	lsls	r5, r6, #24
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	d501      	bpl.n	800749c <_printf_i+0x1cc>
 8007498:	6019      	str	r1, [r3, #0]
 800749a:	e002      	b.n	80074a2 <_printf_i+0x1d2>
 800749c:	0670      	lsls	r0, r6, #25
 800749e:	d5fb      	bpl.n	8007498 <_printf_i+0x1c8>
 80074a0:	8019      	strh	r1, [r3, #0]
 80074a2:	2300      	movs	r3, #0
 80074a4:	6123      	str	r3, [r4, #16]
 80074a6:	4615      	mov	r5, r2
 80074a8:	e7ba      	b.n	8007420 <_printf_i+0x150>
 80074aa:	682b      	ldr	r3, [r5, #0]
 80074ac:	1d1a      	adds	r2, r3, #4
 80074ae:	602a      	str	r2, [r5, #0]
 80074b0:	681d      	ldr	r5, [r3, #0]
 80074b2:	6862      	ldr	r2, [r4, #4]
 80074b4:	2100      	movs	r1, #0
 80074b6:	4628      	mov	r0, r5
 80074b8:	f7f8 feaa 	bl	8000210 <memchr>
 80074bc:	b108      	cbz	r0, 80074c2 <_printf_i+0x1f2>
 80074be:	1b40      	subs	r0, r0, r5
 80074c0:	6060      	str	r0, [r4, #4]
 80074c2:	6863      	ldr	r3, [r4, #4]
 80074c4:	6123      	str	r3, [r4, #16]
 80074c6:	2300      	movs	r3, #0
 80074c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074cc:	e7a8      	b.n	8007420 <_printf_i+0x150>
 80074ce:	6923      	ldr	r3, [r4, #16]
 80074d0:	462a      	mov	r2, r5
 80074d2:	4649      	mov	r1, r9
 80074d4:	4640      	mov	r0, r8
 80074d6:	47d0      	blx	sl
 80074d8:	3001      	adds	r0, #1
 80074da:	d0ab      	beq.n	8007434 <_printf_i+0x164>
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	079b      	lsls	r3, r3, #30
 80074e0:	d413      	bmi.n	800750a <_printf_i+0x23a>
 80074e2:	68e0      	ldr	r0, [r4, #12]
 80074e4:	9b03      	ldr	r3, [sp, #12]
 80074e6:	4298      	cmp	r0, r3
 80074e8:	bfb8      	it	lt
 80074ea:	4618      	movlt	r0, r3
 80074ec:	e7a4      	b.n	8007438 <_printf_i+0x168>
 80074ee:	2301      	movs	r3, #1
 80074f0:	4632      	mov	r2, r6
 80074f2:	4649      	mov	r1, r9
 80074f4:	4640      	mov	r0, r8
 80074f6:	47d0      	blx	sl
 80074f8:	3001      	adds	r0, #1
 80074fa:	d09b      	beq.n	8007434 <_printf_i+0x164>
 80074fc:	3501      	adds	r5, #1
 80074fe:	68e3      	ldr	r3, [r4, #12]
 8007500:	9903      	ldr	r1, [sp, #12]
 8007502:	1a5b      	subs	r3, r3, r1
 8007504:	42ab      	cmp	r3, r5
 8007506:	dcf2      	bgt.n	80074ee <_printf_i+0x21e>
 8007508:	e7eb      	b.n	80074e2 <_printf_i+0x212>
 800750a:	2500      	movs	r5, #0
 800750c:	f104 0619 	add.w	r6, r4, #25
 8007510:	e7f5      	b.n	80074fe <_printf_i+0x22e>
 8007512:	bf00      	nop
 8007514:	08007aed 	.word	0x08007aed
 8007518:	08007afe 	.word	0x08007afe

0800751c <memmove>:
 800751c:	4288      	cmp	r0, r1
 800751e:	b510      	push	{r4, lr}
 8007520:	eb01 0402 	add.w	r4, r1, r2
 8007524:	d902      	bls.n	800752c <memmove+0x10>
 8007526:	4284      	cmp	r4, r0
 8007528:	4623      	mov	r3, r4
 800752a:	d807      	bhi.n	800753c <memmove+0x20>
 800752c:	1e43      	subs	r3, r0, #1
 800752e:	42a1      	cmp	r1, r4
 8007530:	d008      	beq.n	8007544 <memmove+0x28>
 8007532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800753a:	e7f8      	b.n	800752e <memmove+0x12>
 800753c:	4402      	add	r2, r0
 800753e:	4601      	mov	r1, r0
 8007540:	428a      	cmp	r2, r1
 8007542:	d100      	bne.n	8007546 <memmove+0x2a>
 8007544:	bd10      	pop	{r4, pc}
 8007546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800754a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800754e:	e7f7      	b.n	8007540 <memmove+0x24>

08007550 <_free_r>:
 8007550:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007552:	2900      	cmp	r1, #0
 8007554:	d044      	beq.n	80075e0 <_free_r+0x90>
 8007556:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800755a:	9001      	str	r0, [sp, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	f1a1 0404 	sub.w	r4, r1, #4
 8007562:	bfb8      	it	lt
 8007564:	18e4      	addlt	r4, r4, r3
 8007566:	f000 f913 	bl	8007790 <__malloc_lock>
 800756a:	4a1e      	ldr	r2, [pc, #120]	; (80075e4 <_free_r+0x94>)
 800756c:	9801      	ldr	r0, [sp, #4]
 800756e:	6813      	ldr	r3, [r2, #0]
 8007570:	b933      	cbnz	r3, 8007580 <_free_r+0x30>
 8007572:	6063      	str	r3, [r4, #4]
 8007574:	6014      	str	r4, [r2, #0]
 8007576:	b003      	add	sp, #12
 8007578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800757c:	f000 b90e 	b.w	800779c <__malloc_unlock>
 8007580:	42a3      	cmp	r3, r4
 8007582:	d908      	bls.n	8007596 <_free_r+0x46>
 8007584:	6825      	ldr	r5, [r4, #0]
 8007586:	1961      	adds	r1, r4, r5
 8007588:	428b      	cmp	r3, r1
 800758a:	bf01      	itttt	eq
 800758c:	6819      	ldreq	r1, [r3, #0]
 800758e:	685b      	ldreq	r3, [r3, #4]
 8007590:	1949      	addeq	r1, r1, r5
 8007592:	6021      	streq	r1, [r4, #0]
 8007594:	e7ed      	b.n	8007572 <_free_r+0x22>
 8007596:	461a      	mov	r2, r3
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	b10b      	cbz	r3, 80075a0 <_free_r+0x50>
 800759c:	42a3      	cmp	r3, r4
 800759e:	d9fa      	bls.n	8007596 <_free_r+0x46>
 80075a0:	6811      	ldr	r1, [r2, #0]
 80075a2:	1855      	adds	r5, r2, r1
 80075a4:	42a5      	cmp	r5, r4
 80075a6:	d10b      	bne.n	80075c0 <_free_r+0x70>
 80075a8:	6824      	ldr	r4, [r4, #0]
 80075aa:	4421      	add	r1, r4
 80075ac:	1854      	adds	r4, r2, r1
 80075ae:	42a3      	cmp	r3, r4
 80075b0:	6011      	str	r1, [r2, #0]
 80075b2:	d1e0      	bne.n	8007576 <_free_r+0x26>
 80075b4:	681c      	ldr	r4, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	6053      	str	r3, [r2, #4]
 80075ba:	4421      	add	r1, r4
 80075bc:	6011      	str	r1, [r2, #0]
 80075be:	e7da      	b.n	8007576 <_free_r+0x26>
 80075c0:	d902      	bls.n	80075c8 <_free_r+0x78>
 80075c2:	230c      	movs	r3, #12
 80075c4:	6003      	str	r3, [r0, #0]
 80075c6:	e7d6      	b.n	8007576 <_free_r+0x26>
 80075c8:	6825      	ldr	r5, [r4, #0]
 80075ca:	1961      	adds	r1, r4, r5
 80075cc:	428b      	cmp	r3, r1
 80075ce:	bf04      	itt	eq
 80075d0:	6819      	ldreq	r1, [r3, #0]
 80075d2:	685b      	ldreq	r3, [r3, #4]
 80075d4:	6063      	str	r3, [r4, #4]
 80075d6:	bf04      	itt	eq
 80075d8:	1949      	addeq	r1, r1, r5
 80075da:	6021      	streq	r1, [r4, #0]
 80075dc:	6054      	str	r4, [r2, #4]
 80075de:	e7ca      	b.n	8007576 <_free_r+0x26>
 80075e0:	b003      	add	sp, #12
 80075e2:	bd30      	pop	{r4, r5, pc}
 80075e4:	2000418c 	.word	0x2000418c

080075e8 <sbrk_aligned>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	4e0e      	ldr	r6, [pc, #56]	; (8007624 <sbrk_aligned+0x3c>)
 80075ec:	460c      	mov	r4, r1
 80075ee:	6831      	ldr	r1, [r6, #0]
 80075f0:	4605      	mov	r5, r0
 80075f2:	b911      	cbnz	r1, 80075fa <sbrk_aligned+0x12>
 80075f4:	f000 f8bc 	bl	8007770 <_sbrk_r>
 80075f8:	6030      	str	r0, [r6, #0]
 80075fa:	4621      	mov	r1, r4
 80075fc:	4628      	mov	r0, r5
 80075fe:	f000 f8b7 	bl	8007770 <_sbrk_r>
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	d00a      	beq.n	800761c <sbrk_aligned+0x34>
 8007606:	1cc4      	adds	r4, r0, #3
 8007608:	f024 0403 	bic.w	r4, r4, #3
 800760c:	42a0      	cmp	r0, r4
 800760e:	d007      	beq.n	8007620 <sbrk_aligned+0x38>
 8007610:	1a21      	subs	r1, r4, r0
 8007612:	4628      	mov	r0, r5
 8007614:	f000 f8ac 	bl	8007770 <_sbrk_r>
 8007618:	3001      	adds	r0, #1
 800761a:	d101      	bne.n	8007620 <sbrk_aligned+0x38>
 800761c:	f04f 34ff 	mov.w	r4, #4294967295
 8007620:	4620      	mov	r0, r4
 8007622:	bd70      	pop	{r4, r5, r6, pc}
 8007624:	20004190 	.word	0x20004190

08007628 <_malloc_r>:
 8007628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800762c:	1ccd      	adds	r5, r1, #3
 800762e:	f025 0503 	bic.w	r5, r5, #3
 8007632:	3508      	adds	r5, #8
 8007634:	2d0c      	cmp	r5, #12
 8007636:	bf38      	it	cc
 8007638:	250c      	movcc	r5, #12
 800763a:	2d00      	cmp	r5, #0
 800763c:	4607      	mov	r7, r0
 800763e:	db01      	blt.n	8007644 <_malloc_r+0x1c>
 8007640:	42a9      	cmp	r1, r5
 8007642:	d905      	bls.n	8007650 <_malloc_r+0x28>
 8007644:	230c      	movs	r3, #12
 8007646:	603b      	str	r3, [r7, #0]
 8007648:	2600      	movs	r6, #0
 800764a:	4630      	mov	r0, r6
 800764c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007650:	4e2e      	ldr	r6, [pc, #184]	; (800770c <_malloc_r+0xe4>)
 8007652:	f000 f89d 	bl	8007790 <__malloc_lock>
 8007656:	6833      	ldr	r3, [r6, #0]
 8007658:	461c      	mov	r4, r3
 800765a:	bb34      	cbnz	r4, 80076aa <_malloc_r+0x82>
 800765c:	4629      	mov	r1, r5
 800765e:	4638      	mov	r0, r7
 8007660:	f7ff ffc2 	bl	80075e8 <sbrk_aligned>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	4604      	mov	r4, r0
 8007668:	d14d      	bne.n	8007706 <_malloc_r+0xde>
 800766a:	6834      	ldr	r4, [r6, #0]
 800766c:	4626      	mov	r6, r4
 800766e:	2e00      	cmp	r6, #0
 8007670:	d140      	bne.n	80076f4 <_malloc_r+0xcc>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	4631      	mov	r1, r6
 8007676:	4638      	mov	r0, r7
 8007678:	eb04 0803 	add.w	r8, r4, r3
 800767c:	f000 f878 	bl	8007770 <_sbrk_r>
 8007680:	4580      	cmp	r8, r0
 8007682:	d13a      	bne.n	80076fa <_malloc_r+0xd2>
 8007684:	6821      	ldr	r1, [r4, #0]
 8007686:	3503      	adds	r5, #3
 8007688:	1a6d      	subs	r5, r5, r1
 800768a:	f025 0503 	bic.w	r5, r5, #3
 800768e:	3508      	adds	r5, #8
 8007690:	2d0c      	cmp	r5, #12
 8007692:	bf38      	it	cc
 8007694:	250c      	movcc	r5, #12
 8007696:	4629      	mov	r1, r5
 8007698:	4638      	mov	r0, r7
 800769a:	f7ff ffa5 	bl	80075e8 <sbrk_aligned>
 800769e:	3001      	adds	r0, #1
 80076a0:	d02b      	beq.n	80076fa <_malloc_r+0xd2>
 80076a2:	6823      	ldr	r3, [r4, #0]
 80076a4:	442b      	add	r3, r5
 80076a6:	6023      	str	r3, [r4, #0]
 80076a8:	e00e      	b.n	80076c8 <_malloc_r+0xa0>
 80076aa:	6822      	ldr	r2, [r4, #0]
 80076ac:	1b52      	subs	r2, r2, r5
 80076ae:	d41e      	bmi.n	80076ee <_malloc_r+0xc6>
 80076b0:	2a0b      	cmp	r2, #11
 80076b2:	d916      	bls.n	80076e2 <_malloc_r+0xba>
 80076b4:	1961      	adds	r1, r4, r5
 80076b6:	42a3      	cmp	r3, r4
 80076b8:	6025      	str	r5, [r4, #0]
 80076ba:	bf18      	it	ne
 80076bc:	6059      	strne	r1, [r3, #4]
 80076be:	6863      	ldr	r3, [r4, #4]
 80076c0:	bf08      	it	eq
 80076c2:	6031      	streq	r1, [r6, #0]
 80076c4:	5162      	str	r2, [r4, r5]
 80076c6:	604b      	str	r3, [r1, #4]
 80076c8:	4638      	mov	r0, r7
 80076ca:	f104 060b 	add.w	r6, r4, #11
 80076ce:	f000 f865 	bl	800779c <__malloc_unlock>
 80076d2:	f026 0607 	bic.w	r6, r6, #7
 80076d6:	1d23      	adds	r3, r4, #4
 80076d8:	1af2      	subs	r2, r6, r3
 80076da:	d0b6      	beq.n	800764a <_malloc_r+0x22>
 80076dc:	1b9b      	subs	r3, r3, r6
 80076de:	50a3      	str	r3, [r4, r2]
 80076e0:	e7b3      	b.n	800764a <_malloc_r+0x22>
 80076e2:	6862      	ldr	r2, [r4, #4]
 80076e4:	42a3      	cmp	r3, r4
 80076e6:	bf0c      	ite	eq
 80076e8:	6032      	streq	r2, [r6, #0]
 80076ea:	605a      	strne	r2, [r3, #4]
 80076ec:	e7ec      	b.n	80076c8 <_malloc_r+0xa0>
 80076ee:	4623      	mov	r3, r4
 80076f0:	6864      	ldr	r4, [r4, #4]
 80076f2:	e7b2      	b.n	800765a <_malloc_r+0x32>
 80076f4:	4634      	mov	r4, r6
 80076f6:	6876      	ldr	r6, [r6, #4]
 80076f8:	e7b9      	b.n	800766e <_malloc_r+0x46>
 80076fa:	230c      	movs	r3, #12
 80076fc:	603b      	str	r3, [r7, #0]
 80076fe:	4638      	mov	r0, r7
 8007700:	f000 f84c 	bl	800779c <__malloc_unlock>
 8007704:	e7a1      	b.n	800764a <_malloc_r+0x22>
 8007706:	6025      	str	r5, [r4, #0]
 8007708:	e7de      	b.n	80076c8 <_malloc_r+0xa0>
 800770a:	bf00      	nop
 800770c:	2000418c 	.word	0x2000418c

08007710 <_realloc_r>:
 8007710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007714:	4680      	mov	r8, r0
 8007716:	4614      	mov	r4, r2
 8007718:	460e      	mov	r6, r1
 800771a:	b921      	cbnz	r1, 8007726 <_realloc_r+0x16>
 800771c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007720:	4611      	mov	r1, r2
 8007722:	f7ff bf81 	b.w	8007628 <_malloc_r>
 8007726:	b92a      	cbnz	r2, 8007734 <_realloc_r+0x24>
 8007728:	f7ff ff12 	bl	8007550 <_free_r>
 800772c:	4625      	mov	r5, r4
 800772e:	4628      	mov	r0, r5
 8007730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007734:	f000 f838 	bl	80077a8 <_malloc_usable_size_r>
 8007738:	4284      	cmp	r4, r0
 800773a:	4607      	mov	r7, r0
 800773c:	d802      	bhi.n	8007744 <_realloc_r+0x34>
 800773e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007742:	d812      	bhi.n	800776a <_realloc_r+0x5a>
 8007744:	4621      	mov	r1, r4
 8007746:	4640      	mov	r0, r8
 8007748:	f7ff ff6e 	bl	8007628 <_malloc_r>
 800774c:	4605      	mov	r5, r0
 800774e:	2800      	cmp	r0, #0
 8007750:	d0ed      	beq.n	800772e <_realloc_r+0x1e>
 8007752:	42bc      	cmp	r4, r7
 8007754:	4622      	mov	r2, r4
 8007756:	4631      	mov	r1, r6
 8007758:	bf28      	it	cs
 800775a:	463a      	movcs	r2, r7
 800775c:	f7ff fbb8 	bl	8006ed0 <memcpy>
 8007760:	4631      	mov	r1, r6
 8007762:	4640      	mov	r0, r8
 8007764:	f7ff fef4 	bl	8007550 <_free_r>
 8007768:	e7e1      	b.n	800772e <_realloc_r+0x1e>
 800776a:	4635      	mov	r5, r6
 800776c:	e7df      	b.n	800772e <_realloc_r+0x1e>
	...

08007770 <_sbrk_r>:
 8007770:	b538      	push	{r3, r4, r5, lr}
 8007772:	4d06      	ldr	r5, [pc, #24]	; (800778c <_sbrk_r+0x1c>)
 8007774:	2300      	movs	r3, #0
 8007776:	4604      	mov	r4, r0
 8007778:	4608      	mov	r0, r1
 800777a:	602b      	str	r3, [r5, #0]
 800777c:	f7f9 fe4e 	bl	800141c <_sbrk>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d102      	bne.n	800778a <_sbrk_r+0x1a>
 8007784:	682b      	ldr	r3, [r5, #0]
 8007786:	b103      	cbz	r3, 800778a <_sbrk_r+0x1a>
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	bd38      	pop	{r3, r4, r5, pc}
 800778c:	20004194 	.word	0x20004194

08007790 <__malloc_lock>:
 8007790:	4801      	ldr	r0, [pc, #4]	; (8007798 <__malloc_lock+0x8>)
 8007792:	f000 b811 	b.w	80077b8 <__retarget_lock_acquire_recursive>
 8007796:	bf00      	nop
 8007798:	20004198 	.word	0x20004198

0800779c <__malloc_unlock>:
 800779c:	4801      	ldr	r0, [pc, #4]	; (80077a4 <__malloc_unlock+0x8>)
 800779e:	f000 b80c 	b.w	80077ba <__retarget_lock_release_recursive>
 80077a2:	bf00      	nop
 80077a4:	20004198 	.word	0x20004198

080077a8 <_malloc_usable_size_r>:
 80077a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077ac:	1f18      	subs	r0, r3, #4
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	bfbc      	itt	lt
 80077b2:	580b      	ldrlt	r3, [r1, r0]
 80077b4:	18c0      	addlt	r0, r0, r3
 80077b6:	4770      	bx	lr

080077b8 <__retarget_lock_acquire_recursive>:
 80077b8:	4770      	bx	lr

080077ba <__retarget_lock_release_recursive>:
 80077ba:	4770      	bx	lr

080077bc <_init>:
 80077bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077be:	bf00      	nop
 80077c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077c2:	bc08      	pop	{r3}
 80077c4:	469e      	mov	lr, r3
 80077c6:	4770      	bx	lr

080077c8 <_fini>:
 80077c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ca:	bf00      	nop
 80077cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ce:	bc08      	pop	{r3}
 80077d0:	469e      	mov	lr, r3
 80077d2:	4770      	bx	lr
