ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/router_a_tb.v
	module worklib.router_a_tb:v
		errors: 0, warnings: 0
file: ../src/router_a.v
	module worklib.router_a:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.router_a:v <0x09572086>
			streams:   4, words:  1080
		worklib.router_a_tb:v <0x1111b39d>
			streams:  11, words: 13391
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              31      31
		Scalar wires:            5       -
		Vectored wires:         10       -
		Always blocks:           2       2
		Initial blocks:          1       1
		Cont. assignments:       2       2
		Pseudo assignments:      6       6
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.router_a_tb:v
Loading snapshot worklib.router_a_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing Router A (per paper Figure 3)
========================================
========================================
Router A: 256 tests PASSED
========================================
Simulation complete via $finish(1) at time 256 NS + 0
../src/router_a_tb.v:160     $finish;
ncsim> exit
