Protel Design System Design Rule Check
PCB File : C:\Users\Brett\Documents\Capstone\OBC-Controller\TEST.PcbDoc
Date     : 2023-11-25
Time     : 10:55:51 AM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(1495mil,3205.039mil) on Top Layer And Pad C4-2(1495mil,3234.961mil) on Top Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad DR-1(3704.528mil,3675mil) on Top Layer And Pad R2-1(3710mil,3860mil) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(1685mil,3232.402mil) on Top Layer And Pad U3-2(1685mil,3195mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(1685mil,3195mil) on Top Layer And Pad U3-3(1685mil,3157.599mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-4(1779.488mil,3157.599mil) on Top Layer And Pad U3-5(1779.488mil,3195mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-5(1779.488mil,3195mil) on Top Layer And Pad U3-6(1779.488mil,3232.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(2093.316mil,3945mil) on Top Layer And Track (2024.444mil,3910.389mil)(2053.872mil,3910.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(2093.316mil,3945mil) on Top Layer And Track (2024.444mil,3979.611mil)(2053.872mil,3979.611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(1985mil,3945mil) on Top Layer And Track (2024.444mil,3910.389mil)(2053.872mil,3910.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(1985mil,3945mil) on Top Layer And Track (2024.444mil,3979.611mil)(2053.872mil,3979.611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(3710mil,3860mil) on Top Layer And Track (3675.389mil,3899.444mil)(3675.389mil,3928.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(3710mil,3860mil) on Top Layer And Track (3744.611mil,3899.444mil)(3744.611mil,3928.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(3710mil,3968.316mil) on Top Layer And Track (3675.389mil,3899.444mil)(3675.389mil,3928.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(3710mil,3968.316mil) on Top Layer And Track (3744.611mil,3899.444mil)(3744.611mil,3928.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.46mil < 10mil) Between Pad SWR-4(1850mil,3780mil) on Top Layer And Text "R6" (1800mil,3686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 10mil) Between Pad U1-1(2264.618mil,3973.039mil) on Top Layer And Text "*" (2197.618mil,3948.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.677mil]
Rule Violations :10

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.746mil < 10mil) Between Text "*" (2197.618mil,3948.039mil) on Top Overlay And Text "U1" (2134.119mil,3999.939mil) on Top Overlay Silk Text to Silk Clearance [3.746mil]
   Violation between Silk To Silk Clearance Constraint: (3.297mil < 10mil) Between Text "JTag" (3826mil,2221mil) on Top Overlay And Track (3835.197mil,2252.874mil)(3835.197mil,2869.016mil) on Top Overlay Silk Text to Silk Clearance [3.297mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JTag" (3826mil,2221mil) on Top Overlay And Track (3835.197mil,2252.874mil)(3948.583mil,2252.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.967mil < 10mil) Between Text "R6" (1800mil,3686mil) on Top Overlay And Track (1552.756mil,3750.472mil)(1788.976mil,3750.472mil) on Top Overlay Silk Text to Silk Clearance [2.967mil]
   Violation between Silk To Silk Clearance Constraint: (2.967mil < 10mil) Between Text "R6" (1800mil,3686mil) on Top Overlay And Track (1788.976mil,3750.472mil)(1788.976mil,3986.693mil) on Top Overlay Silk Text to Silk Clearance [2.967mil]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph'))
   Violation between Room Definition: Between Component J1-436500227 (1220mil,3131.89mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Component J25v-436500227 (1230mil,1820mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Component J3v3-436500227 (1210mil,3765mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Component J5v-436500227 (1225mil,2486.89mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Component SW1-FSM4JSMA (3405mil,3895mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Component SWR-FSM4JSMA (1670.866mil,3868.583mil) on Top Layer And Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SIP Component JTag-0436500415 (3930mil,1839.055mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SIP Component JUart-0436500415 (3910mil,2560.945mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And Small Component JFl-61300211121 (2995mil,3145mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component C1-CL10A105KA8NNNC (1985mil,3810.315mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component C2-CL10A105KA8NNNC (3830mil,3914.685mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component C3-CL10A105KA8NNNC (1570mil,3220mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component C4-CL03A104KQ3NNNC (1495mil,3220mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component DB-LTST-C193TBKT-5A (3675.472mil,3495mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component DG-LTST-C193KGKT-5A (3675mil,3585mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component DR-LTST-C193KRKT-5A (3675mil,3675mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R1-RMCF1206FT10K0 (2039.158mil,3945mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R2-RMCF1206FT10K0 (3710mil,3914.158mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R3 (1960mil,3268.898mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R4 (1660mil,3590mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R5-RC1206FR-0724K9L (1960mil,3451.102mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component R6-RC1206FR-07100KL (1895mil,3600mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component RB-ERJ-8ENF1000V (3486.102mil,3495mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component RG-ERJ-8GEYJ271V (3486.102mil,3585mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SMT Small Component RR-ERJ-8GEYJ271V (3486.102mil,3675mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SOIC Component U2-THS4505DR (1666.654mil,3405mil) on Top Layer 
   Violation between Room Definition: Between Room MAPLE_CDH_Periph (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Periph')) And SOIC Component U3-ADC121C027CIMK (1732.244mil,3195mil) on Top Layer 
Rule Violations :27

Processing Rule : Room MAPLE_CDH_Cntrlr (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Cntrlr'))
   Violation between Room Definition: Between Component U1-ESP32-WROOM-32UE-N16 (2609.106mil,3648.039mil) on Top Layer And Room MAPLE_CDH_Cntrlr (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MAPLE_CDH_Cntrlr')) 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 49
Waived Violations : 0
Time Elapsed        : 00:00:01