{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713714179638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713714179639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 11:42:59 2024 " "Processing started: Sun Apr 21 11:42:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713714179639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714179639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714179639 ""}
{ "Info" "IQEXE_INI_FILE" "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/quartus.ini " "Using INI file /ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714179639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713714184548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713714184548 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(291) " "Verilog HDL Module Instantiation warning at top.v(291): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1713714197842 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(95) " "Verilog Module Declaration warning at top.v(95): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 95 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714197842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197847 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_counter_30 " "Found entity 2: async_counter_30" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface " "Found entity 1: system_acl_iface" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper " "Found entity 1: system_acl_iface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_4 " "Found entity 1: system_acl_iface_mm_interconnect_4" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3 " "Found entity 1: system_acl_iface_mm_interconnect_3" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_rsp_mux_001 " "Found entity 1: system_acl_iface_mm_interconnect_3_rsp_mux_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197975 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_3_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_rsp_demux_004 " "Found entity 1: system_acl_iface_mm_interconnect_3_rsp_demux_004" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_cmd_mux_004 " "Found entity 1: system_acl_iface_mm_interconnect_3_cmd_mux_004" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_3_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_cmd_demux_001 " "Found entity 1: system_acl_iface_mm_interconnect_3_cmd_demux_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_3_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197986 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router_013.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router_013.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_013_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_013_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197994 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router_013 " "Found entity 2: system_acl_iface_mm_interconnect_3_router_013" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router_007.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router_007.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_007_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_007_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197995 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router_007 " "Found entity 2: system_acl_iface_mm_interconnect_3_router_007" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router_003.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router_003.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_003_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_003_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197996 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router_003 " "Found entity 2: system_acl_iface_mm_interconnect_3_router_003" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197997 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_3_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197998 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_3_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714197998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714197998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714197999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_3_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198000 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_3_router " "Found entity 2: system_acl_iface_mm_interconnect_3_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2 " "Found entity 1: system_acl_iface_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198025 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198025 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198025 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198025 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198048 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_2_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198050 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router " "Found entity 2: system_acl_iface_mm_interconnect_2_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1 " "Found entity 1: system_acl_iface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_demux_001 " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_mux_002 " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_mux_001 " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_demux_004 " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux_004" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_007_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_007_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198095 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_007 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_007" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_006_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_006_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198097 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_006 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_006" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_005_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_005_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198098 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_005 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_005" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_004_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_004_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198100 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_004 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_004" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_003_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_003_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198102 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_003 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_003" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198103 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198105 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0 " "Found entity 1: system_acl_iface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198112 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198113 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/version_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_id " "Found entity 1: version_id" {  } { { "system/synthesis/submodules/version_id.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/version_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_pll " "Found entity 1: system_acl_iface_pll" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_led.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_led " "Found entity 1: system_acl_iface_led" {  } { { "system/synthesis/submodules/system_acl_iface_led.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps " "Found entity 1: system_acl_iface_hps" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io " "Found entity 1: system_acl_iface_hps_hps_io" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io_border " "Found entity 1: system_acl_iface_hps_hps_io_border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_fpga_interfaces " "Found entity 1: system_acl_iface_hps_fpga_interfaces" {  } { { "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface " "Found entity 1: system_acl_iface_acl_kernel_interface" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_irq_mapper " "Found entity 1: system_acl_iface_acl_kernel_interface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_irq_mapper.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198321 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198323 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198325 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198332 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198335 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/irq_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_ena " "Found entity 1: irq_ena" {  } { { "system/synthesis/submodules/irq_ena.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/irq_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_bridge " "Found entity 1: altera_irq_bridge" {  } { { "system/synthesis/submodules/altera_irq_bridge.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_irq_bridge.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mem_org_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_org_mode " "Found entity 1: mem_org_mode" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/mem_org_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_reset " "Found entity 1: sw_reset" {  } { { "system/synthesis/submodules/sw_reset.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/sw_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_sys_description_rom " "Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk " "Found entity 1: system_acl_iface_acl_kernel_clk" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198361 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713714198361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198362 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_pll_rom " "Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/pll_lock_avs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lock_avs " "Found entity 1: pll_lock_avs" {  } { { "system/synthesis/submodules/pll_lock_avs.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/pll_lock_avs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/global_routing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_routing " "Found entity 1: global_routing" {  } { { "system/synthesis/submodules/global_routing.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/global_routing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_timer " "Found entity 1: acl_timer" {  } { { "system/synthesis/submodules/timer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_kernel_pll " "Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem " "Found entity 1: system_acl_iface_VGA_Subsystem" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_avalon_st_adapter " "Found entity 1: system_acl_iface_VGA_Subsystem_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_PLL " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_PLL" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Controller " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Controller" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Char_Buffer" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_acl_iface_SDRAM_test_component.v(236) " "Verilog HDL warning at system_acl_iface_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713714198393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_acl_iface_SDRAM_test_component.v(237) " "Verilog HDL warning at system_acl_iface_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713714198393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_SDRAM_test_component_ram_module " "Found entity 1: system_acl_iface_SDRAM_test_component_ram_module" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198394 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_SDRAM_test_component " "Found entity 2: system_acl_iface_SDRAM_test_component" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_SDRAM_input_efifo_module " "Found entity 1: system_acl_iface_SDRAM_input_efifo_module" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198396 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_SDRAM " "Found entity 2: system_acl_iface_SDRAM" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_Pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_Pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_Pushbuttons " "Found entity 1: system_acl_iface_Pushbuttons" {  } { { "system/synthesis/submodules/system_acl_iface_Pushbuttons.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_Onchip_SRAM " "Found entity 1: system_acl_iface_Onchip_SRAM" {  } { { "system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_JTAG_to_FPGA_Bridge " "Found entity 1: system_acl_iface_JTAG_to_FPGA_Bridge" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198410 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198410 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem " "Found entity 1: system_acl_iface_D5M_Subsystem" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Video_In_Scaler " "Found entity 1: system_acl_iface_D5M_Subsystem_Video_In_Scaler" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler " "Found entity 1: system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "system/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "system/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Video_In_DMA " "Found entity 1: system_acl_iface_D5M_Subsystem_Video_In_DMA" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "system/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "system/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Video_In_Clipper " "Found entity 1: system_acl_iface_D5M_Subsystem_Video_In_Clipper" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "system/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "system/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Video_In " "Found entity 1: system_acl_iface_D5M_Subsystem_Video_In" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198440 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_D5M_Config " "Found entity 1: system_acl_iface_D5M_Subsystem_D5M_Config" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_D5M_Subsystem_Bayer_Resampler " "Found entity 1: system_acl_iface_D5M_Subsystem_Bayer_Resampler" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_AV_Config " "Found entity 1: system_acl_iface_AV_Config" {  } { { "system/synthesis/submodules/system_acl_iface_AV_Config.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "system/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_ADC.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ADC.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_ADC " "Found entity 1: system_acl_iface_ADC" {  } { { "system/synthesis/submodules/system_acl_iface_ADC.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_ADC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714198457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714198457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198457 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_acl_iface_SDRAM.v(318) " "Verilog HDL or VHDL warning at system_acl_iface_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1713714198483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_acl_iface_SDRAM.v(328) " "Verilog HDL or VHDL warning at system_acl_iface_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1713714198483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_acl_iface_SDRAM.v(338) " "Verilog HDL or VHDL warning at system_acl_iface_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1713714198483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_acl_iface_SDRAM.v(682) " "Verilog HDL or VHDL warning at system_acl_iface_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1713714198485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713714198689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:the_system " "Elaborating entity \"system\" for hierarchy \"system:the_system\"" {  } { { "top.v" "the_system" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface system:the_system\|system_acl_iface:acl_iface " "Elaborating entity \"system_acl_iface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\"" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_ADC system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc " "Elaborating entity \"system_acl_iface_ADC\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "adc" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "system/synthesis/submodules/system_acl_iface_ADC.v" "ADC_CTRL" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_ADC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714198979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_AV_Config system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config " "Elaborating entity \"system_acl_iface_AV_Config\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "av_config" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "system/synthesis/submodules/system_acl_iface_AV_Config.v" "AV_Config_Auto_Init" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199053 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de10_standard system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de10_standard\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\"" {  } { { "system/synthesis/submodules/system_acl_iface_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Audio_ROM" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Video_ROM" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_AV_Config.v" "Serial_Bus_Controller" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199087 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199101 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem " "Elaborating entity \"system_acl_iface_D5M_Subsystem\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "d5m_subsystem" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Bayer_Resampler system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Bayer_Resampler\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "bayer_resampler" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 system_acl_iface_D5M_Subsystem_Bayer_Resampler.v(184) " "Verilog HDL assignment warning at system_acl_iface_D5M_Subsystem_Bayer_Resampler.v(184): truncated value with size 32 to match size of target (12)" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199121 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "bayern_pattern_shift_reg" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 246 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1713714199302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "bayern_pattern_shift_reg" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 246 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714199308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714199308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714199308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714199308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714199308 ""}  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Bayer_Resampler.v" 246 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714199308 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_v321.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/shift_taps_v321.tdf" 49 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714199354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v321 " "Found entity 1: shift_taps_v321" {  } { { "db/shift_taps_v321.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/shift_taps_v321.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714199354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714199354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_v321 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated " "Elaborating entity \"shift_taps_v321\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8qg1 " "Found entity 1: altsyncram_8qg1" {  } { { "db/altsyncram_8qg1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_8qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714199391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714199391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8qg1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|altsyncram_8qg1:altsyncram2 " "Elaborating entity \"altsyncram_8qg1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|altsyncram_8qg1:altsyncram2\"" {  } { { "db/shift_taps_v321.tdf" "altsyncram2" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/shift_taps_v321.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6of " "Found entity 1: cntr_6of" {  } { { "db/cntr_6of.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_6of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714199460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714199460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6of system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1 " "Elaborating entity \"cntr_6of\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\"" {  } { { "db/shift_taps_v321.tdf" "cntr1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/shift_taps_v321.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714199501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714199501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_6of.tdf" "cmpr4" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_6of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_D5M_Config system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config " "Elaborating entity \"system_acl_iface_D5M_Subsystem_D5M_Config\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "d5m_config" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" "AV_Config_Auto_Init" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199537 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" "Auto_Init_D5M_ROM" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" "Serial_Bus_Controller" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_D5M_Config.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714199556 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_D5M_Config:d5m_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Video_In system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Video_In\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "video_in" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" "Camera_Decoder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714199590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200070 ""}  } { { "system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714200070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3dr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3dr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3dr1 " "Found entity 1: dcfifo_3dr1" {  } { { "db/dcfifo_3dr1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3dr1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated " "Elaborating entity \"dcfifo_3dr1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3dr1.tdf" "rdptr_g_gray2bin" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_3dr1.tdf" "rdptr_g1p" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_3dr1.tdf" "wrptr_g1p" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_3dr1.tdf" "fifo_ram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_3dr1.tdf" "rs_brp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_3dr1.tdf" "rs_dgwp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe13" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_3dr1.tdf" "ws_dgrp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714200370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714200370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_3dr1.tdf" "rdempty_eq_comp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_3dr1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Video_In_Clipper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Video_In_Clipper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "video_in_clipper" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "system/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200401 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200402 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "system/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200419 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200419 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Video_In_DMA system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Video_In_DMA\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "video_in_dma" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system_acl_iface_D5M_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at system_acl_iface_D5M_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200427 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 system_acl_iface_D5M_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at system_acl_iface_D5M_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200427 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200437 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200438 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "video_in_rgb_resampler" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714200460 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v(167) " "Verilog HDL assignment warning at system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200460 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_D5M_Subsystem_Video_In_Scaler system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"system_acl_iface_D5M_Subsystem_Video_In_Scaler\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "video_in_scaler" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem_Video_In_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200476 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (10)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714200476 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_D5M_Subsystem:d5m_subsystem|system_acl_iface_D5M_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" "rst_controller" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_D5M_Subsystem.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_D5M_Subsystem:d5m_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_JTAG_to_FPGA_Bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"system_acl_iface_JTAG_to_FPGA_Bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "jtag_to_fpga_bridge" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714200534 ""}  } { { "system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714200534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714200539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201371 ""}  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714201371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201481 ""}  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714201481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714201567 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|system_acl_iface_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "b2p" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "p2b" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "transacto" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714201675 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714201675 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|system_acl_iface_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|system_acl_iface_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_Onchip_SRAM system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram " "Elaborating entity \"system_acl_iface_Onchip_SRAM\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "onchip_sram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" "the_altsyncram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714201941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_acl_iface_Onchip_SRAM.hex " "Parameter \"init_file\" = \"system_acl_iface_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 131072 " "Parameter \"maximum_depth\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714201941 ""}  } { { "system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714201941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0c2 " "Found entity 1: altsyncram_k0c2" {  } { { "db/altsyncram_k0c2.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_k0c2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714202039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714202039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0c2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated " "Elaborating entity \"altsyncram_k0c2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714202041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/decode_tma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714203881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714203881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_k0c2.tdf" "decode2" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_k0c2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714203883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sib " "Found entity 1: mux_sib" {  } { { "db/mux_sib.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/mux_sib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714203932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714203932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sib system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated\|mux_sib:mux4 " "Elaborating entity \"mux_sib\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_k0c2:auto_generated\|mux_sib:mux4\"" {  } { { "db/altsyncram_k0c2.tdf" "mux4" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_k0c2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714203933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans system:the_system\|system_acl_iface:acl_iface\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pixel_dma_addr_translation" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_Pushbuttons system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Pushbuttons:pushbuttons " "Elaborating entity \"system_acl_iface_Pushbuttons\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_Pushbuttons:pushbuttons\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pushbuttons" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_SDRAM system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram " "Elaborating entity \"system_acl_iface_SDRAM\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "sdram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_SDRAM_input_efifo_module system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|system_acl_iface_SDRAM_input_efifo_module:the_system_acl_iface_SDRAM_input_efifo_module " "Elaborating entity \"system_acl_iface_SDRAM_input_efifo_module\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|system_acl_iface_SDRAM_input_efifo_module:the_system_acl_iface_SDRAM_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "the_system_acl_iface_SDRAM_input_efifo_module" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem " "Elaborating entity \"system_acl_iface_VGA_Subsystem\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "vga_subsystem" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_alpha_blender" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Char_Buffer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Char_Buffer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_char_buffer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204229 ""}  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714204229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_6dd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "Character_Rom" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "system/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204301 ""}  } { { "system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714204301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_ggo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_controller" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204380 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204380 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204615 ""}  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714204615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714204858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714204858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_PLL system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_PLL\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" "video_pll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" "altera_pll_i" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204900 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713714204924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714204933 ""}  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714204933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" "reset_from_locked" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pixel_dma" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714204944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(237) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(237): truncated value with size 32 to match size of target (16)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204945 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(238) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204945 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(243) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(243): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204945 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(244) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(244): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204945 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(324) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(324): truncated value with size 32 to match size of target (9)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204947 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(338) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v(338): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714204947 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "Image_Buffer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205162 ""}  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714205162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_9bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_9bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_v3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u2a1.tdf" "almost_full_comparer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_u2a1.tdf" "three_comparison" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u2a1.tdf" "rd_ptr_msb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_u2a1.tdf" "usedw_counter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_u2a1.tdf" "wr_ptr" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pixel_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714205646 ""}  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714205646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f3q1 " "Found entity 1: dcfifo_f3q1" {  } { { "db/dcfifo_f3q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_f3q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f3q1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated " "Elaborating entity \"dcfifo_f3q1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb81 " "Found entity 1: altsyncram_bb81" {  } { { "db/altsyncram_bb81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_bb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb81 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram " "Elaborating entity \"altsyncram_bb81\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\"" {  } { { "db/dcfifo_f3q1.tdf" "fifo_ram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_f3q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_k9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_f3q1.tdf" "rs_dgwp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_f3q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe6" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_k9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_l9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_f3q1.tdf" "ws_dgrp" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_f3q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dffpipe_6v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714205799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714205799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe9" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/alt_synch_pipe_l9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714205832 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pixel_scaler" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714205850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714205851 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714205851 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714205852 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206049 ""}  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714206049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so91 " "Found entity 1: scfifo_so91" {  } { { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so91 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated " "Elaborating entity \"scfifo_so91\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fg91 " "Found entity 1: a_dpfifo_fg91" {  } { { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fg91 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo " "Elaborating entity \"a_dpfifo_fg91\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\"" {  } { { "db/scfifo_so91.tdf" "dpfifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l3i1 " "Found entity 1: altsyncram_l3i1" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l3i1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram " "Elaborating entity \"altsyncram_l3i1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\"" {  } { { "db/a_dpfifo_fg91.tdf" "FIFOram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cmpr_8l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fg91.tdf" "almost_full_comparer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_fg91.tdf" "three_comparison" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fg91.tdf" "rd_ptr_msb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_037.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_fg91.tdf" "usedw_counter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/cntr_k2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_fg91.tdf" "wr_ptr" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714206344 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714206345 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_VGA_Subsystem_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "avalon_st_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v" "channel_adapter_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714206361 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714206362 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|system_acl_iface_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk " "Elaborating entity \"system_acl_iface_acl_kernel_clk\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_clk" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_kernel_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll " "Elaborating entity \"system_acl_iface_acl_kernel_clk_kernel_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "kernel_pll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "altera_pll_i" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206403 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206417 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206417 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206417 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713714206419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 24 " "Parameter \"pll_fractional_cout\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 280.000000 MHz " "Parameter \"output_clock_frequency1\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 5 " "Parameter \"m_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 559.999999 MHz " "Parameter \"pll_output_clk_frequency\" = \"559.999999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3355443 " "Parameter \"pll_fractional_division\" = \"3355443\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206429 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714206429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206487 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206506 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206506 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206507 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714206507 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_timer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter " "Elaborating entity \"acl_timer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "counter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_routing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk " "Elaborating entity \"global_routing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "global_routing_kernel_clk" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "ctrl" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_sw_reset" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_lock_avs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0 " "Elaborating entity \"pll_lock_avs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_lock_avs_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0 " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "version_id_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_pll_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom " "Elaborating entity \"system_acl_iface_acl_kernel_clk_pll_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_rom" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "the_altsyncram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pll_rom.hex " "Parameter \"init_file\" = \"pll_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714206641 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714206641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714206680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714206680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206682 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 8 /ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/pll_rom.hex " "Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File \"/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/pll_rom.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1713714206696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_sw_reset_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_lock_avs_0_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714206967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rdata_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "async_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "avalon_st_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface " "Elaborating entity \"system_acl_iface_acl_kernel_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_interface" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_sys_description_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom " "Elaborating entity \"system_acl_iface_acl_kernel_interface_sys_description_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sys_description_rom" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "the_altsyncram" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_description.hex " "Parameter \"init_file\" = \"sys_description.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714207500 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714207500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2em1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2em1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2em1 " "Found entity 1: altsyncram_2em1" {  } { { "db/altsyncram_2em1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_2em1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714207548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714207548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2em1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated " "Elaborating entity \"altsyncram_2em1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207549 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/sys_description.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/sys_description.hex -- setting all initial values to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1713714207556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cra" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "address_span_extender_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sw_reset" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cntrl" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_org_mode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode " "Elaborating entity \"mem_org_mode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mem_org_mode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mem_org_mode.v(30) " "Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/mem_org_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714207695 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mem_org_mode.v(35) " "Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/mem_org_mode.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714207695 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0 " "Elaborating entity \"altera_irq_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_bridge_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "reset_controller_sw" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_ena system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0 " "Elaborating entity \"irq_ena\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_ena_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714207995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_cmd_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714208032 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_rsp_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sw_reset_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "mem_org_mode_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "version_id_0_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rdata_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_cmd_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714208944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714208953 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_rsp_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_acl_kernel_interface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_mapper" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "address_span_extender_kernel" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "clock_cross_kernel_mem1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps " "Elaborating entity \"system_acl_iface_hps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "hps" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_fpga_interfaces system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_acl_iface_hps_fpga_interfaces\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "fpga_interfaces" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io " "Elaborating entity \"system_acl_iface_hps_hps_io\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "hps_io" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io_border system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border " "Elaborating entity \"system_acl_iface_hps_hps_io_border\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714209722 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209722 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209729 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714209730 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209769 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713714209771 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714209772 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713714209781 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209781 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714209847 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714209847 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209853 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209863 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209863 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209863 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713714209863 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714209992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210093 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714210093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714210129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714210129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210414 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1713714210415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210453 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210453 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210453 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210453 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210454 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714210454 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_led system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_led:led " "Elaborating entity \"system_acl_iface_led\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_led:led\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "led" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pipe_stage_host_ctrl" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll " "Elaborating entity \"system_acl_iface_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pll" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "altera_pll_i" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713714210921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714210926 ""}  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|version_id:version_id " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|version_id:version_id\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "version_id" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714210933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714211991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_1" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:d5m_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:d5m_subsystem_video_in_dma_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "d5m_subsystem_video_in_dma_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "onchip_sram_s1_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "sdram_s1_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_axi_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:d5m_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:d5m_subsystem_video_in_dma_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "d5m_subsystem_video_in_dma_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "onchip_sram_s1_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "onchip_sram_s1_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "onchip_sram_s1_agent_rdata_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_003 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_003\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_003" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_003_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_003:router_003\|system_acl_iface_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_003_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_003:router_003\|system_acl_iface_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_004 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_004\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_004:router_004\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_004" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_004_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_004:router_004\|system_acl_iface_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_004_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_004:router_004\|system_acl_iface_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_005 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_005\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_005:router_005\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_005" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_005_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_005:router_005\|system_acl_iface_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_005_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_005:router_005\|system_acl_iface_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_006 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_006\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_006:router_006\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_006" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_006_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_006:router_006\|system_acl_iface_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_006_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_006:router_006\|system_acl_iface_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_007 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_007\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_007:router_007\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_007" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_007_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_007:router_007\|system_acl_iface_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_007_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_007:router_007\|system_acl_iface_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_axi_master_wr_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 5 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714212952 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 5 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713714212980 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714212992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "onchip_sram_s1_burst_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_demux_004 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_demux_004\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux_004:cmd_demux_004\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_demux_004" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_mux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_mux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_mux_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux_001.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_mux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_mux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_mux_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_demux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_demux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_demux_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_demux_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_axi_master_wr_cmd_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213367 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713714213384 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713714213385 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_axi_master_wr_rsp_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213436 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213438 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213438 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_cmd_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213522 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713714213536 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713714213536 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213574 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213574 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713714213574 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "avalon_st_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_acl_iface_mm_interconnect_2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_2" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_s0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_h2f_lw_axi_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_s0_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_s0_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_s0_agent_rdata_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_002:router_002\|system_acl_iface_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_002:router_002\|system_acl_iface_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_s0_burst_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714213999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_acl_iface_mm_interconnect_3\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_3" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "pipe_stage_host_ctrl_m0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "video_in_dma_addr_translation_master_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "adc_adc_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "av_config_avalon_av_config_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "acl_kernel_interface_ctrl_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:version_id_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:version_id_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "version_id_s_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "led_s1_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "pixel_dma_addr_translation_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "pipe_stage_host_ctrl_m0_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "video_in_dma_addr_translation_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "pixel_dma_addr_translation_master_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "adc_adc_slave_agent" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "adc_adc_slave_agent_rsp_fifo" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router:router\|system_acl_iface_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router:router\|system_acl_iface_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_001:router_001\|system_acl_iface_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_001:router_001\|system_acl_iface_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router_002" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_002:router_002\|system_acl_iface_mm_interconnect_3_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_002:router_002\|system_acl_iface_mm_interconnect_3_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_003 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_003:router_003 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_003\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router_003" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_003_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_003:router_003\|system_acl_iface_mm_interconnect_3_router_003_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_003_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_003:router_003\|system_acl_iface_mm_interconnect_3_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_007 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_007:router_007 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_007\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_007:router_007\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router_007" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_007_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_007:router_007\|system_acl_iface_mm_interconnect_3_router_007_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_007_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_007:router_007\|system_acl_iface_mm_interconnect_3_router_007_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_013 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_013:router_013 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_013\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_013:router_013\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "router_013" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_router_013_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_013:router_013\|system_acl_iface_mm_interconnect_3_router_013_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_3_router_013_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_router_013:router_013\|system_acl_iface_mm_interconnect_3_router_013_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" "the_default_decode" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "pipe_stage_host_ctrl_m0_limiter" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_3_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "cmd_demux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_cmd_demux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_cmd_demux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "cmd_demux_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_3_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "cmd_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_cmd_mux_004 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_cmd_mux_004\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_cmd_mux_004:cmd_mux_004\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "cmd_mux_004" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714214977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_rsp_demux_004 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_rsp_demux_004\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_demux_004:rsp_demux_004\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "rsp_demux_004" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 4030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_3_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "rsp_mux" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv" "arb" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3_rsp_mux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_3_rsp_mux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|system_acl_iface_mm_interconnect_3_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "rsp_mux_001" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"system_acl_iface_mm_interconnect_4\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_4" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" "clock_cross_kernel_mem1_m0_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" "address_span_extender_kernel_windowed_slave_translator" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_mm_interconnect_4.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:the_system\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:the_system\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/system.v" "irq_mapper" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_counter_30 async_counter_30:AC30 " "Elaborating entity \"async_counter_30\" for hierarchy \"async_counter_30:AC30\"" {  } { { "top.v" "AC30" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714215326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[63\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[62\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[61\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[60\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[59\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[58\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[57\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[56\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[55\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[54\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[53\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[52\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[51\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[50\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[49\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[48\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[47\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[46\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[45\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[44\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[43\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[42\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[41\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[40\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[39\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[38\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[37\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[36\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[35\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[34\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[33\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[32\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[31\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[30\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[29\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[28\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[27\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[26\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[25\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[24\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[23\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[22\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[21\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[20\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[19\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[18\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[17\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[16\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[15\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[14\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[13\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[12\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[11\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[10\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[9\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[8\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[7\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[6\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[5\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[4\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[3\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[2\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[1\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[31\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[30\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[29\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[28\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[27\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[26\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[25\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[24\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[23\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[22\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[21\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[20\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[19\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[18\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[17\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[16\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[15\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[14\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[13\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[12\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[11\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[10\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[9\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[8\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[7\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[6\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[5\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[4\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[3\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[2\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[1\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222224 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1713714222224 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1713714222397 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[31\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[30\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[29\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[28\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[27\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[26\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[25\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[24\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[23\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[22\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[21\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[20\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[19\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[18\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[17\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[16\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[15\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[14\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[13\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[12\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[11\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[10\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[9\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[8\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[7\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[6\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[5\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[4\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[3\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[2\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[1\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222404 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1713714222404 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1713714222438 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "vga_pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713714222445 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1713714222445 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713714225016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.21.11:43:50 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2024.04.21.11:43:50 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714230519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714233269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714233421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714234692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714234898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714235104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714235335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714235338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714235338 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713714236034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714236407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714236561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714236562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714236700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236872 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714236872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714236872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714237004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714237004 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713714240375 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_lil1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 626 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 173 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_6dd2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 138 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713714240375 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_PLL.v" 27 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 182 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240375 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713714240375 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713714240375 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 37 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 67 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 337 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 367 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 637 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 667 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_l3i1.tdf" 967 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 254 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_bb81.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_bb81.tdf" 69 2 0 } } { "db/dcfifo_f3q1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/dcfifo_f3q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 221 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_v3i1.tdf" 547 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/a_dpfifo_u2a1.tdf" 45 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/scfifo_9bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } } { "system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_VGA_Subsystem.v" 204 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface.v" 586 0 0 } } { "system/synthesis/system.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/system.v" 207 0 0 } } { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 291 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714240405 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_VGA_Subsystem:vga_subsystem|system_acl_iface_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713714240405 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713714240405 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1713714244340 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713714244340 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[0\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[0\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[1\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[1\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[2\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[2\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[3\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[3\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[4\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[4\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[5\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[5\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[6\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[6\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[7\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[7\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[8\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[8\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[9\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[9\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[10\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[10\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[11\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[11\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[12\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[12\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[13\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[13\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[14\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[14\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[15\]~synth " "Converted tri-state buffer \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_SDRAM:sdram\|zs_dq\[15\]~synth\" feeding internal logic into a wire" {  } { { "system/synthesis/submodules/system_acl_iface_SDRAM.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/system_acl_iface_SDRAM.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713714244431 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713714244431 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713714252074 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713714252074 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713714252074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714252167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252167 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714252167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714252235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714252235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714252283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252283 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714252283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714252319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714252319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714252356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713714252356 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713714252356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713714252403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714252403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "68 " "68 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713714254572 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADC_CS_N " "Inserted always-enabled tri-state buffer between \"ADC_CS_N\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 187 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713714254962 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713714254962 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713714254962 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713714254962 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "system/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/system/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713714255122 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_ADC:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713714255122 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[0\]~synth " "Node \"usb1_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[1\]~synth " "Node \"usb1_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[2\]~synth " "Node \"usb1_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[3\]~synth " "Node \"usb1_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[4\]~synth " "Node \"usb1_d\[4\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[5\]~synth " "Node \"usb1_d\[5\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[6\]~synth " "Node \"usb1_d\[6\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[7\]~synth " "Node \"usb1_d\[7\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ADC_CS_N~synth " "Node \"ADC_CS_N~synth\"" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713714261409 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713714261409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top.v" "" { Text "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713714261411 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713714261411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714262328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2001 " "2001 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713714269416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_acl_iface_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714270338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714271139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.map.smsg " "Generated suppressed messages file /ChanduHDD/Research/FPGA/hld/board/DE1-SoC-digit-recognition-with-neural-net-main/hardware/de1soc_sharedonly/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714273201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 3 0 0 " "Adding 34 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713714449499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713714449499 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713714450495 ""}  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713714450495 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_VGA_Subsystem:vga_subsystem\|system_acl_iface_VGA_Subsystem_VGA_PLL:vga_pll\|system_acl_iface_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713714450660 ""}  } { { "altera_pll.v" "" { Text "/ChanduHDD/Research/FPGA/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713714450660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9872 " "Implemented 9872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "95 " "Implemented 95 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8520 " "Implemented 8520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_RAMS" "486 " "Implemented 486 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713714451473 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1713714451473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713714451473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 439 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 439 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1644 " "Peak virtual memory: 1644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713714451631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 11:47:31 2024 " "Processing ended: Sun Apr 21 11:47:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713714451631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713714451631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713714451631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713714451631 ""}
