{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 22:22:38 2017 " "Info: Processing started: Thu Nov 30 22:22:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSM -c FSM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSM EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"FSM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/" 0 { } { { 0 { 0 ""} 0 10942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/" 0 { } { { 0 { 0 ""} 0 10943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/" 0 { } { { 0 { 0 ""} 0 10944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "150.437 ns register register " "Info: Estimated most critical path is register to register delay of 150.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_mod10:inst5\|\\P_COUNT:intern_value\[4\] 1 REG LAB_X36_Y20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y20; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.414 ns) 2.136 ns count_mod10:inst5\|Add6~9 2 COMB LAB_X32_Y31 2 " "Info: 2: + IC(1.722 ns) + CELL(0.414 ns) = 2.136 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] count_mod10:inst5|Add6~9 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.207 ns count_mod10:inst5\|Add6~11 3 COMB LAB_X32_Y31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.207 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~9 count_mod10:inst5|Add6~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.278 ns count_mod10:inst5\|Add6~13 4 COMB LAB_X32_Y31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.278 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~11 count_mod10:inst5|Add6~13 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.349 ns count_mod10:inst5\|Add6~15 5 COMB LAB_X32_Y31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.349 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~13 count_mod10:inst5|Add6~15 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.420 ns count_mod10:inst5\|Add6~17 6 COMB LAB_X32_Y31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.420 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~15 count_mod10:inst5|Add6~17 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.491 ns count_mod10:inst5\|Add6~19 7 COMB LAB_X32_Y31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.491 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~17 count_mod10:inst5|Add6~19 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.562 ns count_mod10:inst5\|Add6~21 8 COMB LAB_X32_Y31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.562 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~19 count_mod10:inst5|Add6~21 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.633 ns count_mod10:inst5\|Add6~23 9 COMB LAB_X32_Y31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.633 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~21 count_mod10:inst5|Add6~23 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.704 ns count_mod10:inst5\|Add6~25 10 COMB LAB_X32_Y31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.704 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~23 count_mod10:inst5|Add6~25 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.775 ns count_mod10:inst5\|Add6~27 11 COMB LAB_X32_Y31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.775 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~25 count_mod10:inst5|Add6~27 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.846 ns count_mod10:inst5\|Add6~29 12 COMB LAB_X32_Y31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.846 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~27 count_mod10:inst5|Add6~29 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.917 ns count_mod10:inst5\|Add6~31 13 COMB LAB_X32_Y31 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.917 ns; Loc. = LAB_X32_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~29 count_mod10:inst5|Add6~31 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.078 ns count_mod10:inst5\|Add6~33 14 COMB LAB_X32_Y30 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 3.078 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|Add6~31 count_mod10:inst5|Add6~33 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.149 ns count_mod10:inst5\|Add6~35 15 COMB LAB_X32_Y30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.149 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~33 count_mod10:inst5|Add6~35 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.220 ns count_mod10:inst5\|Add6~37 16 COMB LAB_X32_Y30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.220 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~35 count_mod10:inst5|Add6~37 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.291 ns count_mod10:inst5\|Add6~39 17 COMB LAB_X32_Y30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.291 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~37 count_mod10:inst5|Add6~39 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.362 ns count_mod10:inst5\|Add6~41 18 COMB LAB_X32_Y30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.362 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~39 count_mod10:inst5|Add6~41 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.433 ns count_mod10:inst5\|Add6~43 19 COMB LAB_X32_Y30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.433 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~41 count_mod10:inst5|Add6~43 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.504 ns count_mod10:inst5\|Add6~45 20 COMB LAB_X32_Y30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.504 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~43 count_mod10:inst5|Add6~45 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.575 ns count_mod10:inst5\|Add6~47 21 COMB LAB_X32_Y30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.575 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~45 count_mod10:inst5|Add6~47 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.646 ns count_mod10:inst5\|Add6~49 22 COMB LAB_X32_Y30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.646 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~47 count_mod10:inst5|Add6~49 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.717 ns count_mod10:inst5\|Add6~51 23 COMB LAB_X32_Y30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.717 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~49 count_mod10:inst5|Add6~51 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.788 ns count_mod10:inst5\|Add6~53 24 COMB LAB_X32_Y30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.788 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~51 count_mod10:inst5|Add6~53 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.859 ns count_mod10:inst5\|Add6~55 25 COMB LAB_X32_Y30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.859 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~53 count_mod10:inst5|Add6~55 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.930 ns count_mod10:inst5\|Add6~57 26 COMB LAB_X32_Y30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.930 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~55 count_mod10:inst5|Add6~57 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.001 ns count_mod10:inst5\|Add6~59 27 COMB LAB_X32_Y30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.001 ns; Loc. = LAB_X32_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~57 count_mod10:inst5|Add6~59 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.072 ns count_mod10:inst5\|Add6~61 28 COMB LAB_X32_Y30 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.072 ns; Loc. = LAB_X32_Y30; Fanout = 1; COMB Node = 'count_mod10:inst5\|Add6~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~59 count_mod10:inst5|Add6~61 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.482 ns count_mod10:inst5\|Add6~62 29 COMB LAB_X32_Y30 157 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 4.482 ns; Loc. = LAB_X32_Y30; Fanout = 157; COMB Node = 'count_mod10:inst5\|Add6~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|Add6~61 count_mod10:inst5|Add6~62 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.393 ns) 5.788 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 30 COMB LAB_X31_Y31 2 " "Info: 30: + IC(0.913 ns) + CELL(0.393 ns) = 5.788 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { count_mod10:inst5|Add6~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.859 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 31 COMB LAB_X31_Y31 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.859 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.930 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 32 COMB LAB_X31_Y31 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.930 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.001 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 33 COMB LAB_X31_Y31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.001 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.072 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 34 COMB LAB_X31_Y31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.072 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.143 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 35 COMB LAB_X31_Y31 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.143 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.214 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 36 COMB LAB_X31_Y31 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.214 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.285 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 37 COMB LAB_X31_Y31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 6.285 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.356 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 38 COMB LAB_X31_Y31 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.356 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.427 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 39 COMB LAB_X31_Y31 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.427 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.498 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 40 COMB LAB_X31_Y31 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 6.498 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.569 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 41 COMB LAB_X31_Y31 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 6.569 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.640 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 42 COMB LAB_X31_Y31 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 6.640 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.711 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27 43 COMB LAB_X31_Y31 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.711 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.782 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29 44 COMB LAB_X31_Y31 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.782 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.853 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31 45 COMB LAB_X31_Y31 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 6.853 ns; Loc. = LAB_X31_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 7.014 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33 46 COMB LAB_X31_Y30 2 " "Info: 46: + IC(0.090 ns) + CELL(0.071 ns) = 7.014 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.085 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35 47 COMB LAB_X31_Y30 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 7.085 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.156 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37 48 COMB LAB_X31_Y30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 7.156 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.227 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39 49 COMB LAB_X31_Y30 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 7.227 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.298 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41 50 COMB LAB_X31_Y30 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 7.298 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.369 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43 51 COMB LAB_X31_Y30 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 7.369 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.440 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45 52 COMB LAB_X31_Y30 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 7.440 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.511 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47 53 COMB LAB_X31_Y30 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 7.511 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.582 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49 54 COMB LAB_X31_Y30 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 7.582 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.653 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51 55 COMB LAB_X31_Y30 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.653 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.724 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53 56 COMB LAB_X31_Y30 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.724 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.795 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55 57 COMB LAB_X31_Y30 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 7.795 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.866 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57 58 COMB LAB_X31_Y30 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 7.866 ns; Loc. = LAB_X31_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.276 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~58 59 COMB LAB_X31_Y30 4 " "Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 8.276 ns; Loc. = LAB_X31_Y30; Fanout = 4; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~58'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.414 ns) 9.836 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~1 60 COMB LAB_X34_Y31 2 " "Info: 60: + IC(1.146 ns) + CELL(0.414 ns) = 9.836 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.907 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~3 61 COMB LAB_X34_Y31 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 9.907 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.978 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~5 62 COMB LAB_X34_Y31 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 9.978 ns; Loc. = LAB_X34_Y31; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.388 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~6 63 COMB LAB_X34_Y31 11 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 10.388 ns; Loc. = LAB_X34_Y31; Fanout = 11; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 11.430 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~1110 64 COMB LAB_X33_Y30 2 " "Info: 64: + IC(0.622 ns) + CELL(0.420 ns) = 11.430 ns; Loc. = LAB_X33_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~1110'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.414 ns) 12.739 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~1 65 COMB LAB_X34_Y31 2 " "Info: 65: + IC(0.895 ns) + CELL(0.414 ns) = 12.739 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1110 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.810 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~3 66 COMB LAB_X34_Y31 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 12.810 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.881 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~5 67 COMB LAB_X34_Y31 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 12.881 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.952 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~7 68 COMB LAB_X34_Y31 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 12.952 ns; Loc. = LAB_X34_Y31; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.362 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~8 69 COMB LAB_X34_Y31 14 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 13.362 ns; Loc. = LAB_X34_Y31; Fanout = 14; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 14.404 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~1117 70 COMB LAB_X35_Y30 2 " "Info: 70: + IC(0.622 ns) + CELL(0.420 ns) = 14.404 ns; Loc. = LAB_X35_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~1117'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 15.406 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~1 71 COMB LAB_X34_Y30 2 " "Info: 71: + IC(0.588 ns) + CELL(0.414 ns) = 15.406 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.477 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~3 72 COMB LAB_X34_Y30 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 15.477 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.548 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~5 73 COMB LAB_X34_Y30 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 15.548 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.619 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~7 74 COMB LAB_X34_Y30 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 15.619 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.690 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~9 75 COMB LAB_X34_Y30 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 15.690 ns; Loc. = LAB_X34_Y30; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.100 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~10 76 COMB LAB_X34_Y30 17 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 16.100 ns; Loc. = LAB_X34_Y30; Fanout = 17; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 16.856 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~1125 77 COMB LAB_X35_Y30 2 " "Info: 77: + IC(0.336 ns) + CELL(0.420 ns) = 16.856 ns; Loc. = LAB_X35_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~1125'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~1125 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 17.858 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~1 78 COMB LAB_X34_Y30 2 " "Info: 78: + IC(0.588 ns) + CELL(0.414 ns) = 17.858 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~1125 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.929 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~3 79 COMB LAB_X34_Y30 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 17.929 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.000 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~5 80 COMB LAB_X34_Y30 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 18.000 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.071 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~7 81 COMB LAB_X34_Y30 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 18.071 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.142 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~9 82 COMB LAB_X34_Y30 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 18.142 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.213 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~11 83 COMB LAB_X34_Y30 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 18.213 ns; Loc. = LAB_X34_Y30; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.623 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~12 84 COMB LAB_X34_Y30 20 " "Info: 84: + IC(0.000 ns) + CELL(0.410 ns) = 18.623 ns; Loc. = LAB_X34_Y30; Fanout = 20; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.420 ns) 19.920 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~1134 85 COMB LAB_X41_Y30 2 " "Info: 85: + IC(0.877 ns) + CELL(0.420 ns) = 19.920 ns; Loc. = LAB_X41_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~1134'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.414 ns) 21.212 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~1 86 COMB LAB_X36_Y30 2 " "Info: 86: + IC(0.878 ns) + CELL(0.414 ns) = 21.212 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.283 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~3 87 COMB LAB_X36_Y30 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 21.283 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.354 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~5 88 COMB LAB_X36_Y30 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 21.354 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.425 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~7 89 COMB LAB_X36_Y30 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 21.425 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.496 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~9 90 COMB LAB_X36_Y30 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 21.496 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.567 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~11 91 COMB LAB_X36_Y30 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 21.567 ns; Loc. = LAB_X36_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.638 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~13 92 COMB LAB_X36_Y30 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 21.638 ns; Loc. = LAB_X36_Y30; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.048 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~14 93 COMB LAB_X36_Y30 23 " "Info: 93: + IC(0.000 ns) + CELL(0.410 ns) = 22.048 ns; Loc. = LAB_X36_Y30; Fanout = 23; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 22.804 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[226\]~2123 94 COMB LAB_X35_Y30 3 " "Info: 94: + IC(0.606 ns) + CELL(0.150 ns) = 22.804 ns; Loc. = LAB_X35_Y30; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[226\]~2123'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[226]~2123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.414 ns) 24.347 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~5 95 COMB LAB_X42_Y30 2 " "Info: 95: + IC(1.129 ns) + CELL(0.414 ns) = 24.347 ns; Loc. = LAB_X42_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[226]~2123 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.418 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~7 96 COMB LAB_X42_Y30 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 24.418 ns; Loc. = LAB_X42_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.489 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~9 97 COMB LAB_X42_Y30 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 24.489 ns; Loc. = LAB_X42_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.560 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~11 98 COMB LAB_X42_Y30 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 24.560 ns; Loc. = LAB_X42_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.631 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~13 99 COMB LAB_X42_Y30 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 24.631 ns; Loc. = LAB_X42_Y30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.702 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~15 100 COMB LAB_X42_Y30 1 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 24.702 ns; Loc. = LAB_X42_Y30; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.112 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~16 101 COMB LAB_X42_Y30 26 " "Info: 101: + IC(0.000 ns) + CELL(0.410 ns) = 25.112 ns; Loc. = LAB_X42_Y30; Fanout = 26; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.271 ns) 26.404 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~1702 102 COMB LAB_X36_Y30 3 " "Info: 102: + IC(1.021 ns) + CELL(0.271 ns) = 26.404 ns; Loc. = LAB_X36_Y30; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~1702'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.414 ns) 28.250 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~9 103 COMB LAB_X42_Y27 2 " "Info: 103: + IC(1.432 ns) + CELL(0.414 ns) = 28.250 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.321 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~11 104 COMB LAB_X42_Y27 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 28.321 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.392 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~13 105 COMB LAB_X42_Y27 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 28.392 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.463 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~15 106 COMB LAB_X42_Y27 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 28.463 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.534 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~17 107 COMB LAB_X42_Y27 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 28.534 ns; Loc. = LAB_X42_Y27; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.944 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~18 108 COMB LAB_X42_Y27 29 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 28.944 ns; Loc. = LAB_X42_Y27; Fanout = 29; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(0.150 ns) 30.782 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[292\]~1162 109 COMB LAB_X20_Y23 2 " "Info: 109: + IC(1.688 ns) + CELL(0.150 ns) = 30.782 ns; Loc. = LAB_X20_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[292\]~1162'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.393 ns) 32.862 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~9 110 COMB LAB_X41_Y27 2 " "Info: 110: + IC(1.687 ns) + CELL(0.393 ns) = 32.862 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.933 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~11 111 COMB LAB_X41_Y27 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 32.933 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.004 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~13 112 COMB LAB_X41_Y27 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 33.004 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.075 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~15 113 COMB LAB_X41_Y27 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 33.075 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.146 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~17 114 COMB LAB_X41_Y27 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 33.146 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.217 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~19 115 COMB LAB_X41_Y27 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 33.217 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.627 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~20 116 COMB LAB_X41_Y27 32 " "Info: 116: + IC(0.000 ns) + CELL(0.410 ns) = 33.627 ns; Loc. = LAB_X41_Y27; Fanout = 32; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~20'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.420 ns) 35.459 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~1180 117 COMB LAB_X37_Y16 2 " "Info: 117: + IC(1.412 ns) + CELL(0.420 ns) = 35.459 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~1180'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1180 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.414 ns) 37.343 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~1 118 COMB LAB_X41_Y24 2 " "Info: 118: + IC(1.470 ns) + CELL(0.414 ns) = 37.343 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1180 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.414 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~3 119 COMB LAB_X41_Y24 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 37.414 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.485 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~5 120 COMB LAB_X41_Y24 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 37.485 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.556 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~7 121 COMB LAB_X41_Y24 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 37.556 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.627 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~9 122 COMB LAB_X41_Y24 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 37.627 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.698 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~11 123 COMB LAB_X41_Y24 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 37.698 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.769 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~13 124 COMB LAB_X41_Y24 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 37.769 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.840 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~15 125 COMB LAB_X41_Y24 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 37.840 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.911 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~17 126 COMB LAB_X41_Y24 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 37.911 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.982 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~19 127 COMB LAB_X41_Y24 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 37.982 ns; Loc. = LAB_X41_Y24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.053 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~21 128 COMB LAB_X41_Y24 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 38.053 ns; Loc. = LAB_X41_Y24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.463 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~22 129 COMB LAB_X41_Y24 35 " "Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 38.463 ns; Loc. = LAB_X41_Y24; Fanout = 35; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~22'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.420 ns) 40.602 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~1194 130 COMB LAB_X23_Y16 2 " "Info: 130: + IC(1.719 ns) + CELL(0.420 ns) = 40.602 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~1194'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1194 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.414 ns) 42.671 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~1 131 COMB LAB_X38_Y20 2 " "Info: 131: + IC(1.655 ns) + CELL(0.414 ns) = 42.671 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1194 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.742 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~3 132 COMB LAB_X38_Y20 2 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 42.742 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.813 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~5 133 COMB LAB_X38_Y20 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 42.813 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.884 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~7 134 COMB LAB_X38_Y20 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 42.884 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.955 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~9 135 COMB LAB_X38_Y20 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 42.955 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.026 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~11 136 COMB LAB_X38_Y20 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 43.026 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.097 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~13 137 COMB LAB_X38_Y20 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 43.097 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.168 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~15 138 COMB LAB_X38_Y20 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 43.168 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.239 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~17 139 COMB LAB_X38_Y20 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 43.239 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.310 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~19 140 COMB LAB_X38_Y20 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 43.310 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.381 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~21 141 COMB LAB_X38_Y20 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 43.381 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.452 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~23 142 COMB LAB_X38_Y20 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 43.452 ns; Loc. = LAB_X38_Y20; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 43.862 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~24 143 COMB LAB_X38_Y20 38 " "Info: 143: + IC(0.000 ns) + CELL(0.410 ns) = 43.862 ns; Loc. = LAB_X38_Y20; Fanout = 38; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~24'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.420 ns) 45.978 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~1209 144 COMB LAB_X25_Y14 2 " "Info: 144: + IC(1.696 ns) + CELL(0.420 ns) = 45.978 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~1209'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1209 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.414 ns) 48.035 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~1 145 COMB LAB_X38_Y16 2 " "Info: 145: + IC(1.643 ns) + CELL(0.414 ns) = 48.035 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1209 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.106 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~3 146 COMB LAB_X38_Y16 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 48.106 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.177 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~5 147 COMB LAB_X38_Y16 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 48.177 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.248 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~7 148 COMB LAB_X38_Y16 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 48.248 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.319 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~9 149 COMB LAB_X38_Y16 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 48.319 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.390 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~11 150 COMB LAB_X38_Y16 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 48.390 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.461 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~13 151 COMB LAB_X38_Y16 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 48.461 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.532 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~15 152 COMB LAB_X38_Y16 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 48.532 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.603 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~17 153 COMB LAB_X38_Y16 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 48.603 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.674 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~19 154 COMB LAB_X38_Y16 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 48.674 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.745 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~21 155 COMB LAB_X38_Y16 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 48.745 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.816 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~23 156 COMB LAB_X38_Y16 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 48.816 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.887 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~25 157 COMB LAB_X38_Y16 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 48.887 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.297 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~26 158 COMB LAB_X38_Y16 41 " "Info: 158: + IC(0.000 ns) + CELL(0.410 ns) = 49.297 ns; Loc. = LAB_X38_Y16; Fanout = 41; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.420 ns) 51.108 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~1223 159 COMB LAB_X25_Y14 2 " "Info: 159: + IC(1.391 ns) + CELL(0.420 ns) = 51.108 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~1223'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1223 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.414 ns) 53.164 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~3 160 COMB LAB_X36_Y16 2 " "Info: 160: + IC(1.642 ns) + CELL(0.414 ns) = 53.164 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1223 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.235 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~5 161 COMB LAB_X36_Y16 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 53.235 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.306 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~7 162 COMB LAB_X36_Y16 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 53.306 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.377 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~9 163 COMB LAB_X36_Y16 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 53.377 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.448 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~11 164 COMB LAB_X36_Y16 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 53.448 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.519 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~13 165 COMB LAB_X36_Y16 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 53.519 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.590 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~15 166 COMB LAB_X36_Y16 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 53.590 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.661 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~17 167 COMB LAB_X36_Y16 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 53.661 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.732 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~19 168 COMB LAB_X36_Y16 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 53.732 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.803 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~21 169 COMB LAB_X36_Y16 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 53.803 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.874 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~23 170 COMB LAB_X36_Y16 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 53.874 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.945 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~25 171 COMB LAB_X36_Y16 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 53.945 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.016 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~27 172 COMB LAB_X36_Y16 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 54.016 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 54.426 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~28 173 COMB LAB_X36_Y16 44 " "Info: 173: + IC(0.000 ns) + CELL(0.410 ns) = 54.426 ns; Loc. = LAB_X36_Y16; Fanout = 44; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~28'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.150 ns) 56.236 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~2130 174 COMB LAB_X25_Y14 3 " "Info: 174: + IC(1.660 ns) + CELL(0.150 ns) = 56.236 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~2130'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.414 ns) 58.282 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~5 175 COMB LAB_X38_Y15 2 " "Info: 175: + IC(1.632 ns) + CELL(0.414 ns) = 58.282 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.353 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~7 176 COMB LAB_X38_Y15 2 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 58.353 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.424 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~9 177 COMB LAB_X38_Y15 2 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 58.424 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.495 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~11 178 COMB LAB_X38_Y15 2 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 58.495 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.566 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~13 179 COMB LAB_X38_Y15 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 58.566 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.637 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~15 180 COMB LAB_X38_Y15 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 58.637 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.708 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~17 181 COMB LAB_X38_Y15 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 58.708 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.779 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~19 182 COMB LAB_X38_Y15 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 58.779 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.850 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~21 183 COMB LAB_X38_Y15 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 58.850 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.921 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~23 184 COMB LAB_X38_Y15 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 58.921 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.992 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~25 185 COMB LAB_X38_Y15 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 58.992 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.063 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~27 186 COMB LAB_X38_Y15 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 59.063 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.134 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~29 187 COMB LAB_X38_Y15 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 59.134 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 59.544 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~30 188 COMB LAB_X38_Y15 47 " "Info: 188: + IC(0.000 ns) + CELL(0.410 ns) = 59.544 ns; Loc. = LAB_X38_Y15; Fanout = 47; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~30'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.271 ns) 61.158 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[494\]~1762 189 COMB LAB_X40_Y20 3 " "Info: 189: + IC(1.343 ns) + CELL(0.271 ns) = 61.158 ns; Loc. = LAB_X40_Y20; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[494\]~1762'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[494]~1762 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.414 ns) 63.503 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~29 190 COMB LAB_X28_Y15 2 " "Info: 190: + IC(1.931 ns) + CELL(0.414 ns) = 63.503 ns; Loc. = LAB_X28_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[494]~1762 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.574 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~31 191 COMB LAB_X28_Y15 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 63.574 ns; Loc. = LAB_X28_Y15; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 63.984 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~32 192 COMB LAB_X28_Y15 50 " "Info: 192: + IC(0.000 ns) + CELL(0.410 ns) = 63.984 ns; Loc. = LAB_X28_Y15; Fanout = 50; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.271 ns) 66.079 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[527\]~1775 193 COMB LAB_X40_Y20 3 " "Info: 193: + IC(1.824 ns) + CELL(0.271 ns) = 66.079 ns; Loc. = LAB_X40_Y20; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[527\]~1775'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[527]~1775 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.414 ns) 68.430 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~31 194 COMB LAB_X27_Y15 2 " "Info: 194: + IC(1.937 ns) + CELL(0.414 ns) = 68.430 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[527]~1775 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.501 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~33 195 COMB LAB_X27_Y15 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 68.501 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 68.911 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~34 196 COMB LAB_X27_Y15 53 " "Info: 196: + IC(0.000 ns) + CELL(0.410 ns) = 68.911 ns; Loc. = LAB_X27_Y15; Fanout = 53; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~34'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.271 ns) 70.706 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~1798 197 COMB LAB_X37_Y16 3 " "Info: 197: + IC(1.524 ns) + CELL(0.271 ns) = 70.706 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~1798'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.414 ns) 72.579 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~15 198 COMB LAB_X24_Y16 2 " "Info: 198: + IC(1.459 ns) + CELL(0.414 ns) = 72.579 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.650 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~17 199 COMB LAB_X24_Y16 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 72.650 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 72.811 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~19 200 COMB LAB_X24_Y15 2 " "Info: 200: + IC(0.090 ns) + CELL(0.071 ns) = 72.811 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.882 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~21 201 COMB LAB_X24_Y15 2 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 72.882 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.953 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~23 202 COMB LAB_X24_Y15 2 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 72.953 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.024 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~25 203 COMB LAB_X24_Y15 2 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 73.024 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.095 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~27 204 COMB LAB_X24_Y15 2 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 73.095 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.166 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~29 205 COMB LAB_X24_Y15 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 73.166 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.237 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~31 206 COMB LAB_X24_Y15 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 73.237 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.308 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~33 207 COMB LAB_X24_Y15 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 73.308 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.379 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~35 208 COMB LAB_X24_Y15 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 73.379 ns; Loc. = LAB_X24_Y15; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 73.789 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~36 209 COMB LAB_X24_Y15 56 " "Info: 209: + IC(0.000 ns) + CELL(0.410 ns) = 73.789 ns; Loc. = LAB_X24_Y15; Fanout = 56; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~36'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.271 ns) 75.585 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~1813 210 COMB LAB_X37_Y16 3 " "Info: 210: + IC(1.525 ns) + CELL(0.271 ns) = 75.585 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~1813'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.414 ns) 77.632 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~17 211 COMB LAB_X23_Y15 2 " "Info: 211: + IC(1.633 ns) + CELL(0.414 ns) = 77.632 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.703 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~19 212 COMB LAB_X23_Y15 2 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 77.703 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 77.864 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~21 213 COMB LAB_X23_Y14 2 " "Info: 213: + IC(0.090 ns) + CELL(0.071 ns) = 77.864 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.935 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~23 214 COMB LAB_X23_Y14 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 77.935 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.006 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~25 215 COMB LAB_X23_Y14 2 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 78.006 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.077 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~27 216 COMB LAB_X23_Y14 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 78.077 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.148 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~29 217 COMB LAB_X23_Y14 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 78.148 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.219 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~31 218 COMB LAB_X23_Y14 2 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 78.219 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.290 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~33 219 COMB LAB_X23_Y14 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 78.290 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.361 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~35 220 COMB LAB_X23_Y14 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 78.361 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.432 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~37 221 COMB LAB_X23_Y14 1 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 78.432 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 78.842 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~38 222 COMB LAB_X23_Y14 59 " "Info: 222: + IC(0.000 ns) + CELL(0.410 ns) = 78.842 ns; Loc. = LAB_X23_Y14; Fanout = 59; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.271 ns) 80.650 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[617\]~1829 223 COMB LAB_X37_Y16 3 " "Info: 223: + IC(1.537 ns) + CELL(0.271 ns) = 80.650 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[617\]~1829'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.414 ns) 82.711 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~19 224 COMB LAB_X20_Y15 2 " "Info: 224: + IC(1.647 ns) + CELL(0.414 ns) = 82.711 ns; Loc. = LAB_X20_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 82.872 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~21 225 COMB LAB_X20_Y14 2 " "Info: 225: + IC(0.090 ns) + CELL(0.071 ns) = 82.872 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.943 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~23 226 COMB LAB_X20_Y14 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 82.943 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.014 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~25 227 COMB LAB_X20_Y14 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 83.014 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.085 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~27 228 COMB LAB_X20_Y14 2 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 83.085 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.156 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~29 229 COMB LAB_X20_Y14 2 " "Info: 229: + IC(0.000 ns) + CELL(0.071 ns) = 83.156 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.227 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~31 230 COMB LAB_X20_Y14 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 83.227 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.298 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~33 231 COMB LAB_X20_Y14 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 83.298 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.369 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~35 232 COMB LAB_X20_Y14 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 83.369 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.440 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~37 233 COMB LAB_X20_Y14 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 83.440 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.511 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~39 234 COMB LAB_X20_Y14 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 83.511 ns; Loc. = LAB_X20_Y14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 83.921 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~40 235 COMB LAB_X20_Y14 62 " "Info: 235: + IC(0.000 ns) + CELL(0.410 ns) = 83.921 ns; Loc. = LAB_X20_Y14; Fanout = 62; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.271 ns) 85.743 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[650\]~1846 236 COMB LAB_X37_Y16 3 " "Info: 236: + IC(1.551 ns) + CELL(0.271 ns) = 85.743 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[650\]~1846'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.414 ns) 87.795 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~21 237 COMB LAB_X21_Y15 2 " "Info: 237: + IC(1.638 ns) + CELL(0.414 ns) = 87.795 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 87.956 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~23 238 COMB LAB_X21_Y14 2 " "Info: 238: + IC(0.090 ns) + CELL(0.071 ns) = 87.956 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.027 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~25 239 COMB LAB_X21_Y14 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 88.027 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.098 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~27 240 COMB LAB_X21_Y14 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 88.098 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.169 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~29 241 COMB LAB_X21_Y14 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 88.169 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.240 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~31 242 COMB LAB_X21_Y14 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 88.240 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.311 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~33 243 COMB LAB_X21_Y14 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 88.311 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.382 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~35 244 COMB LAB_X21_Y14 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 88.382 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.453 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~37 245 COMB LAB_X21_Y14 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 88.453 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.524 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~39 246 COMB LAB_X21_Y14 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 88.524 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.595 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~41 247 COMB LAB_X21_Y14 1 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 88.595 ns; Loc. = LAB_X21_Y14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 89.005 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~42 248 COMB LAB_X21_Y14 65 " "Info: 248: + IC(0.000 ns) + CELL(0.410 ns) = 89.005 ns; Loc. = LAB_X21_Y14; Fanout = 65; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.150 ns) 90.362 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~1386 249 COMB LAB_X22_Y20 2 " "Info: 249: + IC(1.207 ns) + CELL(0.150 ns) = 90.362 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~1386'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.393 ns) 91.657 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~5 250 COMB LAB_X21_Y18 2 " "Info: 250: + IC(0.902 ns) + CELL(0.393 ns) = 91.657 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.728 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~7 251 COMB LAB_X21_Y18 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 91.728 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.799 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~9 252 COMB LAB_X21_Y18 2 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 91.799 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.870 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~11 253 COMB LAB_X21_Y18 2 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 91.870 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.941 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~13 254 COMB LAB_X21_Y18 2 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 91.941 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.012 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~15 255 COMB LAB_X21_Y18 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 92.012 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.083 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~17 256 COMB LAB_X21_Y18 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 92.083 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.154 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~19 257 COMB LAB_X21_Y18 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 92.154 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.225 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~21 258 COMB LAB_X21_Y18 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 92.225 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 92.386 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~23 259 COMB LAB_X21_Y17 2 " "Info: 259: + IC(0.090 ns) + CELL(0.071 ns) = 92.386 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.457 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~25 260 COMB LAB_X21_Y17 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 92.457 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.528 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~27 261 COMB LAB_X21_Y17 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 92.528 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.599 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~29 262 COMB LAB_X21_Y17 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 92.599 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.670 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~31 263 COMB LAB_X21_Y17 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 92.670 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.741 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~33 264 COMB LAB_X21_Y17 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 92.741 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.812 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~35 265 COMB LAB_X21_Y17 2 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 92.812 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.883 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~37 266 COMB LAB_X21_Y17 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 92.883 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.954 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~39 267 COMB LAB_X21_Y17 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 92.954 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.025 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~41 268 COMB LAB_X21_Y17 2 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 93.025 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.096 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~43 269 COMB LAB_X21_Y17 1 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 93.096 ns; Loc. = LAB_X21_Y17; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 93.506 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~44 270 COMB LAB_X21_Y17 68 " "Info: 270: + IC(0.000 ns) + CELL(0.410 ns) = 93.506 ns; Loc. = LAB_X21_Y17; Fanout = 68; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 94.853 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~2138 271 COMB LAB_X22_Y22 3 " "Info: 271: + IC(1.197 ns) + CELL(0.150 ns) = 94.853 ns; Loc. = LAB_X22_Y22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~2138'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.414 ns) 96.156 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~5 272 COMB LAB_X22_Y19 2 " "Info: 272: + IC(0.889 ns) + CELL(0.414 ns) = 96.156 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.227 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~7 273 COMB LAB_X22_Y19 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 96.227 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.298 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~9 274 COMB LAB_X22_Y19 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 96.298 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.369 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~11 275 COMB LAB_X22_Y19 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 96.369 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.440 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~13 276 COMB LAB_X22_Y19 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 96.440 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.511 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~15 277 COMB LAB_X22_Y19 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 96.511 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.582 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~17 278 COMB LAB_X22_Y19 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 96.582 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.653 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~19 279 COMB LAB_X22_Y19 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 96.653 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.724 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~21 280 COMB LAB_X22_Y19 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 96.724 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.795 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~23 281 COMB LAB_X22_Y19 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 96.795 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 96.956 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~25 282 COMB LAB_X22_Y18 2 " "Info: 282: + IC(0.090 ns) + CELL(0.071 ns) = 96.956 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.027 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~27 283 COMB LAB_X22_Y18 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 97.027 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.098 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~29 284 COMB LAB_X22_Y18 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 97.098 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.169 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~31 285 COMB LAB_X22_Y18 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 97.169 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.240 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~33 286 COMB LAB_X22_Y18 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 97.240 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.311 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~35 287 COMB LAB_X22_Y18 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 97.311 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.382 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~37 288 COMB LAB_X22_Y18 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 97.382 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.453 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~39 289 COMB LAB_X22_Y18 2 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 97.453 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.524 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~41 290 COMB LAB_X22_Y18 2 " "Info: 290: + IC(0.000 ns) + CELL(0.071 ns) = 97.524 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.595 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~43 291 COMB LAB_X22_Y18 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 97.595 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.666 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~45 292 COMB LAB_X22_Y18 1 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 97.666 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 98.076 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~46 293 COMB LAB_X22_Y18 71 " "Info: 293: + IC(0.000 ns) + CELL(0.410 ns) = 98.076 ns; Loc. = LAB_X22_Y18; Fanout = 71; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 99.117 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[741\]~1434 294 COMB LAB_X21_Y19 2 " "Info: 294: + IC(0.891 ns) + CELL(0.150 ns) = 99.117 ns; Loc. = LAB_X21_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[741\]~1434'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 100.673 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~11 295 COMB LAB_X23_Y18 2 " "Info: 295: + IC(1.163 ns) + CELL(0.393 ns) = 100.673 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.744 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~13 296 COMB LAB_X23_Y18 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 100.744 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.815 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~15 297 COMB LAB_X23_Y18 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 100.815 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.886 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~17 298 COMB LAB_X23_Y18 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 100.886 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.957 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~19 299 COMB LAB_X23_Y18 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 100.957 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.028 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~21 300 COMB LAB_X23_Y18 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 101.028 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.099 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~23 301 COMB LAB_X23_Y18 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 101.099 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 101.260 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~25 302 COMB LAB_X23_Y17 2 " "Info: 302: + IC(0.090 ns) + CELL(0.071 ns) = 101.260 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.331 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~27 303 COMB LAB_X23_Y17 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 101.331 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.402 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~29 304 COMB LAB_X23_Y17 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 101.402 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.473 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~31 305 COMB LAB_X23_Y17 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 101.473 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.544 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~33 306 COMB LAB_X23_Y17 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 101.544 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.615 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~35 307 COMB LAB_X23_Y17 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 101.615 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.686 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~37 308 COMB LAB_X23_Y17 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 101.686 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.757 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~39 309 COMB LAB_X23_Y17 2 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 101.757 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.828 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~41 310 COMB LAB_X23_Y17 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 101.828 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.899 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~43 311 COMB LAB_X23_Y17 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 101.899 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.970 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~45 312 COMB LAB_X23_Y17 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 101.970 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.041 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~47 313 COMB LAB_X23_Y17 1 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 102.041 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 102.451 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~48 314 COMB LAB_X23_Y17 74 " "Info: 314: + IC(0.000 ns) + CELL(0.410 ns) = 102.451 ns; Loc. = LAB_X23_Y17; Fanout = 74; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.150 ns) 104.069 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[775\]~1459 315 COMB LAB_X21_Y22 2 " "Info: 315: + IC(1.468 ns) + CELL(0.150 ns) = 104.069 ns; Loc. = LAB_X21_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[775\]~1459'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[775]~1459 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.393 ns) 105.636 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~15 316 COMB LAB_X23_Y20 2 " "Info: 316: + IC(1.174 ns) + CELL(0.393 ns) = 105.636 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[775]~1459 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.707 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~17 317 COMB LAB_X23_Y20 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 105.707 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.778 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~19 318 COMB LAB_X23_Y20 2 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 105.778 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.849 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~21 319 COMB LAB_X23_Y20 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 105.849 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.920 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~23 320 COMB LAB_X23_Y20 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 105.920 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.991 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~25 321 COMB LAB_X23_Y20 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 105.991 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 106.152 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~27 322 COMB LAB_X23_Y19 2 " "Info: 322: + IC(0.090 ns) + CELL(0.071 ns) = 106.152 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.223 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~29 323 COMB LAB_X23_Y19 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 106.223 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.294 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~31 324 COMB LAB_X23_Y19 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 106.294 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.365 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~33 325 COMB LAB_X23_Y19 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 106.365 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.436 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~35 326 COMB LAB_X23_Y19 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 106.436 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.507 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~37 327 COMB LAB_X23_Y19 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 106.507 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.578 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~39 328 COMB LAB_X23_Y19 2 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 106.578 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.649 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~41 329 COMB LAB_X23_Y19 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 106.649 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.720 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~43 330 COMB LAB_X23_Y19 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 106.720 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.791 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~45 331 COMB LAB_X23_Y19 2 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 106.791 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.862 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~47 332 COMB LAB_X23_Y19 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 106.862 ns; Loc. = LAB_X23_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.933 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~49 333 COMB LAB_X23_Y19 1 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 106.933 ns; Loc. = LAB_X23_Y19; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 107.343 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~50 334 COMB LAB_X23_Y19 77 " "Info: 334: + IC(0.000 ns) + CELL(0.410 ns) = 107.343 ns; Loc. = LAB_X23_Y19; Fanout = 77; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 108.395 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[801\]~1493 335 COMB LAB_X24_Y17 2 " "Info: 335: + IC(0.632 ns) + CELL(0.420 ns) = 108.395 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[801\]~1493'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.414 ns) 109.988 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~3 336 COMB LAB_X23_Y22 2 " "Info: 336: + IC(1.179 ns) + CELL(0.414 ns) = 109.988 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.059 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~5 337 COMB LAB_X23_Y22 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 110.059 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.130 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~7 338 COMB LAB_X23_Y22 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 110.130 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.201 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~9 339 COMB LAB_X23_Y22 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 110.201 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.272 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~11 340 COMB LAB_X23_Y22 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 110.272 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.343 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~13 341 COMB LAB_X23_Y22 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 110.343 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.414 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~15 342 COMB LAB_X23_Y22 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 110.414 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.485 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~17 343 COMB LAB_X23_Y22 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 110.485 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.556 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~19 344 COMB LAB_X23_Y22 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 110.556 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.627 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~21 345 COMB LAB_X23_Y22 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 110.627 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.698 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~23 346 COMB LAB_X23_Y22 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 110.698 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.769 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~25 347 COMB LAB_X23_Y22 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 110.769 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 110.930 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~27 348 COMB LAB_X23_Y21 2 " "Info: 348: + IC(0.090 ns) + CELL(0.071 ns) = 110.930 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.001 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~29 349 COMB LAB_X23_Y21 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 111.001 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.072 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~31 350 COMB LAB_X23_Y21 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 111.072 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.143 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~33 351 COMB LAB_X23_Y21 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 111.143 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.214 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~35 352 COMB LAB_X23_Y21 2 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 111.214 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.285 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~37 353 COMB LAB_X23_Y21 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 111.285 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.356 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~39 354 COMB LAB_X23_Y21 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 111.356 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.427 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~41 355 COMB LAB_X23_Y21 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 111.427 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.498 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~43 356 COMB LAB_X23_Y21 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 111.498 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.569 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~45 357 COMB LAB_X23_Y21 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 111.569 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.640 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~47 358 COMB LAB_X23_Y21 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 111.640 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.711 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~49 359 COMB LAB_X23_Y21 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 111.711 ns; Loc. = LAB_X23_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.782 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~51 360 COMB LAB_X23_Y21 1 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 111.782 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 112.192 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~52 361 COMB LAB_X23_Y21 80 " "Info: 361: + IC(0.000 ns) + CELL(0.410 ns) = 112.192 ns; Loc. = LAB_X23_Y21; Fanout = 80; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 113.234 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~2142 362 COMB LAB_X23_Y20 3 " "Info: 362: + IC(0.892 ns) + CELL(0.150 ns) = 113.234 ns; Loc. = LAB_X23_Y20; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~2142'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2142 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 114.804 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~5 363 COMB LAB_X25_Y22 2 " "Info: 363: + IC(1.156 ns) + CELL(0.414 ns) = 114.804 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2142 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.875 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~7 364 COMB LAB_X25_Y22 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 114.875 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.946 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~9 365 COMB LAB_X25_Y22 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 114.946 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.017 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~11 366 COMB LAB_X25_Y22 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 115.017 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.088 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~13 367 COMB LAB_X25_Y22 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 115.088 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.159 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~15 368 COMB LAB_X25_Y22 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 115.159 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.230 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~17 369 COMB LAB_X25_Y22 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 115.230 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.301 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~19 370 COMB LAB_X25_Y22 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 115.301 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.372 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~21 371 COMB LAB_X25_Y22 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 115.372 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.443 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~23 372 COMB LAB_X25_Y22 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 115.443 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.514 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~25 373 COMB LAB_X25_Y22 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 115.514 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.585 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~27 374 COMB LAB_X25_Y22 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 115.585 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 115.746 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~29 375 COMB LAB_X25_Y21 2 " "Info: 375: + IC(0.090 ns) + CELL(0.071 ns) = 115.746 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.817 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~31 376 COMB LAB_X25_Y21 2 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 115.817 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.888 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~33 377 COMB LAB_X25_Y21 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 115.888 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.959 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~35 378 COMB LAB_X25_Y21 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 115.959 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.030 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~37 379 COMB LAB_X25_Y21 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 116.030 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.101 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~39 380 COMB LAB_X25_Y21 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 116.101 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.172 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~41 381 COMB LAB_X25_Y21 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 116.172 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.243 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~43 382 COMB LAB_X25_Y21 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 116.243 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.314 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~45 383 COMB LAB_X25_Y21 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 116.314 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.385 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~47 384 COMB LAB_X25_Y21 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 116.385 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.456 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~49 385 COMB LAB_X25_Y21 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 116.456 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.527 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~51 386 COMB LAB_X25_Y21 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 116.527 ns; Loc. = LAB_X25_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.598 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~53 387 COMB LAB_X25_Y21 1 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 116.598 ns; Loc. = LAB_X25_Y21; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 117.008 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~54 388 COMB LAB_X25_Y21 83 " "Info: 388: + IC(0.000 ns) + CELL(0.410 ns) = 117.008 ns; Loc. = LAB_X25_Y21; Fanout = 83; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 118.321 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2143 389 COMB LAB_X23_Y22 3 " "Info: 389: + IC(1.163 ns) + CELL(0.150 ns) = 118.321 ns; Loc. = LAB_X23_Y22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2143'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 119.891 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~5 390 COMB LAB_X25_Y20 2 " "Info: 390: + IC(1.156 ns) + CELL(0.414 ns) = 119.891 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.962 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~7 391 COMB LAB_X25_Y20 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 119.962 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.033 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~9 392 COMB LAB_X25_Y20 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 120.033 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.104 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~11 393 COMB LAB_X25_Y20 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 120.104 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.175 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~13 394 COMB LAB_X25_Y20 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 120.175 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.246 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~15 395 COMB LAB_X25_Y20 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 120.246 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.317 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~17 396 COMB LAB_X25_Y20 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 120.317 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.388 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~19 397 COMB LAB_X25_Y20 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 120.388 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.459 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~21 398 COMB LAB_X25_Y20 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 120.459 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.530 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~23 399 COMB LAB_X25_Y20 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 120.530 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.601 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~25 400 COMB LAB_X25_Y20 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 120.601 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.672 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~27 401 COMB LAB_X25_Y20 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 120.672 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 120.833 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~29 402 COMB LAB_X25_Y19 2 " "Info: 402: + IC(0.090 ns) + CELL(0.071 ns) = 120.833 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.904 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~31 403 COMB LAB_X25_Y19 2 " "Info: 403: + IC(0.000 ns) + CELL(0.071 ns) = 120.904 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.975 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~33 404 COMB LAB_X25_Y19 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 120.975 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.046 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~35 405 COMB LAB_X25_Y19 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 121.046 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.117 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~37 406 COMB LAB_X25_Y19 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 121.117 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.188 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~39 407 COMB LAB_X25_Y19 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 121.188 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.259 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~41 408 COMB LAB_X25_Y19 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 121.259 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.330 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~43 409 COMB LAB_X25_Y19 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 121.330 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.401 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~45 410 COMB LAB_X25_Y19 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 121.401 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.472 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~47 411 COMB LAB_X25_Y19 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 121.472 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.543 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~49 412 COMB LAB_X25_Y19 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 121.543 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.614 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~51 413 COMB LAB_X25_Y19 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 121.614 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.685 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~53 414 COMB LAB_X25_Y19 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 121.685 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.756 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~55 415 COMB LAB_X25_Y19 1 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 121.756 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 122.166 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~56 416 COMB LAB_X25_Y19 86 " "Info: 416: + IC(0.000 ns) + CELL(0.410 ns) = 122.166 ns; Loc. = LAB_X25_Y19; Fanout = 86; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~56'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.420 ns) 123.490 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~1585 417 COMB LAB_X27_Y21 2 " "Info: 417: + IC(0.904 ns) + CELL(0.420 ns) = 123.490 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~1585'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~1585 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 124.777 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~1 418 COMB LAB_X28_Y20 2 " "Info: 418: + IC(0.873 ns) + CELL(0.414 ns) = 124.777 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~1585 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.848 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~3 419 COMB LAB_X28_Y20 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 124.848 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.919 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~5 420 COMB LAB_X28_Y20 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 124.919 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.990 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~7 421 COMB LAB_X28_Y20 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 124.990 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.061 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~9 422 COMB LAB_X28_Y20 2 " "Info: 422: + IC(0.000 ns) + CELL(0.071 ns) = 125.061 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.132 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~11 423 COMB LAB_X28_Y20 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 125.132 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.203 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~13 424 COMB LAB_X28_Y20 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 125.203 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.274 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~15 425 COMB LAB_X28_Y20 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 125.274 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.345 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~17 426 COMB LAB_X28_Y20 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 125.345 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.416 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~19 427 COMB LAB_X28_Y20 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 125.416 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.487 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~21 428 COMB LAB_X28_Y20 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 125.487 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.558 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~23 429 COMB LAB_X28_Y20 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 125.558 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.629 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~25 430 COMB LAB_X28_Y20 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 125.629 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.700 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~27 431 COMB LAB_X28_Y20 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 125.700 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.771 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~29 432 COMB LAB_X28_Y20 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 125.771 ns; Loc. = LAB_X28_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 125.932 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~31 433 COMB LAB_X28_Y19 2 " "Info: 433: + IC(0.090 ns) + CELL(0.071 ns) = 125.932 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.003 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~33 434 COMB LAB_X28_Y19 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 126.003 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.074 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~35 435 COMB LAB_X28_Y19 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 126.074 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.145 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~37 436 COMB LAB_X28_Y19 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 126.145 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.216 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~39 437 COMB LAB_X28_Y19 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 126.216 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.287 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~41 438 COMB LAB_X28_Y19 2 " "Info: 438: + IC(0.000 ns) + CELL(0.071 ns) = 126.287 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.358 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~43 439 COMB LAB_X28_Y19 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 126.358 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.429 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~45 440 COMB LAB_X28_Y19 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 126.429 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.500 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~47 441 COMB LAB_X28_Y19 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 126.500 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.571 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~49 442 COMB LAB_X28_Y19 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 126.571 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.642 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~51 443 COMB LAB_X28_Y19 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 126.642 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.713 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~53 444 COMB LAB_X28_Y19 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 126.713 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.784 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~55 445 COMB LAB_X28_Y19 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 126.784 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.855 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~57 446 COMB LAB_X28_Y19 1 " "Info: 446: + IC(0.000 ns) + CELL(0.071 ns) = 126.855 ns; Loc. = LAB_X28_Y19; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 127.265 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~58 447 COMB LAB_X28_Y19 89 " "Info: 447: + IC(0.000 ns) + CELL(0.410 ns) = 127.265 ns; Loc. = LAB_X28_Y19; Fanout = 89; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~58'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.150 ns) 128.865 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[937\]~1607 448 COMB LAB_X22_Y22 2 " "Info: 448: + IC(1.450 ns) + CELL(0.150 ns) = 128.865 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[937\]~1607'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~1607 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.393 ns) 130.899 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~19 449 COMB LAB_X31_Y21 2 " "Info: 449: + IC(1.641 ns) + CELL(0.393 ns) = 130.899 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~1607 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.970 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~21 450 COMB LAB_X31_Y21 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 130.970 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.041 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~23 451 COMB LAB_X31_Y21 2 " "Info: 451: + IC(0.000 ns) + CELL(0.071 ns) = 131.041 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.112 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~25 452 COMB LAB_X31_Y21 2 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 131.112 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.183 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~27 453 COMB LAB_X31_Y21 2 " "Info: 453: + IC(0.000 ns) + CELL(0.071 ns) = 131.183 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.254 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~29 454 COMB LAB_X31_Y21 2 " "Info: 454: + IC(0.000 ns) + CELL(0.071 ns) = 131.254 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 131.415 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~31 455 COMB LAB_X31_Y20 2 " "Info: 455: + IC(0.090 ns) + CELL(0.071 ns) = 131.415 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.486 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~33 456 COMB LAB_X31_Y20 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 131.486 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.557 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~35 457 COMB LAB_X31_Y20 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 131.557 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.628 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~37 458 COMB LAB_X31_Y20 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 131.628 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.699 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~39 459 COMB LAB_X31_Y20 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 131.699 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.770 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~41 460 COMB LAB_X31_Y20 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 131.770 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.841 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~43 461 COMB LAB_X31_Y20 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 131.841 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.912 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~45 462 COMB LAB_X31_Y20 2 " "Info: 462: + IC(0.000 ns) + CELL(0.071 ns) = 131.912 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.983 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~47 463 COMB LAB_X31_Y20 2 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 131.983 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.054 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~49 464 COMB LAB_X31_Y20 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 132.054 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.125 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~51 465 COMB LAB_X31_Y20 2 " "Info: 465: + IC(0.000 ns) + CELL(0.071 ns) = 132.125 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.196 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~53 466 COMB LAB_X31_Y20 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 132.196 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.267 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~55 467 COMB LAB_X31_Y20 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 132.267 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.338 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~57 468 COMB LAB_X31_Y20 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 132.338 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.409 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~59 469 COMB LAB_X31_Y20 1 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 132.409 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 132.819 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~60 470 COMB LAB_X31_Y20 92 " "Info: 470: + IC(0.000 ns) + CELL(0.410 ns) = 132.819 ns; Loc. = LAB_X31_Y20; Fanout = 92; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~60'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.150 ns) 134.134 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[962\]~2146 471 COMB LAB_X27_Y21 3 " "Info: 471: + IC(1.165 ns) + CELL(0.150 ns) = 134.134 ns; Loc. = LAB_X27_Y21; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[962\]~2146'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~2146 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.414 ns) 135.677 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[3\]~5 472 COMB LAB_X34_Y21 2 " "Info: 472: + IC(1.129 ns) + CELL(0.414 ns) = 135.677 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~2146 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.748 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[4\]~7 473 COMB LAB_X34_Y21 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 135.748 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.819 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~9 474 COMB LAB_X34_Y21 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 135.819 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.890 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~11 475 COMB LAB_X34_Y21 2 " "Info: 475: + IC(0.000 ns) + CELL(0.071 ns) = 135.890 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.961 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~13 476 COMB LAB_X34_Y21 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 135.961 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.032 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~15 477 COMB LAB_X34_Y21 2 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 136.032 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.103 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~17 478 COMB LAB_X34_Y21 2 " "Info: 478: + IC(0.000 ns) + CELL(0.071 ns) = 136.103 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.174 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~19 479 COMB LAB_X34_Y21 2 " "Info: 479: + IC(0.000 ns) + CELL(0.071 ns) = 136.174 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.245 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~21 480 COMB LAB_X34_Y21 2 " "Info: 480: + IC(0.000 ns) + CELL(0.071 ns) = 136.245 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.316 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~23 481 COMB LAB_X34_Y21 2 " "Info: 481: + IC(0.000 ns) + CELL(0.071 ns) = 136.316 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.387 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~25 482 COMB LAB_X34_Y21 2 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 136.387 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.458 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~27 483 COMB LAB_X34_Y21 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 136.458 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.529 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~29 484 COMB LAB_X34_Y21 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 136.529 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.600 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~31 485 COMB LAB_X34_Y21 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 136.600 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 136.761 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~33 486 COMB LAB_X34_Y20 2 " "Info: 486: + IC(0.090 ns) + CELL(0.071 ns) = 136.761 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.832 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~35 487 COMB LAB_X34_Y20 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 136.832 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.903 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~37 488 COMB LAB_X34_Y20 2 " "Info: 488: + IC(0.000 ns) + CELL(0.071 ns) = 136.903 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.974 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~39 489 COMB LAB_X34_Y20 2 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 136.974 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.045 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~41 490 COMB LAB_X34_Y20 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 137.045 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.116 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~43 491 COMB LAB_X34_Y20 2 " "Info: 491: + IC(0.000 ns) + CELL(0.071 ns) = 137.116 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.187 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~45 492 COMB LAB_X34_Y20 2 " "Info: 492: + IC(0.000 ns) + CELL(0.071 ns) = 137.187 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.258 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~47 493 COMB LAB_X34_Y20 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 137.258 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.329 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~49 494 COMB LAB_X34_Y20 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 137.329 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.400 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~51 495 COMB LAB_X34_Y20 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 137.400 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.471 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~53 496 COMB LAB_X34_Y20 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 137.471 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.542 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~55 497 COMB LAB_X34_Y20 2 " "Info: 497: + IC(0.000 ns) + CELL(0.071 ns) = 137.542 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.613 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~57 498 COMB LAB_X34_Y20 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 137.613 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.684 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~59 499 COMB LAB_X34_Y20 2 " "Info: 499: + IC(0.000 ns) + CELL(0.071 ns) = 137.684 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.755 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~61 500 COMB LAB_X34_Y20 1 " "Info: 500: + IC(0.000 ns) + CELL(0.071 ns) = 137.755 ns; Loc. = LAB_X34_Y20; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 138.165 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~62 501 COMB LAB_X34_Y20 64 " "Info: 501: + IC(0.000 ns) + CELL(0.410 ns) = 138.165 ns; Loc. = LAB_X34_Y20; Fanout = 64; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.420 ns) 139.786 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~1652 502 COMB LAB_X42_Y23 2 " "Info: 502: + IC(1.201 ns) + CELL(0.420 ns) = 139.786 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~1652'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1652 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.414 ns) 141.628 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1 503 COMB LAB_X35_Y21 2 " "Info: 503: + IC(1.428 ns) + CELL(0.414 ns) = 141.628 ns; Loc. = LAB_X35_Y21; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1652 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 142.038 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2 504 COMB LAB_X35_Y21 1 " "Info: 504: + IC(0.000 ns) + CELL(0.410 ns) = 142.038 ns; Loc. = LAB_X35_Y21; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.438 ns) 143.667 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1 505 COMB LAB_X33_Y27 2 " "Info: 505: + IC(1.191 ns) + CELL(0.438 ns) = 143.667 ns; Loc. = LAB_X33_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 144.232 ns count_mod10:inst5\|Add2~4 506 COMB LAB_X33_Y27 2 " "Info: 506: + IC(0.127 ns) + CELL(0.438 ns) = 144.232 ns; Loc. = LAB_X33_Y27; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 count_mod10:inst5|Add2~4 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.414 ns) 145.831 ns count_mod10:inst5\|Add2~6 507 COMB LAB_X35_Y23 2 " "Info: 507: + IC(1.185 ns) + CELL(0.414 ns) = 145.831 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~6'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { count_mod10:inst5|Add2~4 count_mod10:inst5|Add2~6 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.902 ns count_mod10:inst5\|Add2~11 508 COMB LAB_X35_Y23 2 " "Info: 508: + IC(0.000 ns) + CELL(0.071 ns) = 145.902 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~6 count_mod10:inst5|Add2~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.973 ns count_mod10:inst5\|Add2~16 509 COMB LAB_X35_Y23 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 145.973 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~11 count_mod10:inst5|Add2~16 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.044 ns count_mod10:inst5\|Add2~102 510 COMB LAB_X35_Y23 2 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 146.044 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~102'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~16 count_mod10:inst5|Add2~102 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.115 ns count_mod10:inst5\|Add2~104 511 COMB LAB_X35_Y23 2 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 146.115 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~104'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~102 count_mod10:inst5|Add2~104 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.186 ns count_mod10:inst5\|Add2~106 512 COMB LAB_X35_Y23 2 " "Info: 512: + IC(0.000 ns) + CELL(0.071 ns) = 146.186 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~106'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~104 count_mod10:inst5|Add2~106 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.257 ns count_mod10:inst5\|Add2~108 513 COMB LAB_X35_Y23 2 " "Info: 513: + IC(0.000 ns) + CELL(0.071 ns) = 146.257 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~108'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~106 count_mod10:inst5|Add2~108 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.328 ns count_mod10:inst5\|Add2~110 514 COMB LAB_X35_Y23 2 " "Info: 514: + IC(0.000 ns) + CELL(0.071 ns) = 146.328 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~110'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~108 count_mod10:inst5|Add2~110 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.399 ns count_mod10:inst5\|Add2~112 515 COMB LAB_X35_Y23 2 " "Info: 515: + IC(0.000 ns) + CELL(0.071 ns) = 146.399 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~112'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~110 count_mod10:inst5|Add2~112 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.470 ns count_mod10:inst5\|Add2~114 516 COMB LAB_X35_Y23 2 " "Info: 516: + IC(0.000 ns) + CELL(0.071 ns) = 146.470 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~114'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~112 count_mod10:inst5|Add2~114 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.541 ns count_mod10:inst5\|Add2~116 517 COMB LAB_X35_Y23 2 " "Info: 517: + IC(0.000 ns) + CELL(0.071 ns) = 146.541 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~116'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~114 count_mod10:inst5|Add2~116 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.612 ns count_mod10:inst5\|Add2~118 518 COMB LAB_X35_Y23 2 " "Info: 518: + IC(0.000 ns) + CELL(0.071 ns) = 146.612 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~118'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~116 count_mod10:inst5|Add2~118 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.683 ns count_mod10:inst5\|Add2~120 519 COMB LAB_X35_Y23 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 146.683 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~120'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~118 count_mod10:inst5|Add2~120 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.754 ns count_mod10:inst5\|Add2~122 520 COMB LAB_X35_Y23 2 " "Info: 520: + IC(0.000 ns) + CELL(0.071 ns) = 146.754 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~122'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~120 count_mod10:inst5|Add2~122 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 146.825 ns count_mod10:inst5\|Add2~124 521 COMB LAB_X35_Y23 2 " "Info: 521: + IC(0.000 ns) + CELL(0.071 ns) = 146.825 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~124'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~122 count_mod10:inst5|Add2~124 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 146.986 ns count_mod10:inst5\|Add2~126 522 COMB LAB_X35_Y22 2 " "Info: 522: + IC(0.090 ns) + CELL(0.071 ns) = 146.986 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~126'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { count_mod10:inst5|Add2~124 count_mod10:inst5|Add2~126 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.057 ns count_mod10:inst5\|Add2~128 523 COMB LAB_X35_Y22 2 " "Info: 523: + IC(0.000 ns) + CELL(0.071 ns) = 147.057 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~128'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~126 count_mod10:inst5|Add2~128 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.128 ns count_mod10:inst5\|Add2~130 524 COMB LAB_X35_Y22 2 " "Info: 524: + IC(0.000 ns) + CELL(0.071 ns) = 147.128 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~130'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~128 count_mod10:inst5|Add2~130 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.199 ns count_mod10:inst5\|Add2~132 525 COMB LAB_X35_Y22 2 " "Info: 525: + IC(0.000 ns) + CELL(0.071 ns) = 147.199 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~132'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~130 count_mod10:inst5|Add2~132 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.270 ns count_mod10:inst5\|Add2~134 526 COMB LAB_X35_Y22 2 " "Info: 526: + IC(0.000 ns) + CELL(0.071 ns) = 147.270 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~134'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~132 count_mod10:inst5|Add2~134 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.341 ns count_mod10:inst5\|Add2~136 527 COMB LAB_X35_Y22 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 147.341 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~136'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~134 count_mod10:inst5|Add2~136 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.412 ns count_mod10:inst5\|Add2~138 528 COMB LAB_X35_Y22 2 " "Info: 528: + IC(0.000 ns) + CELL(0.071 ns) = 147.412 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~138'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~136 count_mod10:inst5|Add2~138 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.483 ns count_mod10:inst5\|Add2~140 529 COMB LAB_X35_Y22 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 147.483 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~140'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~138 count_mod10:inst5|Add2~140 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.554 ns count_mod10:inst5\|Add2~142 530 COMB LAB_X35_Y22 2 " "Info: 530: + IC(0.000 ns) + CELL(0.071 ns) = 147.554 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~142'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~140 count_mod10:inst5|Add2~142 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.625 ns count_mod10:inst5\|Add2~144 531 COMB LAB_X35_Y22 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 147.625 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~144'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~142 count_mod10:inst5|Add2~144 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.696 ns count_mod10:inst5\|Add2~146 532 COMB LAB_X35_Y22 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 147.696 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~146'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~144 count_mod10:inst5|Add2~146 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.767 ns count_mod10:inst5\|Add2~148 533 COMB LAB_X35_Y22 2 " "Info: 533: + IC(0.000 ns) + CELL(0.071 ns) = 147.767 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~148'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~146 count_mod10:inst5|Add2~148 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 148.177 ns count_mod10:inst5\|Add2~149 534 COMB LAB_X35_Y22 1 " "Info: 534: + IC(0.000 ns) + CELL(0.410 ns) = 148.177 ns; Loc. = LAB_X35_Y22; Fanout = 1; COMB Node = 'count_mod10:inst5\|Add2~149'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|Add2~148 count_mod10:inst5|Add2~149 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.419 ns) 149.792 ns count_mod10:inst5\|intern_value~10 535 COMB LAB_X43_Y20 1 " "Info: 535: + IC(1.196 ns) + CELL(0.419 ns) = 149.792 ns; Loc. = LAB_X43_Y20; Fanout = 1; COMB Node = 'count_mod10:inst5\|intern_value~10'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { count_mod10:inst5|Add2~149 count_mod10:inst5|intern_value~10 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 150.353 ns count_mod10:inst5\|intern_value~11 536 COMB LAB_X43_Y20 1 " "Info: 536: + IC(0.290 ns) + CELL(0.271 ns) = 150.353 ns; Loc. = LAB_X43_Y20; Fanout = 1; COMB Node = 'count_mod10:inst5\|intern_value~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { count_mod10:inst5|intern_value~10 count_mod10:inst5|intern_value~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 150.437 ns count_mod10:inst5\|\\P_COUNT:intern_value\[28\] 537 REG LAB_X43_Y20 6 " "Info: 537: + IC(0.000 ns) + CELL(0.084 ns) = 150.437 ns; Loc. = LAB_X43_Y20; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[28\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count_mod10:inst5|intern_value~11 count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "67.839 ns ( 45.09 % ) " "Info: Total cell delay = 67.839 ns ( 45.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "82.598 ns ( 54.91 % ) " "Info: Total interconnect delay = 82.598 ns ( 54.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "150.437 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] count_mod10:inst5|Add6~9 count_mod10:inst5|Add6~11 count_mod10:inst5|Add6~13 count_mod10:inst5|Add6~15 count_mod10:inst5|Add6~17 count_mod10:inst5|Add6~19 count_mod10:inst5|Add6~21 count_mod10:inst5|Add6~23 count_mod10:inst5|Add6~25 count_mod10:inst5|Add6~27 count_mod10:inst5|Add6~29 count_mod10:inst5|Add6~31 count_mod10:inst5|Add6~33 count_mod10:inst5|Add6~35 count_mod10:inst5|Add6~37 count_mod10:inst5|Add6~39 count_mod10:inst5|Add6~41 count_mod10:inst5|Add6~43 count_mod10:inst5|Add6~45 count_mod10:inst5|Add6~47 count_mod10:inst5|Add6~49 count_mod10:inst5|Add6~51 count_mod10:inst5|Add6~53 count_mod10:inst5|Add6~55 count_mod10:inst5|Add6~57 count_mod10:inst5|Add6~59 count_mod10:inst5|Add6~61 count_mod10:inst5|Add6~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1110 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~1125 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[226]~2123 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1180 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1194 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1209 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1223 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[494]~1762 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[527]~1775 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[775]~1459 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2142 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~1585 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~1607 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~2146 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1652 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 count_mod10:inst5|Add2~4 count_mod10:inst5|Add2~6 count_mod10:inst5|Add2~11 count_mod10:inst5|Add2~16 count_mod10:inst5|Add2~102 count_mod10:inst5|Add2~104 count_mod10:inst5|Add2~106 count_mod10:inst5|Add2~108 count_mod10:inst5|Add2~110 count_mod10:inst5|Add2~112 count_mod10:inst5|Add2~114 count_mod10:inst5|Add2~116 count_mod10:inst5|Add2~118 count_mod10:inst5|Add2~120 count_mod10:inst5|Add2~122 count_mod10:inst5|Add2~124 count_mod10:inst5|Add2~126 count_mod10:inst5|Add2~128 count_mod10:inst5|Add2~130 count_mod10:inst5|Add2~132 count_mod10:inst5|Add2~134 count_mod10:inst5|Add2~136 count_mod10:inst5|Add2~138 count_mod10:inst5|Add2~140 count_mod10:inst5|Add2~142 count_mod10:inst5|Add2~144 count_mod10:inst5|Add2~146 count_mod10:inst5|Add2~148 count_mod10:inst5|Add2~149 count_mod10:inst5|intern_value~10 count_mod10:inst5|intern_value~11 count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Info: Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[8\] 0 " "Info: Pin \"current_state\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[7\] 0 " "Info: Pin \"current_state\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[6\] 0 " "Info: Pin \"current_state\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[5\] 0 " "Info: Pin \"current_state\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[4\] 0 " "Info: Pin \"current_state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[3\] 0 " "Info: Pin \"current_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[2\] 0 " "Info: Pin \"current_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[1\] 0 " "Info: Pin \"current_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[0\] 0 " "Info: Pin \"current_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Info: Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 22:23:06 2017 " "Info: Processing ended: Thu Nov 30 22:23:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
