#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021bdf100200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000021bdf1786c0_0 .net "PC", 31 0, v0000021bdf13a280_0;  1 drivers
v0000021bdf177fe0_0 .var "clk", 0 0;
v0000021bdf176e60_0 .net "clkout", 0 0, L_0000021bdf179710;  1 drivers
v0000021bdf178b20_0 .net "cycles_consumed", 31 0, v0000021bdf1779a0_0;  1 drivers
v0000021bdf176d20_0 .var "rst", 0 0;
S_0000021bdf100520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000021bdf100200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000021bdf1159f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000021bdf115a28 .param/l "add" 0 4 5, C4<100000>;
P_0000021bdf115a60 .param/l "addi" 0 4 8, C4<001000>;
P_0000021bdf115a98 .param/l "addu" 0 4 5, C4<100001>;
P_0000021bdf115ad0 .param/l "and_" 0 4 5, C4<100100>;
P_0000021bdf115b08 .param/l "andi" 0 4 8, C4<001100>;
P_0000021bdf115b40 .param/l "beq" 0 4 10, C4<000100>;
P_0000021bdf115b78 .param/l "bne" 0 4 10, C4<000101>;
P_0000021bdf115bb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021bdf115be8 .param/l "j" 0 4 12, C4<000010>;
P_0000021bdf115c20 .param/l "jal" 0 4 12, C4<000011>;
P_0000021bdf115c58 .param/l "jr" 0 4 6, C4<001000>;
P_0000021bdf115c90 .param/l "lw" 0 4 8, C4<100011>;
P_0000021bdf115cc8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021bdf115d00 .param/l "or_" 0 4 5, C4<100101>;
P_0000021bdf115d38 .param/l "ori" 0 4 8, C4<001101>;
P_0000021bdf115d70 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021bdf115da8 .param/l "sll" 0 4 6, C4<000000>;
P_0000021bdf115de0 .param/l "slt" 0 4 5, C4<101010>;
P_0000021bdf115e18 .param/l "slti" 0 4 8, C4<101010>;
P_0000021bdf115e50 .param/l "srl" 0 4 6, C4<000010>;
P_0000021bdf115e88 .param/l "sub" 0 4 5, C4<100010>;
P_0000021bdf115ec0 .param/l "subu" 0 4 5, C4<100011>;
P_0000021bdf115ef8 .param/l "sw" 0 4 8, C4<101011>;
P_0000021bdf115f30 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021bdf115f68 .param/l "xori" 0 4 8, C4<001110>;
L_0000021bdf178c90 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf179940 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf1796a0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf178de0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf1797f0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf179470 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf178fa0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf1794e0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf179710 .functor OR 1, v0000021bdf177fe0_0, v0000021bdf107910_0, C4<0>, C4<0>;
L_0000021bdf179240 .functor OR 1, L_0000021bdf1c3510, L_0000021bdf1c2070, C4<0>, C4<0>;
L_0000021bdf179390 .functor AND 1, L_0000021bdf1c2430, L_0000021bdf1c30b0, C4<1>, C4<1>;
L_0000021bdf1798d0 .functor NOT 1, v0000021bdf176d20_0, C4<0>, C4<0>, C4<0>;
L_0000021bdf179080 .functor OR 1, L_0000021bdf1c2110, L_0000021bdf1c21b0, C4<0>, C4<0>;
L_0000021bdf1795c0 .functor OR 1, L_0000021bdf179080, L_0000021bdf1c2250, C4<0>, C4<0>;
L_0000021bdf178e50 .functor OR 1, L_0000021bdf1c2c50, L_0000021bdf1d5530, C4<0>, C4<0>;
L_0000021bdf1790f0 .functor AND 1, L_0000021bdf1c2b10, L_0000021bdf178e50, C4<1>, C4<1>;
L_0000021bdf179160 .functor OR 1, L_0000021bdf1d52b0, L_0000021bdf1d3cd0, C4<0>, C4<0>;
L_0000021bdf1792b0 .functor AND 1, L_0000021bdf1d5850, L_0000021bdf179160, C4<1>, C4<1>;
L_0000021bdf178f30 .functor NOT 1, L_0000021bdf179710, C4<0>, C4<0>, C4<0>;
v0000021bdf13a320_0 .net "ALUOp", 3 0, v0000021bdf108630_0;  1 drivers
v0000021bdf13b400_0 .net "ALUResult", 31 0, v0000021bdf13bb80_0;  1 drivers
v0000021bdf13a500_0 .net "ALUSrc", 0 0, v0000021bdf108ef0_0;  1 drivers
v0000021bdf1764d0_0 .net "ALUin2", 31 0, L_0000021bdf1d4130;  1 drivers
v0000021bdf175b70_0 .net "MemReadEn", 0 0, v0000021bdf1081d0_0;  1 drivers
v0000021bdf174db0_0 .net "MemWriteEn", 0 0, v0000021bdf107870_0;  1 drivers
v0000021bdf176570_0 .net "MemtoReg", 0 0, v0000021bdf1088b0_0;  1 drivers
v0000021bdf176250_0 .net "PC", 31 0, v0000021bdf13a280_0;  alias, 1 drivers
v0000021bdf1758f0_0 .net "PCPlus1", 31 0, L_0000021bdf1c3470;  1 drivers
v0000021bdf1761b0_0 .net "PCsrc", 0 0, v0000021bdf13b4a0_0;  1 drivers
v0000021bdf1766b0_0 .net "RegDst", 0 0, v0000021bdf107f50_0;  1 drivers
v0000021bdf1762f0_0 .net "RegWriteEn", 0 0, v0000021bdf108090_0;  1 drivers
v0000021bdf176390_0 .net "WriteRegister", 4 0, L_0000021bdf1c1cb0;  1 drivers
v0000021bdf175f30_0 .net *"_ivl_0", 0 0, L_0000021bdf178c90;  1 drivers
L_0000021bdf179ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021bdf174d10_0 .net/2u *"_ivl_10", 4 0, L_0000021bdf179ca0;  1 drivers
L_0000021bdf17a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf176070_0 .net *"_ivl_101", 15 0, L_0000021bdf17a090;  1 drivers
v0000021bdf175c10_0 .net *"_ivl_102", 31 0, L_0000021bdf1c2d90;  1 drivers
L_0000021bdf17a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf175990_0 .net *"_ivl_105", 25 0, L_0000021bdf17a0d8;  1 drivers
L_0000021bdf17a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf175170_0 .net/2u *"_ivl_106", 31 0, L_0000021bdf17a120;  1 drivers
v0000021bdf176a70_0 .net *"_ivl_108", 0 0, L_0000021bdf1c2430;  1 drivers
L_0000021bdf17a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021bdf175210_0 .net/2u *"_ivl_110", 5 0, L_0000021bdf17a168;  1 drivers
v0000021bdf175e90_0 .net *"_ivl_112", 0 0, L_0000021bdf1c30b0;  1 drivers
v0000021bdf175a30_0 .net *"_ivl_115", 0 0, L_0000021bdf179390;  1 drivers
v0000021bdf1757b0_0 .net *"_ivl_116", 47 0, L_0000021bdf1c35b0;  1 drivers
L_0000021bdf17a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf176610_0 .net *"_ivl_119", 15 0, L_0000021bdf17a1b0;  1 drivers
L_0000021bdf179ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021bdf176750_0 .net/2u *"_ivl_12", 5 0, L_0000021bdf179ce8;  1 drivers
v0000021bdf176930_0 .net *"_ivl_120", 47 0, L_0000021bdf1c3ab0;  1 drivers
L_0000021bdf17a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf1769d0_0 .net *"_ivl_123", 15 0, L_0000021bdf17a1f8;  1 drivers
v0000021bdf174ef0_0 .net *"_ivl_125", 0 0, L_0000021bdf1c2750;  1 drivers
v0000021bdf175fd0_0 .net *"_ivl_126", 31 0, L_0000021bdf1c3790;  1 drivers
v0000021bdf174e50_0 .net *"_ivl_128", 47 0, L_0000021bdf1c1f30;  1 drivers
v0000021bdf176430_0 .net *"_ivl_130", 47 0, L_0000021bdf1c3830;  1 drivers
v0000021bdf1750d0_0 .net *"_ivl_132", 47 0, L_0000021bdf1c38d0;  1 drivers
v0000021bdf175cb0_0 .net *"_ivl_134", 47 0, L_0000021bdf1c3970;  1 drivers
v0000021bdf176110_0 .net *"_ivl_14", 0 0, L_0000021bdf1770e0;  1 drivers
v0000021bdf1767f0_0 .net *"_ivl_140", 0 0, L_0000021bdf1798d0;  1 drivers
L_0000021bdf17a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf176890_0 .net/2u *"_ivl_142", 31 0, L_0000021bdf17a288;  1 drivers
L_0000021bdf17a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000021bdf176b10_0 .net/2u *"_ivl_146", 5 0, L_0000021bdf17a360;  1 drivers
v0000021bdf1752b0_0 .net *"_ivl_148", 0 0, L_0000021bdf1c2110;  1 drivers
L_0000021bdf17a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000021bdf175ad0_0 .net/2u *"_ivl_150", 5 0, L_0000021bdf17a3a8;  1 drivers
v0000021bdf175d50_0 .net *"_ivl_152", 0 0, L_0000021bdf1c21b0;  1 drivers
v0000021bdf175030_0 .net *"_ivl_155", 0 0, L_0000021bdf179080;  1 drivers
L_0000021bdf17a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000021bdf175df0_0 .net/2u *"_ivl_156", 5 0, L_0000021bdf17a3f0;  1 drivers
v0000021bdf175850_0 .net *"_ivl_158", 0 0, L_0000021bdf1c2250;  1 drivers
L_0000021bdf179d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000021bdf174c70_0 .net/2u *"_ivl_16", 4 0, L_0000021bdf179d30;  1 drivers
v0000021bdf174f90_0 .net *"_ivl_161", 0 0, L_0000021bdf1795c0;  1 drivers
L_0000021bdf17a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf175350_0 .net/2u *"_ivl_162", 15 0, L_0000021bdf17a438;  1 drivers
v0000021bdf1753f0_0 .net *"_ivl_164", 31 0, L_0000021bdf1c22f0;  1 drivers
v0000021bdf175490_0 .net *"_ivl_167", 0 0, L_0000021bdf1c2570;  1 drivers
v0000021bdf175530_0 .net *"_ivl_168", 15 0, L_0000021bdf1c2610;  1 drivers
v0000021bdf1755d0_0 .net *"_ivl_170", 31 0, L_0000021bdf1c2890;  1 drivers
v0000021bdf175670_0 .net *"_ivl_174", 31 0, L_0000021bdf1c2e30;  1 drivers
L_0000021bdf17a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf175710_0 .net *"_ivl_177", 25 0, L_0000021bdf17a480;  1 drivers
L_0000021bdf17a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d0f0_0 .net/2u *"_ivl_178", 31 0, L_0000021bdf17a4c8;  1 drivers
v0000021bdf13d910_0 .net *"_ivl_180", 0 0, L_0000021bdf1c2b10;  1 drivers
L_0000021bdf17a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d7d0_0 .net/2u *"_ivl_182", 5 0, L_0000021bdf17a510;  1 drivers
v0000021bdf13deb0_0 .net *"_ivl_184", 0 0, L_0000021bdf1c2c50;  1 drivers
L_0000021bdf17a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d870_0 .net/2u *"_ivl_186", 5 0, L_0000021bdf17a558;  1 drivers
v0000021bdf13cdd0_0 .net *"_ivl_188", 0 0, L_0000021bdf1d5530;  1 drivers
v0000021bdf13ca10_0 .net *"_ivl_19", 4 0, L_0000021bdf1772c0;  1 drivers
v0000021bdf13d190_0 .net *"_ivl_191", 0 0, L_0000021bdf178e50;  1 drivers
v0000021bdf13ce70_0 .net *"_ivl_193", 0 0, L_0000021bdf1790f0;  1 drivers
L_0000021bdf17a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021bdf13c330_0 .net/2u *"_ivl_194", 5 0, L_0000021bdf17a5a0;  1 drivers
v0000021bdf13dc30_0 .net *"_ivl_196", 0 0, L_0000021bdf1d3eb0;  1 drivers
L_0000021bdf17a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d230_0 .net/2u *"_ivl_198", 31 0, L_0000021bdf17a5e8;  1 drivers
L_0000021bdf179c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13dd70_0 .net/2u *"_ivl_2", 5 0, L_0000021bdf179c58;  1 drivers
v0000021bdf13cab0_0 .net *"_ivl_20", 4 0, L_0000021bdf177360;  1 drivers
v0000021bdf13dcd0_0 .net *"_ivl_200", 31 0, L_0000021bdf1d5710;  1 drivers
v0000021bdf13d730_0 .net *"_ivl_204", 31 0, L_0000021bdf1d57b0;  1 drivers
L_0000021bdf17a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13cbf0_0 .net *"_ivl_207", 25 0, L_0000021bdf17a630;  1 drivers
L_0000021bdf17a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13da50_0 .net/2u *"_ivl_208", 31 0, L_0000021bdf17a678;  1 drivers
v0000021bdf13daf0_0 .net *"_ivl_210", 0 0, L_0000021bdf1d5850;  1 drivers
L_0000021bdf17a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d9b0_0 .net/2u *"_ivl_212", 5 0, L_0000021bdf17a6c0;  1 drivers
v0000021bdf13c5b0_0 .net *"_ivl_214", 0 0, L_0000021bdf1d52b0;  1 drivers
L_0000021bdf17a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d5f0_0 .net/2u *"_ivl_216", 5 0, L_0000021bdf17a708;  1 drivers
v0000021bdf13df50_0 .net *"_ivl_218", 0 0, L_0000021bdf1d3cd0;  1 drivers
v0000021bdf13d410_0 .net *"_ivl_221", 0 0, L_0000021bdf179160;  1 drivers
v0000021bdf13db90_0 .net *"_ivl_223", 0 0, L_0000021bdf1792b0;  1 drivers
L_0000021bdf17a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021bdf13c650_0 .net/2u *"_ivl_224", 5 0, L_0000021bdf17a750;  1 drivers
v0000021bdf13c970_0 .net *"_ivl_226", 0 0, L_0000021bdf1d44f0;  1 drivers
v0000021bdf13c510_0 .net *"_ivl_228", 31 0, L_0000021bdf1d4310;  1 drivers
v0000021bdf13cfb0_0 .net *"_ivl_24", 0 0, L_0000021bdf1796a0;  1 drivers
L_0000021bdf179d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d2d0_0 .net/2u *"_ivl_26", 4 0, L_0000021bdf179d78;  1 drivers
v0000021bdf13cf10_0 .net *"_ivl_29", 4 0, L_0000021bdf1774a0;  1 drivers
v0000021bdf13c6f0_0 .net *"_ivl_32", 0 0, L_0000021bdf178de0;  1 drivers
L_0000021bdf179dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13de10_0 .net/2u *"_ivl_34", 4 0, L_0000021bdf179dc0;  1 drivers
v0000021bdf13cb50_0 .net *"_ivl_37", 4 0, L_0000021bdf177ae0;  1 drivers
v0000021bdf13c0b0_0 .net *"_ivl_40", 0 0, L_0000021bdf1797f0;  1 drivers
L_0000021bdf179e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13c790_0 .net/2u *"_ivl_42", 15 0, L_0000021bdf179e08;  1 drivers
v0000021bdf13cc90_0 .net *"_ivl_45", 15 0, L_0000021bdf1c3150;  1 drivers
v0000021bdf13c150_0 .net *"_ivl_48", 0 0, L_0000021bdf179470;  1 drivers
v0000021bdf13d4b0_0 .net *"_ivl_5", 5 0, L_0000021bdf177900;  1 drivers
L_0000021bdf179e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13c1f0_0 .net/2u *"_ivl_50", 36 0, L_0000021bdf179e50;  1 drivers
L_0000021bdf179e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d370_0 .net/2u *"_ivl_52", 31 0, L_0000021bdf179e98;  1 drivers
v0000021bdf13c290_0 .net *"_ivl_55", 4 0, L_0000021bdf1c2cf0;  1 drivers
v0000021bdf13cd30_0 .net *"_ivl_56", 36 0, L_0000021bdf1c36f0;  1 drivers
v0000021bdf13c3d0_0 .net *"_ivl_58", 36 0, L_0000021bdf1c26b0;  1 drivers
v0000021bdf13c470_0 .net *"_ivl_62", 0 0, L_0000021bdf178fa0;  1 drivers
L_0000021bdf179ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d550_0 .net/2u *"_ivl_64", 5 0, L_0000021bdf179ee0;  1 drivers
v0000021bdf13d690_0 .net *"_ivl_67", 5 0, L_0000021bdf1c2930;  1 drivers
v0000021bdf13c830_0 .net *"_ivl_70", 0 0, L_0000021bdf1794e0;  1 drivers
L_0000021bdf179f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13c8d0_0 .net/2u *"_ivl_72", 57 0, L_0000021bdf179f28;  1 drivers
L_0000021bdf179f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13d050_0 .net/2u *"_ivl_74", 31 0, L_0000021bdf179f70;  1 drivers
v0000021bdf177680_0 .net *"_ivl_77", 25 0, L_0000021bdf1c31f0;  1 drivers
v0000021bdf176c80_0 .net *"_ivl_78", 57 0, L_0000021bdf1c3010;  1 drivers
v0000021bdf177d60_0 .net *"_ivl_8", 0 0, L_0000021bdf179940;  1 drivers
v0000021bdf177220_0 .net *"_ivl_80", 57 0, L_0000021bdf1c3330;  1 drivers
L_0000021bdf179fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021bdf178260_0 .net/2u *"_ivl_84", 31 0, L_0000021bdf179fb8;  1 drivers
L_0000021bdf17a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021bdf177ea0_0 .net/2u *"_ivl_88", 5 0, L_0000021bdf17a000;  1 drivers
v0000021bdf1789e0_0 .net *"_ivl_90", 0 0, L_0000021bdf1c3510;  1 drivers
L_0000021bdf17a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021bdf177e00_0 .net/2u *"_ivl_92", 5 0, L_0000021bdf17a048;  1 drivers
v0000021bdf178760_0 .net *"_ivl_94", 0 0, L_0000021bdf1c2070;  1 drivers
v0000021bdf178800_0 .net *"_ivl_97", 0 0, L_0000021bdf179240;  1 drivers
v0000021bdf178440_0 .net *"_ivl_98", 47 0, L_0000021bdf1c2f70;  1 drivers
v0000021bdf177b80_0 .net "adderResult", 31 0, L_0000021bdf1c3a10;  1 drivers
v0000021bdf177040_0 .net "address", 31 0, L_0000021bdf1c33d0;  1 drivers
v0000021bdf177720_0 .net "clk", 0 0, L_0000021bdf179710;  alias, 1 drivers
v0000021bdf1779a0_0 .var "cycles_consumed", 31 0;
v0000021bdf178580_0 .net "extImm", 31 0, L_0000021bdf1c29d0;  1 drivers
v0000021bdf176dc0_0 .net "funct", 5 0, L_0000021bdf1c2390;  1 drivers
v0000021bdf176f00_0 .net "hlt", 0 0, v0000021bdf107910_0;  1 drivers
v0000021bdf176fa0_0 .net "imm", 15 0, L_0000021bdf1c2ed0;  1 drivers
v0000021bdf1788a0_0 .net "immediate", 31 0, L_0000021bdf1d4ef0;  1 drivers
v0000021bdf177c20_0 .net "input_clk", 0 0, v0000021bdf177fe0_0;  1 drivers
v0000021bdf178620_0 .net "instruction", 31 0, L_0000021bdf1c2bb0;  1 drivers
v0000021bdf177540_0 .net "memoryReadData", 31 0, v0000021bdf13a6e0_0;  1 drivers
v0000021bdf177180_0 .net "nextPC", 31 0, L_0000021bdf1c3b50;  1 drivers
v0000021bdf178300_0 .net "opcode", 5 0, L_0000021bdf178080;  1 drivers
v0000021bdf177cc0_0 .net "rd", 4 0, L_0000021bdf177a40;  1 drivers
v0000021bdf177400_0 .net "readData1", 31 0, L_0000021bdf1799b0;  1 drivers
v0000021bdf178120_0 .net "readData1_w", 31 0, L_0000021bdf1d58f0;  1 drivers
v0000021bdf1781c0_0 .net "readData2", 31 0, L_0000021bdf179860;  1 drivers
v0000021bdf1775e0_0 .net "rs", 4 0, L_0000021bdf1777c0;  1 drivers
v0000021bdf178940_0 .net "rst", 0 0, v0000021bdf176d20_0;  1 drivers
v0000021bdf177860_0 .net "rt", 4 0, L_0000021bdf1c3650;  1 drivers
v0000021bdf177f40_0 .net "shamt", 31 0, L_0000021bdf1c3290;  1 drivers
v0000021bdf178a80_0 .net "wire_instruction", 31 0, L_0000021bdf1791d0;  1 drivers
v0000021bdf1784e0_0 .net "writeData", 31 0, L_0000021bdf1d5990;  1 drivers
v0000021bdf1783a0_0 .net "zero", 0 0, L_0000021bdf1d5170;  1 drivers
L_0000021bdf177900 .part L_0000021bdf1c2bb0, 26, 6;
L_0000021bdf178080 .functor MUXZ 6, L_0000021bdf177900, L_0000021bdf179c58, L_0000021bdf178c90, C4<>;
L_0000021bdf1770e0 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf179ce8;
L_0000021bdf1772c0 .part L_0000021bdf1c2bb0, 11, 5;
L_0000021bdf177360 .functor MUXZ 5, L_0000021bdf1772c0, L_0000021bdf179d30, L_0000021bdf1770e0, C4<>;
L_0000021bdf177a40 .functor MUXZ 5, L_0000021bdf177360, L_0000021bdf179ca0, L_0000021bdf179940, C4<>;
L_0000021bdf1774a0 .part L_0000021bdf1c2bb0, 21, 5;
L_0000021bdf1777c0 .functor MUXZ 5, L_0000021bdf1774a0, L_0000021bdf179d78, L_0000021bdf1796a0, C4<>;
L_0000021bdf177ae0 .part L_0000021bdf1c2bb0, 16, 5;
L_0000021bdf1c3650 .functor MUXZ 5, L_0000021bdf177ae0, L_0000021bdf179dc0, L_0000021bdf178de0, C4<>;
L_0000021bdf1c3150 .part L_0000021bdf1c2bb0, 0, 16;
L_0000021bdf1c2ed0 .functor MUXZ 16, L_0000021bdf1c3150, L_0000021bdf179e08, L_0000021bdf1797f0, C4<>;
L_0000021bdf1c2cf0 .part L_0000021bdf1c2bb0, 6, 5;
L_0000021bdf1c36f0 .concat [ 5 32 0 0], L_0000021bdf1c2cf0, L_0000021bdf179e98;
L_0000021bdf1c26b0 .functor MUXZ 37, L_0000021bdf1c36f0, L_0000021bdf179e50, L_0000021bdf179470, C4<>;
L_0000021bdf1c3290 .part L_0000021bdf1c26b0, 0, 32;
L_0000021bdf1c2930 .part L_0000021bdf1c2bb0, 0, 6;
L_0000021bdf1c2390 .functor MUXZ 6, L_0000021bdf1c2930, L_0000021bdf179ee0, L_0000021bdf178fa0, C4<>;
L_0000021bdf1c31f0 .part L_0000021bdf1c2bb0, 0, 26;
L_0000021bdf1c3010 .concat [ 26 32 0 0], L_0000021bdf1c31f0, L_0000021bdf179f70;
L_0000021bdf1c3330 .functor MUXZ 58, L_0000021bdf1c3010, L_0000021bdf179f28, L_0000021bdf1794e0, C4<>;
L_0000021bdf1c33d0 .part L_0000021bdf1c3330, 0, 32;
L_0000021bdf1c3470 .arith/sum 32, v0000021bdf13a280_0, L_0000021bdf179fb8;
L_0000021bdf1c3510 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a000;
L_0000021bdf1c2070 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a048;
L_0000021bdf1c2f70 .concat [ 32 16 0 0], L_0000021bdf1c33d0, L_0000021bdf17a090;
L_0000021bdf1c2d90 .concat [ 6 26 0 0], L_0000021bdf178080, L_0000021bdf17a0d8;
L_0000021bdf1c2430 .cmp/eq 32, L_0000021bdf1c2d90, L_0000021bdf17a120;
L_0000021bdf1c30b0 .cmp/eq 6, L_0000021bdf1c2390, L_0000021bdf17a168;
L_0000021bdf1c35b0 .concat [ 32 16 0 0], L_0000021bdf1799b0, L_0000021bdf17a1b0;
L_0000021bdf1c3ab0 .concat [ 32 16 0 0], v0000021bdf13a280_0, L_0000021bdf17a1f8;
L_0000021bdf1c2750 .part L_0000021bdf1c2ed0, 15, 1;
LS_0000021bdf1c3790_0_0 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_4 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_8 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_12 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_16 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_20 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_24 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_0_28 .concat [ 1 1 1 1], L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750, L_0000021bdf1c2750;
LS_0000021bdf1c3790_1_0 .concat [ 4 4 4 4], LS_0000021bdf1c3790_0_0, LS_0000021bdf1c3790_0_4, LS_0000021bdf1c3790_0_8, LS_0000021bdf1c3790_0_12;
LS_0000021bdf1c3790_1_4 .concat [ 4 4 4 4], LS_0000021bdf1c3790_0_16, LS_0000021bdf1c3790_0_20, LS_0000021bdf1c3790_0_24, LS_0000021bdf1c3790_0_28;
L_0000021bdf1c3790 .concat [ 16 16 0 0], LS_0000021bdf1c3790_1_0, LS_0000021bdf1c3790_1_4;
L_0000021bdf1c1f30 .concat [ 16 32 0 0], L_0000021bdf1c2ed0, L_0000021bdf1c3790;
L_0000021bdf1c3830 .arith/sum 48, L_0000021bdf1c3ab0, L_0000021bdf1c1f30;
L_0000021bdf1c38d0 .functor MUXZ 48, L_0000021bdf1c3830, L_0000021bdf1c35b0, L_0000021bdf179390, C4<>;
L_0000021bdf1c3970 .functor MUXZ 48, L_0000021bdf1c38d0, L_0000021bdf1c2f70, L_0000021bdf179240, C4<>;
L_0000021bdf1c3a10 .part L_0000021bdf1c3970, 0, 32;
L_0000021bdf1c3b50 .functor MUXZ 32, L_0000021bdf1c3470, L_0000021bdf1c3a10, v0000021bdf13b4a0_0, C4<>;
L_0000021bdf1c2bb0 .functor MUXZ 32, L_0000021bdf1791d0, L_0000021bdf17a288, L_0000021bdf1798d0, C4<>;
L_0000021bdf1c2110 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a360;
L_0000021bdf1c21b0 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a3a8;
L_0000021bdf1c2250 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a3f0;
L_0000021bdf1c22f0 .concat [ 16 16 0 0], L_0000021bdf1c2ed0, L_0000021bdf17a438;
L_0000021bdf1c2570 .part L_0000021bdf1c2ed0, 15, 1;
LS_0000021bdf1c2610_0_0 .concat [ 1 1 1 1], L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570;
LS_0000021bdf1c2610_0_4 .concat [ 1 1 1 1], L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570;
LS_0000021bdf1c2610_0_8 .concat [ 1 1 1 1], L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570;
LS_0000021bdf1c2610_0_12 .concat [ 1 1 1 1], L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570, L_0000021bdf1c2570;
L_0000021bdf1c2610 .concat [ 4 4 4 4], LS_0000021bdf1c2610_0_0, LS_0000021bdf1c2610_0_4, LS_0000021bdf1c2610_0_8, LS_0000021bdf1c2610_0_12;
L_0000021bdf1c2890 .concat [ 16 16 0 0], L_0000021bdf1c2ed0, L_0000021bdf1c2610;
L_0000021bdf1c29d0 .functor MUXZ 32, L_0000021bdf1c2890, L_0000021bdf1c22f0, L_0000021bdf1795c0, C4<>;
L_0000021bdf1c2e30 .concat [ 6 26 0 0], L_0000021bdf178080, L_0000021bdf17a480;
L_0000021bdf1c2b10 .cmp/eq 32, L_0000021bdf1c2e30, L_0000021bdf17a4c8;
L_0000021bdf1c2c50 .cmp/eq 6, L_0000021bdf1c2390, L_0000021bdf17a510;
L_0000021bdf1d5530 .cmp/eq 6, L_0000021bdf1c2390, L_0000021bdf17a558;
L_0000021bdf1d3eb0 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a5a0;
L_0000021bdf1d5710 .functor MUXZ 32, L_0000021bdf1c29d0, L_0000021bdf17a5e8, L_0000021bdf1d3eb0, C4<>;
L_0000021bdf1d4ef0 .functor MUXZ 32, L_0000021bdf1d5710, L_0000021bdf1c3290, L_0000021bdf1790f0, C4<>;
L_0000021bdf1d57b0 .concat [ 6 26 0 0], L_0000021bdf178080, L_0000021bdf17a630;
L_0000021bdf1d5850 .cmp/eq 32, L_0000021bdf1d57b0, L_0000021bdf17a678;
L_0000021bdf1d52b0 .cmp/eq 6, L_0000021bdf1c2390, L_0000021bdf17a6c0;
L_0000021bdf1d3cd0 .cmp/eq 6, L_0000021bdf1c2390, L_0000021bdf17a708;
L_0000021bdf1d44f0 .cmp/eq 6, L_0000021bdf178080, L_0000021bdf17a750;
L_0000021bdf1d4310 .functor MUXZ 32, L_0000021bdf1799b0, v0000021bdf13a280_0, L_0000021bdf1d44f0, C4<>;
L_0000021bdf1d58f0 .functor MUXZ 32, L_0000021bdf1d4310, L_0000021bdf179860, L_0000021bdf1792b0, C4<>;
S_0000021bdf1006b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021bdf0f7df0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021bdf179630 .functor NOT 1, v0000021bdf108ef0_0, C4<0>, C4<0>, C4<0>;
v0000021bdf107eb0_0 .net *"_ivl_0", 0 0, L_0000021bdf179630;  1 drivers
v0000021bdf108810_0 .net "in1", 31 0, L_0000021bdf179860;  alias, 1 drivers
v0000021bdf108450_0 .net "in2", 31 0, L_0000021bdf1d4ef0;  alias, 1 drivers
v0000021bdf109170_0 .net "out", 31 0, L_0000021bdf1d4130;  alias, 1 drivers
v0000021bdf1089f0_0 .net "s", 0 0, v0000021bdf108ef0_0;  alias, 1 drivers
L_0000021bdf1d4130 .functor MUXZ 32, L_0000021bdf1d4ef0, L_0000021bdf179860, L_0000021bdf179630, C4<>;
S_0000021bdf114f00 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000021bdf170090 .param/l "RType" 0 4 2, C4<000000>;
P_0000021bdf1700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000021bdf170100 .param/l "addi" 0 4 8, C4<001000>;
P_0000021bdf170138 .param/l "addu" 0 4 5, C4<100001>;
P_0000021bdf170170 .param/l "and_" 0 4 5, C4<100100>;
P_0000021bdf1701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000021bdf1701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021bdf170218 .param/l "bne" 0 4 10, C4<000101>;
P_0000021bdf170250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021bdf170288 .param/l "j" 0 4 12, C4<000010>;
P_0000021bdf1702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021bdf1702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021bdf170330 .param/l "lw" 0 4 8, C4<100011>;
P_0000021bdf170368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021bdf1703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000021bdf1703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021bdf170410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021bdf170448 .param/l "sll" 0 4 6, C4<000000>;
P_0000021bdf170480 .param/l "slt" 0 4 5, C4<101010>;
P_0000021bdf1704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000021bdf1704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021bdf170528 .param/l "sub" 0 4 5, C4<100010>;
P_0000021bdf170560 .param/l "subu" 0 4 5, C4<100011>;
P_0000021bdf170598 .param/l "sw" 0 4 8, C4<101011>;
P_0000021bdf1705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021bdf170608 .param/l "xori" 0 4 8, C4<001110>;
v0000021bdf108630_0 .var "ALUOp", 3 0;
v0000021bdf108ef0_0 .var "ALUSrc", 0 0;
v0000021bdf1081d0_0 .var "MemReadEn", 0 0;
v0000021bdf107870_0 .var "MemWriteEn", 0 0;
v0000021bdf1088b0_0 .var "MemtoReg", 0 0;
v0000021bdf107f50_0 .var "RegDst", 0 0;
v0000021bdf108090_0 .var "RegWriteEn", 0 0;
v0000021bdf1083b0_0 .net "funct", 5 0, L_0000021bdf1c2390;  alias, 1 drivers
v0000021bdf107910_0 .var "hlt", 0 0;
v0000021bdf108770_0 .net "opcode", 5 0, L_0000021bdf178080;  alias, 1 drivers
v0000021bdf109210_0 .net "rst", 0 0, v0000021bdf176d20_0;  alias, 1 drivers
E_0000021bdf0f8170 .event anyedge, v0000021bdf109210_0, v0000021bdf108770_0, v0000021bdf1083b0_0;
S_0000021bdf0a6490 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000021bdf0f8230 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000021bdf1791d0 .functor BUFZ 32, L_0000021bdf1c1fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bdf108d10_0 .net "Data_Out", 31 0, L_0000021bdf1791d0;  alias, 1 drivers
v0000021bdf108950 .array "InstMem", 0 1023, 31 0;
v0000021bdf1092b0_0 .net *"_ivl_0", 31 0, L_0000021bdf1c1fd0;  1 drivers
v0000021bdf108bd0_0 .net *"_ivl_3", 9 0, L_0000021bdf1c1d50;  1 drivers
v0000021bdf108b30_0 .net *"_ivl_4", 11 0, L_0000021bdf1c1e90;  1 drivers
L_0000021bdf17a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021bdf108e50_0 .net *"_ivl_7", 1 0, L_0000021bdf17a240;  1 drivers
v0000021bdf109350_0 .net "addr", 31 0, v0000021bdf13a280_0;  alias, 1 drivers
v0000021bdf109490_0 .var/i "i", 31 0;
L_0000021bdf1c1fd0 .array/port v0000021bdf108950, L_0000021bdf1c1e90;
L_0000021bdf1c1d50 .part v0000021bdf13a280_0, 0, 10;
L_0000021bdf1c1e90 .concat [ 10 2 0 0], L_0000021bdf1c1d50, L_0000021bdf17a240;
S_0000021bdf0a6620 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000021bdf1799b0 .functor BUFZ 32, L_0000021bdf1c24d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bdf179860 .functor BUFZ 32, L_0000021bdf1c27f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bdf1077d0_0 .net *"_ivl_0", 31 0, L_0000021bdf1c24d0;  1 drivers
v0000021bdf107af0_0 .net *"_ivl_10", 6 0, L_0000021bdf1c2a70;  1 drivers
L_0000021bdf17a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021bdf0e3aa0_0 .net *"_ivl_13", 1 0, L_0000021bdf17a318;  1 drivers
v0000021bdf0e4ae0_0 .net *"_ivl_2", 6 0, L_0000021bdf1c1df0;  1 drivers
L_0000021bdf17a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021bdf13ad20_0 .net *"_ivl_5", 1 0, L_0000021bdf17a2d0;  1 drivers
v0000021bdf13b860_0 .net *"_ivl_8", 31 0, L_0000021bdf1c27f0;  1 drivers
v0000021bdf13a5a0_0 .net "clk", 0 0, L_0000021bdf179710;  alias, 1 drivers
v0000021bdf13b5e0_0 .var/i "i", 31 0;
v0000021bdf13bea0_0 .net "readData1", 31 0, L_0000021bdf1799b0;  alias, 1 drivers
v0000021bdf13ba40_0 .net "readData2", 31 0, L_0000021bdf179860;  alias, 1 drivers
v0000021bdf13b0e0_0 .net "readRegister1", 4 0, L_0000021bdf1777c0;  alias, 1 drivers
v0000021bdf13bf40_0 .net "readRegister2", 4 0, L_0000021bdf1c3650;  alias, 1 drivers
v0000021bdf13b540 .array "registers", 31 0, 31 0;
v0000021bdf13b680_0 .net "rst", 0 0, v0000021bdf176d20_0;  alias, 1 drivers
v0000021bdf13b720_0 .net "we", 0 0, v0000021bdf108090_0;  alias, 1 drivers
v0000021bdf13af00_0 .net "writeData", 31 0, L_0000021bdf1d5990;  alias, 1 drivers
v0000021bdf13adc0_0 .net "writeRegister", 4 0, L_0000021bdf1c1cb0;  alias, 1 drivers
E_0000021bdf0f8270/0 .event negedge, v0000021bdf109210_0;
E_0000021bdf0f8270/1 .event posedge, v0000021bdf13a5a0_0;
E_0000021bdf0f8270 .event/or E_0000021bdf0f8270/0, E_0000021bdf0f8270/1;
L_0000021bdf1c24d0 .array/port v0000021bdf13b540, L_0000021bdf1c1df0;
L_0000021bdf1c1df0 .concat [ 5 2 0 0], L_0000021bdf1777c0, L_0000021bdf17a2d0;
L_0000021bdf1c27f0 .array/port v0000021bdf13b540, L_0000021bdf1c2a70;
L_0000021bdf1c2a70 .concat [ 5 2 0 0], L_0000021bdf1c3650, L_0000021bdf17a318;
S_0000021bdf0529c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000021bdf0a6620;
 .timescale 0 0;
v0000021bdf107730_0 .var/i "i", 31 0;
S_0000021bdf052b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021bdf0f8330 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000021bdf179320 .functor NOT 1, v0000021bdf107f50_0, C4<0>, C4<0>, C4<0>;
v0000021bdf13a0a0_0 .net *"_ivl_0", 0 0, L_0000021bdf179320;  1 drivers
v0000021bdf13a960_0 .net "in1", 4 0, L_0000021bdf1c3650;  alias, 1 drivers
v0000021bdf13b180_0 .net "in2", 4 0, L_0000021bdf177a40;  alias, 1 drivers
v0000021bdf13b220_0 .net "out", 4 0, L_0000021bdf1c1cb0;  alias, 1 drivers
v0000021bdf13b2c0_0 .net "s", 0 0, v0000021bdf107f50_0;  alias, 1 drivers
L_0000021bdf1c1cb0 .functor MUXZ 5, L_0000021bdf177a40, L_0000021bdf1c3650, L_0000021bdf179320, C4<>;
S_0000021bdf0a4b40 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021bdf0f8370 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021bdf178ec0 .functor NOT 1, v0000021bdf1088b0_0, C4<0>, C4<0>, C4<0>;
v0000021bdf13ae60_0 .net *"_ivl_0", 0 0, L_0000021bdf178ec0;  1 drivers
v0000021bdf13bae0_0 .net "in1", 31 0, v0000021bdf13bb80_0;  alias, 1 drivers
v0000021bdf13a640_0 .net "in2", 31 0, v0000021bdf13a6e0_0;  alias, 1 drivers
v0000021bdf13bcc0_0 .net "out", 31 0, L_0000021bdf1d5990;  alias, 1 drivers
v0000021bdf13b7c0_0 .net "s", 0 0, v0000021bdf1088b0_0;  alias, 1 drivers
L_0000021bdf1d5990 .functor MUXZ 32, v0000021bdf13a6e0_0, v0000021bdf13bb80_0, L_0000021bdf178ec0, C4<>;
S_0000021bdf0a4cd0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021bdf08ddc0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000021bdf08ddf8 .param/l "AND" 0 9 12, C4<0010>;
P_0000021bdf08de30 .param/l "NOR" 0 9 12, C4<0101>;
P_0000021bdf08de68 .param/l "OR" 0 9 12, C4<0011>;
P_0000021bdf08dea0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000021bdf08ded8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000021bdf08df10 .param/l "SLT" 0 9 12, C4<0110>;
P_0000021bdf08df48 .param/l "SRL" 0 9 12, C4<1001>;
P_0000021bdf08df80 .param/l "SUB" 0 9 12, C4<0001>;
P_0000021bdf08dfb8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000021bdf08dff0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000021bdf08e028 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000021bdf17a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bdf13b900_0 .net/2u *"_ivl_0", 31 0, L_0000021bdf17a798;  1 drivers
v0000021bdf13aa00_0 .net "opSel", 3 0, v0000021bdf108630_0;  alias, 1 drivers
v0000021bdf13a8c0_0 .net "operand1", 31 0, L_0000021bdf1d58f0;  alias, 1 drivers
v0000021bdf13b9a0_0 .net "operand2", 31 0, L_0000021bdf1d4130;  alias, 1 drivers
v0000021bdf13bb80_0 .var "result", 31 0;
v0000021bdf13ac80_0 .net "zero", 0 0, L_0000021bdf1d5170;  alias, 1 drivers
E_0000021bdf0f83b0 .event anyedge, v0000021bdf108630_0, v0000021bdf13a8c0_0, v0000021bdf109170_0;
L_0000021bdf1d5170 .cmp/eq 32, v0000021bdf13bb80_0, L_0000021bdf17a798;
S_0000021bdf08e070 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000021bdf170650 .param/l "RType" 0 4 2, C4<000000>;
P_0000021bdf170688 .param/l "add" 0 4 5, C4<100000>;
P_0000021bdf1706c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021bdf1706f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000021bdf170730 .param/l "and_" 0 4 5, C4<100100>;
P_0000021bdf170768 .param/l "andi" 0 4 8, C4<001100>;
P_0000021bdf1707a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021bdf1707d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000021bdf170810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021bdf170848 .param/l "j" 0 4 12, C4<000010>;
P_0000021bdf170880 .param/l "jal" 0 4 12, C4<000011>;
P_0000021bdf1708b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021bdf1708f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000021bdf170928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021bdf170960 .param/l "or_" 0 4 5, C4<100101>;
P_0000021bdf170998 .param/l "ori" 0 4 8, C4<001101>;
P_0000021bdf1709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021bdf170a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000021bdf170a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000021bdf170a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000021bdf170ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021bdf170ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000021bdf170b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000021bdf170b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000021bdf170b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021bdf170bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000021bdf13b4a0_0 .var "PCsrc", 0 0;
v0000021bdf13a1e0_0 .net "funct", 5 0, L_0000021bdf1c2390;  alias, 1 drivers
v0000021bdf13aaa0_0 .net "opcode", 5 0, L_0000021bdf178080;  alias, 1 drivers
v0000021bdf13bc20_0 .net "operand1", 31 0, L_0000021bdf1799b0;  alias, 1 drivers
v0000021bdf13a780_0 .net "operand2", 31 0, L_0000021bdf1d4130;  alias, 1 drivers
v0000021bdf13afa0_0 .net "rst", 0 0, v0000021bdf176d20_0;  alias, 1 drivers
E_0000021bdf0f95b0/0 .event anyedge, v0000021bdf109210_0, v0000021bdf108770_0, v0000021bdf13bea0_0, v0000021bdf109170_0;
E_0000021bdf0f95b0/1 .event anyedge, v0000021bdf1083b0_0;
E_0000021bdf0f95b0 .event/or E_0000021bdf0f95b0/0, E_0000021bdf0f95b0/1;
S_0000021bdf0d4980 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000021bdf13abe0 .array "DataMem", 0 1023, 31 0;
v0000021bdf13bd60_0 .net "address", 31 0, v0000021bdf13bb80_0;  alias, 1 drivers
v0000021bdf13a820_0 .net "clock", 0 0, L_0000021bdf178f30;  1 drivers
v0000021bdf13a3c0_0 .net "data", 31 0, L_0000021bdf179860;  alias, 1 drivers
v0000021bdf13be00_0 .var/i "i", 31 0;
v0000021bdf13a6e0_0 .var "q", 31 0;
v0000021bdf13a140_0 .net "rden", 0 0, v0000021bdf1081d0_0;  alias, 1 drivers
v0000021bdf13ab40_0 .net "wren", 0 0, v0000021bdf107870_0;  alias, 1 drivers
E_0000021bdf0fa170 .event posedge, v0000021bdf13a820_0;
S_0000021bdf0d4b10 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000021bdf100520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000021bdf0f83f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000021bdf13a460_0 .net "PCin", 31 0, L_0000021bdf1c3b50;  alias, 1 drivers
v0000021bdf13a280_0 .var "PCout", 31 0;
v0000021bdf13b040_0 .net "clk", 0 0, L_0000021bdf179710;  alias, 1 drivers
v0000021bdf13b360_0 .net "rst", 0 0, v0000021bdf176d20_0;  alias, 1 drivers
    .scope S_0000021bdf08e070;
T_0 ;
    %wait E_0000021bdf0f95b0;
    %load/vec4 v0000021bdf13afa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bdf13b4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021bdf13aaa0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000021bdf13bc20_0;
    %load/vec4 v0000021bdf13a780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000021bdf13aaa0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000021bdf13bc20_0;
    %load/vec4 v0000021bdf13a780_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000021bdf13aaa0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000021bdf13aaa0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000021bdf13aaa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000021bdf13a1e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000021bdf13b4a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021bdf0d4b10;
T_1 ;
    %wait E_0000021bdf0f8270;
    %load/vec4 v0000021bdf13b360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021bdf13a280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021bdf13a460_0;
    %assign/vec4 v0000021bdf13a280_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021bdf0a6490;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bdf109490_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000021bdf109490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bdf109490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %load/vec4 v0000021bdf109490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bdf109490_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf108950, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000021bdf114f00;
T_3 ;
    %wait E_0000021bdf0f8170;
    %load/vec4 v0000021bdf109210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000021bdf107910_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bdf107870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bdf1088b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bdf1081d0_0, 0;
    %assign/vec4 v0000021bdf107f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000021bdf107910_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000021bdf108630_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000021bdf108ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021bdf108090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021bdf107870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021bdf1088b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021bdf1081d0_0, 0, 1;
    %store/vec4 v0000021bdf107f50_0, 0, 1;
    %load/vec4 v0000021bdf108770_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf107910_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf107f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %load/vec4 v0000021bdf1083b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf107f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bdf107f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf1081d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf1088b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf107870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bdf108ef0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bdf108630_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021bdf0a6620;
T_4 ;
    %wait E_0000021bdf0f8270;
    %fork t_1, S_0000021bdf0529c0;
    %jmp t_0;
    .scope S_0000021bdf0529c0;
t_1 ;
    %load/vec4 v0000021bdf13b680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bdf107730_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021bdf107730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bdf107730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13b540, 0, 4;
    %load/vec4 v0000021bdf107730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bdf107730_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021bdf13b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021bdf13af00_0;
    %load/vec4 v0000021bdf13adc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13b540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13b540, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021bdf0a6620;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021bdf0a6620;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bdf13b5e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021bdf13b5e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000021bdf13b5e0_0;
    %ix/getv/s 4, v0000021bdf13b5e0_0;
    %load/vec4a v0000021bdf13b540, 4;
    %ix/getv/s 4, v0000021bdf13b5e0_0;
    %load/vec4a v0000021bdf13b540, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021bdf13b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bdf13b5e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021bdf0a4cd0;
T_6 ;
    %wait E_0000021bdf0f83b0;
    %load/vec4 v0000021bdf13aa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %add;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %sub;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %and;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %or;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %xor;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %or;
    %inv;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %load/vec4 v0000021bdf13b9a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021bdf13b9a0_0;
    %load/vec4 v0000021bdf13a8c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %ix/getv 4, v0000021bdf13b9a0_0;
    %shiftl 4;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021bdf13a8c0_0;
    %ix/getv 4, v0000021bdf13b9a0_0;
    %shiftr 4;
    %assign/vec4 v0000021bdf13bb80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021bdf0d4980;
T_7 ;
    %wait E_0000021bdf0fa170;
    %load/vec4 v0000021bdf13a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021bdf13bd60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021bdf13abe0, 4;
    %assign/vec4 v0000021bdf13a6e0_0, 0;
T_7.0 ;
    %load/vec4 v0000021bdf13ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021bdf13a3c0_0;
    %ix/getv 3, v0000021bdf13bd60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021bdf0d4980;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bdf13be00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000021bdf13be00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bdf13be00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %load/vec4 v0000021bdf13be00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bdf13be00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bdf13abe0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021bdf0d4980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bdf13be00_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021bdf13be00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021bdf13be00_0;
    %load/vec4a v0000021bdf13abe0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000021bdf13be00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021bdf13be00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bdf13be00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021bdf100520;
T_10 ;
    %wait E_0000021bdf0f8270;
    %load/vec4 v0000021bdf178940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021bdf1779a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021bdf1779a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021bdf1779a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021bdf100200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bdf177fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bdf176d20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021bdf100200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000021bdf177fe0_0;
    %inv;
    %assign/vec4 v0000021bdf177fe0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021bdf100200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bdf176d20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bdf176d20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000021bdf178b20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
