#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 23 18:28:42 2025
# Process ID: 19232
# Current directory: D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2/Q2.runs/synth_1
# Command line: vivado.exe -log DSP48A1_S.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DSP48A1_S.tcl
# Log file: D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2/Q2.runs/synth_1/DSP48A1_S.vds
# Journal file: D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2/Q2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DSP48A1_S.tcl -notrace
Command: synth_design -top DSP48A1_S -part xc7a200tffg1156-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 355.922 ; gain = 99.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DSP48A1_S' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:75]
	Parameter OPERATION bound to: ADD - type: string 
INFO: [Synth 8-6157] synthesizing module 'D_FF' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2_D_FF.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (1#1) [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2_D_FF.v:1]
INFO: [Synth 8-6157] synthesizing module 'registered_input_Adder' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:1]
	Parameter WIDTH_IN1 bound to: 18 - type: integer 
	Parameter WIDTH_IN2 bound to: 18 - type: integer 
	Parameter WIDTH_OUT bound to: 18 - type: integer 
	Parameter OPERATION bound to: ADD - type: string 
INFO: [Synth 8-6155] done synthesizing module 'registered_input_Adder' (2#1) [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:1]
INFO: [Synth 8-6157] synthesizing module 'registered_input_MUL' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:40]
	Parameter WIDTH_IN1 bound to: 18 - type: integer 
	Parameter WIDTH_IN2 bound to: 18 - type: integer 
	Parameter WIDTH_OUT bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registered_input_MUL' (3#1) [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:40]
WARNING: [Synth 8-689] width (48) of port connection 'out' does not match port width (36) of module 'registered_input_MUL' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:94]
INFO: [Synth 8-6157] synthesizing module 'registered_input_Adder__parameterized0' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:1]
	Parameter WIDTH_IN1 bound to: 36 - type: integer 
	Parameter WIDTH_IN2 bound to: 48 - type: integer 
	Parameter WIDTH_OUT bound to: 48 - type: integer 
	Parameter OPERATION bound to: ADD - type: string 
INFO: [Synth 8-6155] done synthesizing module 'registered_input_Adder__parameterized0' (3#1) [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:1]
WARNING: [Synth 8-689] width (48) of port connection 'in1' does not match port width (36) of module 'registered_input_Adder__parameterized0' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:95]
INFO: [Synth 8-6155] done synthesizing module 'DSP48A1_S' (4#1) [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 410.484 ; gain = 153.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 410.484 ; gain = 153.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 410.484 ; gain = 153.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Constraints_basys3.xdc]
Finished Parsing XDC File [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Constraints_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DSP48A1_S_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DSP48A1_S_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 825.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 825.176 ; gain = 568.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 825.176 ; gain = 568.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 825.176 ; gain = 568.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 825.176 ; gain = 568.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 6     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DSP48A1_S 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module registered_input_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
Module registered_input_MUL 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module registered_input_Adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'MUL/in2_reg_reg[17:0]' into 'MUL/in2_reg_reg[17:0]' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:59]
INFO: [Synth 8-4471] merging register 'MUL/in1_reg_reg[17:0]' into 'MUL/in1_reg_reg[17:0]' [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:58]
WARNING: [Synth 8-6014] Unused sequential element MUL/in2_reg_reg was removed.  [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:59]
WARNING: [Synth 8-6014] Unused sequential element MUL/in1_reg_reg was removed.  [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2.v:58]
DSP Report: Generating DSP ADDER_2/in1_reg_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register A_FF/Q_reg is absorbed into DSP ADDER_2/in1_reg_reg.
DSP Report: register MUL/in2_reg_reg is absorbed into DSP ADDER_2/in1_reg_reg.
DSP Report: register MUL/in1_reg_reg is absorbed into DSP ADDER_2/in1_reg_reg.
DSP Report: register ADDER_2/in1_reg_reg is absorbed into DSP ADDER_2/in1_reg_reg.
DSP Report: operator MUL/out0 is absorbed into DSP ADDER_2/in1_reg_reg.
DSP Report: operator MUL/out0 is absorbed into DSP ADDER_2/in1_reg_reg.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[16]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[15]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[14]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[13]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[12]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[11]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[10]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[9]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[8]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[7]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[6]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[5]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[4]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[3]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[2]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[1]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (A_FF/Q_reg[0]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[16]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[15]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[14]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[13]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[12]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[11]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[10]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[9]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[8]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[7]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[6]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[5]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[4]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[3]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[2]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[1]) is unused and will be removed from module DSP48A1_S.
WARNING: [Synth 8-3332] Sequential element (MUL/in2_reg_reg[0]) is unused and will be removed from module DSP48A1_S.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 825.176 ; gain = 568.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSP48A1_S   | (C+A2*B'')' | 18     | 17     | 35     | -      | 36     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 848.746 ; gain = 591.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 849.047 ; gain = 592.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2_D_FF.v:11]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    17|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    54|
|6     |FDRE      |   134|
|7     |IBUF      |   104|
|8     |OBUF      |    48|
+------+----------+------+

Report Instance Areas: 
+------+----------+---------------------------------------+------+
|      |Instance  |Module                                 |Cells |
+------+----------+---------------------------------------+------+
|1     |top       |                                       |   360|
|2     |  ADDER_1 |registered_input_Adder                 |    59|
|3     |  ADDER_2 |registered_input_Adder__parameterized0 |    98|
|4     |  A_FF    |D_FF                                   |     1|
|5     |  MUL     |registered_input_MUL                   |     1|
+------+----------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 858.934 ; gain = 187.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 858.934 ; gain = 602.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 858.934 ; gain = 614.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Mina/Digtal Design Diploma/Session_4/Assignment_4/Q2/Q2/Q2.runs/synth_1/DSP48A1_S.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DSP48A1_S_utilization_synth.rpt -pb DSP48A1_S_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 858.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 18:29:58 2025...
