/*
 * Copyright (c) 2021, LWPU Corporation. All Rights Reserved.
 *
 * LWPU Corporation and its licensors retain all intellectual property and
 * proprietary rights in and to this software and related documentation.  Any
 * use, reproduction, disclosure or distribution of this software and related
 * documentation without an express license agreement from LWPU Corporation
 * is strictly prohibited.
 */

/* LWPKA11 additions to dev_se_lwpka.h
 *
 * NOTE: This file contains only hand coded additions to dev_se_lwpka.h
 * and needs to be removed after HW provides the proper replacement
 * header file for LWPKA11.
 */
#ifndef INCLUDED_DEV_SE_LWPKA_LWPKA11_H
#define INCLUDED_DEV_SE_LWPKA_LWPKA11_H

/* CORE CONFIG register */
#define LW_SE_LWPKA_CORE_CONFIG_0			MK_ADDR_CONST(0x4000)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_SHIFT	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_FIELD	MK_FIELD_CONST(0x1, LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_SHIFT)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_MASK	MK_MASK_CONST(0x1)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_RANGE	0:0
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_MSB		MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_LSB		MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_WOFFSET	0
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_DRBG	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_CONFIG_0_INPUT_SEL_K0		MK_ENUM_CONST(1)

/* OPERATION MASK register */
#define LW_SE_LWPKA_CORE_OPERATION_MASK_0		MK_ADDR_CONST(0x4040)

/* CORE_OPERATION in dev_se_lwpka.h (additions only) */
#define LW_SE_LWPKA_CORE_OPERATION_0_PRIMITIVE_ECC_PRIV_INS	MK_ENUM_CONST(16)
#define LW_SE_LWPKA_CORE_OPERATION_0_PRIMITIVE_ECC_PRIV_GEN	MK_ENUM_CONST(17)
#define LW_SE_LWPKA_CORE_OPERATION_0_PRIMITIVE_ECC_PUB_GEN	MK_ENUM_CONST(18)
#define LW_SE_LWPKA_CORE_OPERATION_0_PRIMITIVE_ECC_KS_DISPOSE	MK_ENUM_CONST(19)
#define LW_SE_LWPKA_CORE_OPERATION_0_PRIMITIVE_ECDSA_SIGN	MK_ENUM_CONST(20)

/* STATUS register (additions only) */
#define LW_SE_LWPKA_CORE_STATUS_0_GENKEY_ITF_STATUS_SHIFT	MK_SHIFT_CONST(18)
#define LW_SE_LWPKA_CORE_STATUS_0_LFSR_STATUS_SHIFT		MK_SHIFT_CONST(17)
#define LW_SE_LWPKA_CORE_STATUS_0_LFSR_SEEDED_SHIFT		MK_SHIFT_CONST(16)

/* STATUS code: KAC_ERROR (additions only) */
#define LW_SE_LWPKA_CORE_STATUS_0_RETURN_CODE_KAC_ERROR		MK_ENUM_CONST(229)

/* ECC keymanifest SW */
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0	MK_ADDR_CONST(0x4014)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_SHIFT	MK_SHIFT_CONST(30)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_RANGE	30:31
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_MSB	MK_SHIFT_CONST(31)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_LSB	MK_SHIFT_CONST(30)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_SYMMETRIC	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_ECC	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_TYPE_RSA	MK_ENUM_CONST(2)

/* R/O */
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_SHIFT	MK_SHIFT_CONST(28)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_RANGE	28:29
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_MSB	MK_SHIFT_CONST(28)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_LSB	MK_SHIFT_CONST(29)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_KEY256	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_KEY384	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_KEY521	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_DP_IDX_RESERVED MK_ENUM_CONST(3)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_SHIFT	MK_SHIFT_CONST(16)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_FIELD	MK_FIELD_CONST(0xffff, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_RANGE	16:27
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_MASK	MK_SHIFT_CONST(0xfff)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_MSB		MK_SHIFT_CONST(27)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SW_LSB		MK_SHIFT_CONST(16)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_SHIFT	MK_SHIFT_CONST(14)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_RANGE	14:15
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_MSB	MK_SHIFT_CONST(15)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_LSB	MK_SHIFT_CONST(14)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_KEY256	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_KEY384	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_KEY521	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_SIZE_RESERVED	MK_ENUM_CONST(3)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_SHIFT	MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_FIELD	MK_FIELD_CONST(0x1, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_RANGE	12:12
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_MASK	MK_SHIFT_CONST(0x1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_MSB		MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_LSB		MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_FALSE	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_EX_TRUE	MK_SHIFT_CONST(1)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_SHIFT	MK_SHIFT_CONST(8)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_RANGE	8:11
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_MSB	MK_SHIFT_CONST(11)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_LSB	MK_SHIFT_CONST(8)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_ECDSA	MK_ENUM_CONST(11)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_ECDH	MK_ENUM_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_PURPOSE_EDDSA	MK_ENUM_CONST(13)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_SHIFT	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_RANGE	4:7
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_MSB	MK_SHIFT_CONST(7)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_LSB	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_NONE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_PWR	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_LWDEC	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_SEC	MK_ENUM_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_GSP	MK_ENUM_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_PRIV	MK_ENUM_CONST(5)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_USER_FSP	MK_ENUM_CONST(6)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_SHIFT	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_RANGE	0:3
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_MSB	MK_SHIFT_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_LSB	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_NONE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_PWR	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_LWDEC	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_SEC	MK_ENUM_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_GSP	MK_ENUM_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_PRIV	MK_ENUM_CONST(5)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_SW_0_ORIGIN_FSP	MK_ENUM_CONST(6)

/* ECC keymanifest HW (R/O) */
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0	MK_ADDR_CONST(0x4018)	/* R/O */

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_SHIFT	MK_SHIFT_CONST(30)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_RANGE	30:31
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_MSB	MK_SHIFT_CONST(31)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_LSB	MK_SHIFT_CONST(30)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_SYMMETRIC	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_ECC	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_TYPE_RSA	MK_ENUM_CONST(2)

/* R/O */
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_SHIFT	MK_SHIFT_CONST(28)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_RANGE	28:29
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_MSB	MK_SHIFT_CONST(28)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_LSB	MK_SHIFT_CONST(29)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_KEY256	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_KEY384	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_KEY521	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_DP_IDX_RESERVED MK_ENUM_CONST(3)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_SHIFT	MK_SHIFT_CONST(16)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_FIELD	MK_FIELD_CONST(0xfff, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_RANGE	16:27
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_MASK	MK_SHIFT_CONST(0xfff)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_MSB		MK_SHIFT_CONST(27)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SW_LSB		MK_SHIFT_CONST(16)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_SHIFT	MK_SHIFT_CONST(14)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_RANGE	14:15
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_MSB	MK_SHIFT_CONST(15)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_LSB	MK_SHIFT_CONST(14)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_KEY256	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_KEY384	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_KEY521	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_SIZE_RESERVED	MK_ENUM_CONST(3)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_SHIFT	MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_FIELD	MK_FIELD_CONST(0x1, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_RANGE	12:12
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_MASK	MK_SHIFT_CONST(0x1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_MSB		MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_LSB		MK_SHIFT_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_FALSE	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_EX_TRUE	MK_SHIFT_CONST(1)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_SHIFT	MK_SHIFT_CONST(8)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_RANGE	8:11
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_MSB	MK_SHIFT_CONST(11)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_LSB	MK_SHIFT_CONST(8)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_ECDSA	MK_ENUM_CONST(11)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_ECDH	MK_ENUM_CONST(12)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_PURPOSE_EDDSA	MK_ENUM_CONST(13)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_SHIFT	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_RANGE	4:7
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_MSB	MK_SHIFT_CONST(7)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_LSB	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_NONE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_PWR	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_LWDEC	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_SEC	MK_ENUM_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_GSP	MK_ENUM_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_PRIV	MK_ENUM_CONST(5)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_USER_FSP	MK_ENUM_CONST(6)

#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_SHIFT	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_RANGE	0:3
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_MSB	MK_SHIFT_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_LSB	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_NONE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_PWR	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_LWDEC	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_SEC	MK_ENUM_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_GSP	MK_ENUM_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_PRIV	MK_ENUM_CONST(5)
#define LW_SE_LWPKA_CORE_ECC_KEYMANIFEST_HW_0_ORIGIN_FSP	MK_ENUM_CONST(6)

/* ECC keystore ctrl */
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0		MK_ADDR_CONST(0x401C)

#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_SHIFT	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_FIELD	MK_FIELD_CONST(0xf, LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_RANGE	4:7
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_MASK	MK_SHIFT_CONST(0xf)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_MSB	MK_SHIFT_CONST(7)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_LSB	MK_SHIFT_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_NONE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_PWR	MK_ENUM_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_LWDEC	MK_ENUM_CONST(2)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_SEC	MK_ENUM_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_GSP	MK_ENUM_CONST(4)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_PRIV	MK_ENUM_CONST(5)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_OWNER_FSP	MK_ENUM_CONST(6)

/* This is the only R/W field in this register for now */
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_SHIFT	MK_SHIFT_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_FIELD	MK_FIELD_CONST(0x3, LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_RANGE	3:3
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_MASK	MK_SHIFT_CONST(0x3)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_MSB	MK_SHIFT_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_LSB	MK_SHIFT_CONST(3)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_UNLOCKED	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_LOCK_LOCKED	MK_ENUM_CONST(1)

/* R/O */
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_SHIFT	MK_SHIFT_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_FIELD	MK_FIELD_CONST(0x1, LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_RANGE	1:1
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_MASK	MK_SHIFT_CONST(0x1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_MSB	MK_SHIFT_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_LSB	MK_SHIFT_CONST(1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_UNUSABLE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PUB_USABLE	MK_ENUM_CONST(1)

/* R/O */
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_SHIFT	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_FIELD	MK_FIELD_CONST(0x1, LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_SHIFT)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_RANGE	0:0
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_MASK	MK_SHIFT_CONST(0x1)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_MSB	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_LSB	MK_SHIFT_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_UNUSABLE	MK_ENUM_CONST(0)
#define LW_SE_LWPKA_CORE_ECC_KEYSTORE_CTRL_0_VLD_PRIV_USABLE		MK_ENUM_CONST(1)

#endif /* INCLUDED_DEV_SE_LWPKA_LWPKA11_H */
