
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003523                       # Number of seconds simulated
sim_ticks                                  3523222158                       # Number of ticks simulated
final_tick                               531439478817                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65559                       # Simulator instruction rate (inst/s)
host_op_rate                                    82972                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 228692                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882460                       # Number of bytes of host memory used
host_seconds                                 15405.96                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278269066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        44416                       # Number of bytes read from this memory
system.physmem.bytes_read::total                45952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        37888                       # Number of bytes written to this memory
system.physmem.bytes_written::total             37888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          347                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             296                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  296                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       435965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     12606642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13042606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       435965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             435965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10753792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10753792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10753792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       435965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     12606642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23796399                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8448975                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3120565                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2540479                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209418                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1278008                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1222420                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           317198                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9192                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3442035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17055839                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3120565                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1539618                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3577875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1078002                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         500107                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1681346                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         82910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8385083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.506915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.306918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4807208     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           190880      2.28%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           248579      2.96%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           377357      4.50%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           367389      4.38%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           281654      3.36%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           162234      1.93%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           248903      2.97%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1700879     20.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8385083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.369342                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.018687                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3556650                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        490048                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3446374                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         27183                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         864822                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       526792                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           215                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20396318                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1196                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         864822                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3745862                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          100465                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       115115                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3279878                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        278936                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19798336                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            75                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         118850                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         88747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27582666                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92189306                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92189306                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17072327                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10510297                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4237                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2395                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            800011                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1839275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       971303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        19120                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       277357                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18400341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4008                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14778935                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        27833                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6038727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18384700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          676                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8385083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762527                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.899866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2906431     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1843440     21.98%     56.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1180790     14.08%     70.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       818289      9.76%     80.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       764480      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408449      4.87%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       298103      3.56%     98.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        90543      1.08%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        74558      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8385083                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           72371     68.28%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15731     14.84%     83.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17892     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12297117     83.21%     83.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       208714      1.41%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1456336      9.85%     94.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       815101      5.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14778935                       # Type of FU issued
system.switch_cpus.iq.rate                   1.749199                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              105994                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007172                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38076778                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24443162                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14363566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14884929                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        50589                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       712000                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       248542                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         864822                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57744                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         10092                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18404354                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       119329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1839275                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       971303                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2342                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246604                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14494906                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1372931                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       284027                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2168505                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2028960                       # Number of branches executed
system.switch_cpus.iew.exec_stores             795574                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.715582                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14367426                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14363566                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9222109                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          25895972                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.700037                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356121                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12290937                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6113431                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212706                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7520261                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.634376                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.156626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2888557     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2164560     28.78%     67.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       799166     10.63%     77.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       458408      6.10%     83.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       379494      5.05%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       180789      2.40%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       191538      2.55%     93.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        80320      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       377429      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7520261                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12290937                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1850032                       # Number of memory references committed
system.switch_cpus.commit.loads               1127275                       # Number of loads committed
system.switch_cpus.commit.membars                1666                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1762761                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078752                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250825                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        377429                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25547200                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37674074                       # The number of ROB writes
system.switch_cpus.timesIdled                    3064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   63892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12290937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.844897                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.844897                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.183576                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.183576                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65225560                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19832009                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18842288                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3332                       # number of misc regfile writes
system.l2.replacements                            359                       # number of replacements
system.l2.tagsinuse                      32767.894520                       # Cycle average of tags in use
system.l2.total_refs                           674124                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33127                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.349685                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13456.710175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.970124                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     175.985635                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      7                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19116.228585                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.410666                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000365                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.005371                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.583381                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         5013                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5013                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2847                       # number of Writeback hits
system.l2.Writeback_hits::total                  2847                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          5013                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5013                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         5013                       # number of overall hits
system.l2.overall_hits::total                    5013                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          346                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   358                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          347                       # number of demand (read+write) misses
system.l2.demand_misses::total                    359                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          347                       # number of overall misses
system.l2.overall_misses::total                   359                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       535543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11779263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        12314806                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        35246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         35246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       535543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     11814509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         12350052                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       535543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     11814509                       # number of overall miss cycles
system.l2.overall_miss_latency::total        12350052                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5371                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2847                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2847                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5360                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5372                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5360                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5372                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.064564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.066654                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.064739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066828                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.064739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066828                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 44628.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 34044.112717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 34398.899441                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        35246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        35246                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 44628.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 34047.576369                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34401.259053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 44628.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 34047.576369                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34401.259053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  296                       # number of writebacks
system.l2.writebacks::total                       296                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              358                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              359                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       465846                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9768984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     10234830                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        29041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        29041                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       465846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      9798025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     10263871                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       465846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      9798025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     10263871                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.064564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.066654                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.064739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.064739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066828                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 38820.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28234.057803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 28588.910615                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        29041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29041                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 38820.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 28236.383285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28590.169916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 38820.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 28236.383285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28590.169916                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                494.970104                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001688948                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    495                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2023614.036364                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.970104                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.019183                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.793221                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1681331                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1681331                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1681331                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1681331                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1681331                       # number of overall hits
system.cpu.icache.overall_hits::total         1681331                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       708194                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       708194                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       708194                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       708194                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       708194                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       708194                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1681346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1681346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1681346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1681346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1681346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1681346                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47212.933333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47212.933333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47212.933333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47212.933333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47212.933333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47212.933333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       548883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       548883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       548883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       548883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       548883                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       548883                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 45740.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45740.250000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 45740.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45740.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 45740.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45740.250000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5360                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157739623                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5616                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               28087.539708                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   226.752491                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      29.247509                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.885752                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.114248                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1044042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044042                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       718981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718981                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1764                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1763023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1763023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1763023                       # number of overall hits
system.cpu.dcache.overall_hits::total         1763023                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13669                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14008                       # number of overall misses
system.cpu.dcache.overall_misses::total         14008                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    331532023                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    331532023                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15514687                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15514687                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    347046710                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    347046710                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    347046710                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    347046710                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1057711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1057711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1777031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1777031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1777031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1777031                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012923                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007883                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 24254.299729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24254.299729                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 45766.038348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45766.038348                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24774.893632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24774.893632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24774.893632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24774.893632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20532                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        20532                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2847                       # number of writebacks
system.cpu.dcache.writebacks::total              2847                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8310                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          338                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          338                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5360                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     53657460                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53657460                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data        36246                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        36246                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     53693706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53693706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     53693706                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53693706                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10012.588169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10012.588169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        36246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        36246                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10017.482463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10017.482463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10017.482463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10017.482463                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
