ckid0_0:@|S:PIN_CLK_X1@|E:mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:coreInst.instructionPhaseDecoderInst.un1_PHASE_NEXT_1_sqmuxa.OUT@|E:coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:coreInst.debugger.requestGen.un1_DEBUG_WRN.OUT@|E:coreInst.debugger.requestGen.dhReqReg.Q_R[0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
