layer1_ram.v,verilog,xil_defaultlib,../../../../mnist_test.srcs/sources_1/ip/layer1_ram/sim/layer1_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
