// Seed: 1169468904
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
    , id_11,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    output logic id_9,
    output logic id_10
);
  assign id_2 = id_3;
  wire  id_12;
  logic id_13 = id_3;
  logic id_14;
  assign id_6 = 1 ? id_0 : id_1 ? id_5 : 1;
  logic id_15 = id_12[1 : 1];
  logic id_16;
endmodule
