{
  "module_name": "smu73.h",
  "hash_id": "7fd0cd62218e10451872f483551ba0ab6713d25d3440367fbe1101df9359664f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu73.h",
  "human_readable_source": " \n#ifndef _SMU73_H_\n#define _SMU73_H_\n\n#pragma pack(push, 1)\nenum SID_OPTION {\n  SID_OPTION_HI,\n  SID_OPTION_LO,\n  SID_OPTION_COUNT\n};\n\nenum Poly3rdOrderCoeff {\n    LEAKAGE_TEMPERATURE_SCALAR,\n    LEAKAGE_VOLTAGE_SCALAR,\n    DYNAMIC_VOLTAGE_SCALAR,\n    POLY_3RD_ORDER_COUNT\n};\n\nstruct SMU7_Poly3rdOrder_Data {\n    int32_t a;\n    int32_t b;\n    int32_t c;\n    int32_t d;\n    uint8_t a_shift;\n    uint8_t b_shift;\n    uint8_t c_shift;\n    uint8_t x_shift;\n};\n\ntypedef struct SMU7_Poly3rdOrder_Data SMU7_Poly3rdOrder_Data;\n\nstruct Power_Calculator_Data {\n  uint16_t NoLoadVoltage;\n  uint16_t LoadVoltage;\n  uint16_t Resistance;\n  uint16_t Temperature;\n  uint16_t BaseLeakage;\n  uint16_t LkgTempScalar;\n  uint16_t LkgVoltScalar;\n  uint16_t LkgAreaScalar;\n  uint16_t LkgPower;\n  uint16_t DynVoltScalar;\n  uint32_t Cac;\n  uint32_t DynPower;\n  uint32_t TotalCurrent;\n  uint32_t TotalPower;\n};\n\ntypedef struct Power_Calculator_Data PowerCalculatorData_t;\n\nstruct Gc_Cac_Weight_Data {\n  uint8_t index;\n  uint32_t value;\n};\n\ntypedef struct Gc_Cac_Weight_Data GcCacWeight_Data;\n\n\ntypedef struct {\n  uint32_t high;\n  uint32_t low;\n} data_64_t;\n\ntypedef struct {\n  data_64_t high;\n  data_64_t low;\n} data_128_t;\n\n#define SMU__NUM_SCLK_DPM_STATE  8\n#define SMU__NUM_MCLK_DPM_LEVELS 4\n#define SMU__NUM_LCLK_DPM_LEVELS 8\n#define SMU__NUM_PCIE_DPM_LEVELS 8\n\n#define SMU7_CONTEXT_ID_SMC        1\n#define SMU7_CONTEXT_ID_VBIOS      2\n\n#define SMU73_MAX_LEVELS_VDDC            16\n#define SMU73_MAX_LEVELS_VDDGFX          16\n#define SMU73_MAX_LEVELS_VDDCI           8\n#define SMU73_MAX_LEVELS_MVDD            4\n\n#define SMU_MAX_SMIO_LEVELS              4\n\n#define SMU73_MAX_LEVELS_GRAPHICS        SMU__NUM_SCLK_DPM_STATE   \n#define SMU73_MAX_LEVELS_MEMORY          SMU__NUM_MCLK_DPM_LEVELS   \n#define SMU73_MAX_LEVELS_GIO             SMU__NUM_LCLK_DPM_LEVELS  \n#define SMU73_MAX_LEVELS_LINK            SMU__NUM_PCIE_DPM_LEVELS  \n#define SMU73_MAX_LEVELS_UVD             8   \n#define SMU73_MAX_LEVELS_VCE             8   \n#define SMU73_MAX_LEVELS_ACP             8   \n#define SMU73_MAX_LEVELS_SAMU            8   \n#define SMU73_MAX_ENTRIES_SMIO           32  \n\n#define DPM_NO_LIMIT 0\n#define DPM_NO_UP 1\n#define DPM_GO_DOWN 2\n#define DPM_GO_UP 3\n\n#define SMU7_FIRST_DPM_GRAPHICS_LEVEL    0\n#define SMU7_FIRST_DPM_MEMORY_LEVEL      0\n\n#define GPIO_CLAMP_MODE_VRHOT      1\n#define GPIO_CLAMP_MODE_THERM      2\n#define GPIO_CLAMP_MODE_DC         4\n\n#define SCRATCH_B_TARG_PCIE_INDEX_SHIFT 0\n#define SCRATCH_B_TARG_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_TARG_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_PCIE_INDEX_SHIFT 3\n#define SCRATCH_B_CURR_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_CURR_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_UVD_INDEX_SHIFT  6\n#define SCRATCH_B_TARG_UVD_INDEX_MASK   (0x7<<SCRATCH_B_TARG_UVD_INDEX_SHIFT)\n#define SCRATCH_B_CURR_UVD_INDEX_SHIFT  9\n#define SCRATCH_B_CURR_UVD_INDEX_MASK   (0x7<<SCRATCH_B_CURR_UVD_INDEX_SHIFT)\n#define SCRATCH_B_TARG_VCE_INDEX_SHIFT  12\n#define SCRATCH_B_TARG_VCE_INDEX_MASK   (0x7<<SCRATCH_B_TARG_VCE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_VCE_INDEX_SHIFT  15\n#define SCRATCH_B_CURR_VCE_INDEX_MASK   (0x7<<SCRATCH_B_CURR_VCE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_ACP_INDEX_SHIFT  18\n#define SCRATCH_B_TARG_ACP_INDEX_MASK   (0x7<<SCRATCH_B_TARG_ACP_INDEX_SHIFT)\n#define SCRATCH_B_CURR_ACP_INDEX_SHIFT  21\n#define SCRATCH_B_CURR_ACP_INDEX_MASK   (0x7<<SCRATCH_B_CURR_ACP_INDEX_SHIFT)\n#define SCRATCH_B_TARG_SAMU_INDEX_SHIFT 24\n#define SCRATCH_B_TARG_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_TARG_SAMU_INDEX_SHIFT)\n#define SCRATCH_B_CURR_SAMU_INDEX_SHIFT 27\n#define SCRATCH_B_CURR_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_CURR_SAMU_INDEX_SHIFT)\n\n\n#define CG_XDMA_MASK  0x1\n#define CG_XDMA_SHIFT 0\n#define CG_UVD_MASK   0x2\n#define CG_UVD_SHIFT  1\n#define CG_VCE_MASK   0x4\n#define CG_VCE_SHIFT  2\n#define CG_SAMU_MASK  0x8\n#define CG_SAMU_SHIFT 3\n#define CG_GFX_MASK   0x10\n#define CG_GFX_SHIFT  4\n#define CG_SDMA_MASK  0x20\n#define CG_SDMA_SHIFT 5\n#define CG_HDP_MASK   0x40\n#define CG_HDP_SHIFT  6\n#define CG_MC_MASK    0x80\n#define CG_MC_SHIFT   7\n#define CG_DRM_MASK   0x100\n#define CG_DRM_SHIFT  8\n#define CG_ROM_MASK   0x200\n#define CG_ROM_SHIFT  9\n#define CG_BIF_MASK   0x400\n#define CG_BIF_SHIFT  10\n\n#define SMU73_DTE_ITERATIONS 5\n#define SMU73_DTE_SOURCES 3\n#define SMU73_DTE_SINKS 1\n#define SMU73_NUM_CPU_TES 0\n#define SMU73_NUM_GPU_TES 1\n#define SMU73_NUM_NON_TES 2\n#define SMU73_DTE_FAN_SCALAR_MIN 0x100\n#define SMU73_DTE_FAN_SCALAR_MAX 0x166\n#define SMU73_DTE_FAN_TEMP_MAX 93\n#define SMU73_DTE_FAN_TEMP_MIN 83\n\n#define SMU73_THERMAL_INPUT_LOOP_COUNT 6\n#define SMU73_THERMAL_CLAMP_MODE_COUNT 8\n\n\nstruct SMU7_HystController_Data {\n    uint16_t waterfall_up;\n    uint16_t waterfall_down;\n    uint16_t waterfall_limit;\n    uint16_t release_cnt;\n    uint16_t release_limit;\n    uint16_t spare;\n};\n\ntypedef struct SMU7_HystController_Data SMU7_HystController_Data;\n\nstruct SMU73_PIDController {\n    uint32_t Ki;\n    int32_t LFWindupUpperLim;\n    int32_t LFWindupLowerLim;\n    uint32_t StatePrecision;\n\n    uint32_t LfPrecision;\n    uint32_t LfOffset;\n    uint32_t MaxState;\n    uint32_t MaxLfFraction;\n    uint32_t StateShift;\n};\n\ntypedef struct SMU73_PIDController SMU73_PIDController;\n\nstruct SMU7_LocalDpmScoreboard {\n    uint32_t PercentageBusy;\n\n    int32_t  PIDError;\n    int32_t  PIDIntegral;\n    int32_t  PIDOutput;\n\n    uint32_t SigmaDeltaAccum;\n    uint32_t SigmaDeltaOutput;\n    uint32_t SigmaDeltaLevel;\n\n    uint32_t UtilizationSetpoint;\n\n    uint8_t  TdpClampMode;\n    uint8_t  TdcClampMode;\n    uint8_t  ThermClampMode;\n    uint8_t  VoltageBusy;\n\n    int8_t   CurrLevel;\n    int8_t   TargLevel;\n    uint8_t  LevelChangeInProgress;\n    uint8_t  UpHyst;\n\n    uint8_t  DownHyst;\n    uint8_t  VoltageDownHyst;\n    uint8_t  DpmEnable;\n    uint8_t  DpmRunning;\n\n    uint8_t  DpmForce;\n    uint8_t  DpmForceLevel;\n    uint8_t  DisplayWatermark;\n    uint8_t  McArbIndex;\n\n    uint32_t MinimumPerfSclk;\n\n    uint8_t  AcpiReq;\n    uint8_t  AcpiAck;\n    uint8_t  GfxClkSlow;\n    uint8_t  GpioClampMode;\n\n    uint8_t  spare2;\n    uint8_t  EnabledLevelsChange;\n    uint8_t  DteClampMode;\n    uint8_t  FpsClampMode;\n\n    uint16_t LevelResidencyCounters[SMU73_MAX_LEVELS_GRAPHICS];\n    uint16_t LevelSwitchCounters[SMU73_MAX_LEVELS_GRAPHICS];\n\n    void     (*TargetStateCalculator)(uint8_t);\n    void     (*SavedTargetStateCalculator)(uint8_t);\n\n    uint16_t AutoDpmInterval;\n    uint16_t AutoDpmRange;\n\n    uint8_t  FpsEnabled;\n    uint8_t  MaxPerfLevel;\n    uint8_t  AllowLowClkInterruptToHost;\n    uint8_t  FpsRunning;\n\n    uint32_t MaxAllowedFrequency;\n\n    uint32_t FilteredSclkFrequency;\n    uint32_t LastSclkFrequency;\n    uint32_t FilteredSclkFrequencyCnt;\n\n    uint8_t  LedEnable;\n    uint8_t  LedPin0;\n    uint8_t  LedPin1;\n    uint8_t  LedPin2;\n    uint32_t LedAndMask;\n\n    uint16_t FpsAlpha;\n    uint16_t DeltaTime;\n    uint32_t CurrentFps;\n    uint32_t FilteredFps;\n    uint32_t FrameCount;\n    uint32_t FrameCountLast;\n    uint16_t FpsTargetScalar;\n    uint16_t FpsWaterfallLimitScalar;\n    uint16_t FpsAlphaScalar;\n    uint16_t spare8;\n    SMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_LocalDpmScoreboard SMU7_LocalDpmScoreboard;\n\n#define SMU7_MAX_VOLTAGE_CLIENTS 12\n\ntypedef uint8_t (*VoltageChangeHandler_t)(uint16_t, uint8_t);\n\n#define VDDC_MASK    0x00007FFF\n#define VDDC_SHIFT   0\n#define VDDCI_MASK   0x3FFF8000\n#define VDDCI_SHIFT  15\n#define PHASES_MASK  0xC0000000\n#define PHASES_SHIFT 30\n\ntypedef uint32_t SMU_VoltageLevel;\n\nstruct SMU7_VoltageScoreboard {\n    SMU_VoltageLevel TargetVoltage;\n    uint16_t MaxVid;\n    uint8_t  HighestVidOffset;\n    uint8_t  CurrentVidOffset;\n\n    uint16_t CurrentVddc;\n    uint16_t CurrentVddci;\n\n\n    uint8_t  ControllerBusy;\n    uint8_t  CurrentVid;\n    uint8_t  CurrentVddciVid;\n    uint8_t  padding;\n\n    SMU_VoltageLevel RequestedVoltage[SMU7_MAX_VOLTAGE_CLIENTS];\n    SMU_VoltageLevel TargetVoltageState;\n    uint8_t  EnabledRequest[SMU7_MAX_VOLTAGE_CLIENTS];\n\n    uint8_t  padding2;\n    uint8_t  padding3;\n    uint8_t  ControllerEnable;\n    uint8_t  ControllerRunning;\n    uint16_t CurrentStdVoltageHiSidd;\n    uint16_t CurrentStdVoltageLoSidd;\n    uint8_t  OverrideVoltage;\n    uint8_t  padding4;\n    uint8_t  padding5;\n    uint8_t  CurrentPhases;\n\n    VoltageChangeHandler_t ChangeVddc;\n\n    VoltageChangeHandler_t ChangeVddci;\n    VoltageChangeHandler_t ChangePhase;\n    VoltageChangeHandler_t ChangeMvdd;\n\n    VoltageChangeHandler_t functionLinks[6];\n\n    uint16_t *VddcFollower1;\n\n    int16_t  Driver_OD_RequestedVidOffset1;\n    int16_t  Driver_OD_RequestedVidOffset2;\n\n};\n\ntypedef struct SMU7_VoltageScoreboard SMU7_VoltageScoreboard;\n\n\n#define SMU7_MAX_PCIE_LINK_SPEEDS 3  \n\nstruct SMU7_PCIeLinkSpeedScoreboard {\n    uint8_t     DpmEnable;\n    uint8_t     DpmRunning;\n    uint8_t     DpmForce;\n    uint8_t     DpmForceLevel;\n\n    uint8_t     CurrentLinkSpeed;\n    uint8_t     EnabledLevelsChange;\n    uint16_t    AutoDpmInterval;\n\n    uint16_t    AutoDpmRange;\n    uint16_t    AutoDpmCount;\n\n    uint8_t     DpmMode;\n    uint8_t     AcpiReq;\n    uint8_t     AcpiAck;\n    uint8_t     CurrentLinkLevel;\n\n};\n\ntypedef struct SMU7_PCIeLinkSpeedScoreboard SMU7_PCIeLinkSpeedScoreboard;\n\n\n#define SMU7_LKGE_LUT_NUM_OF_TEMP_ENTRIES 16\n#define SMU7_LKGE_LUT_NUM_OF_VOLT_ENTRIES 16\n\n#define SMU7_SCALE_I  7\n#define SMU7_SCALE_R 12\n\nstruct SMU7_PowerScoreboard {\n    uint32_t GpuPower;\n\n    uint32_t VddcPower;\n    uint32_t VddcVoltage;\n    uint32_t VddcCurrent;\n\n    uint32_t MvddPower;\n    uint32_t MvddVoltage;\n    uint32_t MvddCurrent;\n\n    uint32_t RocPower;\n\n    uint16_t Telemetry_1_slope;\n    uint16_t Telemetry_2_slope;\n    int32_t  Telemetry_1_offset;\n    int32_t  Telemetry_2_offset;\n};\ntypedef struct SMU7_PowerScoreboard SMU7_PowerScoreboard;\n\n\n#define SMU7_SCLK_DPM_CONFIG_MASK                        0x01\n#define SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK              0x02\n#define SMU7_THERMAL_CONTROLLER_CONFIG_MASK              0x04\n#define SMU7_MCLK_DPM_CONFIG_MASK                        0x08\n#define SMU7_UVD_DPM_CONFIG_MASK                         0x10\n#define SMU7_VCE_DPM_CONFIG_MASK                         0x20\n#define SMU7_ACP_DPM_CONFIG_MASK                         0x40\n#define SMU7_SAMU_DPM_CONFIG_MASK                        0x80\n#define SMU7_PCIEGEN_DPM_CONFIG_MASK                    0x100\n\n#define SMU7_ACP_MCLK_HANDSHAKE_DISABLE                  0x00000001\n#define SMU7_ACP_SCLK_HANDSHAKE_DISABLE                  0x00000002\n#define SMU7_UVD_MCLK_HANDSHAKE_DISABLE                  0x00000100\n#define SMU7_UVD_SCLK_HANDSHAKE_DISABLE                  0x00000200\n#define SMU7_VCE_MCLK_HANDSHAKE_DISABLE                  0x00010000\n#define SMU7_VCE_SCLK_HANDSHAKE_DISABLE                  0x00020000\n\n\nstruct SMU73_SoftRegisters {\n    uint32_t        RefClockFrequency;\n    uint32_t        PmTimerPeriod;\n    uint32_t        FeatureEnables;\n\n    uint32_t        PreVBlankGap;\n    uint32_t        VBlankTimeout;\n    uint32_t        TrainTimeGap;\n\n    uint32_t        MvddSwitchTime;\n    uint32_t        LongestAcpiTrainTime;\n    uint32_t        AcpiDelay;\n    uint32_t        G5TrainTime;\n    uint32_t        DelayMpllPwron;\n    uint32_t        VoltageChangeTimeout;\n\n    uint32_t        HandshakeDisables;\n\n    uint8_t         DisplayPhy1Config;\n    uint8_t         DisplayPhy2Config;\n    uint8_t         DisplayPhy3Config;\n    uint8_t         DisplayPhy4Config;\n\n    uint8_t         DisplayPhy5Config;\n    uint8_t         DisplayPhy6Config;\n    uint8_t         DisplayPhy7Config;\n    uint8_t         DisplayPhy8Config;\n\n    uint32_t        AverageGraphicsActivity;\n    uint32_t        AverageMemoryActivity;\n    uint32_t        AverageGioActivity;\n\n    uint8_t         SClkDpmEnabledLevels;\n    uint8_t         MClkDpmEnabledLevels;\n    uint8_t         LClkDpmEnabledLevels;\n    uint8_t         PCIeDpmEnabledLevels;\n\n    uint8_t         UVDDpmEnabledLevels;\n    uint8_t         SAMUDpmEnabledLevels;\n    uint8_t         ACPDpmEnabledLevels;\n    uint8_t         VCEDpmEnabledLevels;\n\n    uint32_t        DRAM_LOG_ADDR_H;\n    uint32_t        DRAM_LOG_ADDR_L;\n    uint32_t        DRAM_LOG_PHY_ADDR_H;\n    uint32_t        DRAM_LOG_PHY_ADDR_L;\n    uint32_t        DRAM_LOG_BUFF_SIZE;\n    uint32_t        UlvEnterCount;\n    uint32_t        UlvTime;\n    uint32_t        UcodeLoadStatus;\n    uint32_t        Reserved[2];\n\n};\n\ntypedef struct SMU73_SoftRegisters SMU73_SoftRegisters;\n\nstruct SMU73_Firmware_Header {\n    uint32_t Digest[5];\n    uint32_t Version;\n    uint32_t HeaderSize;\n    uint32_t Flags;\n    uint32_t EntryPoint;\n    uint32_t CodeSize;\n    uint32_t ImageSize;\n\n    uint32_t Rtos;\n    uint32_t SoftRegisters;\n    uint32_t DpmTable;\n    uint32_t FanTable;\n    uint32_t CacConfigTable;\n    uint32_t CacStatusTable;\n\n\n    uint32_t mcRegisterTable;\n\n\n    uint32_t mcArbDramTimingTable;\n\n\n\n\n    uint32_t PmFuseTable;\n    uint32_t Globals;\n    uint32_t ClockStretcherTable;\n    uint32_t Reserved[41];\n    uint32_t Signature;\n};\n\ntypedef struct SMU73_Firmware_Header SMU73_Firmware_Header;\n\n#define SMU7_FIRMWARE_HEADER_LOCATION 0x20000\n\nenum  DisplayConfig {\n    PowerDown = 1,\n    DP54x4,\n    DP54x2,\n    DP54x1,\n    DP27x4,\n    DP27x2,\n    DP27x1,\n    HDMI297,\n    HDMI162,\n    LVDS,\n    DP324x4,\n    DP324x2,\n    DP324x1\n};\n\n\n#define MC_BLOCK_COUNT 1\n#define CPL_BLOCK_COUNT 5\n#define SE_BLOCK_COUNT 15\n#define GC_BLOCK_COUNT 24\n\nstruct SMU7_Local_Cac {\n  uint8_t BlockId;\n  uint8_t SignalId;\n  uint8_t Threshold;\n  uint8_t Padding;\n};\n\ntypedef struct SMU7_Local_Cac SMU7_Local_Cac;\n\nstruct SMU7_Local_Cac_Table {\n\n  SMU7_Local_Cac CplLocalCac[CPL_BLOCK_COUNT];\n  SMU7_Local_Cac McLocalCac[MC_BLOCK_COUNT];\n  SMU7_Local_Cac SeLocalCac[SE_BLOCK_COUNT];\n  SMU7_Local_Cac GcLocalCac[GC_BLOCK_COUNT];\n};\n\ntypedef struct SMU7_Local_Cac_Table SMU7_Local_Cac_Table;\n\n#if !defined(SMC_MICROCODE)\n#pragma pack(pop)\n#endif\n\n\n\n#define CG_SYS_BITMASK_FIRST_BIT      0  \n#define CG_SYS_BITMASK_LAST_BIT       9  \n#define CG_SYS_BIF_MGLS_SHIFT         0\n#define CG_SYS_ROM_SHIFT              1\n#define CG_SYS_MC_MGCG_SHIFT          2\n#define CG_SYS_MC_MGLS_SHIFT          3\n#define CG_SYS_SDMA_MGCG_SHIFT        4\n#define CG_SYS_SDMA_MGLS_SHIFT        5\n#define CG_SYS_DRM_MGCG_SHIFT         6\n#define CG_SYS_HDP_MGCG_SHIFT         7\n#define CG_SYS_HDP_MGLS_SHIFT         8\n#define CG_SYS_DRM_MGLS_SHIFT         9\n\n#define CG_SYS_BIF_MGLS_MASK          0x1\n#define CG_SYS_ROM_MASK               0x2\n#define CG_SYS_MC_MGCG_MASK           0x4\n#define CG_SYS_MC_MGLS_MASK           0x8\n#define CG_SYS_SDMA_MGCG_MASK         0x10\n#define CG_SYS_SDMA_MGLS_MASK         0x20\n#define CG_SYS_DRM_MGCG_MASK          0x40\n#define CG_SYS_HDP_MGCG_MASK          0x80\n#define CG_SYS_HDP_MGLS_MASK          0x100\n#define CG_SYS_DRM_MGLS_MASK          0x200\n\n\n#define CG_GFX_BITMASK_FIRST_BIT      16 \n#define CG_GFX_BITMASK_LAST_BIT       20 \n#define CG_GFX_CGCG_SHIFT             16\n#define CG_GFX_CGLS_SHIFT             17\n#define CG_CPF_MGCG_SHIFT             18\n#define CG_RLC_MGCG_SHIFT             19\n#define CG_GFX_OTHERS_MGCG_SHIFT      20\n\n#define CG_GFX_CGCG_MASK              0x00010000\n#define CG_GFX_CGLS_MASK              0x00020000\n#define CG_CPF_MGCG_MASK              0x00040000\n#define CG_RLC_MGCG_MASK              0x00080000\n#define CG_GFX_OTHERS_MGCG_MASK       0x00100000\n\n\n\n\n\n\n#define VRCONF_VDDC_MASK         0x000000FF\n#define VRCONF_VDDC_SHIFT        0\n#define VRCONF_VDDGFX_MASK       0x0000FF00\n#define VRCONF_VDDGFX_SHIFT      8\n#define VRCONF_VDDCI_MASK        0x00FF0000\n#define VRCONF_VDDCI_SHIFT       16\n#define VRCONF_MVDD_MASK         0xFF000000\n#define VRCONF_MVDD_SHIFT        24\n\n#define VR_MERGED_WITH_VDDC      0\n#define VR_SVI2_PLANE_1          1\n#define VR_SVI2_PLANE_2          2\n#define VR_SMIO_PATTERN_1        3\n#define VR_SMIO_PATTERN_2        4\n#define VR_STATIC_VOLTAGE        5\n\n\n\n#define CLOCK_STRETCHER_MAX_ENTRIES 0x4\n#define CKS_LOOKUPTable_MAX_ENTRIES 0x4\n\n\n#define CLOCK_STRETCHER_SETTING_DDT_MASK             0x01\n#define CLOCK_STRETCHER_SETTING_DDT_SHIFT            0x0\n#define CLOCK_STRETCHER_SETTING_STRETCH_AMOUNT_MASK  0x1E\n#define CLOCK_STRETCHER_SETTING_STRETCH_AMOUNT_SHIFT 0x1\n#define CLOCK_STRETCHER_SETTING_ENABLE_MASK          0x80\n#define CLOCK_STRETCHER_SETTING_ENABLE_SHIFT         0x7\n\nstruct SMU_ClockStretcherDataTableEntry {\n  uint8_t minVID;\n  uint8_t maxVID;\n\n\n  uint16_t setting;\n};\ntypedef struct SMU_ClockStretcherDataTableEntry SMU_ClockStretcherDataTableEntry;\n\nstruct SMU_ClockStretcherDataTable {\n  SMU_ClockStretcherDataTableEntry ClockStretcherDataTableEntry[CLOCK_STRETCHER_MAX_ENTRIES];\n};\ntypedef struct SMU_ClockStretcherDataTable SMU_ClockStretcherDataTable;\n\nstruct SMU_CKS_LOOKUPTableEntry {\n  uint16_t minFreq;\n  uint16_t maxFreq;\n\n  uint8_t setting;\n  uint8_t padding[3];\n};\ntypedef struct SMU_CKS_LOOKUPTableEntry SMU_CKS_LOOKUPTableEntry;\n\nstruct SMU_CKS_LOOKUPTable {\n  SMU_CKS_LOOKUPTableEntry CKS_LOOKUPTableEntry[CKS_LOOKUPTable_MAX_ENTRIES];\n};\ntypedef struct SMU_CKS_LOOKUPTable SMU_CKS_LOOKUPTable;\n\nstruct AgmAvfsData_t {\n  uint16_t avgPsmCount[28];\n  uint16_t minPsmCount[28];\n};\ntypedef struct AgmAvfsData_t AgmAvfsData_t;\n\n\n\nenum VFT_COLUMNS {\n  SCLK0,\n  SCLK1,\n  SCLK2,\n  SCLK3,\n  SCLK4,\n  SCLK5,\n  SCLK6,\n  SCLK7,\n\n  NUM_VFT_COLUMNS\n};\n\n#define TEMP_RANGE_MAXSTEPS 12\nstruct VFT_CELL_t {\n  uint16_t Voltage;\n};\n\ntypedef struct VFT_CELL_t VFT_CELL_t;\n\nstruct VFT_TABLE_t {\n  VFT_CELL_t    Cell[TEMP_RANGE_MAXSTEPS][NUM_VFT_COLUMNS];\n  uint16_t      AvfsGbv[NUM_VFT_COLUMNS];\n  uint16_t      BtcGbv[NUM_VFT_COLUMNS];\n  uint16_t      Temperature[TEMP_RANGE_MAXSTEPS];\n\n  uint8_t       NumTemperatureSteps;\n  uint8_t       padding[3];\n};\ntypedef struct VFT_TABLE_t VFT_TABLE_t;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}