
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE
Associate Addr Node: start -2147478208 end -2147477940 node 0
Associate Addr Node: start -2147477940 end -2147477672 node 1
Associate Addr Node: start -2147477672 end -2147477404 node 2
Associate Addr Node: start -2147477404 end -2147477136 node 3
Associate Addr Node: start -2147477136 end -2147476868 node 4
Associate Addr Node: start -2147476868 end -2147476600 node 5
Associate Addr Node: start -2147476600 end -2147476332 node 6
Associate Addr Node: start -2147476332 end -2147476064 node 7
Associate Addr Node: start -2147483264 end -2147483072 node 0
Associate Addr Node: start -2147480960 end -2147480768 node 0
Associate Addr Node: start -2147478720 end -2147478708 node 0
Associate Addr Node: start -2147483008 end -2147482816 node 1
Associate Addr Node: start -2147480704 end -2147480512 node 1
Associate Addr Node: start -2147478656 end -2147478644 node 1
Associate Addr Node: start -2147482752 end -2147482560 node 2
Associate Addr Node: start -2147480448 end -2147480256 node 2
Associate Addr Node: start -2147478592 end -2147478580 node 2
Associate Addr Node: start -2147482496 end -2147482304 node 3
Associate Addr Node: start -2147480192 end -2147480000 node 3
Associate Addr Node: start -2147478528 end -2147478516 node 3
Associate Addr Node: start -2147482240 end -2147482048 node 4
Associate Addr Node: start -2147479936 end -2147479744 node 4
Associate Addr Node: start -2147478464 end -2147478452 node 4
Associate Addr Node: start -2147481984 end -2147481792 node 5
Associate Addr Node: start -2147479680 end -2147479488 node 5
Associate Addr Node: start -2147478400 end -2147478388 node 5
Associate Addr Node: start -2147481728 end -2147481536 node 6
Associate Addr Node: start -2147479424 end -2147479232 node 6
Associate Addr Node: start -2147478336 end -2147478324 node 6
Associate Addr Node: start -2147481472 end -2147481280 node 7
Associate Addr Node: start -2147479168 end -2147478976 node 7
Associate Addr Node: start -2147478272 end -2147478260 node 7

TIME FOR EXECUTION:	1.12686e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0            39               28(   72%)          0             5.768e-05
Num_hit: 28  Num_miss: 11 Num_lat: 0
DEMAND READ	CACHE_HIT: 28       (0.800,0.718)
DEMAND READ	CACHE_MISS_COLD: 6        (0.171,0.154)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.029,0.026)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 4        (1.000,0.103)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.708 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 1, Min Value = 0
   Sampling interval = 1.12639e+06,   Sampling rate = 1.2429e-05
   Mean = 0.707895,   Standard Deviation = 0.45493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    333.000 (29.21%) |**************
     1.000    807.000 (70.79%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.708 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 13, Max Value = 1, Min Value = 0
   Sampling interval = 1.12639e+06,   Sampling rate = 1.2429e-05
   Mean = 0.707895,   Standard Deviation = 0.45493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1140.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          11                1(  9.1%)          0             0.0001349
Num_hit: 1  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 6        (0.857,0.545)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.143,0.091)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (0.250,0.091)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (0.750,0.273)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 7 @ 103.286 [stddev 51.094]
DEMAND network miss WRITE	: 3 @ 114.333 [stddev 9.238]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.700 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 19, Max Value = 1, Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 1.7749e-05
   Mean = 0.699872,   Standard Deviation = 0.45846
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    470.000 (30.01%) |***************
     1.000    1096.000 (69.99%) |**********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.700 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 19, Max Value = 1, Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 1.7749e-05
   Mean = 0.699872,   Standard Deviation = 0.45846
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1566.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	3
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           356              352(   99%)          0             0.0003275
Num_hit: 352  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 352      (0.992,0.989)
DEMAND READ	CACHE_MISS_COLD: 3        (0.008,0.008)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.035 [stddev 0.184]

Statistics Record Mshr occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 1.12678e+06,   Sampling rate = 6.21241e-06
   Mean = 0.0351307,   Standard Deviation = 0.184135
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3543.000 (96.49%) |************************************************
     1.000    129.000 ( 3.51%) |*
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.035 [stddev 0.184]

Statistics Record Mshr req occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 1.12678e+06,   Sampling rate = 6.21241e-06
   Mean = 0.0351307,   Standard Deviation = 0.184135
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3672.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           4                1(   25%)          0             6.389e-05
Num_hit: 1  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 3 @ 31.000 [stddev 0.000]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.028 [stddev 0.164]

Statistics Record Mshr occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 1.12678e+06,   Sampling rate = 6.21239e-06
   Mean = 0.0277778,   Standard Deviation = 0.164358
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3570.000 (97.22%) |************************************************
     1.000    102.000 ( 2.78%) |*
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.028 [stddev 0.164]

Statistics Record Mshr req occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 1.12678e+06,   Sampling rate = 6.21239e-06
   Mean = 0.0277778,   Standard Deviation = 0.164358
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3672.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           269              261(   97%)          0             0.0002556
Num_hit: 261  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 261      (0.978,0.970)
DEMAND READ	CACHE_MISS_COLD: 4        (0.015,0.015)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.007,0.007)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.007)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.198 [stddev 0.399]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 1.1268e+06,   Sampling rate = 1.06496e-05
   Mean = 0.198496,   Standard Deviation = 0.398928
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2665.000 (80.15%) |****************************************
     1.000    660.000 (19.85%) |*********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.198 [stddev 0.399]

Statistics Record Mshr req occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 1.1268e+06,   Sampling rate = 1.06496e-05
   Mean = 0.198496,   Standard Deviation = 0.398928
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3325.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           8                1(   12%)          0             9.939e-05
Num_hit: 1  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.667,0.500)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.333,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (0.500,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (0.500,0.125)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 6 @ 98.000 [stddev 53.826]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.181 [stddev 0.385]

Statistics Record Mshr occupancy:
   Number of intervals = 12, Max Value = 1, Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 1.15369e-05
   Mean = 0.181112,   Standard Deviation = 0.385168
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2740.000 (81.89%) |****************************************
     1.000    606.000 (18.11%) |*********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.181 [stddev 0.385]

Statistics Record Mshr req occupancy:
   Number of intervals = 12, Max Value = 1, Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 1.15369e-05
   Mean = 0.181112,   Standard Deviation = 0.385168
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3346.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           261              257(   98%)          0             0.0002396
Num_hit: 257  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 257      (0.988,0.985)
DEMAND READ	CACHE_MISS_COLD: 3        (0.012,0.011)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.004)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.929 [stddev 0.257]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 1.12419e+06,   Sampling rate = 5.3372e-06
   Mean = 0.929379,   Standard Deviation = 0.256554
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 7.06%) |***
     1.000    329.000 (92.94%) |**********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.929 [stddev 0.257]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 1.12419e+06,   Sampling rate = 5.3372e-06
   Mean = 0.929379,   Standard Deviation = 0.256554
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    354.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           4                0(    0%)          0             4.97e-05
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 3 @ 97.667 [stddev 58.432]
DEMAND network miss WRITE	: 1 @ 109.000 [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.855 [stddev 0.352]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12432e+06,   Sampling rate = 7.11542e-06
   Mean = 0.855372,   Standard Deviation = 0.352089
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    70.000 (14.46%) |*******
     1.000    414.000 (85.54%) |******************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.855 [stddev 0.352]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12432e+06,   Sampling rate = 7.11542e-06
   Mean = 0.855372,   Standard Deviation = 0.352089
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    484.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4           141              130(   92%)          0             0.00015
Num_hit: 130  Num_miss: 11 Num_lat: 0
DEMAND READ	CACHE_HIT: 130      (0.942,0.922)
DEMAND READ	CACHE_MISS_COLD: 5        (0.036,0.035)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.022,0.021)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 3        (1.000,0.021)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.391 [stddev 0.488]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 1.12664e+06,   Sampling rate = 1.42016e-05
   Mean = 0.390612,   Standard Deviation = 0.487987
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1493.000 (60.94%) |******************************
     1.000    957.000 (39.06%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.391 [stddev 0.488]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 1.12664e+06,   Sampling rate = 1.42016e-05
   Mean = 0.390612,   Standard Deviation = 0.487987
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2450.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	7
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	7
Cohe-replys merged:	1
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4          11                0(    0%)          0             0.0001535
Num_hit: 0  Num_miss: 11 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 5        (0.625,0.455)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.375,0.273)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.273)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 8 @ 107.625 [stddev 50.251]
DEMAND network miss WRITE	: 2 @ 117.000 [stddev 11.314]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.429 [stddev 0.495]

Statistics Record Mshr occupancy:
   Number of intervals = 20, Max Value = 1, Min Value = 0
   Sampling interval = 1.12681e+06,   Sampling rate = 1.86367e-05
   Mean = 0.429225,   Standard Deviation = 0.49506
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1496.000 (57.08%) |****************************
     1.000    1125.000 (42.92%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.429 [stddev 0.495]

Statistics Record Mshr req occupancy:
   Number of intervals = 20, Max Value = 1, Min Value = 0
   Sampling interval = 1.12681e+06,   Sampling rate = 1.86367e-05
   Mean = 0.429225,   Standard Deviation = 0.49506
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2621.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	7
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	7
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	5
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5           198              193(   97%)          0             0.0001855
Num_hit: 193  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 193      (0.980,0.975)
DEMAND READ	CACHE_MISS_COLD: 3        (0.015,0.015)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.005)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.516 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12496e+06,   Sampling rate = 7.11139e-06
   Mean = 0.515738,   Standard Deviation = 0.500358
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    200.000 (48.43%) |************************
     1.000    213.000 (51.57%) |*************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.516 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12496e+06,   Sampling rate = 7.11139e-06
   Mean = 0.515738,   Standard Deviation = 0.500358
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    413.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	1
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5           5                1(   20%)          0             5.325e-05
Num_hit: 1  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 1        (0.250,0.200)
DEMAND READ	CACHE_MISS_COLD: 3        (0.750,0.600)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (1.000,0.200)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 3 @ 56.000 [stddev 43.301]
DEMAND network miss WRITE	: 1 @ 140.000 [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.821 [stddev 0.384]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12494e+06,   Sampling rate = 7.11151e-06
   Mean = 0.820513,   Standard Deviation = 0.384253
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    70.000 (17.95%) |********
     1.000    320.000 (82.05%) |*****************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.821 [stddev 0.384]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12494e+06,   Sampling rate = 7.11151e-06
   Mean = 0.820513,   Standard Deviation = 0.384253
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6           110              104(   95%)          0             0.0001118
Num_hit: 104  Num_miss: 6 Num_lat: 0
DEMAND READ	CACHE_HIT: 104      (0.954,0.945)
DEMAND READ	CACHE_MISS_COLD: 4        (0.037,0.036)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.009,0.009)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.009)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.336 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 10, Max Value = 1, Min Value = 0
   Sampling interval = 1.12674e+06,   Sampling rate = 9.76271e-06
   Mean = 0.335874,   Standard Deviation = 0.472424
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1220.000 (66.41%) |*********************************
     1.000    617.000 (33.59%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.336 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 10, Max Value = 1, Min Value = 0
   Sampling interval = 1.12674e+06,   Sampling rate = 9.76271e-06
   Mean = 0.335874,   Standard Deviation = 0.472424
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1837.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6           6                0(    0%)          0             9.14e-05
Num_hit: 0  Num_miss: 6 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.800,0.667)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.200,0.167)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.167)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 5 @ 111.400 [stddev 49.707]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 12, Max Value = 1, Min Value = 0
   Sampling interval = 1.12674e+06,   Sampling rate = 1.15377e-05
   Mean = 0.381056,   Standard Deviation = 0.485779
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1137.000 (61.89%) |******************************
     1.000    700.000 (38.11%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.381 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 12, Max Value = 1, Min Value = 0
   Sampling interval = 1.12674e+06,   Sampling rate = 1.15377e-05
   Mean = 0.381056,   Standard Deviation = 0.485779
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1837.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7           115              111(   97%)          0             0.00011
Num_hit: 111  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 111      (0.974,0.965)
DEMAND READ	CACHE_MISS_COLD: 3        (0.026,0.026)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.009)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.935 [stddev 0.247]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 1.12564e+06,   Sampling rate = 5.3303e-06
   Mean = 0.934896,   Standard Deviation = 0.247031
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 6.51%) |***
     1.000    359.000 (93.49%) |**********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.935 [stddev 0.247]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 1.12564e+06,   Sampling rate = 5.3303e-06
   Mean = 0.934896,   Standard Deviation = 0.247031
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    384.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7           4                0(    0%)          0             4.97e-05
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 3 @ 107.667 [stddev 66.666]
DEMAND network miss WRITE	: 1 @ 109.000 [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.864 [stddev 0.343]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12577e+06,   Sampling rate = 7.10623e-06
   Mean = 0.863813,   Standard Deviation = 0.343321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    70.000 (13.62%) |******
     1.000    444.000 (86.38%) |*******************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.864 [stddev 0.343]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 1.12577e+06,   Sampling rate = 7.10623e-06
   Mean = 0.863813,   Standard Deviation = 0.343321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    514.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.0169%
bus1: Bus Utilization (time spent delivering pkts) = 0.0177%
bus2: Bus Utilization (time spent delivering pkts) = 0.0153%
bus3: Bus Utilization (time spent delivering pkts) = 0.0099%
bus4: Bus Utilization (time spent delivering pkts) = 0.0256%
bus5: Bus Utilization (time spent delivering pkts) = 0.0098%
bus6: Bus Utilization (time spent delivering pkts) = 0.0165%
bus7: Bus Utilization (time spent delivering pkts) = 0.0096%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_1             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_3             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0             8                8(1e+02%)          0             0.0001491
              Read             Write              Local            Remote
                  8(     1)        0(     0)        1(0.125)        7( 0.875)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_2             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_3             4                3(   75%)        121             0.0001234
              Read             Write              Local            Remote
                  3(  0.75)        0(     0)        2(0.5)        2(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_3             5                4(   80%)        153             0.0001606
              Read             Write              Local            Remote
                  4(   0.8)        0(     0)        3(0.6)        2(   0.4)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_3             4                3(   75%)        183             0.0001269
              Read             Write              Local            Remote
                  3(  0.75)        0(     0)        2(0.5)        2(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_1             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_3             6                4(   67%)      145.5             0.0002059
              Read             Write              Local            Remote
                  4(0.6667)        0(     0)        3(0.5)        3(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_2             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_3             4                4(1e+02%)          0             0.0001127
              Read             Write              Local            Remote
                  3(  0.75)        1(  0.25)        1(0.25)        3(  0.75)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0             6                4(   67%)      113.8             0.0001855
              Read             Write              Local            Remote
                  4(0.6667)        0(     0)        3(0.5)        3(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_3             1                1(1e+02%)          0             1.686e-05
              Read             Write              Local            Remote
                  1(     1)        0(     0)        1(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0             5                4(   80%)        181             0.0001438
              Read             Write              Local            Remote
                  4(   0.8)        0(     0)        3(0.6)        2(   0.4)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 8,   Max Value = 1,   Min Value = 1
   Sampling interval = 1.12676e+06,   Sampling rate = 7.10003e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000     8.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 37,   Max Value = 3,   Min Value = 1
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 1.37838,   Standard Deviation = 0.54525
      Bin         Value
      ---         -----
     1.000    24.000 (64.86%) |********************************
     2.000    12.000 (32.43%) |****************
     3.000     1.000 ( 2.70%) |*
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 37,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    37.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 37,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 23.5135,   Standard Deviation = 4.34691
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 37,   Max Value = 36,   Min Value = 20
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 23.027,   Standard Deviation = 4.362
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 37,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 24,   Max Value = 20.5,   Min Value = 20.5
   Sampling interval = 1.12685e+06,   Sampling rate = 2.12984e-05
   Mean = 20.5,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 24,   Max Value = 20,   Min Value = 20
   Sampling interval = 1.12685e+06,   Sampling rate = 2.12984e-05
   Mean = 20,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 24,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12685e+06,   Sampling rate = 2.12984e-05
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 28.5,   Min Value = 28
   Sampling interval = 1.12681e+06,   Sampling rate = 1.06496e-05
   Mean = 28.4583,   Standard Deviation = 0.144338
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 28,   Min Value = 28
   Sampling interval = 1.12681e+06,   Sampling rate = 1.06496e-05
   Mean = 28,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12681e+06,   Sampling rate = 1.06496e-05
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36.5,   Min Value = 36.5
   Sampling interval = 1.1253e+06,   Sampling rate = 8.88653e-07
   Mean = 36.5,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36,   Min Value = 36
   Sampling interval = 1.1253e+06,   Sampling rate = 8.88653e-07
   Mean = 36,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.1253e+06,   Sampling rate = 8.88653e-07
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 37,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 23.5135,   Standard Deviation = 4.34691
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 37,   Max Value = 36,   Min Value = 20
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 23.027,   Standard Deviation = 4.362
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 37,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12685e+06,   Sampling rate = 3.2835e-05
   Mean = 0,   Standard Deviation = 0
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 39,   Max Value = 3,   Min Value = 1
   Sampling interval = 1.12682e+06,   Sampling rate = 3.46108e-05
   Mean = 1.38462,   Standard Deviation = 0.543642
      Bin         Value
      ---         -----
     1.000    25.000 (64.10%) |********************************
     2.000    13.000 (33.33%) |****************
     3.000     1.000 ( 2.56%) |*
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 39,   Max Value = 10,   Min Value = 2
   Sampling interval = 1.12682e+06,   Sampling rate = 3.46108e-05
   Mean = 7.53846,   Standard Deviation = 3.74058
      Bin         Value
      ---         -----
     2.000    12.000 (30.77%) |***************
    10.000    27.000 (69.23%) |**********************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 12,   Max Value = 34.5,   Min Value = 26.5
   Sampling interval = 1.12682e+06,   Sampling rate = 1.06495e-05
   Mean = 29.1667,   Standard Deviation = 3.93893
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 12,   Max Value = 34,   Min Value = 26
   Sampling interval = 1.12682e+06,   Sampling rate = 1.06495e-05
   Mean = 28.6667,   Standard Deviation = 3.93893
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 12,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 1.06495e-05
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 70,   Min Value = 42
   Sampling interval = 1.12681e+06,   Sampling rate = 2.39614e-05
   Mean = 47.6296,   Standard Deviation = 6.95119
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 70,   Min Value = 42
   Sampling interval = 1.12681e+06,   Sampling rate = 2.39614e-05
   Mean = 47.3333,   Standard Deviation = 7.01646
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.12681e+06,   Sampling rate = 2.39614e-05
   Mean = 2.07407,   Standard Deviation = 4.05658
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 54,   Min Value = 26.5
   Sampling interval = 1.12682e+06,   Sampling rate = 2.21864e-05
   Mean = 38.3,   Standard Deviation = 8.69986
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 54,   Min Value = 26
   Sampling interval = 1.12682e+06,   Sampling rate = 2.21864e-05
   Mean = 37.92,   Standard Deviation = 8.78408
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 2.21864e-05
   Mean = 1.04,   Standard Deviation = 2.83549
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 13,   Max Value = 62,   Min Value = 34.5
   Sampling interval = 1.12681e+06,   Sampling rate = 1.1537e-05
   Mean = 46.8077,   Standard Deviation = 9.2004
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 13,   Max Value = 62,   Min Value = 34
   Sampling interval = 1.12681e+06,   Sampling rate = 1.1537e-05
   Mean = 46.4615,   Standard Deviation = 9.315
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 13,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.12681e+06,   Sampling rate = 1.1537e-05
   Mean = 1.38462,   Standard Deviation = 3.59487
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 1.1254e+06,   Sampling rate = 8.88572e-07
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 1.1254e+06,   Sampling rate = 8.88572e-07
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 12,   Min Value = 12
   Sampling interval = 1.1254e+06,   Sampling rate = 8.88572e-07
   Mean = 12,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 39,   Max Value = 70,   Min Value = 26.5
   Sampling interval = 1.12682e+06,   Sampling rate = 3.46108e-05
   Mean = 41.9487,   Standard Deviation = 10.5866
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 39,   Max Value = 70,   Min Value = 26
   Sampling interval = 1.12682e+06,   Sampling rate = 3.46108e-05
   Mean = 41.5897,   Standard Deviation = 10.6936
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 39,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.12682e+06,   Sampling rate = 3.46108e-05
   Mean = 1.4359,   Standard Deviation = 3.49281
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 8.69676e-05
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 4.61461e-05
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 3.19473e-05
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 9.22921e-05
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 4.61461e-05
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 6.38946e-05
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.000124239
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 7.27688e-05
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 5.50203e-05
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 8.69676e-05
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 4.61461e-05
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 6.38946e-05
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 5.50203e-05
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 5.50203e-05
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 9.22921e-05
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.000127789
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.000241379
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 9.93915e-05
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 5.67952e-05
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.000170385
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 5.67952e-05
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.000127789
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 5.67952e-05
Utilization of oport 0 in network Reply = 8.87424e-05
Utilization of oport 2 in network Reply = 8.20868e-05
Utilization of oport 3 in network Reply = 3.72718e-05
Utilization of oport 4 in network Reply = 0.000119359
Utilization of oport 5 in network Reply = 3.50533e-05
Utilization of oport 6 in network Reply = 7.01065e-05
Utilization of oport 7 in network Reply = 3.72718e-05
Reply Network Utilization: 8.08592e-05
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 1.77485e-05
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 5.32455e-05
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 4.43712e-05
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 1.77485e-05
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 3.5497e-05
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 2.66227e-05
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 3.5497e-05
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 5.32455e-05
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 2.66227e-05
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 2.66227e-05
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 1.77485e-05
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 1.77485e-05
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 2.66227e-05
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 8.87424e-06
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 8.87424e-06
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 8.87424e-06
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 2.66227e-05
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 7.0994e-05
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 8.87424e-06
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 4.43712e-05
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 2.66227e-05
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 7.98682e-05
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 1.77485e-05
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 5.32455e-05
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 2.66227e-05
Utilization of oport 0 in network Request = 8.87424e-06
Utilization of oport 1 in network Request = 1.9967e-05
Utilization of oport 2 in network Request = 8.87424e-06
Utilization of oport 3 in network Request = 6.65568e-06
Utilization of oport 4 in network Request = 1.55299e-05
Utilization of oport 5 in network Request = 6.65568e-06
Utilization of oport 6 in network Request = 1.10928e-05
Utilization of oport 7 in network Request = 4.43712e-06
Req Network Utilization: 2.61521e-05
Total Network Utilization: 5.22031e-05

PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 1126880		icount: 2783549

Statistics Record Active list size:
   Number of samples = 1077459,   Max Value = 64,   Min Value = 1
   Sampling interval = 1.12688e+06,   Sampling rate = 0.956144
   Mean = 28.8223,   Standard Deviation = 19.3651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    115118.000 (10.68%) |*****
     8.000    265199.000 (24.61%) |************
    16.000    158911.000 (14.75%) |*******
    24.000    99516.000 ( 9.24%) |****
    32.000    109621.000 (10.17%) |*****
    40.000    106488.000 ( 9.88%) |****
    48.000    70452.000 ( 6.54%) |***
    56.000    59500.000 ( 5.52%) |**
    64.000    92654.000 ( 8.60%) |****
End of Report


Statistics Record Speculation level:
   Number of samples = 1077459,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.12688e+06,   Sampling rate = 0.956144
   Mean = 2.64135,   Standard Deviation = 2.50689
End of Report


Statistics Record Mem queue size:
   Number of samples = 1077459,   Max Value = 32,   Min Value = 0
   Sampling interval = 1.12688e+06,   Sampling rate = 0.956144
   Mean = 5.26253,   Standard Deviation = 5.60803
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    800590.000 (74.30%) |*************************************
     8.000    198836.000 (18.45%) |*********
    16.000    67408.000 ( 6.26%) |***
    24.000    10211.000 ( 0.95%) |
    32.000    414.000 ( 0.04%) |
End of Report

BPB Good predictions: 200353, BPB Bad predictions: 42088, BPB Prediction rate: 0.826399
RAS Good predictions: 34689, RAS Bad predictions: 32079, RAS Prediction rate: 0.519545
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 74154,   Max Value = 62,   Min Value = 0
   Sampling interval = 1.12688e+06,   Sampling rate = 0.0658048
   Mean = 9.6664,   Standard Deviation = 12.9736
End of Report

Exceptions: 17622
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 72 underflows: 71
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 17622,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.12688e+06,   Sampling rate = 0.0156379
   Mean = 16.6352,   Standard Deviation = 6.99176
End of Report

ALU utilization: 81.7%
FPU utilization: 0.1%
Addr. gen. utilization: 24.4%

Statistics Record Waiting for exceptions:
   Number of samples = 17622,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.12688e+06,   Sampling rate = 0.0156379
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 28(0.800,0.718) Mean 55.857/1.000/1.000 Stddev 51.706/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.057,0.051) Mean 199.000/44.000/44.000 Stddev 41.012/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.029,0.026) Mean 125.000/119.000/119.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.114,0.103) Mean 209.250/151.750/151.750 Stddev 78.338/7.632/7.632
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 1(0.250,0.026) Mean 146.000/10.000/10.000 Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.750,0.077) Mean 228.333/127.333/127.333 Stddev 82.585/9.238/9.238
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.038
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.009
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.126
Efficiency loss from Unpredicted branch: 0.152
Efficiency loss from Shadow mappers full: 0.034
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.258 excepts: 0.105



PROCESSOR 5 Phase 0 STATISTICS: 
Start cycle: 1124529		icount: 0
End cycle: 1127066		icount: 3262

Statistics Record Active list size:
   Number of samples = 2537,   Max Value = 64,   Min Value = 2
   Sampling interval = 2536,   Sampling rate = 1.00039
   Mean = 62.5743,   Standard Deviation = 7.87842
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15.000 ( 0.59%) |
     8.000    19.000 ( 0.75%) |
    16.000    14.000 ( 0.55%) |
    24.000    10.000 ( 0.39%) |
    32.000    10.000 ( 0.39%) |
    40.000    13.000 ( 0.51%) |
    48.000    10.000 ( 0.39%) |
    56.000    12.000 ( 0.47%) |
    64.000    2434.000 (95.94%) |***********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2537,   Max Value = 6,   Min Value = 0
   Sampling interval = 2536,   Sampling rate = 1.00039
   Mean = 4.12574,   Standard Deviation = 0.876185
End of Report


Statistics Record Mem queue size:
   Number of samples = 2537,   Max Value = 26,   Min Value = 0
   Sampling interval = 2536,   Sampling rate = 1.00039
   Mean = 19.9287,   Standard Deviation = 3.62279
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    62.000 ( 2.44%) |*
     8.000    198.000 ( 7.80%) |***
    16.000    2121.000 (83.60%) |*****************************************
    24.000    156.000 ( 6.15%) |***
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 196, BPB Bad predictions: 6, BPB Prediction rate: 0.970297
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10,   Max Value = 62,   Min Value = 0
   Sampling interval = 2506,   Sampling rate = 0.00399042
   Mean = 20.3,   Standard Deviation = 28.5542
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 2537,   Sampling rate = 0.000788333
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 41.5%
FPU utilization: 0.0%
Addr. gen. utilization: 20.6%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 0.000788333
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 195(0.975,0.965) Mean 46.031/1.000/1.000 Stddev 18.879/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 1(0.005,0.005) Mean 171.000/10.000/10.000 Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.010,0.010) Mean 197.000/44.000/44.000 Stddev 42.426/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.005,0.005) Mean 122.000/119.000/119.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 1(0.005,0.005) Mean 191.000/148.000/148.000 Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 1(0.500,0.005) Mean 23.000/10.000/10.000 Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 1(0.500,0.005) Mean 158.000/153.000/153.000 Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.284
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.058
Avail loss from Read time: 0.275
Avail loss from Branch time: 0.057
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.014
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.062 excepts: 0.021



PROCESSOR 4 Phase 0 STATISTICS: 
Start cycle: 1124173		icount: 0
End cycle: 1127067		icount: 2659

Statistics Record Active list size:
   Number of samples = 2894,   Max Value = 64,   Min Value = 2
   Sampling interval = 2893,   Sampling rate = 1.00035
   Mean = 61.7733,   Standard Deviation = 9.52104
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19.000 ( 0.66%) |
     8.000    32.000 ( 1.11%) |
    16.000    28.000 ( 0.97%) |
    24.000    27.000 ( 0.93%) |
    32.000    21.000 ( 0.73%) |
    40.000    23.000 ( 0.79%) |
    48.000    19.000 ( 0.66%) |
    56.000    23.000 ( 0.79%) |
    64.000    2702.000 (93.37%) |**********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2894,   Max Value = 8,   Min Value = 0
   Sampling interval = 2893,   Sampling rate = 1.00035
   Mean = 4.10677,   Standard Deviation = 1.34198
End of Report


Statistics Record Mem queue size:
   Number of samples = 2894,   Max Value = 27,   Min Value = 0
   Sampling interval = 2893,   Sampling rate = 1.00035
   Mean = 19.8096,   Standard Deviation = 4.85746
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    77.000 ( 2.66%) |*
     8.000    442.000 (15.27%) |*******
    16.000    1954.000 (67.52%) |*********************************
    24.000    421.000 (14.55%) |*******
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 135, BPB Bad predictions: 11, BPB Prediction rate: 0.924658
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 15,   Max Value = 62,   Min Value = 0
   Sampling interval = 2633,   Sampling rate = 0.00569692
   Mean = 30.9333,   Standard Deviation = 29.0504
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 2894,   Sampling rate = 0.000691085
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 26.3%
FPU utilization: 0.0%
Addr. gen. utilization: 14.3%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2894,   Sampling rate = 0.000691085
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 130(0.942,0.915) Mean 50.908/1.000/1.000 Stddev 33.855/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.014,0.014) Mean 213.000/44.000/44.000 Stddev 42.426/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 3(0.022,0.021) Mean 136.667/130.000/130.000 Stddev 10.066/9.539/9.539
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 3(0.022,0.021) Mean 205.333/162.333/162.333 Stddev 11.590/11.590/11.590
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 2(0.500,0.014) Mean 191.500/121.500/121.500 Stddev 91.217/0.707/0.707
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 2(0.500,0.014) Mean 211.500/130.000/130.000 Stddev 91.217/11.314/11.314
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.166
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.164
Avail loss from Read time: 0.404
Avail loss from Branch time: 0.032
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.020
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.175 excepts: 0.026



PROCESSOR 2 Phase 0 STATISTICS: 
Start cycle: 1123460		icount: 0
End cycle: 1127103		icount: 4457

Statistics Record Active list size:
   Number of samples = 3643,   Max Value = 64,   Min Value = 2
   Sampling interval = 3642,   Sampling rate = 1.00027
   Mean = 62.5034,   Standard Deviation = 7.98462
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18.000 ( 0.49%) |
     8.000    29.000 ( 0.80%) |
    16.000    25.000 ( 0.69%) |
    24.000    20.000 ( 0.55%) |
    32.000    13.000 ( 0.36%) |
    40.000    19.000 ( 0.52%) |
    48.000    15.000 ( 0.41%) |
    56.000    18.000 ( 0.49%) |
    64.000    3486.000 (95.69%) |***********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3643,   Max Value = 8,   Min Value = 0
   Sampling interval = 3642,   Sampling rate = 1.00027
   Mean = 4.22015,   Standard Deviation = 1.15914
End of Report


Statistics Record Mem queue size:
   Number of samples = 3643,   Max Value = 27,   Min Value = 0
   Sampling interval = 3642,   Sampling rate = 1.00027
   Mean = 19.9122,   Standard Deviation = 4.08705
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    69.000 ( 1.89%) |
     8.000    341.000 ( 9.36%) |****
    16.000    2935.000 (80.57%) |****************************************
    24.000    298.000 ( 8.18%) |****
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 262, BPB Bad predictions: 10, BPB Prediction rate: 0.963235
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 14,   Max Value = 62,   Min Value = 0
   Sampling interval = 3358,   Sampling rate = 0.00416915
   Mean = 25.7143,   Standard Deviation = 28.4833
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 3643,   Sampling rate = 0.000548998
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 38.4%
FPU utilization: 0.0%
Addr. gen. utilization: 19.7%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3643,   Sampling rate = 0.000548998
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 261(0.978,0.967) Mean 45.395/1.000/1.000 Stddev 20.111/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2(0.007,0.007) Mean 225.000/44.000/44.000 Stddev 42.426/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.004,0.004) Mean 126.000/119.000/119.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 3(0.011,0.011) Mean 182.667/153.000/153.000 Stddev 29.143/8.718/8.718
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 1(0.333,0.004) Mean 15.000/10.000/10.000 Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1(0.333,0.004) Mean 280.000/145.000/145.000 Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 1(0.333,0.004) Mean 131.000/122.000/122.000 Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.266
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.071
Avail loss from Read time: 0.302
Avail loss from Branch time: 0.052
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.010
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.081 excepts: 0.015



PROCESSOR 1 Phase 0 STATISTICS: 
Start cycle: 1123091		icount: 0
End cycle: 1127113		icount: 5602

Statistics Record Active list size:
   Number of samples = 4022,   Max Value = 64,   Min Value = 2
   Sampling interval = 4021,   Sampling rate = 1.00025
   Mean = 63.1,   Standard Deviation = 6.29483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15.000 ( 0.37%) |
     8.000    19.000 ( 0.47%) |
    16.000    14.000 ( 0.35%) |
    24.000    10.000 ( 0.25%) |
    32.000    10.000 ( 0.25%) |
    40.000    13.000 ( 0.32%) |
    48.000    10.000 ( 0.25%) |
    56.000    12.000 ( 0.30%) |
    64.000    3919.000 (97.44%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 4022,   Max Value = 6,   Min Value = 0
   Sampling interval = 4021,   Sampling rate = 1.00025
   Mean = 4.25336,   Standard Deviation = 0.752155
End of Report


Statistics Record Mem queue size:
   Number of samples = 4022,   Max Value = 26,   Min Value = 0
   Sampling interval = 4021,   Sampling rate = 1.00025
   Mean = 19.9316,   Standard Deviation = 3.19849
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    59.000 ( 1.47%) |
     8.000    200.000 ( 4.97%) |**
    16.000    3682.000 (91.55%) |*********************************************
    24.000    81.000 ( 2.01%) |*
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 352, BPB Bad predictions: 6, BPB Prediction rate: 0.983240
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10,   Max Value = 62,   Min Value = 0
   Sampling interval = 3843,   Sampling rate = 0.00260213
   Mean = 20.3,   Standard Deviation = 28.5542
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 4022,   Sampling rate = 0.000497265
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 45.5%
FPU utilization: 0.0%
Addr. gen. utilization: 22.7%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 4022,   Sampling rate = 0.000497265
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 352(0.989,0.983) Mean 44.207/1.000/1.000 Stddev 6.626/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 3(0.008,0.008) Mean 97.000/44.000/44.000 Stddev 52.678/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 1(0.003,0.003) Mean 192.000/149.000/149.000 Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 1(0.500,0.003) Mean 15.000/10.000/10.000 Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 1(0.500,0.003) Mean 174.000/161.000/161.000 Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.325
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.039
Avail loss from Read time: 0.220
Avail loss from Branch time: 0.065
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.008
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.036 excepts: 0.012



PROCESSOR 6 Phase 0 STATISTICS: 
Start cycle: 1124885		icount: 0
End cycle: 1127201		icount: 2102

Statistics Record Active list size:
   Number of samples = 2316,   Max Value = 64,   Min Value = 2
   Sampling interval = 2315,   Sampling rate = 1.00043
   Mean = 61.6472,   Standard Deviation = 9.91338
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18.000 ( 0.78%) |
     8.000    29.000 ( 1.25%) |
    16.000    25.000 ( 1.08%) |
    24.000    20.000 ( 0.86%) |
    32.000    13.000 ( 0.56%) |
    40.000    19.000 ( 0.82%) |
    48.000    15.000 ( 0.65%) |
    56.000    18.000 ( 0.78%) |
    64.000    2159.000 (93.22%) |**********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2316,   Max Value = 8,   Min Value = 0
   Sampling interval = 2315,   Sampling rate = 1.00043
   Mean = 3.97064,   Standard Deviation = 1.42183
End of Report


Statistics Record Mem queue size:
   Number of samples = 2316,   Max Value = 27,   Min Value = 0
   Sampling interval = 2315,   Sampling rate = 1.00043
   Mean = 18.8843,   Standard Deviation = 5.19989
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    69.000 ( 2.98%) |*
     8.000    463.000 (19.99%) |*********
    16.000    1498.000 (64.68%) |********************************
    24.000    286.000 (12.35%) |******
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 105, BPB Bad predictions: 10, BPB Prediction rate: 0.913043
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 14,   Max Value = 62,   Min Value = 0
   Sampling interval = 2034,   Sampling rate = 0.00688299
   Mean = 25.7143,   Standard Deviation = 28.4833
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 2316,   Sampling rate = 0.000863558
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 26.4%
FPU utilization: 0.0%
Addr. gen. utilization: 14.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2316,   Sampling rate = 0.000863558
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 104(0.945,0.920) Mean 48.250/1.000/1.000 Stddev 31.057/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.009,0.009) Mean 183.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.018,0.018) Mean 132.000/127.000/127.000 Stddev 8.485/11.314/11.314
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 3(0.027,0.027) Mean 258.000/163.000/163.000 Stddev 102.587/15.100/15.100
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 2(0.667,0.018) Mean 210.000/140.500/140.500 Stddev 94.752/3.536/3.536
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 1(0.333,0.009) Mean 130.000/121.000/121.000 Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.163
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.165
Avail loss from Read time: 0.409
Avail loss from Branch time: 0.032
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.022
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.171 excepts: 0.032



PROCESSOR 3 Phase 0 STATISTICS: 
Start cycle: 1123817		icount: 0
End cycle: 1127203		icount: 4222

Statistics Record Active list size:
   Number of samples = 3386,   Max Value = 64,   Min Value = 2
   Sampling interval = 3385,   Sampling rate = 1.0003
   Mean = 62.9318,   Standard Deviation = 6.84717
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15.000 ( 0.44%) |
     8.000    19.000 ( 0.56%) |
    16.000    14.000 ( 0.41%) |
    24.000    10.000 ( 0.30%) |
    32.000    10.000 ( 0.30%) |
    40.000    13.000 ( 0.38%) |
    48.000    10.000 ( 0.30%) |
    56.000    12.000 ( 0.35%) |
    64.000    3283.000 (96.96%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3386,   Max Value = 6,   Min Value = 0
   Sampling interval = 3385,   Sampling rate = 1.0003
   Mean = 4.10721,   Standard Deviation = 0.843795
End of Report


Statistics Record Mem queue size:
   Number of samples = 3386,   Max Value = 26,   Min Value = 0
   Sampling interval = 3385,   Sampling rate = 1.0003
   Mean = 19.6633,   Standard Deviation = 3.71011
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    59.000 ( 1.74%) |
     8.000    286.000 ( 8.45%) |****
    16.000    2869.000 (84.73%) |******************************************
    24.000    172.000 ( 5.08%) |**
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 260, BPB Bad predictions: 6, BPB Prediction rate: 0.977444
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10,   Max Value = 62,   Min Value = 0
   Sampling interval = 3230,   Sampling rate = 0.00309598
   Mean = 20.3,   Standard Deviation = 28.5542
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 3386,   Sampling rate = 0.000590667
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 40.5%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3386,   Sampling rate = 0.000590667
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 260(0.985,0.977) Mean 46.104/1.000/1.000 Stddev 19.044/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.004,0.004) Mean 183.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.004,0.004) Mean 138.000/135.000/135.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 2(0.008,0.008) Mean 271.000/150.000/150.000 Stddev 114.551/4.243/4.243
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 2(1.000,0.008) Mean 139.000/130.000/130.000 Stddev 16.971/11.314/11.314
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.284
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.072
Avail loss from Read time: 0.273
Avail loss from Branch time: 0.057
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.011
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.048 excepts: 0.016



PROCESSOR 7 Phase 0 STATISTICS: 
Start cycle: 1125241		icount: 0
End cycle: 1127313		icount: 2197

Statistics Record Active list size:
   Number of samples = 2072,   Max Value = 64,   Min Value = 2
   Sampling interval = 2071,   Sampling rate = 1.00048
   Mean = 62.2543,   Standard Deviation = 8.68603
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15.000 ( 0.72%) |
     8.000    19.000 ( 0.92%) |
    16.000    14.000 ( 0.68%) |
    24.000    10.000 ( 0.48%) |
    32.000    10.000 ( 0.48%) |
    40.000    13.000 ( 0.63%) |
    48.000    10.000 ( 0.48%) |
    56.000    12.000 ( 0.58%) |
    64.000    1969.000 (95.03%) |***********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2072,   Max Value = 6,   Min Value = 0
   Sampling interval = 2071,   Sampling rate = 1.00048
   Mean = 3.90106,   Standard Deviation = 0.964036
End of Report


Statistics Record Mem queue size:
   Number of samples = 2072,   Max Value = 26,   Min Value = 0
   Sampling interval = 2071,   Sampling rate = 1.00048
   Mean = 19.14,   Standard Deviation = 4.69553
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    59.000 ( 2.85%) |*
     8.000    288.000 (13.90%) |******
    16.000    1523.000 (73.50%) |************************************
    24.000    202.000 ( 9.75%) |****
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 125, BPB Bad predictions: 6, BPB Prediction rate: 0.954198
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10,   Max Value = 62,   Min Value = 0
   Sampling interval = 1914,   Sampling rate = 0.00522466
   Mean = 20.3,   Standard Deviation = 28.5542
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 63,   Min Value = 5
   Sampling interval = 2072,   Sampling rate = 0.000965251
   Mean = 34,   Standard Deviation = 41.0122
End of Report

ALU utilization: 33.6%
FPU utilization: 0.0%
Addr. gen. utilization: 16.7%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2072,   Sampling rate = 0.000965251
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 125(0.969,0.954) Mean 49.336/1.000/1.000 Stddev 32.377/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.008,0.008) Mean 213.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.008,0.008) Mean 168.000/165.000/165.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 2(0.016,0.015) Mean 288.000/152.000/152.000 Stddev 132.936/1.414/1.414
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 2(1.000,0.015) Mean 140.000/131.000/131.000 Stddev 18.385/12.728/12.728
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.219
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.118
Avail loss from Read time: 0.348
Avail loss from Branch time: 0.044
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.021
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.092 excepts: 0.031




TIME FOR EXECUTION:	1.15448e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0          2970             2617(   88%)          0             0.003238
Num_hit: 2617  Num_miss: 353 Num_lat: 0
DEMAND READ	CACHE_HIT: 2617     (0.976,0.881)
DEMAND READ	CACHE_MISS_COLD: 13       (0.005,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 49       (0.018,0.016)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 288      (1.000,0.097)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.317 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 129, Max Value = 1, Min Value = 0
   Sampling interval = 27146,   Sampling rate = 0.00478892
   Mean = 0.316842,   Standard Deviation = 0.465254
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18517.000 (68.32%) |**********************************
     1.000    8588.000 (31.68%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.317 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 129, Max Value = 1, Min Value = 0
   Sampling interval = 27146,   Sampling rate = 0.00478892
   Mean = 0.316842,   Standard Deviation = 0.465254
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27105.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0         355              256(   72%)          0             0.003248
Num_hit: 256  Num_miss: 99 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.046,0.008)
DEMAND READ	CACHE_MISS_COLD: 13       (0.200,0.037)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 49       (0.754,0.138)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 253      (0.872,0.713)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.010,0.008)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 34       (0.117,0.096)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 62 @ 126.081 [stddev 42.919]
DEMAND network miss WRITE	: 37 @ 105.973 [stddev 23.217]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.437 [stddev 0.496]

Statistics Record Mshr occupancy:
   Number of intervals = 197, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00718172
   Mean = 0.437223,   Standard Deviation = 0.496052
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15491.000 (56.28%) |****************************
     1.000    12035.000 (43.72%) |*********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.437 [stddev 0.496]

Statistics Record Mshr req occupancy:
   Number of intervals = 197, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00718172
   Mean = 0.437223,   Standard Deviation = 0.496052
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27526.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	38
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1          3271             2957(   90%)          0             0.003433
Num_hit: 2957  Num_miss: 314 Num_lat: 0
DEMAND READ	CACHE_HIT: 2957     (0.986,0.904)
DEMAND READ	CACHE_MISS_COLD: 13       (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.009,0.008)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 272      (1.000,0.083)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.188 [stddev 0.390]

Statistics Record Mshr occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 27527,   Sampling rate = 0.00305155
   Mean = 0.187611,   Standard Deviation = 0.390409
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22322.000 (81.24%) |****************************************
     1.000    5155.000 (18.76%) |*********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.188 [stddev 0.390]

Statistics Record Mshr req occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 27527,   Sampling rate = 0.00305155
   Mean = 0.187611,   Standard Deviation = 0.390409
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27477.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1         314              235(   75%)          0             0.002871
Num_hit: 235  Num_miss: 79 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.071,0.010)
DEMAND READ	CACHE_MISS_COLD: 13       (0.310,0.041)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.619,0.083)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 232      (0.853,0.739)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 37       (0.136,0.118)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 39 @ 123.282 [stddev 36.944]
DEMAND network miss WRITE	: 40 @ 115.600 [stddev 27.727]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.347 [stddev 0.476]

Statistics Record Mshr occupancy:
   Number of intervals = 157, Max Value = 1, Min Value = 0
   Sampling interval = 27530,   Sampling rate = 0.00573919
   Mean = 0.346904,   Standard Deviation = 0.475994
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17951.000 (65.31%) |********************************
     1.000    9535.000 (34.69%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.347 [stddev 0.476]

Statistics Record Mshr req occupancy:
   Number of intervals = 157, Max Value = 1, Min Value = 0
   Sampling interval = 27530,   Sampling rate = 0.00573919
   Mean = 0.346904,   Standard Deviation = 0.475994
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27486.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	40
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2          2913             2575(   88%)          0             0.003186
Num_hit: 2575  Num_miss: 338 Num_lat: 0
DEMAND READ	CACHE_HIT: 2575     (0.978,0.884)
DEMAND READ	CACHE_MISS_COLD: 13       (0.005,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 42       (0.016,0.014)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 280      (1.000,0.096)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.288 [stddev 0.453]

Statistics Record Mshr occupancy:
   Number of intervals = 115, Max Value = 1, Min Value = 0
   Sampling interval = 27546,   Sampling rate = 0.00421114
   Mean = 0.28825,   Standard Deviation = 0.452956
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19408.000 (71.18%) |***********************************
     1.000    7860.000 (28.82%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.288 [stddev 0.453]

Statistics Record Mshr req occupancy:
   Number of intervals = 115, Max Value = 1, Min Value = 0
   Sampling interval = 27546,   Sampling rate = 0.00421114
   Mean = 0.28825,   Standard Deviation = 0.452956
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27268.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	93
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	93
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2         338              235(   70%)          0             0.003315
Num_hit: 235  Num_miss: 103 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.052,0.009)
DEMAND READ	CACHE_MISS_COLD: 13       (0.224,0.038)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 42       (0.724,0.124)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 232      (0.829,0.686)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 45       (0.161,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 55 @ 130.418 [stddev 32.689]
DEMAND network miss WRITE	: 48 @ 113.500 [stddev 25.931]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.466 [stddev 0.499]

Statistics Record Mshr occupancy:
   Number of intervals = 205, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00747189
   Mean = 0.46594,   Standard Deviation = 0.498848
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14692.000 (53.41%) |**************************
     1.000    12818.000 (46.59%) |***********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.466 [stddev 0.499]

Statistics Record Mshr req occupancy:
   Number of intervals = 205, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00747189
   Mean = 0.46594,   Standard Deviation = 0.498848
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27510.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	93
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	93
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	48
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3          3164             2850(   90%)          0             0.003335
Num_hit: 2850  Num_miss: 314 Num_lat: 0
DEMAND READ	CACHE_HIT: 2850     (0.985,0.901)
DEMAND READ	CACHE_MISS_COLD: 13       (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.009,0.008)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 272      (1.000,0.086)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.235 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 25807,   Sampling rate = 0.00325493
   Mean = 0.235401,   Standard Deviation = 0.424258
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19719.000 (76.46%) |**************************************
     1.000    6071.000 (23.54%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.235 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 25807,   Sampling rate = 0.00325493
   Mean = 0.235401,   Standard Deviation = 0.424258
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25790.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	68
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	68
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3         314              235(   75%)          0             0.002881
Num_hit: 235  Num_miss: 79 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.071,0.010)
DEMAND READ	CACHE_MISS_COLD: 13       (0.310,0.041)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.619,0.083)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 232      (0.853,0.739)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 37       (0.136,0.118)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 39 @ 142.974 [stddev 44.553]
DEMAND network miss WRITE	: 40 @ 122.625 [stddev 32.350]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr occupancy:
   Number of intervals = 157, Max Value = 1, Min Value = 0
   Sampling interval = 26586,   Sampling rate = 0.00594298
   Mean = 0.403486,   Standard Deviation = 0.490606
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15847.000 (59.65%) |*****************************
     1.000    10719.000 (40.35%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.403 [stddev 0.491]

Statistics Record Mshr req occupancy:
   Number of intervals = 157, Max Value = 1, Min Value = 0
   Sampling interval = 26586,   Sampling rate = 0.00594298
   Mean = 0.403486,   Standard Deviation = 0.490606
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    26566.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	68
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	68
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	39
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4          2808             2461(   88%)          0             0.003112
Num_hit: 2461  Num_miss: 347 Num_lat: 0
DEMAND READ	CACHE_HIT: 2461     (0.977,0.876)
DEMAND READ	CACHE_MISS_COLD: 14       (0.006,0.005)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 42       (0.017,0.015)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 288      (1.000,0.103)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.311 [stddev 0.463]

Statistics Record Mshr occupancy:
   Number of intervals = 117, Max Value = 1, Min Value = 0
   Sampling interval = 27396,   Sampling rate = 0.0043072
   Mean = 0.311299,   Standard Deviation = 0.463033
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18701.000 (68.87%) |**********************************
     1.000    8453.000 (31.13%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.311 [stddev 0.463]

Statistics Record Mshr req occupancy:
   Number of intervals = 117, Max Value = 1, Min Value = 0
   Sampling interval = 27396,   Sampling rate = 0.0043072
   Mean = 0.311299,   Standard Deviation = 0.463033
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27154.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	95
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	95
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4         347              243(   70%)          0             0.003379
Num_hit: 243  Num_miss: 104 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.051,0.009)
DEMAND READ	CACHE_MISS_COLD: 14       (0.237,0.040)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 42       (0.712,0.121)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 240      (0.833,0.692)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.010,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 45       (0.156,0.130)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 56 @ 138.464 [stddev 38.731]
DEMAND network miss WRITE	: 48 @ 120.646 [stddev 32.747]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.499 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 207, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00754443
   Mean = 0.499419,   Standard Deviation = 0.500009
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13777.000 (50.06%) |*************************
     1.000    13745.000 (49.94%) |************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.499 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 207, Max Value = 1, Min Value = 0
   Sampling interval = 27570,   Sampling rate = 0.00754443
   Mean = 0.499419,   Standard Deviation = 0.500009
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27522.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	95
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	95
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	49
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5          3398             3084(   91%)          0             0.003531
Num_hit: 3084  Num_miss: 314 Num_lat: 0
DEMAND READ	CACHE_HIT: 3084     (0.987,0.908)
DEMAND READ	CACHE_MISS_COLD: 13       (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.008,0.008)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 272      (1.000,0.080)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.206 [stddev 0.405]

Statistics Record Mshr occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 25747,   Sampling rate = 0.00326252
   Mean = 0.206231,   Standard Deviation = 0.404606
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    20434.000 (79.38%) |***************************************
     1.000    5309.000 (20.62%) |**********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.206 [stddev 0.405]

Statistics Record Mshr req occupancy:
   Number of intervals = 83, Max Value = 1, Min Value = 0
   Sampling interval = 25747,   Sampling rate = 0.00326252
   Mean = 0.206231,   Standard Deviation = 0.404606
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25743.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	61
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	61
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5         314              243(   77%)          0             0.002813
Num_hit: 243  Num_miss: 71 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.071,0.010)
DEMAND READ	CACHE_MISS_COLD: 13       (0.310,0.041)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.619,0.083)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 240      (0.882,0.764)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 29       (0.107,0.092)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 39 @ 123.436 [stddev 36.525]
DEMAND network miss WRITE	: 32 @ 104.781 [stddev 25.825]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.317 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 141, Max Value = 1, Min Value = 0
   Sampling interval = 26467,   Sampling rate = 0.00536517
   Mean = 0.316704,   Standard Deviation = 0.4652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18080.000 (68.33%) |**********************************
     1.000    8380.000 (31.67%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.317 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 141, Max Value = 1, Min Value = 0
   Sampling interval = 26467,   Sampling rate = 0.00536517
   Mean = 0.316704,   Standard Deviation = 0.4652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    26460.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	61
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	61
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	32
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6          3147             2817(   90%)          0             0.003356
Num_hit: 2817  Num_miss: 330 Num_lat: 0
DEMAND READ	CACHE_HIT: 2817     (0.983,0.895)
DEMAND READ	CACHE_MISS_COLD: 13       (0.005,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 34       (0.012,0.011)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 280      (1.000,0.089)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.233 [stddev 0.423]

Statistics Record Mshr occupancy:
   Number of intervals = 99, Max Value = 1, Min Value = 0
   Sampling interval = 27497,   Sampling rate = 0.00363676
   Mean = 0.233219,   Standard Deviation = 0.422888
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21065.000 (76.68%) |**************************************
     1.000    6407.000 (23.32%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.233 [stddev 0.423]

Statistics Record Mshr req occupancy:
   Number of intervals = 99, Max Value = 1, Min Value = 0
   Sampling interval = 27497,   Sampling rate = 0.00363676
   Mean = 0.233219,   Standard Deviation = 0.422888
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27472.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	78
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	78
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6         330              242(   73%)          0             0.0031
Num_hit: 242  Num_miss: 88 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.060,0.009)
DEMAND READ	CACHE_MISS_COLD: 13       (0.260,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 34       (0.680,0.103)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 239      (0.854,0.724)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 38       (0.136,0.115)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 47 @ 127.234 [stddev 34.204]
DEMAND network miss WRITE	: 41 @ 108.390 [stddev 24.493]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.383 [stddev 0.486]

Statistics Record Mshr occupancy:
   Number of intervals = 175, Max Value = 1, Min Value = 0
   Sampling interval = 27500,   Sampling rate = 0.0064
   Mean = 0.383283,   Standard Deviation = 0.486195
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16948.000 (61.67%) |******************************
     1.000    10533.000 (38.33%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.383 [stddev 0.486]

Statistics Record Mshr req occupancy:
   Number of intervals = 175, Max Value = 1, Min Value = 0
   Sampling interval = 27500,   Sampling rate = 0.0064
   Mean = 0.383283,   Standard Deviation = 0.486195
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    27481.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	78
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	78
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	41
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7          3654             3347(   92%)          0             0.003722
Num_hit: 3347  Num_miss: 307 Num_lat: 0
DEMAND READ	CACHE_HIT: 3347     (0.990,0.916)
DEMAND READ	CACHE_MISS_COLD: 15       (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 17       (0.005,0.005)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 272      (1.000,0.074)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.150 [stddev 0.357]

Statistics Record Mshr occupancy:
   Number of intervals = 69, Max Value = 1, Min Value = 0
   Sampling interval = 25558,   Sampling rate = 0.00273887
   Mean = 0.149978,   Standard Deviation = 0.357057
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21622.000 (85.00%) |******************************************
     1.000    3815.000 (15.00%) |*******
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.150 [stddev 0.357]

Statistics Record Mshr req occupancy:
   Number of intervals = 69, Max Value = 1, Min Value = 0
   Sampling interval = 25558,   Sampling rate = 0.00273887
   Mean = 0.149978,   Standard Deviation = 0.357057
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25437.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7         307              253(   82%)          0             0.002533
Num_hit: 253  Num_miss: 54 Num_lat: 0
DEMAND READ	CACHE_HIT: 3        (0.086,0.010)
DEMAND READ	CACHE_MISS_COLD: 15       (0.429,0.049)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17       (0.486,0.055)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 250      (0.919,0.814)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 19       (0.070,0.062)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 32 @ 106.375 [stddev 51.567]
DEMAND network miss WRITE	: 22 @ 105.818 [stddev 31.586]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.231 [stddev 0.421]

Statistics Record Mshr occupancy:
   Number of intervals = 107, Max Value = 1, Min Value = 0
   Sampling interval = 25698,   Sampling rate = 0.00420266
   Mean = 0.230508,   Standard Deviation = 0.421166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19679.000 (76.95%) |**************************************
     1.000    5895.000 (23.05%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.231 [stddev 0.421]

Statistics Record Mshr req occupancy:
   Number of intervals = 107, Max Value = 1, Min Value = 0
   Sampling interval = 25698,   Sampling rate = 0.00420266
   Mean = 0.230508,   Standard Deviation = 0.421166
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25574.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	20
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 10.0601%
bus1: Bus Utilization (time spent delivering pkts) = 9.7450%
bus2: Bus Utilization (time spent delivering pkts) = 11.9475%
bus3: Bus Utilization (time spent delivering pkts) = 9.7450%
bus4: Bus Utilization (time spent delivering pkts) = 11.7447%
bus5: Bus Utilization (time spent delivering pkts) = 8.4553%
bus6: Bus Utilization (time spent delivering pkts) = 10.1942%
bus7: Bus Utilization (time spent delivering pkts) = 6.0209%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0            28               21(   75%)      190.3             0.0007978
              Read             Write              Local            Remote
                 20(0.7143)        1(0.03571)       12(0.4286)       16(0.5714)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_1            10                7(   70%)      204.5             0.0003274
              Read             Write              Local            Remote
                  6(   0.6)        1(   0.1)        6(0.6)        4(   0.4)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_2            11               11(1e+02%)          0             0.0001949
              Read             Write              Local            Remote
                 10(0.9091)        1(0.09091)        3(0.2727)        8(0.7273)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_3             2                2(1e+02%)          0             3.292e-05
              Read             Write              Local            Remote
                  2(     1)        0(     0)        2(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0            17               10(   59%)      184.6             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_1             9                6(   67%)      206.5             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_2            17               10(   59%)      195.9             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_3            63               35(   56%)      153.1             0.002257
              Read             Write              Local            Remote
                 35(0.5556)        0(     0)       30(0.4762)       33(0.5238)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0            17               10(   59%)      188.7             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_1             9                6(   67%)      209.5             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_2            17               10(   59%)      182.6             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_3            63               35(   56%)      161.5             0.002257
              Read             Write              Local            Remote
                 35(0.5556)        0(     0)       30(0.4762)       33(0.5238)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0            17               10(   59%)      226.8             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_1             9                6(   67%)      255.8             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_2            17               10(   59%)      184.6             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_3            60               33(   55%)      153.8             0.002224
              Read             Write              Local            Remote
                 33(  0.55)        0(     0)       30(0.5)       30(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0            17               10(   59%)      183.6             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_1             9                6(   67%)      207.7             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_2            17               10(   59%)      237.1             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_3            42               22(   52%)        142             0.001558
              Read             Write              Local            Remote
                 22(0.5238)        0(     0)       22(0.5238)       20(0.4762)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0            33               18(   55%)      150.5             0.00122
              Read             Write              Local            Remote
                 17(0.5152)        1(0.0303)       17(0.5152)       16(0.4848)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_1             9                6(   67%)      205.2             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_2            17               10(   59%)      185.9             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_3            25               14(   56%)      146.5             0.0009147
              Read             Write              Local            Remote
                 14(  0.56)        0(     0)       14(0.56)       11(  0.44)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0            52               28(   54%)      150.6             0.00193
              Read             Write              Local            Remote
                 27(0.5192)        1(0.01923)       26(0.5)       26(   0.5)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_1             9                6(   67%)      207.2             0.000311
              Read             Write              Local            Remote
                  5(0.5556)        1(0.1111)        5(0.5556)        4(0.4444)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_2            17               10(   59%)      183.2             0.0006029
              Read             Write              Local            Remote
                  9(0.5294)        1(0.05882)        9(0.5294)        8(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_3            10                6(   60%)      164.2             0.0003248
              Read             Write              Local            Remote
                  6(   0.6)        0(     0)        6(0.6)        4(   0.4)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0            34               18(   53%)      117.6             0.001266
              Read             Write              Local            Remote
                 17(   0.5)        1(0.02941)       18(0.5294)       16(0.4706)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_1             3                3(1e+02%)          0             4.937e-05
              Read             Write              Local            Remote
                  2(0.6667)        1(0.3333)        3(1)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_2            19               12(   63%)      182.9             0.0006358
              Read             Write              Local            Remote
                 11(0.5789)        1(0.05263)       11(0.5789)        8(0.4211)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_3            12                8(   67%)      167.8             0.0003577
              Read             Write              Local            Remote
                  8(0.6667)        0(     0)        8(0.6667)        4(0.3333)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 282,   Max Value = 1,   Min Value = 1
   Sampling interval = 27502.5,   Sampling rate = 0.0102536
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    282.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 604,   Max Value = 4,   Min Value = 1
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 1.39404,   Standard Deviation = 0.854428
      Bin         Value
      ---         -----
     1.000    466.000 (77.15%) |**************************************
     2.000    86.000 (14.24%) |*******
     3.000     4.000 ( 0.66%) |
     4.000    48.000 ( 7.95%) |***
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 604,   Max Value = 2,   Min Value = 2
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    604.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 604,   Max Value = 53.5,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 23.8245,   Standard Deviation = 7.08476
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 604,   Max Value = 53,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 23.3692,   Standard Deviation = 7.08614
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 604,   Max Value = 9,   Min Value = 0
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 0.216887,   Standard Deviation = 1.1988
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 466,   Max Value = 28.5,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.016888
   Mean = 20.6062,   Standard Deviation = 0.93899
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 466,   Max Value = 28,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.016888
   Mean = 20.1459,   Standard Deviation = 0.977243
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 466,   Max Value = 8,   Min Value = 0
   Sampling interval = 27593.5,   Sampling rate = 0.016888
   Mean = 0.145923,   Standard Deviation = 0.977243
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 86,   Max Value = 36.5,   Min Value = 28
   Sampling interval = 27565.5,   Sampling rate = 0.00311984
   Mean = 28.7093,   Standard Deviation = 1.35139
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 86,   Max Value = 36,   Min Value = 28
   Sampling interval = 27565.5,   Sampling rate = 0.00311984
   Mean = 28.3023,   Standard Deviation = 1.32904
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 86,   Max Value = 8,   Min Value = 0
   Sampling interval = 27565.5,   Sampling rate = 0.00311984
   Mean = 0.302326,   Standard Deviation = 1.32904
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 44.5,   Min Value = 36.5
   Sampling interval = 1005.5,   Sampling rate = 0.00397812
   Mean = 38.5,   Standard Deviation = 4
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 44,   Min Value = 36
   Sampling interval = 1005.5,   Sampling rate = 0.00397812
   Mean = 38,   Standard Deviation = 4
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 8,   Min Value = 0
   Sampling interval = 1005.5,   Sampling rate = 0.00397812
   Mean = 2,   Standard Deviation = 4
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 53.5,   Min Value = 44.5
   Sampling interval = 25905.5,   Sampling rate = 0.00185289
   Mean = 45.0938,   Standard Deviation = 2.05937
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 53,   Min Value = 44
   Sampling interval = 25905.5,   Sampling rate = 0.00185289
   Mean = 44.6042,   Standard Deviation = 2.07046
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 9,   Min Value = 0
   Sampling interval = 25905.5,   Sampling rate = 0.00185289
   Mean = 0.604167,   Standard Deviation = 2.07046
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 604,   Max Value = 53.5,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 23.8245,   Standard Deviation = 7.08476
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 604,   Max Value = 53,   Min Value = 20
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 23.3692,   Standard Deviation = 7.08614
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 604,   Max Value = 9,   Min Value = 0
   Sampling interval = 27593.5,   Sampling rate = 0.0218892
   Mean = 0.216887,   Standard Deviation = 1.1988
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 661,   Max Value = 4,   Min Value = 1
   Sampling interval = 27563.5,   Sampling rate = 0.023981
   Mean = 1.3888,   Standard Deviation = 0.834009
      Bin         Value
      ---         -----
     1.000    506.000 (76.55%) |**************************************
     2.000    102.000 (15.43%) |*******
     3.000     4.000 ( 0.61%) |
     4.000    49.000 ( 7.41%) |***
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 661,   Max Value = 10,   Min Value = 2
   Sampling interval = 27563.5,   Sampling rate = 0.023981
   Mean = 6.55068,   Standard Deviation = 3.96491
      Bin         Value
      ---         -----
     2.000    285.000 (43.12%) |*********************
    10.000    376.000 (56.88%) |****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 285,   Max Value = 60,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.0103398
   Mean = 30.0614,   Standard Deviation = 7.3256
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 285,   Max Value = 60,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.0103398
   Mean = 29.6,   Standard Deviation = 7.33994
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 285,   Max Value = 18,   Min Value = 0
   Sampling interval = 27563.5,   Sampling rate = 0.0103398
   Mean = 0.596491,   Standard Deviation = 2.48701
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 376,   Max Value = 78,   Min Value = 42
   Sampling interval = 27559.5,   Sampling rate = 0.0136432
   Mean = 47.9003,   Standard Deviation = 8.36684
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 376,   Max Value = 78,   Min Value = 42
   Sampling interval = 27559.5,   Sampling rate = 0.0136432
   Mean = 47.5,   Standard Deviation = 8.48182
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 376,   Max Value = 32,   Min Value = 0
   Sampling interval = 27559.5,   Sampling rate = 0.0136432
   Mean = 2.30053,   Standard Deviation = 5.08515
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 506,   Max Value = 74,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.0183576
   Mean = 36.7184,   Standard Deviation = 9.51914
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 506,   Max Value = 74,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.0183576
   Mean = 36.2787,   Standard Deviation = 9.59081
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 506,   Max Value = 32,   Min Value = 0
   Sampling interval = 27563.5,   Sampling rate = 0.0183576
   Mean = 1.29249,   Standard Deviation = 4.00809
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 102,   Max Value = 70,   Min Value = 34
   Sampling interval = 27559.5,   Sampling rate = 0.00370108
   Mean = 46.951,   Standard Deviation = 10.2372
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 102,   Max Value = 70,   Min Value = 34
   Sampling interval = 27559.5,   Sampling rate = 0.00370108
   Mean = 46.5784,   Standard Deviation = 10.3507
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 102,   Max Value = 20,   Min Value = 0
   Sampling interval = 27559.5,   Sampling rate = 0.00370108
   Mean = 3.0098,   Standard Deviation = 5.20756
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 78,   Min Value = 58
   Sampling interval = 1099.5,   Sampling rate = 0.00363802
   Mean = 65.125,   Standard Deviation = 9.33073
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 78,   Min Value = 58
   Sampling interval = 1099.5,   Sampling rate = 0.00363802
   Mean = 65,   Standard Deviation = 9.45163
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 20,   Min Value = 0
   Sampling interval = 1099.5,   Sampling rate = 0.00363802
   Mean = 7,   Standard Deviation = 9.45163
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 78,   Min Value = 50
   Sampling interval = 25969.5,   Sampling rate = 0.00188683
   Mean = 60.1837,   Standard Deviation = 8.70925
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 78,   Min Value = 50
   Sampling interval = 25969.5,   Sampling rate = 0.00188683
   Mean = 59.7551,   Standard Deviation = 8.74293
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 12,   Min Value = 0
   Sampling interval = 25969.5,   Sampling rate = 0.00188683
   Mean = 0.938776,   Standard Deviation = 2.94681
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 661,   Max Value = 78,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.023981
   Mean = 40.2088,   Standard Deviation = 11.8758
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 661,   Max Value = 78,   Min Value = 26
   Sampling interval = 27563.5,   Sampling rate = 0.023981
   Mean = 39.7821,   Standard Deviation = 11.9483
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 661,   Max Value = 32,   Min Value = 0
   Sampling interval = 27563.5,   Sampling rate = 0.023981
   Mean = 1.56581,   Standard Deviation = 4.25056
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0508622
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0789016
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0328938
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0561513
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.03293
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0542675
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0520214
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0563686
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0415882
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0373859
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.0406463
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0351398
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0266628
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0255036
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0152876
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.115346
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0631792
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0910013
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0632155
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.102666
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0544124
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0782495
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0336183
Utilization of oport 0 in network Reply = 0.0379293
Utilization of oport 1 in network Reply = 0.0314991
Utilization of oport 2 in network Reply = 0.0429829
Utilization of oport 3 in network Reply = 0.0322598
Utilization of oport 4 in network Reply = 0.0436169
Utilization of oport 5 in network Reply = 0.030847
Utilization of oport 6 in network Reply = 0.0369512
Utilization of oport 7 in network Reply = 0.0218265
Reply Network Utilization: 0.04891
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0301043
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0337632
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0200333
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0250688
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0186567
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0249964
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.028619
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0199246
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0228228
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0141284
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0224605
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0137661
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.0150341
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.000724533
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.000724533
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.000724533
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00579626
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00833213
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0311549
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0260107
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0344153
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0260832
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0347776
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.022859
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0289813
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.0148529
Utilization of oport 0 in network Request = 0.00914723
Utilization of oport 1 in network Request = 0.00624909
Utilization of oport 2 in network Request = 0.00842269
Utilization of oport 3 in network Request = 0.00624909
Utilization of oport 4 in network Request = 0.00860383
Utilization of oport 5 in network Request = 0.00552456
Utilization of oport 6 in network Request = 0.00706419
Utilization of oport 7 in network Request = 0.00344153
Req Network Utilization: 0.0170446
Total Network Utilization: 0.032242

PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 1126888		icount: 2783576
End cycle: 1154489		icount: 2803539

Statistics Record Active list size:
   Number of samples = 27598,   Max Value = 64,   Min Value = 2
   Sampling interval = 27600,   Sampling rate = 0.999928
   Mean = 62.4515,   Standard Deviation = 7.92172
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    94.000 ( 0.34%) |
     8.000    198.000 ( 0.72%) |
    16.000    221.000 ( 0.80%) |
    24.000    183.000 ( 0.66%) |
    32.000    176.000 ( 0.64%) |
    40.000    131.000 ( 0.47%) |
    48.000    137.000 ( 0.50%) |
    56.000    144.000 ( 0.52%) |
    64.000    26314.000 (95.35%) |***********************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27598,   Max Value = 8,   Min Value = 0
   Sampling interval = 27600,   Sampling rate = 0.999928
   Mean = 3.69929,   Standard Deviation = 1.09162
End of Report


Statistics Record Mem queue size:
   Number of samples = 27598,   Max Value = 32,   Min Value = 0
   Sampling interval = 27600,   Sampling rate = 0.999928
   Mean = 25.3638,   Standard Deviation = 6.04383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    447.000 ( 1.62%) |
     8.000    481.000 ( 1.74%) |
    16.000    13027.000 (47.20%) |***********************
    24.000    3147.000 (11.40%) |*****
    32.000    10496.000 (38.03%) |*******************
End of Report

BPB Good predictions: 952, BPB Bad predictions: 71, BPB Prediction rate: 0.930596
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 75,   Max Value = 62,   Min Value = 0
   Sampling interval = 27598,   Sampling rate = 0.00271759
   Mean = 46.1733,   Standard Deviation = 22.7871
End of Report

Exceptions: 3
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 3,   Max Value = 6,   Min Value = 4
   Sampling interval = 27601,   Sampling rate = 0.000108692
   Mean = 4.66667,   Standard Deviation = 1.1547
End of Report

ALU utilization: 16.3%
FPU utilization: 1.9%
Addr. gen. utilization: 13.3%

Statistics Record Waiting for exceptions:
   Number of samples = 3,   Max Value = 0,   Min Value = 0
   Sampling interval = 27601,   Sampling rate = 0.000108692
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2617(0.976,0.881) Mean 92.745/2.924/1.000 Stddev 60.051/14.267/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 92.667/62.000/10.000 Stddev 42.099/7.000/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 10(0.004,0.003) Mean 145.000/74.700/45.800 Stddev 72.795/46.368/3.910
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 52(0.019,0.018) Mean 183.154/157.442/157.019 Stddev 29.687/12.620/12.897
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 251(0.872,0.085) Mean 103.526/15.785/10.008 Stddev 57.079/1.100/0.089
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.010,0.001) Mean 261.333/48.000/45.333 Stddev 51.549/2.000/2.309
Demand write DIR_LH_RCOHE -- Num 10(0.035,0.003) Mean 302.500/127.000/121.000 Stddev 30.093/0.000/0.000
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 24(0.083,0.008) Mean 271.542/127.333/127.333 Stddev 114.437/7.822/7.822
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.084
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.244
Avail loss from Read time: 0.387
Avail loss from Branch time: 0.021
Avail loss from FPU time: 0.081
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.015
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.173 excepts: 0.001



PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 1127088		icount: 3289
End cycle: 1154697		icount: 27471

Statistics Record Active list size:
   Number of samples = 27606,   Max Value = 64,   Min Value = 2
   Sampling interval = 27608,   Sampling rate = 0.999928
   Mean = 63.2175,   Standard Deviation = 5.73899
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    54.000 ( 0.20%) |
     8.000    94.000 ( 0.34%) |
    16.000    139.000 ( 0.50%) |
    24.000    72.000 ( 0.26%) |
    32.000    66.000 ( 0.24%) |
    40.000    67.000 ( 0.24%) |
    48.000    88.000 ( 0.32%) |
    56.000    70.000 ( 0.25%) |
    64.000    26956.000 (97.65%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27606,   Max Value = 5,   Min Value = 0
   Sampling interval = 27608,   Sampling rate = 0.999928
   Mean = 3.59929,   Standard Deviation = 0.884886
End of Report


Statistics Record Mem queue size:
   Number of samples = 27606,   Max Value = 32,   Min Value = 0
   Sampling interval = 27608,   Sampling rate = 0.999928
   Mean = 26.4001,   Standard Deviation = 6.15265
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    245.000 ( 0.89%) |
     8.000    198.000 ( 0.72%) |
    16.000    12659.000 (45.86%) |**********************
    24.000    539.000 ( 1.95%) |
    32.000    13965.000 (50.59%) |*************************
End of Report

BPB Good predictions: 1368, BPB Bad predictions: 35, BPB Prediction rate: 0.975053
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 62,   Min Value = 0
   Sampling interval = 27604,   Sampling rate = 0.00134039
   Mean = 44.5676,   Standard Deviation = 25.4204
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27609,   Sampling rate = 3.62201e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 23.6%
FPU utilization: 1.9%
Addr. gen. utilization: 16.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27609,   Sampling rate = 3.62201e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 3087(0.987,0.908) Mean 102.138/3.817/1.000 Stddev 92.092/19.581/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 192.333/161.667/10.000 Stddev 44.970/4.726/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.002,0.001) Mean 270.800/105.400/44.400 Stddev 108.693/83.227/0.894
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 394.000/202.000/179.000 Stddev 287.085/16.971/15.556
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 32(0.010,0.009) Mean 206.531/150.219/148.156 Stddev 57.110/7.486/1.588
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 240(0.882,0.071) Mean 121.333/15.792/10.000 Stddev 99.633/1.085/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 385.667/46.667/44.000 Stddev 226.708/3.055/0.000
Demand write DIR_LH_RCOHE -- Num 29(0.107,0.009) Mean 282.069/129.552/125.414 Stddev 96.335/8.331/9.738
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.145
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.219
Avail loss from Read time: 0.299
Avail loss from Branch time: 0.033
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.006
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.068 excepts: 0.000



PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 1127089		icount: 2686
End cycle: 1154705		icount: 19421

Statistics Record Active list size:
   Number of samples = 27613,   Max Value = 64,   Min Value = 2
   Sampling interval = 27615,   Sampling rate = 0.999928
   Mean = 62.7707,   Standard Deviation = 7.09281
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    71.000 ( 0.26%) |
     8.000    160.000 ( 0.58%) |
    16.000    192.000 ( 0.70%) |
    24.000    134.000 ( 0.49%) |
    32.000    126.000 ( 0.46%) |
    40.000    106.000 ( 0.38%) |
    48.000    117.000 ( 0.42%) |
    56.000    136.000 ( 0.49%) |
    64.000    26571.000 (96.23%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27613,   Max Value = 8,   Min Value = 0
   Sampling interval = 27615,   Sampling rate = 0.999928
   Mean = 3.66255,   Standard Deviation = 1.45732
End of Report


Statistics Record Mem queue size:
   Number of samples = 27613,   Max Value = 32,   Min Value = 0
   Sampling interval = 27615,   Sampling rate = 0.999928
   Mean = 27.7002,   Standard Deviation = 5.80549
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    355.000 ( 1.29%) |
     8.000    326.000 ( 1.18%) |
    16.000    6781.000 (24.56%) |************
    24.000    5067.000 (18.35%) |*********
    32.000    15084.000 (54.63%) |***************************
End of Report

BPB Good predictions: 785, BPB Bad predictions: 57, BPB Prediction rate: 0.932304
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 59,   Max Value = 62,   Min Value = 0
   Sampling interval = 27611,   Sampling rate = 0.00213683
   Mean = 47.8136,   Standard Deviation = 22.2505
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27616,   Sampling rate = 3.62109e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 13.1%
FPU utilization: 1.9%
Addr. gen. utilization: 11.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27616,   Sampling rate = 3.62109e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2461(0.977,0.876) Mean 128.226/4.961/1.000 Stddev 124.990/24.905/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 242.000/211.333/10.000 Stddev 44.396/5.132/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.002,0.002) Mean 267.800/114.800/44.000 Stddev 110.647/99.092/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 361.000/210.000/167.000 Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 50(0.020,0.018) Mean 244.040/163.240/161.900 Stddev 109.003/19.849/19.731
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 240(0.833,0.085) Mean 128.029/15.792/10.000 Stddev 118.402/1.085/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.010,0.001) Mean 370.667/46.667/44.000 Stddev 205.303/3.055/0.000
Demand write DIR_LH_RCOHE -- Num 29(0.101,0.010) Mean 387.931/148.966/144.828 Stddev 148.857/28.519/27.488
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 16(0.056,0.006) Mean 213.500/130.375/130.375 Stddev 66.364/9.208/9.208
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.062
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.310
Avail loss from Read time: 0.375
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.015
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.169 excepts: 0.000



PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 1127125		icount: 4484
End cycle: 1154729		icount: 22162

Statistics Record Active list size:
   Number of samples = 27601,   Max Value = 64,   Min Value = 2
   Sampling interval = 27603,   Sampling rate = 0.999928
   Mean = 62.8999,   Standard Deviation = 6.81596
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    70.000 ( 0.25%) |
     8.000    158.000 ( 0.57%) |
    16.000    178.000 ( 0.64%) |
    24.000    108.000 ( 0.39%) |
    32.000    89.000 ( 0.32%) |
    40.000    89.000 ( 0.32%) |
    48.000    96.000 ( 0.35%) |
    56.000    93.000 ( 0.34%) |
    64.000    26720.000 (96.81%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27601,   Max Value = 5,   Min Value = 0
   Sampling interval = 27603,   Sampling rate = 0.999928
   Mean = 3.54397,   Standard Deviation = 0.95369
End of Report


Statistics Record Mem queue size:
   Number of samples = 27601,   Max Value = 32,   Min Value = 0
   Sampling interval = 27603,   Sampling rate = 0.999928
   Mean = 26.839,   Standard Deviation = 6.08159
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    356.000 ( 1.29%) |
     8.000    280.000 ( 1.01%) |
    16.000    10968.000 (39.74%) |*******************
    24.000    2025.000 ( 7.34%) |***
    32.000    13972.000 (50.62%) |*************************
End of Report

BPB Good predictions: 880, BPB Bad predictions: 51, BPB Prediction rate: 0.945220
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 53,   Max Value = 62,   Min Value = 0
   Sampling interval = 27599,   Sampling rate = 0.00192036
   Mean = 43.9434,   Standard Deviation = 23.8371
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27604,   Sampling rate = 3.62266e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 14.9%
FPU utilization: 1.9%
Addr. gen. utilization: 12.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27604,   Sampling rate = 3.62266e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2575(0.978,0.884) Mean 122.703/4.377/1.000 Stddev 111.019/21.377/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 193.667/163.000/10.000 Stddev 43.822/5.568/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.002,0.002) Mean 269.400/106.000/45.000 Stddev 106.819/85.041/2.236
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 390.000/200.500/178.500 Stddev 288.500/21.920/9.192
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 48(0.018,0.016) Mean 225.938/153.583/152.208 Stddev 90.626/9.423/7.987
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 232(0.829,0.080) Mean 126.845/15.991/10.000 Stddev 105.222/0.131/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 383.333/46.667/44.000 Stddev 226.595/3.055/0.000
Demand write DIR_LH_RCOHE -- Num 37(0.132,0.013) Mean 318.216/137.595/134.351 Stddev 131.890/13.022/15.655
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 8(0.029,0.003) Mean 134.375/121.500/121.500 Stddev 0.916/0.535/0.535
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.078
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.298
Avail loss from Read time: 0.360
Avail loss from Branch time: 0.020
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.012
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.132 excepts: 0.000



PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 1127135		icount: 5629
End cycle: 1154737		icount: 27861

Statistics Record Active list size:
   Number of samples = 27599,   Max Value = 64,   Min Value = 2
   Sampling interval = 27601,   Sampling rate = 0.999928
   Mean = 63.2173,   Standard Deviation = 5.7397
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    54.000 ( 0.20%) |
     8.000    94.000 ( 0.34%) |
    16.000    139.000 ( 0.50%) |
    24.000    72.000 ( 0.26%) |
    32.000    66.000 ( 0.24%) |
    40.000    67.000 ( 0.24%) |
    48.000    88.000 ( 0.32%) |
    56.000    70.000 ( 0.25%) |
    64.000    26949.000 (97.64%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27599,   Max Value = 5,   Min Value = 0
   Sampling interval = 27601,   Sampling rate = 0.999928
   Mean = 3.57346,   Standard Deviation = 0.866032
End of Report


Statistics Record Mem queue size:
   Number of samples = 27599,   Max Value = 32,   Min Value = 0
   Sampling interval = 27601,   Sampling rate = 0.999928
   Mean = 26.6792,   Standard Deviation = 6.07352
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    245.000 ( 0.89%) |
     8.000    198.000 ( 0.72%) |
    16.000    11888.000 (43.07%) |*********************
    24.000    1147.000 ( 4.16%) |**
    32.000    14121.000 (51.16%) |*************************
End of Report

BPB Good predictions: 1238, BPB Bad predictions: 35, BPB Prediction rate: 0.972506
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 62,   Min Value = 0
   Sampling interval = 27597,   Sampling rate = 0.00134073
   Mean = 44.5676,   Standard Deviation = 25.4204
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27602,   Sampling rate = 3.62293e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 21.2%
FPU utilization: 1.9%
Addr. gen. utilization: 14.9%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27602,   Sampling rate = 3.62293e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2957(0.986,0.904) Mean 109.108/3.944/1.000 Stddev 101.227/20.074/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 191.000/160.333/10.000 Stddev 46.119/4.041/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.002,0.002) Mean 274.600/105.000/44.000 Stddev 111.675/83.588/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 404.000/206.000/184.000 Stddev 288.500/9.899/21.213
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 32(0.011,0.010) Mean 220.562/149.719/147.656 Stddev 65.784/8.141/1.753
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 232(0.853,0.071) Mean 128.009/15.991/10.000 Stddev 108.415/0.131/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 388.333/47.000/44.333 Stddev 235.033/2.646/0.577
Demand write DIR_LH_RCOHE -- Num 37(0.136,0.011) Mean 273.162/138.838/135.595 Stddev 116.420/12.770/14.011
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.128
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.266
Avail loss from Read time: 0.291
Avail loss from Branch time: 0.030
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.007
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.074 excepts: 0.000



PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 1127225		icount: 4249
End cycle: 1154828		icount: 24906

Statistics Record Active list size:
   Number of samples = 27600,   Max Value = 64,   Min Value = 2
   Sampling interval = 27602,   Sampling rate = 0.999928
   Mean = 63.2173,   Standard Deviation = 5.7396
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    54.000 ( 0.20%) |
     8.000    94.000 ( 0.34%) |
    16.000    139.000 ( 0.50%) |
    24.000    72.000 ( 0.26%) |
    32.000    66.000 ( 0.24%) |
    40.000    67.000 ( 0.24%) |
    48.000    88.000 ( 0.32%) |
    56.000    70.000 ( 0.25%) |
    64.000    26950.000 (97.64%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27600,   Max Value = 5,   Min Value = 0
   Sampling interval = 27602,   Sampling rate = 0.999928
   Mean = 3.51935,   Standard Deviation = 0.85152
End of Report


Statistics Record Mem queue size:
   Number of samples = 27600,   Max Value = 32,   Min Value = 0
   Sampling interval = 27602,   Sampling rate = 0.999928
   Mean = 27.1212,   Standard Deviation = 6.03332
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    245.000 ( 0.89%) |
     8.000    198.000 ( 0.72%) |
    16.000    10828.000 (39.23%) |*******************
    24.000    1082.000 ( 3.92%) |*
    32.000    15247.000 (55.24%) |***************************
End of Report

BPB Good predictions: 1133, BPB Bad predictions: 35, BPB Prediction rate: 0.970034
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 62,   Min Value = 0
   Sampling interval = 27598,   Sampling rate = 0.00134068
   Mean = 44.5676,   Standard Deviation = 25.4204
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27603,   Sampling rate = 3.62279e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 19.3%
FPU utilization: 1.9%
Addr. gen. utilization: 14.0%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27603,   Sampling rate = 3.62279e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2852(0.985,0.901) Mean 116.962/4.521/1.000 Stddev 115.070/24.608/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 191.000/160.333/10.000 Stddev 46.119/4.041/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 4(0.001,0.001) Mean 330.250/132.250/44.000 Stddev 189.014/103.139/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 464.500/194.500/172.500 Stddev 388.202/7.778/23.335
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 33(0.011,0.010) Mean 248.182/175.364/168.606 Stddev 76.619/39.582/24.295
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 232(0.853,0.073) Mean 134.078/15.991/10.000 Stddev 123.880/0.131/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 463.667/46.667/44.000 Stddev 281.397/3.055/0.000
Demand write DIR_LH_RCOHE -- Num 37(0.136,0.012) Mean 293.811/146.405/143.162 Stddev 130.409/20.397/19.386
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.113
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.276
Avail loss from Read time: 0.312
Avail loss from Branch time: 0.027
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.008
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.080 excepts: 0.000



PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 1127223		icount: 2129
End cycle: 1154838		icount: 23159

Statistics Record Active list size:
   Number of samples = 27612,   Max Value = 64,   Min Value = 2
   Sampling interval = 27614,   Sampling rate = 0.999928
   Mean = 62.99,   Standard Deviation = 6.5155
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    66.000 ( 0.24%) |
     8.000    140.000 ( 0.51%) |
    16.000    162.000 ( 0.59%) |
    24.000    92.000 ( 0.33%) |
    32.000    95.000 ( 0.34%) |
    40.000    83.000 ( 0.30%) |
    48.000    96.000 ( 0.35%) |
    56.000    99.000 ( 0.36%) |
    64.000    26779.000 (96.98%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27612,   Max Value = 8,   Min Value = 0
   Sampling interval = 27614,   Sampling rate = 0.999928
   Mean = 3.64838,   Standard Deviation = 1.21674
End of Report


Statistics Record Mem queue size:
   Number of samples = 27612,   Max Value = 32,   Min Value = 0
   Sampling interval = 27614,   Sampling rate = 0.999928
   Mean = 26.8944,   Standard Deviation = 6.05349
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    317.000 ( 1.15%) |
     8.000    235.000 ( 0.85%) |
    16.000    10211.000 (36.98%) |******************
    24.000    2921.000 (10.58%) |*****
    32.000    13928.000 (50.44%) |*************************
End of Report

BPB Good predictions: 1120, BPB Bad predictions: 45, BPB Prediction rate: 0.961373
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 47,   Max Value = 62,   Min Value = 0
   Sampling interval = 27610,   Sampling rate = 0.00170228
   Mean = 46.1915,   Standard Deviation = 24.2556
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27615,   Sampling rate = 3.62122e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 19.1%
FPU utilization: 1.9%
Addr. gen. utilization: 14.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27615,   Sampling rate = 3.62122e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2817(0.983,0.895) Mean 112.480/4.066/1.000 Stddev 107.008/20.311/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 193.667/163.000/10.000 Stddev 43.822/5.568/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 5(0.002,0.002) Mean 264.400/105.600/44.600 Stddev 110.774/84.456/1.342
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 368.000/177.000/155.000 Stddev 294.156/25.456/5.657
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 40(0.014,0.013) Mean 229.425/153.050/151.400 Stddev 96.356/12.651/8.054
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 239(0.854,0.076) Mean 123.088/15.816/10.000 Stddev 103.666/1.021/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 377.333/46.667/44.000 Stddev 216.493/3.055/0.000
Demand write DIR_LH_RCOHE -- Num 30(0.107,0.010) Mean 352.500/133.100/129.100 Stddev 114.179/9.643/12.212
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 8(0.029,0.003) Mean 134.625/121.750/121.750 Stddev 1.923/1.165/1.165
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.110
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.261
Avail loss from Read time: 0.328
Avail loss from Branch time: 0.026
Avail loss from FPU time: 0.083
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.010
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.103 excepts: 0.000



PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 1127335		icount: 2224
End cycle: 1154948		icount: 30246

Statistics Record Active list size:
   Number of samples = 27610,   Max Value = 64,   Min Value = 2
   Sampling interval = 27612,   Sampling rate = 0.999928
   Mean = 63.1991,   Standard Deviation = 5.78712
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    54.000 ( 0.20%) |
     8.000    94.000 ( 0.34%) |
    16.000    139.000 ( 0.50%) |
    24.000    75.000 ( 0.27%) |
    32.000    75.000 ( 0.27%) |
    40.000    70.000 ( 0.25%) |
    48.000    88.000 ( 0.32%) |
    56.000    73.000 ( 0.26%) |
    64.000    26942.000 (97.58%) |************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 27610,   Max Value = 5,   Min Value = 0
   Sampling interval = 27612,   Sampling rate = 0.999928
   Mean = 3.73673,   Standard Deviation = 0.894509
End of Report


Statistics Record Mem queue size:
   Number of samples = 27610,   Max Value = 32,   Min Value = 0
   Sampling interval = 27612,   Sampling rate = 0.999928
   Mean = 25.4407,   Standard Deviation = 6.08331
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    245.000 ( 0.89%) |
     8.000    216.000 ( 0.78%) |
    16.000    14762.000 (53.47%) |**************************
    24.000    1037.000 ( 3.76%) |*
    32.000    11350.000 (41.11%) |********************
End of Report

BPB Good predictions: 1624, BPB Bad predictions: 35, BPB Prediction rate: 0.978903
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 62,   Min Value = 0
   Sampling interval = 27608,   Sampling rate = 0.00134019
   Mean = 44.5676,   Standard Deviation = 25.4204
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 6,   Min Value = 6
   Sampling interval = 27613,   Sampling rate = 3.62148e-05
   Mean = 6,   Standard Deviation = 0
End of Report

ALU utilization: 28.2%
FPU utilization: 1.9%
Addr. gen. utilization: 18.4%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 27613,   Sampling rate = 3.62148e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 3350(0.990,0.916) Mean 86.204/2.637/1.000 Stddev 85.771/14.739/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 3(0.001,0.001) Mean 191.000/160.333/10.000 Stddev 46.119/4.041/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 10(0.003,0.003) Mean 175.700/87.400/46.200 Stddev 140.866/74.833/6.957
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2(0.001,0.001) Mean 459.500/237.500/194.000 Stddev 296.278/16.263/16.971
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 20(0.006,0.005) Mean 243.400/150.500/148.350 Stddev 69.001/9.682/1.694
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 250(0.919,0.068) Mean 106.108/15.800/10.000 Stddev 94.073/1.064/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 3(0.011,0.001) Mean 352.000/44.667/44.000 Stddev 314.425/1.155/0.000
Demand write DIR_LH_RCOHE -- Num 19(0.070,0.005) Mean 292.579/133.895/130.737 Stddev 129.032/6.806/9.164
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.180
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.181
Avail loss from Read time: 0.264
Avail loss from Branch time: 0.040
Avail loss from FPU time: 0.081
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.006
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.059 excepts: 0.000



PROCESSOR 0 Phase 2 STATISTICS: 
Start cycle: 1154496		icount: 2803560
End cycle: 3081642		icount: 7535047

Statistics Record Active list size:
   Number of samples = 1816819,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92704e+06,   Sampling rate = 0.942802
   Mean = 36.1842,   Standard Deviation = 21.5138
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124448.000 ( 6.85%) |***
     8.000    332347.000 (18.29%) |*********
    16.000    221264.000 (12.18%) |******
    24.000    180077.000 ( 9.91%) |****
    32.000    154243.000 ( 8.49%) |****
    40.000    145849.000 ( 8.03%) |****
    48.000    106527.000 ( 5.86%) |**
    56.000    149573.000 ( 8.23%) |****
    64.000    402491.000 (22.15%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1816819,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92704e+06,   Sampling rate = 0.942802
   Mean = 2.61639,   Standard Deviation = 2.22069
End of Report


Statistics Record Mem queue size:
   Number of samples = 1816819,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92704e+06,   Sampling rate = 0.942802
   Mean = 5.80135,   Standard Deviation = 5.3333
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1316621.000 (72.47%) |************************************
     8.000    354882.000 (19.53%) |*********
    16.000    134952.000 ( 7.43%) |***
    24.000    10364.000 ( 0.57%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280553, BPB Bad predictions: 53873, BPB Prediction rate: 0.838909
RAS Good predictions: 62045, RAS Bad predictions: 54331, RAS Prediction rate: 0.533143
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108178,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92704e+06,   Sampling rate = 0.056137
   Mean = 10.6118,   Standard Deviation = 15.4192
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 104

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92704e+06,   Sampling rate = 0.0159799
   Mean = 19.5187,   Standard Deviation = 11.4666
End of Report

ALU utilization: 83.4%
FPU utilization: 0.1%
Addr. gen. utilization: 24.9%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92704e+06,   Sampling rate = 0.0159799
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1162(0.949,0.949) Mean 10.392/1.000/1.000 Stddev 23.201/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.001,0.001) Mean 53.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 56(0.046,0.046) Mean 234.679/146.429/146.429 Stddev 106.994/17.127/17.127
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 5(0.004,0.004) Mean 230.600/147.000/147.000 Stddev 73.623/0.000/0.000
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.097
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.123
Efficiency loss from Unpredicted branch: 0.098
Efficiency loss from Shadow mappers full: 0.017
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.243 excepts: 0.127



PROCESSOR 1 Phase 2 STATISTICS: 
Start cycle: 1154744		icount: 27882
End cycle: 3081642		icount: 4750840

Statistics Record Active list size:
   Number of samples = 1814956,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92519e+06,   Sampling rate = 0.942741
   Mean = 36.1607,   Standard Deviation = 21.6287
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126517.000 ( 6.97%) |***
     8.000    334333.000 (18.42%) |*********
    16.000    222492.000 (12.26%) |******
    24.000    177852.000 ( 9.80%) |****
    32.000    153240.000 ( 8.44%) |****
    40.000    139146.000 ( 7.67%) |***
    48.000    102256.000 ( 5.63%) |**
    56.000    150711.000 ( 8.30%) |****
    64.000    408409.000 (22.50%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1814956,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92519e+06,   Sampling rate = 0.942741
   Mean = 2.60329,   Standard Deviation = 2.20334
End of Report


Statistics Record Mem queue size:
   Number of samples = 1814956,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92519e+06,   Sampling rate = 0.942741
   Mean = 5.79377,   Standard Deviation = 5.32948
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315688.000 (72.49%) |************************************
     8.000    355978.000 (19.61%) |*********
    16.000    132362.000 ( 7.29%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280570, BPB Bad predictions: 53762, BPB Prediction rate: 0.839196
RAS Good predictions: 61924, RAS Bad predictions: 54880, RAS Prediction rate: 0.530153
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108450,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92518e+06,   Sampling rate = 0.0563322
   Mean = 10.5049,   Standard Deviation = 15.3058
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 1708

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92519e+06,   Sampling rate = 0.0159953
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92519e+06,   Sampling rate = 0.0159953
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.463/1.000/1.000 Stddev 23.661/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 41(0.033,0.033) Mean 242.390/151.561/151.561 Stddev 125.601/27.732/27.732
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 22(0.018,0.018) Mean 236.455/155.136/155.136 Stddev 74.737/9.004/9.004
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



PROCESSOR 2 Phase 2 STATISTICS: 
Start cycle: 1154736		icount: 22183
End cycle: 3081642		icount: 4745191

Statistics Record Active list size:
   Number of samples = 1814988,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92522e+06,   Sampling rate = 0.942742
   Mean = 36.1612,   Standard Deviation = 21.6284
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126514.000 ( 6.97%) |***
     8.000    334320.000 (18.42%) |*********
    16.000    222485.000 (12.26%) |******
    24.000    177862.000 ( 9.80%) |****
    32.000    153247.000 ( 8.44%) |****
    40.000    139172.000 ( 7.67%) |***
    48.000    102265.000 ( 5.63%) |**
    56.000    150713.000 ( 8.30%) |****
    64.000    408410.000 (22.50%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1814988,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92522e+06,   Sampling rate = 0.942742
   Mean = 2.60333,   Standard Deviation = 2.20335
End of Report


Statistics Record Mem queue size:
   Number of samples = 1814988,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92522e+06,   Sampling rate = 0.942742
   Mean = 5.79423,   Standard Deviation = 5.33033
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315699.000 (72.49%) |************************************
     8.000    355843.000 (19.61%) |*********
    16.000    132518.000 ( 7.30%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280575, BPB Bad predictions: 53758, BPB Prediction rate: 0.839208
RAS Good predictions: 61926, RAS Bad predictions: 54879, RAS Prediction rate: 0.530166
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108445,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92522e+06,   Sampling rate = 0.0563287
   Mean = 10.5058,   Standard Deviation = 15.3071
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 1684

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92522e+06,   Sampling rate = 0.015995
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92522e+06,   Sampling rate = 0.015995
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.662/1.000/1.000 Stddev 25.217/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 63(0.051,0.051) Mean 241.444/153.159/153.159 Stddev 98.487/27.848/27.848
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



PROCESSOR 3 Phase 2 STATISTICS: 
Start cycle: 1154835		icount: 24927
End cycle: 3081642		icount: 4747879

Statistics Record Active list size:
   Number of samples = 1814660,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92489e+06,   Sampling rate = 0.942732
   Mean = 36.1561,   Standard Deviation = 21.6275
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126518.000 ( 6.97%) |***
     8.000    334335.000 (18.42%) |*********
    16.000    222489.000 (12.26%) |******
    24.000    177851.000 ( 9.80%) |****
    32.000    153240.000 ( 8.44%) |****
    40.000    139160.000 ( 7.67%) |***
    48.000    102243.000 ( 5.63%) |**
    56.000    150714.000 ( 8.31%) |****
    64.000    408110.000 (22.49%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1814660,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92489e+06,   Sampling rate = 0.942732
   Mean = 2.60283,   Standard Deviation = 2.20324
End of Report


Statistics Record Mem queue size:
   Number of samples = 1814660,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92489e+06,   Sampling rate = 0.942732
   Mean = 5.79249,   Standard Deviation = 5.32908
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315693.000 (72.50%) |************************************
     8.000    355718.000 (19.60%) |*********
    16.000    132321.000 ( 7.29%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280570, BPB Bad predictions: 53761, BPB Prediction rate: 0.839198
RAS Good predictions: 61924, RAS Bad predictions: 54880, RAS Prediction rate: 0.530153
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108449,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92489e+06,   Sampling rate = 0.0563404
   Mean = 10.5049,   Standard Deviation = 15.306
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 1913

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92489e+06,   Sampling rate = 0.0159978
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92489e+06,   Sampling rate = 0.0159978
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.630/1.000/1.000 Stddev 24.960/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 63(0.051,0.051) Mean 234.000/148.095/148.095 Stddev 96.979/27.606/27.606
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



PROCESSOR 4 Phase 2 STATISTICS: 
Start cycle: 1154712		icount: 19442
End cycle: 3081642		icount: 4750889

Statistics Record Active list size:
   Number of samples = 1816695,   Max Value = 64,   Min Value = 1
   Sampling interval = 1.92693e+06,   Sampling rate = 0.942793
   Mean = 36.1436,   Standard Deviation = 21.6045
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126556.000 ( 6.97%) |***
     8.000    334145.000 (18.39%) |*********
    16.000    222638.000 (12.26%) |******
    24.000    178497.000 ( 9.83%) |****
    32.000    154020.000 ( 8.48%) |****
    40.000    140564.000 ( 7.74%) |***
    48.000    102985.000 ( 5.67%) |**
    56.000    150374.000 ( 8.28%) |****
    64.000    406916.000 (22.40%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1816695,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92693e+06,   Sampling rate = 0.942793
   Mean = 2.60379,   Standard Deviation = 2.20593
End of Report


Statistics Record Mem queue size:
   Number of samples = 1816695,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92693e+06,   Sampling rate = 0.942793
   Mean = 5.78914,   Standard Deviation = 5.32857
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1317510.000 (72.52%) |************************************
     8.000    355870.000 (19.59%) |*********
    16.000    132387.000 ( 7.29%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280705, BPB Bad predictions: 53753, BPB Prediction rate: 0.839283
RAS Good predictions: 61927, RAS Bad predictions: 54901, RAS Prediction rate: 0.530070
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108462,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92692e+06,   Sampling rate = 0.0562876
   Mean = 10.582,   Standard Deviation = 15.428
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92693e+06,   Sampling rate = 0.0159809
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92693e+06,   Sampling rate = 0.0159809
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.590/1.000/1.000 Stddev 24.519/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 63(0.051,0.051) Mean 238.873/151.905/151.905 Stddev 99.116/20.260/20.260
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.243 excepts: 0.127



PROCESSOR 5 Phase 2 STATISTICS: 
Start cycle: 1154704		icount: 27492
End cycle: 3081641		icount: 4750450

Statistics Record Active list size:
   Number of samples = 1814543,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92478e+06,   Sampling rate = 0.942729
   Mean = 36.1543,   Standard Deviation = 21.6271
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126517.000 ( 6.97%) |***
     8.000    334333.000 (18.43%) |*********
    16.000    222492.000 (12.26%) |******
    24.000    177852.000 ( 9.80%) |****
    32.000    153240.000 ( 8.45%) |****
    40.000    139153.000 ( 7.67%) |***
    48.000    102250.000 ( 5.64%) |**
    56.000    150716.000 ( 8.31%) |****
    64.000    407990.000 (22.48%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1814543,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92478e+06,   Sampling rate = 0.942729
   Mean = 2.60283,   Standard Deviation = 2.20337
End of Report


Statistics Record Mem queue size:
   Number of samples = 1814543,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92478e+06,   Sampling rate = 0.942729
   Mean = 5.79158,   Standard Deviation = 5.32804
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315689.000 (72.51%) |************************************
     8.000    355667.000 (19.60%) |*********
    16.000    132259.000 ( 7.29%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280570, BPB Bad predictions: 53762, BPB Prediction rate: 0.839196
RAS Good predictions: 61924, RAS Bad predictions: 54880, RAS Prediction rate: 0.530153
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108450,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92477e+06,   Sampling rate = 0.0563443
   Mean = 10.5049,   Standard Deviation = 15.3058
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 2160

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92478e+06,   Sampling rate = 0.0159987
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92478e+06,   Sampling rate = 0.0159987
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.378/1.000/1.000 Stddev 23.176/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 37(0.030,0.030) Mean 202.297/134.297/134.297 Stddev 77.380/15.581/15.581
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 26(0.021,0.021) Mean 271.885/163.231/163.231 Stddev 124.297/11.759/11.759
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



PROCESSOR 6 Phase 2 STATISTICS: 
Start cycle: 1154845		icount: 23180
End cycle: 3081641		icount: 4746064

Statistics Record Active list size:
   Number of samples = 1814426,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92466e+06,   Sampling rate = 0.942725
   Mean = 36.1535,   Standard Deviation = 21.6265
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126509.000 ( 6.97%) |***
     8.000    334304.000 (18.42%) |*********
    16.000    222484.000 (12.26%) |******
    24.000    177856.000 ( 9.80%) |****
    32.000    153244.000 ( 8.45%) |****
    40.000    139160.000 ( 7.67%) |***
    48.000    102261.000 ( 5.64%) |**
    56.000    150719.000 ( 8.31%) |****
    64.000    407889.000 (22.48%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1814426,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92466e+06,   Sampling rate = 0.942725
   Mean = 2.6027,   Standard Deviation = 2.20332
End of Report


Statistics Record Mem queue size:
   Number of samples = 1814426,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92466e+06,   Sampling rate = 0.942725
   Mean = 5.79125,   Standard Deviation = 5.32796
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315669.000 (72.51%) |************************************
     8.000    355625.000 (19.60%) |*********
    16.000    132204.000 ( 7.29%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280574, BPB Bad predictions: 53757, BPB Prediction rate: 0.839210
RAS Good predictions: 61924, RAS Bad predictions: 54879, RAS Prediction rate: 0.530158
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108444,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92466e+06,   Sampling rate = 0.0563446
   Mean = 10.5048,   Standard Deviation = 15.3054
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 2136

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92466e+06,   Sampling rate = 0.0159997
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92466e+06,   Sampling rate = 0.0159997
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1161(0.949,0.949) Mean 10.483/1.000/1.000 Stddev 24.187/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 63(0.051,0.051) Mean 228.079/144.603/144.603 Stddev 96.480/28.514/28.514
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



PROCESSOR 7 Phase 2 STATISTICS: 
Start cycle: 1154955		icount: 30267
End cycle: 3081641		icount: 4753201

Statistics Record Active list size:
   Number of samples = 1813940,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.92417e+06,   Sampling rate = 0.942711
   Mean = 36.1451,   Standard Deviation = 21.6247
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126517.000 ( 6.97%) |***
     8.000    334329.000 (18.43%) |*********
    16.000    222496.000 (12.27%) |******
    24.000    177853.000 ( 9.80%) |****
    32.000    153244.000 ( 8.45%) |****
    40.000    139146.000 ( 7.67%) |***
    48.000    102253.000 ( 5.64%) |**
    56.000    150708.000 ( 8.31%) |****
    64.000    407394.000 (22.46%) |***********
End of Report


Statistics Record Speculation level:
   Number of samples = 1813940,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.92417e+06,   Sampling rate = 0.942711
   Mean = 2.60202,   Standard Deviation = 2.20324
End of Report


Statistics Record Mem queue size:
   Number of samples = 1813940,   Max Value = 28,   Min Value = 0
   Sampling interval = 1.92417e+06,   Sampling rate = 0.942711
   Mean = 5.78772,   Standard Deviation = 5.32457
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1315684.000 (72.53%) |************************************
     8.000    355714.000 (19.61%) |*********
    16.000    131614.000 ( 7.26%) |***
    24.000    10928.000 ( 0.60%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 280570, BPB Bad predictions: 53761, BPB Prediction rate: 0.839198
RAS Good predictions: 61924, RAS Bad predictions: 54880, RAS Prediction rate: 0.530153
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 108449,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.92417e+06,   Sampling rate = 0.0563615
   Mean = 10.5047,   Standard Deviation = 15.3056
End of Report

Exceptions: 30794
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 307 underflows: 308
Cycles since last graduation: 2512

Statistics Record Exception flushes:
   Number of samples = 30794,   Max Value = 62,   Min Value = 2
   Sampling interval = 1.92417e+06,   Sampling rate = 0.0160038
   Mean = 19.5202,   Standard Deviation = 11.4718
End of Report

ALU utilization: 83.5%
FPU utilization: 0.1%
Addr. gen. utilization: 25.1%

Statistics Record Waiting for exceptions:
   Number of samples = 30794,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.92417e+06,   Sampling rate = 0.0160038
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1165(0.952,0.952) Mean 10.373/1.000/1.000 Stddev 24.325/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.001,0.001) Mean 54.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 58(0.047,0.047) Mean 227.638/147.672/147.672 Stddev 85.293/26.639/26.639
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.098
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.015
Avail loss from Read time: 0.008
Avail loss from Branch time: 0.019
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.124
Efficiency loss from Unpredicted branch: 0.096
Efficiency loss from Shadow mappers full: 0.016
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.241 excepts: 0.127



