

================================================================
== Vivado HLS Report for 'nv10CalcArbitration'
================================================================
* Date:           Sun May 24 19:43:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        80|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|     35|       0|    2110|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    2758|    1666|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     644|    -|
|Register         |        -|      -|    1149|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     37|    3907|    4420|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      6|       1|       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |nv10CalcArbitration_sdiv_24ns_32s_32_28_seq_1_U6   |nv10CalcArbitration_sdiv_24ns_32s_32_28_seq_1   |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_26ns_32s_32_30_seq_1_U5   |nv10CalcArbitration_sdiv_26ns_32s_32_30_seq_1   |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_27ns_32ns_32_31_seq_1_U4  |nv10CalcArbitration_sdiv_27ns_32ns_32_31_seq_1  |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_29ns_32ns_32_33_seq_1_U3  |nv10CalcArbitration_sdiv_29ns_32ns_32_33_seq_1  |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1_U1  |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1_U2  |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1_U7  |nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                              |                                                |        0|      0| 2758| 1666|    0|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------------+---------------------------------------------+-----------+
    |                    Instance                    |                    Module                   | Expression|
    +------------------------------------------------+---------------------------------------------+-----------+
    |nv10CalcArbitration_mul_mul_5ns_21ns_26_1_1_U9  |nv10CalcArbitration_mul_mul_5ns_21ns_26_1_1  |  i0 * i1  |
    |nv10CalcArbitration_mul_mul_7ns_21ns_28_1_1_U8  |nv10CalcArbitration_mul_mul_7ns_21ns_28_1_1  |  i0 * i1  |
    +------------------------------------------------+---------------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln103_fu_648_p2          |     *    |      2|  0|  21|          32|          20|
    |mul_ln123_fu_620_p2          |     *    |      2|  0|  21|          32|          21|
    |mul_ln137_1_fu_722_p2        |     *    |      3|  0|  22|          33|          32|
    |mul_ln137_fu_707_p2          |     *    |      3|  0|  21|          32|          30|
    |mul_ln142_fu_364_p2          |     *    |      3|  0|  21|          32|          32|
    |mul_ln148_fu_590_p2          |     *    |      2|  0|  21|          23|          32|
    |mul_ln151_1_fu_881_p2        |     *    |      3|  0|  22|          32|          33|
    |mul_ln151_fu_866_p2          |     *    |      3|  0|  21|          30|          32|
    |mul_ln158_1_fu_602_p2        |     *    |      2|  0|  21|          32|          10|
    |mul_ln158_fu_596_p2          |     *    |      2|  0|  29|          30|           7|
    |mul_ln162_fu_608_p2          |     *    |      2|  0|  21|          32|          10|
    |mul_ln182_1_fu_994_p2        |     *    |      3|  0|  22|          32|          33|
    |mul_ln182_fu_979_p2          |     *    |      3|  0|  21|          32|          32|
    |mul_ln183_fu_1052_p2         |     *    |      2|  0|  21|          32|          15|
    |add_ln132_1_fu_689_p2        |     +    |      0|  0|  32|          32|          32|
    |add_ln132_2_fu_695_p2        |     +    |      0|  0|  32|          32|          32|
    |add_ln132_fu_685_p2          |     +    |      0|  0|  32|          32|          32|
    |add_ln150_1_fu_855_p2        |     +    |      0|  0|  32|          32|          32|
    |add_ln150_fu_851_p2          |     +    |      0|  0|  39|          32|          32|
    |add_ln156_fu_491_p2          |     +    |      0|  0|  39|          32|           8|
    |add_ln178_fu_1077_p2         |     +    |      0|  0|  21|          14|          12|
    |add_ln179_1_fu_841_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln179_fu_837_p2          |     +    |      0|  0|  32|          32|          32|
    |clwm_1_fu_771_p2             |     +    |      0|  0|  20|           1|          13|
    |clwm_2_fu_1060_p2            |     +    |      0|  0|  21|          14|           4|
    |clwm_fu_810_p2               |     +    |      0|  0|  20|          13|           1|
    |grp_fu_358_p2                |     +    |      0|  0|  39|          32|           2|
    |m1_fu_1087_p2                |     +    |      0|  0|  39|          32|          32|
    |m2us_fu_845_p2               |     +    |      0|  0|  32|          32|          32|
    |mclk_loop_fu_564_p2          |     +    |      0|  0|  15|           7|           7|
    |mclks_fu_458_p2              |     +    |      0|  0|  15|           5|           3|
    |us_crt_1_fu_701_p2           |     +    |      0|  0|  32|          32|          32|
    |us_crt_fu_860_p2             |     +    |      0|  0|  32|          32|          32|
    |clwm_4_fu_1237_p2            |     -    |      0|  0|  39|          11|          32|
    |sub_ln137_1_fu_759_p2        |     -    |      0|  0|  20|           1|          13|
    |sub_ln137_fu_738_p2          |     -    |      0|  0|  72|           1|          65|
    |sub_ln142_1_fu_475_p2        |     -    |      0|  0|  37|           1|          30|
    |sub_ln142_fu_378_p2          |     -    |      0|  0|  39|           1|          32|
    |sub_ln151_1_fu_798_p2        |     -    |      0|  0|  20|           1|          13|
    |sub_ln151_fu_777_p2          |     -    |      0|  0|  72|           1|          65|
    |sub_ln174_1_fu_933_p2        |     -    |      0|  0|  19|           1|          12|
    |sub_ln174_fu_909_p2          |     -    |      0|  0|  20|           1|          13|
    |sub_ln182_1_fu_1039_p2       |     -    |      0|  0|  39|           1|          32|
    |sub_ln182_fu_1010_p2         |     -    |      0|  0|  72|           1|          65|
    |sub_ln183_1_fu_1119_p2       |     -    |      0|  0|  37|           1|          30|
    |sub_ln183_fu_1100_p2         |     -    |      0|  0|  39|           1|          32|
    |and_ln185_fu_1162_p2         |    and   |      0|  0|   6|           1|           1|
    |and_ln73_fu_513_p2           |    and   |      0|  0|   6|           1|           1|
    |grp_fu_351_p2                |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln156_1_fu_626_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln156_fu_507_p2         |   icmp   |      0|  0|  18|          26|           1|
    |icmp_ln162_fu_614_p2         |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln175_fu_973_p2         |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln185_1_fu_1156_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_fu_1150_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln189_fu_1202_p2        |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln200_fu_1178_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln211_fu_1243_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_404_p2          |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln64_fu_410_p2          |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln73_1_fu_446_p2        |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln73_fu_440_p2          |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln74_fu_517_p2          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_fu_452_p2          |   icmp   |      0|  0|  18|          32|           1|
    |or_ln156_fu_638_p2           |    or    |      0|  0|   6|           1|           1|
    |crtc_drain_rate_fu_484_p3    |  select  |      0|  0|  30|           1|          30|
    |fifo_graphics_lwm            |  select  |      0|  0|  32|           1|          32|
    |mclk_extra_1_fu_538_p3       |  select  |      0|  0|   6|           1|           6|
    |mclk_extra_fu_522_p3         |  select  |      0|  0|   6|           1|           5|
    |min_mclk_extra_3_fu_1184_p3  |  select  |      0|  0|  32|           1|           1|
    |mul_ln148_fu_590_p00         |  select  |      0|  0|  22|           1|          21|
    |p1clk_fu_1045_p3             |  select  |      0|  0|  32|           1|          32|
    |p2_fu_1138_p3                |  select  |      0|  0|  30|           1|          30|
    |select_ln137_1_fu_765_p3     |  select  |      0|  0|  13|           1|          13|
    |select_ln137_fu_753_p3       |  select  |      0|  0|  13|           1|          13|
    |select_ln151_1_fu_804_p3     |  select  |      0|  0|  13|           1|          13|
    |select_ln151_fu_792_p3       |  select  |      0|  0|  13|           1|          13|
    |select_ln156_fu_816_p3       |  select  |      0|  0|  13|           1|          13|
    |select_ln162_1_fu_830_p3     |  select  |      0|  0|  13|           1|          13|
    |select_ln162_fu_823_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln174_fu_957_p3       |  select  |      0|  0|  12|           1|          12|
    |select_ln175_fu_1066_p3      |  select  |      0|  0|  14|           1|          14|
    |select_ln182_fu_1032_p3      |  select  |      0|  0|  32|           1|          32|
    |select_ln189_fu_1223_p3      |  select  |      0|  0|  32|           1|          32|
    |select_ln63_fu_432_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln64_fu_416_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln68_fu_424_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln73_fu_550_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln77_fu_530_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln88_fu_464_p3        |  select  |      0|  0|   5|           1|           5|
    |xor_ln156_fu_632_p2          |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |     35|  0|2110|        1419|        1743|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  524|        121|    1|        121|
    |ap_phi_mux_cbs_7_phi_fu_329_p8    |   15|          3|   32|         96|
    |ap_phi_mux_found_5_phi_fu_312_p8  |   27|          5|    1|          5|
    |cbs_0_reg_270                     |    9|          2|   32|         64|
    |cbs_4_reg_282                     |    9|          2|   32|         64|
    |clwm_3_reg_296                    |   15|          3|   13|         39|
    |fifo_valid                        |   15|          3|   32|         96|
    |found_0_reg_259                   |    9|          2|    1|          2|
    |min_mclk_extra_1_fu_162           |   21|          4|   32|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  644|        145|  176|        615|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |  120|   0|  120|          0|
    |cbs_0_reg_270               |   32|   0|   32|          0|
    |cbs_4_reg_282               |   32|   0|   32|          0|
    |clwm_3_reg_296              |   13|   0|   13|          0|
    |crtc_drain_rate_reg_1329    |   30|   0|   30|          0|
    |found_0_reg_259             |    1|   0|    1|          0|
    |icmp_ln156_reg_1334         |    1|   0|    1|          0|
    |icmp_ln162_reg_1375         |    1|   0|    1|          0|
    |icmp_ln175_reg_1504         |    1|   0|    1|          0|
    |icmp_ln73_1_reg_1313        |    1|   0|    1|          0|
    |icmp_ln73_reg_1308          |    1|   0|    1|          0|
    |icmp_ln88_reg_1318          |    1|   0|    1|          0|
    |m2us_reg_1472               |   32|   0|   32|          0|
    |min_mclk_extra_1_fu_162     |   32|   0|   32|          0|
    |mul_ln103_reg_1390          |   26|   0|   32|          6|
    |mul_ln123_reg_1381          |   25|   0|   32|          7|
    |mul_ln137_1_reg_1441        |   65|   0|   65|          0|
    |mul_ln137_reg_1430          |   32|   0|   32|          0|
    |mul_ln148_reg_1370          |   32|   0|   32|          0|
    |mul_ln151_1_reg_1493        |   63|   0|   65|          2|
    |mul_ln151_reg_1482          |   32|   0|   32|          0|
    |mul_ln182_1_reg_1520        |   63|   0|   65|          2|
    |mul_ln182_reg_1509          |   32|   0|   32|          0|
    |mul_ln183_reg_1535          |   32|   0|   32|          0|
    |or_ln156_reg_1386           |    1|   0|    1|          0|
    |p1clk_reg_1530              |   32|   0|   32|          0|
    |select_ln88_reg_1323        |    5|   0|    5|          0|
    |sext_ln142_reg_1364         |   32|   0|   32|          0|
    |tmp_11_reg_1514             |    1|   0|    1|          0|
    |tmp_17_reg_1525             |   13|   0|   13|          0|
    |tmp_1_reg_1303              |   29|   0|   29|          0|
    |tmp_2_reg_1293              |    1|   0|    1|          0|
    |tmp_4_reg_1487              |    1|   0|    1|          0|
    |tmp_6_reg_1498              |   13|   0|   13|          0|
    |tmp_7_reg_1435              |    1|   0|    1|          0|
    |tmp_9_reg_1446              |   13|   0|   13|          0|
    |tmp_reg_1298                |   29|   0|   29|          0|
    |us_crt_1_reg_1425           |   32|   0|   32|          0|
    |us_crt_reg_1477             |   32|   0|   32|          0|
    |us_m_min_reg_1401           |   32|   0|   32|          0|
    |us_m_reg_1395               |   32|   0|   32|          0|
    |us_min_mclk_extra_reg_1406  |   32|   0|   32|          0|
    |us_n_reg_1411               |   32|   0|   32|          0|
    |us_p_reg_1418               |   32|   0|   32|          0|
    |zext_ln100_1_reg_1354       |   28|   0|   32|          4|
    |zext_ln102_reg_1359         |   26|   0|   32|          6|
    +----------------------------+-----+----+-----+-----------+
    |Total                       | 1149|   0| 1176|         27|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    nv10CalcArbitration   | return value |
|fifo_valid                       | out |   32|   ap_vld   |        fifo_valid        |    pointer   |
|fifo_valid_ap_vld                | out |    1|   ap_vld   |        fifo_valid        |    pointer   |
|fifo_graphics_lwm                | out |   32|   ap_vld   |     fifo_graphics_lwm    |    pointer   |
|fifo_graphics_lwm_ap_vld         | out |    1|   ap_vld   |     fifo_graphics_lwm    |    pointer   |
|fifo_graphics_burst_size         | out |   32|   ap_vld   | fifo_graphics_burst_size |    pointer   |
|fifo_graphics_burst_size_ap_vld  | out |    1|   ap_vld   | fifo_graphics_burst_size |    pointer   |
|fifo_video_lwm                   | out |   32|   ap_vld   |      fifo_video_lwm      |    pointer   |
|fifo_video_lwm_ap_vld            | out |    1|   ap_vld   |      fifo_video_lwm      |    pointer   |
|fifo_video_burst_size            | out |   32|   ap_vld   |   fifo_video_burst_size  |    pointer   |
|fifo_video_burst_size_ap_vld     | out |    1|   ap_vld   |   fifo_video_burst_size  |    pointer   |
|arb_pclk_khz                     |  in |   32|   ap_none  |       arb_pclk_khz       |    pointer   |
|arb_mclk_khz                     |  in |   32|   ap_none  |       arb_mclk_khz       |    pointer   |
|arb_nvclk_khz                    |  in |   32|   ap_none  |       arb_nvclk_khz      |    pointer   |
|arb_mem_page_miss                |  in |   32|   ap_none  |     arb_mem_page_miss    |    pointer   |
|arb_memory_width                 |  in |   32|   ap_none  |     arb_memory_width     |    pointer   |
|arb_enable_video                 |  in |   32|   ap_none  |     arb_enable_video     |    pointer   |
|arb_pix_bpp                      |  in |   32|   ap_none  |        arb_pix_bpp       |    pointer   |
|arb_enable_mp                    |  in |   32|   ap_none  |       arb_enable_mp      |    pointer   |
|arb_memory_type                  |  in |   32|   ap_none  |      arb_memory_type     |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 79 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 116 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 78 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.36>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%min_mclk_extra_1 = alloca i32"   --->   Operation 121 'alloca' 'min_mclk_extra_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%pclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_pclk_khz)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:37]   --->   Operation 122 'read' 'pclk_freq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%bpp = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_pix_bpp)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:43]   --->   Operation 123 'read' 'bpp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (6.58ns)   --->   "%mul_ln142 = mul nsw i32 %pclk_freq, %bpp" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 124 'mul' 'mul_ln142' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln142, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 125 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.78ns)   --->   "%sub_ln142 = sub i32 0, %mul_ln142" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 126 'sub' 'sub_ln142' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln142, i32 3, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 127 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mul_ln142, i32 3, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 128 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%arb_memory_width_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_memory_width)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:41]   --->   Operation 129 'read' 'arb_memory_width_rea' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%video_enable = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_enable_video)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:42]   --->   Operation 130 'read' 'video_enable' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mp_enable = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_enable_mp)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:44]   --->   Operation 131 'read' 'mp_enable' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%arb_memory_type_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_memory_type)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:63]   --->   Operation 132 'read' 'arb_memory_type_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.54ns)   --->   "%icmp_ln63 = icmp eq i32 %arb_memory_type_read, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:63]   --->   Operation 133 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.54ns)   --->   "%icmp_ln64 = icmp eq i32 %arb_memory_width_rea, 64" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:64]   --->   Operation 134 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln63)   --->   "%select_ln64 = select i1 %icmp_ln64, i5 -10, i5 -12" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:64]   --->   Operation 135 'select' 'select_ln64' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln63)   --->   "%select_ln68 = select i1 %icmp_ln64, i5 -12, i5 -13" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:68]   --->   Operation 136 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln63 = select i1 %icmp_ln63, i5 %select_ln64, i5 %select_ln68" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:63]   --->   Operation 137 'select' 'select_ln63' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.54ns)   --->   "%icmp_ln73 = icmp eq i32 %video_enable, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 138 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.54ns)   --->   "%icmp_ln73_1 = icmp eq i32 %arb_memory_width_rea, 128" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 139 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.54ns)   --->   "%icmp_ln88 = icmp eq i32 %mp_enable, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:88]   --->   Operation 140 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.33ns)   --->   "%mclks = add i5 %select_ln63, 4" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:89]   --->   Operation 141 'add' 'mclks' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.79ns)   --->   "%select_ln88 = select i1 %icmp_ln88, i5 %select_ln63, i5 %mclks" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:88]   --->   Operation 142 'select' 'select_ln88' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i29 %tmp to i30" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 143 'zext' 'zext_ln142' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.72ns)   --->   "%sub_ln142_1 = sub i30 0, %zext_ln142" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 144 'sub' 'sub_ln142_1' <Predicate = (tmp_2)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i29 %tmp_1 to i30" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 145 'zext' 'zext_ln142_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.59ns)   --->   "%crtc_drain_rate = select i1 %tmp_2, i30 %sub_ln142_1, i30 %zext_ln142_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 146 'select' 'crtc_drain_rate' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln156 = add i32 %arb_memory_width_rea, -64" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 147 'add' 'add_ln156' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln156, i32 6, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 148 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.52ns)   --->   "%icmp_ln156 = icmp ne i26 %tmp_3, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 149 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.74>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_valid), !map !13"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_graphics_lwm), !map !19"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_graphics_burst_size), !map !23"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_video_lwm), !map !27"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_video_burst_size), !map !31"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_pclk_khz), !map !35"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_mclk_khz), !map !39"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_nvclk_khz), !map !43"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_mem_page_miss), !map !47"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_memory_width), !map !51"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_enable_video), !map !55"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_pix_bpp), !map !59"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_enable_mp), !map !63"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_memory_type), !map !67"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @nv10CalcArbitration_s) nounwind"   --->   Operation 164 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 1)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:36]   --->   Operation 165 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%mclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_mclk_khz)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:38]   --->   Operation 166 'read' 'mclk_freq' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%nvclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_nvclk_khz)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:39]   --->   Operation 167 'read' 'nvclk_freq' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%pagemiss = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_mem_page_miss)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:40]   --->   Operation 168 'read' 'pagemiss' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.61ns)   --->   "%and_ln73 = and i1 %icmp_ln73, %icmp_ln73_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 169 'and' 'and_ln73' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.54ns)   --->   "%icmp_ln74 = icmp eq i32 %bpp, 32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:74]   --->   Operation 170 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node mclk_loop)   --->   "%mclk_extra = select i1 %icmp_ln74, i6 31, i6 -22" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:74]   --->   Operation 171 'select' 'mclk_extra' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node mclk_loop)   --->   "%select_ln77 = select i1 %icmp_ln74, i6 8, i6 4" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:77]   --->   Operation 172 'select' 'select_ln77' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node mclk_loop)   --->   "%mclk_extra_1 = select i1 %and_ln73, i6 %mclk_extra, i6 %select_ln77" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 173 'select' 'mclk_extra_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node mclk_loop)   --->   "%zext_ln73 = zext i6 %mclk_extra_1 to i7" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 174 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.65ns)   --->   "%select_ln73 = select i1 %and_ln73, i32 17, i32 18" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:73]   --->   Operation 175 'select' 'select_ln73' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %select_ln88 to i26" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:88]   --->   Operation 176 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node mclk_loop)   --->   "%zext_ln88_1 = zext i5 %select_ln88 to i7" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:88]   --->   Operation 177 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.35ns) (out node of the LUT)   --->   "%mclk_loop = add i7 %zext_ln88_1, %zext_ln73" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:98]   --->   Operation 178 'add' 'mclk_loop' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %mclk_loop to i28" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 179 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln100 = mul i28 %zext_ln100, 1000000" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 180 'mul' 'mul_ln100' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i28 %mul_ln100 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 181 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln102 = mul i26 %zext_ln88, 1000000" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 182 'mul' 'mul_ln102' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i26 %mul_ln102 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 183 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i30 %crtc_drain_rate to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:142]   --->   Operation 184 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.73ns)   --->   "%select_ln148 = select i1 %icmp_ln88, i32 2000000, i32 3000000" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 185 'select' 'select_ln148' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (6.58ns)   --->   "%mul_ln148 = mul i32 %select_ln148, %pagemiss" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 186 'mul' 'mul_ln148' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (6.19ns)   --->   "%mul_ln158 = mul nsw i32 %sext_ln142, 100" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:158]   --->   Operation 187 'mul' 'mul_ln158' <Predicate = true> <Delay = 6.19> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (6.58ns)   --->   "%mul_ln158_1 = mul i32 %nvclk_freq, 816" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:158]   --->   Operation 188 'mul' 'mul_ln158_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (6.58ns)   --->   "%mul_ln162 = mul i32 %nvclk_freq, 784" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 189 'mul' 'mul_ln162' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.54ns)   --->   "%icmp_ln162 = icmp slt i32 %mul_ln158, %mul_ln162" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 190 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (6.58ns)   --->   "%mul_ln123 = mul i32 %pagemiss, 2000000" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 191 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (1.54ns)   --->   "%icmp_ln156_1 = icmp slt i32 %mul_ln158, %mul_ln158_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 192 'icmp' 'icmp_ln156_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln156)   --->   "%xor_ln156 = xor i1 %icmp_ln156_1, true" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 193 'xor' 'xor_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln156 = or i1 %icmp_ln156, %xor_ln156" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 194 'or' 'or_ln156' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (1.19ns)   --->   "store i32 %select_ln73, i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:95]   --->   Operation 195 'store' <Predicate = true> <Delay = 1.19>
ST_3 : Operation 196 [1/1] (1.06ns)   --->   "br label %0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:95]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%found_0 = phi i1 [ false, %_ifconv ], [ %found_5, %._crit_edge6 ]" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:203]   --->   Operation 197 'phi' 'found_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%cbs_0 = phi i32 [ 512, %_ifconv ], [ %cbs_7, %._crit_edge6 ]" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 198 'phi' 'cbs_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %found_0, label %10, label %1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:95]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%min_mclk_extra_1_loa = load i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 200 'load' 'min_mclk_extra_1_loa' <Predicate = (!found_0)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (6.58ns)   --->   "%mul_ln103 = mul i32 %min_mclk_extra_1_loa, 1000000" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 201 'mul' 'mul_ln103' <Predicate = (!found_0)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:222]   --->   Operation 202 'ret' <Predicate = (found_0)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.58>
ST_5 : Operation 203 [36/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 203 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 204 [35/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 204 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 205 [34/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 205 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 206 [33/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 206 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [33/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 207 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.58>
ST_9 : Operation 208 [32/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 208 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [32/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 209 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.58>
ST_10 : Operation 210 [31/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 210 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [31/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 211 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [31/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 212 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.58>
ST_11 : Operation 213 [30/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 213 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [30/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 214 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [30/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 215 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [30/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 216 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 217 [29/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 217 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [29/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 218 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [29/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 219 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [29/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 220 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.58>
ST_13 : Operation 221 [28/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 221 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [28/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 222 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [28/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 223 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [28/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 224 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [28/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 225 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.58>
ST_14 : Operation 226 [27/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 226 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [27/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 227 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [27/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 228 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [27/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 229 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [27/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 230 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.58>
ST_15 : Operation 231 [26/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 231 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [26/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 232 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [26/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 233 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [26/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 234 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [26/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 235 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 236 [25/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 236 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [25/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 237 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [25/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 238 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [25/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 239 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [25/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 240 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 241 [24/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 241 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [24/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 242 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [24/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 243 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [24/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 244 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [24/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 245 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 246 [23/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 246 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [23/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 247 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [23/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 248 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [23/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 249 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [23/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 250 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.58>
ST_19 : Operation 251 [22/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 251 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [22/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 252 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [22/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 253 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [22/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 254 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [22/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 255 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.58>
ST_20 : Operation 256 [21/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 256 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [21/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 257 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [21/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 258 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [21/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 259 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [21/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 260 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.58>
ST_21 : Operation 261 [20/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 261 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [20/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 262 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [20/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 263 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [20/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 264 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [20/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 265 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 266 [19/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 266 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [19/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 267 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [19/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 268 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 269 [19/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 269 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [19/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 270 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.58>
ST_23 : Operation 271 [18/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 271 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [18/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 272 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [18/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 273 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 274 [18/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 274 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [18/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 275 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.58>
ST_24 : Operation 276 [17/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 276 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 277 [17/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 277 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [17/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 278 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [17/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 279 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [17/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 280 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.58>
ST_25 : Operation 281 [16/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 281 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [16/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 282 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [16/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 283 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [16/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 284 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [16/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 285 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.58>
ST_26 : Operation 286 [15/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 286 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [15/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 287 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [15/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 288 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [15/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 289 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 290 [15/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 290 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.58>
ST_27 : Operation 291 [14/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 291 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [14/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 292 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [14/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 293 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [14/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 294 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [14/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 295 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.58>
ST_28 : Operation 296 [13/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 296 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [13/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 297 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [13/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 298 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 299 [13/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 299 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [13/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 300 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.58>
ST_29 : Operation 301 [12/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 301 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 302 [12/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 302 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [12/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 303 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [12/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 304 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [12/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 305 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 306 [11/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 306 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 307 [11/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 307 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 308 [11/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 308 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 309 [11/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 309 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [11/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 310 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.58>
ST_31 : Operation 311 [10/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 311 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 312 [10/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 312 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 313 [10/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 313 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [10/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 314 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [10/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 315 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.58>
ST_32 : Operation 316 [9/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 316 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [9/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 317 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 318 [9/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 318 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [9/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 319 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 320 [9/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 320 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.58>
ST_33 : Operation 321 [8/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 321 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 322 [8/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 322 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [8/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 323 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [8/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 324 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 325 [8/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 325 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.58>
ST_34 : Operation 326 [7/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 326 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 327 [7/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 327 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 328 [7/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 328 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 329 [7/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 329 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 330 [7/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 330 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.58>
ST_35 : Operation 331 [6/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 331 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 332 [6/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 332 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 333 [6/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 333 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 334 [6/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 334 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 335 [6/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 335 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.58>
ST_36 : Operation 336 [5/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 336 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 337 [5/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 337 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 338 [5/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 338 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 339 [5/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 339 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 340 [5/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 340 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.58>
ST_37 : Operation 341 [4/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 341 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [4/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 342 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 343 [4/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 343 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [4/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 344 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 345 [4/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 345 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.58>
ST_38 : Operation 346 [3/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 346 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [3/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 347 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 348 [3/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 348 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [3/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 349 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 350 [3/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 350 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.58>
ST_39 : Operation 351 [2/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 351 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 352 [2/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 352 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 353 [2/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 353 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 354 [2/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 354 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [2/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 355 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.58>
ST_40 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 1)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:96]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 357 [1/33] (2.58ns)   --->   "%us_m = sdiv i32 %zext_ln100_1, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 357 'sdiv' 'us_m' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 358 [1/31] (2.58ns)   --->   "%us_m_min = sdiv i32 %zext_ln102, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:102]   --->   Operation 358 'sdiv' 'us_m_min' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 359 [1/36] (2.58ns)   --->   "%us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:103]   --->   Operation 359 'sdiv' 'us_min_mclk_extra' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 360 [1/30] (2.58ns)   --->   "%us_n = sdiv i32 9000000, %nvclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:105]   --->   Operation 360 'sdiv' 'us_n' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 361 [1/28] (2.58ns)   --->   "%us_p = sdiv i32 4000000, %pclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:107]   --->   Operation 361 'sdiv' 'us_p' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %3, label %2" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:113]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [36/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 363 'sdiv' 'vpm_us' <Predicate = (!icmp_ln73)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 364 [36/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 364 'sdiv' 'cpm_us_1' <Predicate = (!icmp_ln73)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 365 [36/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 365 'sdiv' 'cpm_us' <Predicate = (icmp_ln73)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.58>
ST_41 : Operation 366 [35/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 366 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 367 [35/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 367 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.58>
ST_42 : Operation 368 [34/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 368 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 369 [34/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 369 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.58>
ST_43 : Operation 370 [33/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 370 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 371 [33/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 371 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.58>
ST_44 : Operation 372 [32/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 372 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 373 [32/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 373 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.58>
ST_45 : Operation 374 [31/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 374 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 375 [31/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 375 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.58>
ST_46 : Operation 376 [30/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 376 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 377 [30/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 377 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.58>
ST_47 : Operation 378 [29/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 378 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 379 [29/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 379 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.58>
ST_48 : Operation 380 [28/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 380 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 381 [28/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 381 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.58>
ST_49 : Operation 382 [27/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 382 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 383 [27/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 383 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.58>
ST_50 : Operation 384 [26/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 384 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 385 [26/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 385 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.58>
ST_51 : Operation 386 [25/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 386 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 387 [25/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 387 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.58>
ST_52 : Operation 388 [24/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 388 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 389 [24/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 389 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.58>
ST_53 : Operation 390 [23/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 390 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 391 [23/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 391 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.58>
ST_54 : Operation 392 [22/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 392 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 393 [22/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 393 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.58>
ST_55 : Operation 394 [21/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 394 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 395 [21/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 395 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.58>
ST_56 : Operation 396 [20/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 396 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 397 [20/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 397 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.58>
ST_57 : Operation 398 [19/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 398 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 399 [19/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 399 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.58>
ST_58 : Operation 400 [18/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 400 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 401 [18/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 401 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.58>
ST_59 : Operation 402 [17/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 402 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 403 [17/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 403 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.58>
ST_60 : Operation 404 [16/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 404 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 405 [16/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 405 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.58>
ST_61 : Operation 406 [15/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 406 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 407 [15/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 407 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.58>
ST_62 : Operation 408 [14/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 408 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 409 [14/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 409 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.58>
ST_63 : Operation 410 [13/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 410 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 411 [13/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 411 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.58>
ST_64 : Operation 412 [12/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 412 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [12/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 413 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.58>
ST_65 : Operation 414 [11/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 414 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 415 [11/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 415 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.58>
ST_66 : Operation 416 [10/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 416 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 417 [10/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 417 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.58>
ST_67 : Operation 418 [9/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 418 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 419 [9/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 419 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.58>
ST_68 : Operation 420 [8/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 420 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 421 [8/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 421 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.58>
ST_69 : Operation 422 [7/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 422 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 423 [7/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 423 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.58>
ST_70 : Operation 424 [6/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 424 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 425 [6/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 425 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.58>
ST_71 : Operation 426 [5/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 426 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 427 [5/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 427 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.58>
ST_72 : Operation 428 [4/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 428 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 429 [4/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 429 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.58>
ST_73 : Operation 430 [3/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 430 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 431 [3/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 431 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.58>
ST_74 : Operation 432 [2/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 432 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 433 [2/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 433 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.13>
ST_75 : Operation 434 [1/36] (2.58ns)   --->   "%vpm_us = sdiv i32 %mul_ln123, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:123]   --->   Operation 434 'sdiv' 'vpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 435 [1/36] (2.58ns)   --->   "%cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:129]   --->   Operation 435 'sdiv' 'cpm_us_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 436 [1/1] (0.00ns)   --->   "%empty = shl i32 %us_m, 1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:100]   --->   Operation 436 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132 = add i32 %us_p, %us_n" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:132]   --->   Operation 437 'add' 'add_ln132' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132_1 = add i32 %cpm_us_1, %empty" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:132]   --->   Operation 438 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 439 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln132_2 = add i32 %add_ln132_1, %vpm_us" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:132]   --->   Operation 439 'add' 'add_ln132_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 440 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%us_crt_1 = add i32 %add_ln132_2, %add_ln132" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:132]   --->   Operation 440 'add' 'us_crt_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 6.58>
ST_76 : Operation 441 [1/1] (6.58ns)   --->   "%mul_ln137 = mul nsw i32 %us_crt_1, %sext_ln142" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 441 'mul' 'mul_ln137' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln137, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 442 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 6.59>
ST_77 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i32 %mul_ln137 to i65" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 443 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 444 [1/1] (6.59ns)   --->   "%mul_ln137_1 = mul i65 4503599628, %sext_ln137" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 444 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln137_1, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 445 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 5.75>
ST_78 : Operation 446 [1/1] (2.00ns)   --->   "%sub_ln137 = sub i65 0, %mul_ln137_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 446 'sub' 'sub_ln137' <Predicate = (!icmp_ln73 & tmp_7)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node sub_ln137_1)   --->   "%tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln137, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 447 'partselect' 'tmp_8' <Predicate = (!icmp_ln73 & tmp_7)> <Delay = 0.00>
ST_78 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sub_ln137_1)   --->   "%select_ln137 = select i1 %tmp_7, i13 %tmp_8, i13 %tmp_9" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 448 'select' 'select_ln137' <Predicate = (!icmp_ln73 & tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 449 [1/1] (1.45ns) (out node of the LUT)   --->   "%sub_ln137_1 = sub i13 0, %select_ln137" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 449 'sub' 'sub_ln137_1' <Predicate = (!icmp_ln73 & tmp_7)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node clwm_1)   --->   "%select_ln137_1 = select i1 %tmp_7, i13 %sub_ln137_1, i13 %tmp_9" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:137]   --->   Operation 450 'select' 'select_ln137_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 451 [1/1] (1.45ns) (out node of the LUT)   --->   "%clwm_1 = add i13 1, %select_ln137_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:139]   --->   Operation 451 'add' 'clwm_1' <Predicate = (!icmp_ln73)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 452 [1/1] (1.12ns)   --->   "br label %._crit_edge5" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:140]   --->   Operation 452 'br' <Predicate = (!icmp_ln73)> <Delay = 1.12>
ST_78 : Operation 453 [1/1] (2.00ns)   --->   "%sub_ln151 = sub i65 0, %mul_ln151_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 453 'sub' 'sub_ln151' <Predicate = (icmp_ln73 & tmp_4)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sub_ln151_1)   --->   "%tmp_5 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln151, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 454 'partselect' 'tmp_5' <Predicate = (icmp_ln73 & tmp_4)> <Delay = 0.00>
ST_78 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node sub_ln151_1)   --->   "%select_ln151 = select i1 %tmp_4, i13 %tmp_5, i13 %tmp_6" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 455 'select' 'select_ln151' <Predicate = (icmp_ln73 & tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 456 [1/1] (1.45ns) (out node of the LUT)   --->   "%sub_ln151_1 = sub i13 0, %select_ln151" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 456 'sub' 'sub_ln151_1' <Predicate = (icmp_ln73 & tmp_4)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node clwm)   --->   "%select_ln151_1 = select i1 %tmp_4, i13 %sub_ln151_1, i13 %tmp_6" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 457 'select' 'select_ln151_1' <Predicate = (icmp_ln73)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 458 [1/1] (1.45ns) (out node of the LUT)   --->   "%clwm = add i13 %select_ln151_1, 1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:153]   --->   Operation 458 'add' 'clwm' <Predicate = (icmp_ln73)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 459 [1/1] (0.84ns)   --->   "%select_ln156 = select i1 %icmp_ln156, i13 %clwm, i13 4095" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 459 'select' 'select_ln156' <Predicate = (icmp_ln73)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 460 [1/1] (1.12ns)   --->   "br i1 %or_ln156, label %._crit_edge5, label %4" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:156]   --->   Operation 460 'br' <Predicate = (icmp_ln73)> <Delay = 1.12>
ST_78 : Operation 461 [1/1] (0.63ns)   --->   "%select_ln162 = select i1 %icmp_ln162, i32 %cbs_0, i32 512" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 461 'select' 'select_ln162' <Predicate = (icmp_ln73 & !or_ln156)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 462 [1/1] (0.84ns)   --->   "%select_ln162_1 = select i1 %icmp_ln162, i13 %clwm, i13 1024" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 462 'select' 'select_ln162_1' <Predicate = (icmp_ln73 & !or_ln156)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 463 [1/1] (1.12ns)   --->   "br label %._crit_edge5"   --->   Operation 463 'br' <Predicate = (icmp_ln73 & !or_ln156)> <Delay = 1.12>
ST_78 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179 = add i32 %us_min_mclk_extra, %us_m_min" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:179]   --->   Operation 464 'add' 'add_ln179' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 465 [1/1] (1.78ns)   --->   "%add_ln179_1 = add i32 %us_n, %us_p" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:179]   --->   Operation 465 'add' 'add_ln179_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 466 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%m2us = add i32 %add_ln179_1, %add_ln179" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:179]   --->   Operation 466 'add' 'm2us' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 40> <Delay = 2.58>
ST_79 : Operation 467 [35/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 467 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 41> <Delay = 2.58>
ST_80 : Operation 468 [34/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 468 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 42> <Delay = 2.58>
ST_81 : Operation 469 [33/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 469 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 43> <Delay = 2.58>
ST_82 : Operation 470 [32/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 470 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 44> <Delay = 2.58>
ST_83 : Operation 471 [31/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 471 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 45> <Delay = 2.58>
ST_84 : Operation 472 [30/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 472 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 46> <Delay = 2.58>
ST_85 : Operation 473 [29/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 473 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 47> <Delay = 2.58>
ST_86 : Operation 474 [28/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 474 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 48> <Delay = 2.58>
ST_87 : Operation 475 [27/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 475 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 49> <Delay = 2.58>
ST_88 : Operation 476 [26/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 476 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 50> <Delay = 2.58>
ST_89 : Operation 477 [25/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 477 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 51> <Delay = 2.58>
ST_90 : Operation 478 [24/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 478 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 52> <Delay = 2.58>
ST_91 : Operation 479 [23/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 479 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 53> <Delay = 2.58>
ST_92 : Operation 480 [22/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 480 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 54> <Delay = 2.58>
ST_93 : Operation 481 [21/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 481 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 55> <Delay = 2.58>
ST_94 : Operation 482 [20/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 482 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 56> <Delay = 2.58>
ST_95 : Operation 483 [19/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 483 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 57> <Delay = 2.58>
ST_96 : Operation 484 [18/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 484 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 58> <Delay = 2.58>
ST_97 : Operation 485 [17/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 485 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 59> <Delay = 2.58>
ST_98 : Operation 486 [16/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 486 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 60> <Delay = 2.58>
ST_99 : Operation 487 [15/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 487 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 61> <Delay = 2.58>
ST_100 : Operation 488 [14/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 488 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 62> <Delay = 2.58>
ST_101 : Operation 489 [13/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 489 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 63> <Delay = 2.58>
ST_102 : Operation 490 [12/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 490 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 64> <Delay = 2.58>
ST_103 : Operation 491 [11/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 491 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 65> <Delay = 2.58>
ST_104 : Operation 492 [10/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 492 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 66> <Delay = 2.58>
ST_105 : Operation 493 [9/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 493 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 67> <Delay = 2.58>
ST_106 : Operation 494 [8/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 494 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 68> <Delay = 2.58>
ST_107 : Operation 495 [7/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 495 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 69> <Delay = 2.58>
ST_108 : Operation 496 [6/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 496 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 70> <Delay = 2.58>
ST_109 : Operation 497 [5/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 497 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 71> <Delay = 2.58>
ST_110 : Operation 498 [4/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 498 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 72> <Delay = 2.58>
ST_111 : Operation 499 [3/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 499 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 73> <Delay = 2.58>
ST_112 : Operation 500 [2/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 500 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 74> <Delay = 5.36>
ST_113 : Operation 501 [1/36] (2.58ns)   --->   "%cpm_us = sdiv i32 %mul_ln148, %mclk_freq" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:148]   --->   Operation 501 'sdiv' 'cpm_us' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 502 [1/1] (1.78ns)   --->   "%add_ln150 = add i32 %us_m, %us_n" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:150]   --->   Operation 502 'add' 'add_ln150' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_1 = add i32 %cpm_us, %us_p" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:150]   --->   Operation 503 'add' 'add_ln150_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 504 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%us_crt = add i32 %add_ln150, %add_ln150_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:150]   --->   Operation 504 'add' 'us_crt' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 75> <Delay = 6.58>
ST_114 : Operation 505 [1/1] (6.58ns)   --->   "%mul_ln151 = mul nsw i32 %sext_ln142, %us_crt" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 505 'mul' 'mul_ln151' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln151, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 506 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 115 <SV = 76> <Delay = 6.59>
ST_115 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i32 %mul_ln151 to i65" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 507 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 508 [1/1] (6.59ns)   --->   "%mul_ln151_1 = mul i65 %sext_ln151, 4503599628" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 508 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln151_1, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:151]   --->   Operation 509 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 116 <SV = 78> <Delay = 6.58>
ST_116 : Operation 510 [1/1] (0.00ns)   --->   "%cbs_4 = phi i32 [ %cbs_0, %2 ], [ %select_ln162, %4 ], [ %cbs_0, %3 ]" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:189]   --->   Operation 510 'phi' 'cbs_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 511 [1/1] (0.00ns)   --->   "%clwm_3 = phi i13 [ %clwm_1, %2 ], [ %select_ln162_1, %4 ], [ %select_ln156, %3 ]"   --->   Operation 511 'phi' 'clwm_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%sext_ln174_1 = sext i13 %clwm_3 to i15" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 512 'sext' 'sext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %clwm_3, i32 12)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 513 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 514 [1/1] (1.45ns)   --->   "%sub_ln174 = sub i13 0, %clwm_3" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 514 'sub' 'sub_ln174' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln174, i32 3, i32 12)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 515 'partselect' 'trunc_ln174_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i10 %trunc_ln174_1 to i11" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 516 'sext' 'sext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i11 %sext_ln174_2 to i12" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 517 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 518 [1/1] (1.42ns)   --->   "%sub_ln174_1 = sub i12 0, %zext_ln174" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 518 'sub' 'sub_ln174_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%trunc_ln174_2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %clwm_3, i32 3, i32 12)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 519 'partselect' 'trunc_ln174_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%sext_ln174_3 = sext i10 %trunc_ln174_2 to i11" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 520 'sext' 'sext_ln174_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%zext_ln174_1 = zext i11 %sext_ln174_3 to i12" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 521 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%select_ln174 = select i1 %tmp_10, i12 %sub_ln174_1, i12 %zext_ln174_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 522 'select' 'select_ln174' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln175)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %select_ln174, i3 0)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 523 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 524 [1/1] (1.46ns) (out node of the LUT)   --->   "%icmp_ln175 = icmp slt i15 %tmp_s, %sext_ln174_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:175]   --->   Operation 524 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 525 [1/1] (6.58ns)   --->   "%mul_ln182 = mul nsw i32 %pclk_freq, %m2us" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 525 'mul' 'mul_ln182' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln182, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 526 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 117 <SV = 79> <Delay = 6.59>
ST_117 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i32 %mul_ln182 to i65" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 527 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 528 [1/1] (6.59ns)   --->   "%mul_ln182_1 = mul i65 %sext_ln182, 4503599628" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 528 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln182_1, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 529 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 118 <SV = 80> <Delay = 4.16>
ST_118 : Operation 530 [1/1] (2.00ns)   --->   "%sub_ln182 = sub i65 0, %mul_ln182_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 530 'sub' 'sub_ln182' <Predicate = (tmp_11)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node sub_ln182_1)   --->   "%tmp_16 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln182, i32 52, i32 64)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 531 'partselect' 'tmp_16' <Predicate = (tmp_11)> <Delay = 0.00>
ST_118 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node sub_ln182_1)   --->   "%sext_ln182_1 = sext i13 %tmp_16 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 532 'sext' 'sext_ln182_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_118 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln182_2 = sext i13 %tmp_17 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 533 'sext' 'sext_ln182_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node sub_ln182_1)   --->   "%select_ln182 = select i1 %tmp_11, i32 %sext_ln182_1, i32 %sext_ln182_2" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 534 'select' 'select_ln182' <Predicate = (tmp_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 535 [1/1] (1.45ns) (out node of the LUT)   --->   "%sub_ln182_1 = sub i32 0, %select_ln182" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 535 'sub' 'sub_ln182_1' <Predicate = (tmp_11)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 536 [1/1] (0.71ns)   --->   "%p1clk = select i1 %tmp_11, i32 %sub_ln182_1, i32 %sext_ln182_2" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:182]   --->   Operation 536 'select' 'p1clk' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 119 <SV = 81> <Delay = 6.58>
ST_119 : Operation 537 [1/1] (6.58ns)   --->   "%mul_ln183 = mul nsw i32 %bpp, %p1clk" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 537 'mul' 'mul_ln183' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 82> <Delay = 8.57>
ST_120 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i13 %clwm_3 to i14" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:174]   --->   Operation 538 'sext' 'sext_ln174' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 539 [1/1] (1.45ns)   --->   "%clwm_2 = add i14 %sext_ln174, 8" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:176]   --->   Operation 539 'add' 'clwm_2' <Predicate = (icmp_ln175)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 540 [1/1] (0.88ns)   --->   "%select_ln175 = select i1 %icmp_ln175, i14 %clwm_2, i14 %sext_ln174" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:175]   --->   Operation 540 'select' 'select_ln175' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i14 %select_ln175 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:175]   --->   Operation 541 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 542 [1/1] (1.46ns)   --->   "%add_ln178 = add i14 %select_ln175, -1024" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:178]   --->   Operation 542 'add' 'add_ln178' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i14 %add_ln178 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:178]   --->   Operation 543 'sext' 'sext_ln178' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 544 [1/1] (1.78ns)   --->   "%m1 = add i32 %sext_ln178, %cbs_4" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:178]   --->   Operation 544 'add' 'm1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln185)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln183, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 545 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 546 [1/1] (1.78ns)   --->   "%sub_ln183 = sub i32 0, %mul_ln183" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 546 'sub' 'sub_ln183' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_12 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln183, i32 3, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 547 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i29 %tmp_12 to i30" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 548 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 549 [1/1] (1.72ns)   --->   "%sub_ln183_1 = sub i30 0, %zext_ln183" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 549 'sub' 'sub_ln183_1' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln185)   --->   "%tmp_13 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mul_ln183, i32 3, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 550 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln185)   --->   "%zext_ln183_1 = zext i29 %tmp_13 to i30" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 551 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln185)   --->   "%p2 = select i1 %tmp_18, i30 %sub_ln183_1, i30 %zext_ln183_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 552 'select' 'p2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln185)   --->   "%sext_ln183 = sext i30 %p2 to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:183]   --->   Operation 553 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 554 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln185 = icmp slt i32 %sext_ln183, %m1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:185]   --->   Operation 554 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 555 [1/1] (1.54ns)   --->   "%icmp_ln185_1 = icmp sgt i32 %m1, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:185]   --->   Operation 555 'icmp' 'icmp_ln185_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 556 [1/1] (0.61ns)   --->   "%and_ln185 = and i1 %icmp_ln185, %icmp_ln185_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:185]   --->   Operation 556 'and' 'and_ln185' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 557 [1/1] (0.00ns)   --->   "br i1 %and_ln185, label %5, label %8" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:185]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln175, i32 10, i32 13)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:200]   --->   Operation 558 'partselect' 'tmp_19' <Predicate = (!and_ln185)> <Delay = 0.00>
ST_120 : Operation 559 [1/1] (1.08ns)   --->   "%icmp_ln200 = icmp sgt i4 %tmp_19, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:200]   --->   Operation 559 'icmp' 'icmp_ln200' <Predicate = (!and_ln185)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 560 [1/1] (1.19ns)   --->   "br i1 %icmp_ln200, label %9, label %._crit_edge6" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:200]   --->   Operation 560 'br' <Predicate = (!and_ln185)> <Delay = 1.19>
ST_120 : Operation 561 [1/1] (0.00ns)   --->   "%min_mclk_extra_1_loa_2 = load i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:207]   --->   Operation 561 'load' 'min_mclk_extra_1_loa_2' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 0.00>
ST_120 : Operation 562 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 0)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:201]   --->   Operation 562 'write' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 0.00>
ST_120 : Operation 563 [1/1] (1.54ns)   --->   "%icmp_ln203 = icmp eq i32 %min_mclk_extra_1_loa_2, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:203]   --->   Operation 563 'icmp' 'icmp_ln203' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 564 [1/1] (1.78ns)   --->   "%min_mclk_extra_2 = add nsw i32 %min_mclk_extra_1_loa_2, -1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:207]   --->   Operation 564 'add' 'min_mclk_extra_2' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 565 [1/1] (0.63ns)   --->   "%min_mclk_extra_3 = select i1 %icmp_ln203, i32 0, i32 %min_mclk_extra_2" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:203]   --->   Operation 565 'select' 'min_mclk_extra_3' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 566 [1/1] (1.19ns)   --->   "store i32 %min_mclk_extra_3, i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:208]   --->   Operation 566 'store' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 1.19>
ST_120 : Operation 567 [1/1] (1.19ns)   --->   "br label %._crit_edge6" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:208]   --->   Operation 567 'br' <Predicate = (!and_ln185 & icmp_ln200)> <Delay = 1.19>
ST_120 : Operation 568 [1/1] (0.00ns)   --->   "%min_mclk_extra_1_loa_1 = load i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:188]   --->   Operation 568 'load' 'min_mclk_extra_1_loa_1' <Predicate = (and_ln185)> <Delay = 0.00>
ST_120 : Operation 569 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 0)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:186]   --->   Operation 569 'write' <Predicate = (and_ln185)> <Delay = 0.00>
ST_120 : Operation 570 [1/1] (1.54ns)   --->   "%icmp_ln188 = icmp eq i32 %min_mclk_extra_1_loa_1, 0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:188]   --->   Operation 570 'icmp' 'icmp_ln188' <Predicate = (and_ln185)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188, label %6, label %7" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:188]   --->   Operation 571 'br' <Predicate = (and_ln185)> <Delay = 0.00>
ST_120 : Operation 572 [1/1] (1.78ns)   --->   "%min_mclk_extra = add nsw i32 %min_mclk_extra_1_loa_1, -1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:197]   --->   Operation 572 'add' 'min_mclk_extra' <Predicate = (and_ln185 & !icmp_ln188)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 573 [1/1] (1.19ns)   --->   "store i32 %min_mclk_extra, i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:197]   --->   Operation 573 'store' <Predicate = (and_ln185 & !icmp_ln188)> <Delay = 1.19>
ST_120 : Operation 574 [1/1] (1.19ns)   --->   "br label %._crit_edge6"   --->   Operation 574 'br' <Predicate = (and_ln185 & !icmp_ln188)> <Delay = 1.19>
ST_120 : Operation 575 [1/1] (1.54ns)   --->   "%icmp_ln189 = icmp slt i32 %cbs_4, 33" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:189]   --->   Operation 575 'icmp' 'icmp_ln189' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 576 [1/1] (0.00ns)   --->   "%cbs = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cbs_4, i32 1, i32 31)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:194]   --->   Operation 576 'partselect' 'cbs' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 0.00>
ST_120 : Operation 577 [1/1] (0.00ns)   --->   "%cbs_1 = zext i31 %cbs to i32" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:194]   --->   Operation 577 'zext' 'cbs_1' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 0.00>
ST_120 : Operation 578 [1/1] (0.63ns)   --->   "%select_ln189 = select i1 %icmp_ln189, i32 %cbs_4, i32 %cbs_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:189]   --->   Operation 578 'select' 'select_ln189' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 579 [1/1] (1.19ns)   --->   "store i32 0, i32* %min_mclk_extra_1" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:189]   --->   Operation 579 'store' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 1.19>
ST_120 : Operation 580 [1/1] (1.19ns)   --->   "br label %._crit_edge6" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:189]   --->   Operation 580 'br' <Predicate = (and_ln185 & icmp_ln188)> <Delay = 1.19>
ST_120 : Operation 581 [1/1] (0.00ns)   --->   "%found_5 = phi i1 [ false, %7 ], [ %icmp_ln203, %9 ], [ true, %8 ], [ %icmp_ln189, %6 ]" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:203]   --->   Operation 581 'phi' 'found_5' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 582 [1/1] (0.00ns)   --->   "%cbs_7 = phi i32 [ %cbs_4, %7 ], [ %cbs_4, %9 ], [ %cbs_4, %8 ], [ %select_ln189, %6 ]" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:162]   --->   Operation 582 'phi' 'cbs_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 583 [1/1] (1.78ns)   --->   "%clwm_4 = sub i32 1032, %cbs_7" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:211]   --->   Operation 583 'sub' 'clwm_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 584 [1/1] (1.54ns)   --->   "%icmp_ln211 = icmp slt i32 %sext_ln175, %clwm_4" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:211]   --->   Operation 584 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 585 [1/1] (0.63ns)   --->   "%clwm_6 = select i1 %icmp_ln211, i32 %clwm_4, i32 %sext_ln175" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:211]   --->   Operation 585 'select' 'clwm_6' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 586 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_graphics_lwm, i32 %clwm_6)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:216]   --->   Operation 586 'write' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 587 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_graphics_burst_size, i32 %cbs_7)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:217]   --->   Operation 587 'write' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 588 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_video_lwm, i32 1024)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:219]   --->   Operation 588 'write' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 589 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_video_burst_size, i32 512)" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:220]   --->   Operation 589 'write' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 590 [1/1] (0.00ns)   --->   "br label %0" [extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:221]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fifo_graphics_lwm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fifo_graphics_burst_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fifo_video_lwm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fifo_video_burst_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arb_pclk_khz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_mclk_khz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_nvclk_khz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_mem_page_miss]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_memory_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_enable_video]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_pix_bpp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_enable_mp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arb_memory_type]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_mclk_extra_1       (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
pclk_freq              (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
bpp                    (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln142              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (bitselect     ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln142              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (partselect    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arb_memory_width_rea   (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
video_enable           (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mp_enable              (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arb_memory_type_read   (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63              (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln64              (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln64            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln68            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln73              (icmp          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln73_1            (icmp          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln88              (icmp          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mclks                  (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln88            (select        ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln142             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln142_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln142_1           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
crtc_drain_rate        (select        ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln156              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln156             (icmp          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln36             (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mclk_freq              (read          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
nvclk_freq             (read          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
pagemiss               (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln73               (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln74              (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mclk_extra             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mclk_extra_1           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln73              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln73            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_1            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mclk_loop              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln100             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln100              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln100_1           (zext          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln102              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln102             (zext          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln142             (sext          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln148           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln148              (mul           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln158              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln158_1            (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln162              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln162             (icmp          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln123              (mul           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln156_1           (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln156              (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln156               (or            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln95             (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95                (br            ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
found_0                (phi           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cbs_0                  (phi           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln95                (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra_1_loa   (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln103              (mul           ) [ 0000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln222              (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln96             (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
us_m                   (sdiv          ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111000111111111111111111111111111111111110000000]
us_m_min               (sdiv          ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111100000]
us_min_mclk_extra      (sdiv          ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111100000]
us_n                   (sdiv          ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111100000]
us_p                   (sdiv          ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln113               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vpm_us                 (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cpm_us_1               (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln132              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln132_1            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln132_2            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
us_crt_1               (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
mul_ln137              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
tmp_7                  (bitselect     ) [ 0000111111111111111111111111111111111111100000000000000000000000000000000000011111111111111111111111111111111111111111111]
sext_ln137             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln137_1            (mul           ) [ 0000111111111111111111111111111111111111100000000000000000000000000000000000001111111111111111111111111111111111111111111]
tmp_9                  (partselect    ) [ 0000111111111111111111111111111111111111100000000000000000000000000000000000001111111111111111111111111111111111111111111]
sub_ln137              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln137           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln137_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln137_1         (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
clwm_1                 (add           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln140               (br            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln151              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln151           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln151_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln151_1         (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
clwm                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln156           (select        ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln156               (br            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln162           (select        ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln162_1         (select        ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln179              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln179_1            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m2us                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
cpm_us                 (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln150              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln150_1            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
us_crt                 (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
mul_ln151              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
tmp_4                  (bitselect     ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000111111]
sext_ln151             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln151_1            (mul           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000011111]
tmp_6                  (partselect    ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000011111]
cbs_4                  (phi           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
clwm_3                 (phi           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sext_ln174_1           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln174              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln174_1          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln174_2           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln174             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln174_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln174_2          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln174_3           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln174_1           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln175             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
mul_ln182              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
tmp_11                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
sext_ln182             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln182_1            (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_17                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
sub_ln182              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln182_1           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln182_2           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln182           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln182_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p1clk                  (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
mul_ln183              (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
sext_ln174             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
clwm_2                 (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln175           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln175             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln178              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln178             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m1                     (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln183              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln183             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln183_1            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln183_1           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p2                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln183             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln185             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln185_1           (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln185              (and           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln185               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln200             (icmp          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln200               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra_1_loa_2 (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln201            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln203             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra_2       (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra_3       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln208            (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln208               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra_1_loa_1 (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln186            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln188             (icmp          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln188               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_mclk_extra         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197            (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cbs                    (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cbs_1                  (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln189           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln189            (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln189               (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
found_5                (phi           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cbs_7                  (phi           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
clwm_4                 (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln211             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
clwm_6                 (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln216            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln217            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln219            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln220            (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln221               (br            ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_valid">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_valid"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_graphics_lwm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_graphics_lwm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_graphics_burst_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_graphics_burst_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_video_lwm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_video_lwm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_video_burst_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_video_burst_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arb_pclk_khz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_pclk_khz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arb_mclk_khz">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_mclk_khz"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arb_nvclk_khz">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_nvclk_khz"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arb_mem_page_miss">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_mem_page_miss"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arb_memory_width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_memory_width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arb_enable_video">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_enable_video"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arb_pix_bpp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_pix_bpp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arb_enable_mp">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_enable_mp"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arb_memory_type">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arb_memory_type"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nv10CalcArbitration_s"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="min_mclk_extra_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_mclk_extra_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pclk_freq_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pclk_freq/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bpp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bpp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arb_memory_width_rea_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arb_memory_width_rea/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="video_enable_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="video_enable/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mp_enable_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mp_enable/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arb_memory_type_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arb_memory_type_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/3 write_ln96/40 write_ln201/120 write_ln186/120 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mclk_freq_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mclk_freq/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="nvclk_freq_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nvclk_freq/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pagemiss_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pagemiss/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln216_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln216/120 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln217_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln217/120 "/>
</bind>
</comp>

<comp id="243" class="1004" name="write_ln219_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="12" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln219/120 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln220_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln220/120 "/>
</bind>
</comp>

<comp id="259" class="1005" name="found_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="found_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="found_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="found_0/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="cbs_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cbs_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="cbs_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="32" slack="74"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cbs_0/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="cbs_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="4"/>
<pin id="284" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cbs_4 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="cbs_4_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="75"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="32" slack="75"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="6" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cbs_4/116 "/>
</bind>
</comp>

<comp id="296" class="1005" name="clwm_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="4"/>
<pin id="298" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="clwm_3 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="clwm_3_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="13" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="13" slack="1"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="clwm_3/116 "/>
</bind>
</comp>

<comp id="308" class="1005" name="found_5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="found_5 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="found_5_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="1" slack="0"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="1" slack="0"/>
<pin id="320" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="found_5/120 "/>
</bind>
</comp>

<comp id="325" class="1005" name="cbs_7_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cbs_7 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="cbs_7_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="4"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="32" slack="4"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="4" bw="32" slack="4"/>
<pin id="335" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="6" bw="32" slack="0"/>
<pin id="337" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cbs_7/120 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="3"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_mclk_extra_1_loa/4 min_mclk_extra_1_loa_2/120 min_mclk_extra_1_loa_1/120 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="37"/>
<pin id="349" dir="0" index="1" bw="32" slack="37"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="cpm_us_1/40 cpm_us/40 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/120 icmp_ln188/120 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="min_mclk_extra_2/120 min_mclk_extra/120 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln142_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln142/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln142_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="29" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="29" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln63_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln64_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln64_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln68_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln63_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln73_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln73_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln88_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mclks_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mclks/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln88_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln142_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="29" slack="1"/>
<pin id="474" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln142_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="29" slack="0"/>
<pin id="478" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln142_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="29" slack="1"/>
<pin id="483" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="crtc_drain_rate_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="30" slack="0"/>
<pin id="487" dir="0" index="2" bw="30" slack="0"/>
<pin id="488" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="crtc_drain_rate/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln156_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="26" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln156_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="26" slack="0"/>
<pin id="509" dir="0" index="1" bw="26" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln73_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln74_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mclk_extra_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mclk_extra/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln77_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mclk_extra_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mclk_extra_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln73_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln73_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln88_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln88_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mclk_loop_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="6" slack="0"/>
<pin id="567" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mclk_loop/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln100_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln100_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="28" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln102_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="26" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln142_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="30" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln148_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="0"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mul_ln148_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln148/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="mul_ln158_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="30" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln158/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="mul_ln158_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln158_1/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mul_ln162_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="11" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln162/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln162_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="75"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="mul_ln123_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="22" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln156_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln156_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln156/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln156_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="75"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln156/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln95_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="2"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="mul_ln103_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="21" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln103/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="2"/>
<pin id="657" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="us_min_mclk_extra/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="29" slack="5"/>
<pin id="660" dir="0" index="1" bw="32" slack="5"/>
<pin id="661" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="us_m/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="27" slack="7"/>
<pin id="664" dir="0" index="1" bw="32" slack="7"/>
<pin id="665" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="us_m_min/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="26" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="8"/>
<pin id="669" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="us_n/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="12"/>
<pin id="674" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="us_p/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="37"/>
<pin id="678" dir="0" index="1" bw="32" slack="37"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="vpm_us/40 "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="35"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/75 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln132_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="35"/>
<pin id="687" dir="0" index="1" bw="32" slack="35"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/75 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln132_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_1/75 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln132_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_2/75 "/>
</bind>
</comp>

<comp id="701" class="1004" name="us_crt_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="us_crt_1/75 "/>
</bind>
</comp>

<comp id="707" class="1004" name="mul_ln137_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="0" index="1" bw="30" slack="73"/>
<pin id="710" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/76 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/76 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln137_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/77 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mul_ln137_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="34" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137_1/77 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_9_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="13" slack="0"/>
<pin id="730" dir="0" index="1" bw="65" slack="0"/>
<pin id="731" dir="0" index="2" bw="7" slack="0"/>
<pin id="732" dir="0" index="3" bw="8" slack="0"/>
<pin id="733" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/77 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln137_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="65" slack="1"/>
<pin id="741" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/78 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="13" slack="0"/>
<pin id="745" dir="0" index="1" bw="65" slack="0"/>
<pin id="746" dir="0" index="2" bw="7" slack="0"/>
<pin id="747" dir="0" index="3" bw="8" slack="0"/>
<pin id="748" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/78 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln137_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="2"/>
<pin id="755" dir="0" index="1" bw="13" slack="0"/>
<pin id="756" dir="0" index="2" bw="13" slack="1"/>
<pin id="757" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137/78 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln137_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="13" slack="0"/>
<pin id="762" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137_1/78 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln137_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2"/>
<pin id="767" dir="0" index="1" bw="13" slack="0"/>
<pin id="768" dir="0" index="2" bw="13" slack="1"/>
<pin id="769" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_1/78 "/>
</bind>
</comp>

<comp id="771" class="1004" name="clwm_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="13" slack="0"/>
<pin id="774" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clwm_1/78 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sub_ln151_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="65" slack="1"/>
<pin id="780" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln151/78 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="13" slack="0"/>
<pin id="784" dir="0" index="1" bw="65" slack="0"/>
<pin id="785" dir="0" index="2" bw="7" slack="0"/>
<pin id="786" dir="0" index="3" bw="8" slack="0"/>
<pin id="787" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/78 "/>
</bind>
</comp>

<comp id="792" class="1004" name="select_ln151_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="2"/>
<pin id="794" dir="0" index="1" bw="13" slack="0"/>
<pin id="795" dir="0" index="2" bw="13" slack="1"/>
<pin id="796" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151/78 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sub_ln151_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln151_1/78 "/>
</bind>
</comp>

<comp id="804" class="1004" name="select_ln151_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="2"/>
<pin id="806" dir="0" index="1" bw="13" slack="0"/>
<pin id="807" dir="0" index="2" bw="13" slack="1"/>
<pin id="808" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151_1/78 "/>
</bind>
</comp>

<comp id="810" class="1004" name="clwm_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="13" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clwm/78 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln156_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="76"/>
<pin id="818" dir="0" index="1" bw="13" slack="0"/>
<pin id="819" dir="0" index="2" bw="13" slack="0"/>
<pin id="820" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156/78 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln162_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="75"/>
<pin id="825" dir="0" index="1" bw="32" slack="74"/>
<pin id="826" dir="0" index="2" bw="32" slack="0"/>
<pin id="827" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/78 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln162_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="75"/>
<pin id="832" dir="0" index="1" bw="13" slack="0"/>
<pin id="833" dir="0" index="2" bw="13" slack="0"/>
<pin id="834" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162_1/78 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln179_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="38"/>
<pin id="839" dir="0" index="1" bw="32" slack="38"/>
<pin id="840" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/78 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln179_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="38"/>
<pin id="843" dir="0" index="1" bw="32" slack="38"/>
<pin id="844" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/78 "/>
</bind>
</comp>

<comp id="845" class="1004" name="m2us_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m2us/78 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln150_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="35"/>
<pin id="853" dir="0" index="1" bw="32" slack="35"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/113 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln150_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="35"/>
<pin id="858" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/113 "/>
</bind>
</comp>

<comp id="860" class="1004" name="us_crt_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="us_crt/113 "/>
</bind>
</comp>

<comp id="866" class="1004" name="mul_ln151_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="30" slack="73"/>
<pin id="868" dir="0" index="1" bw="32" slack="1"/>
<pin id="869" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln151/114 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="6" slack="0"/>
<pin id="874" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/114 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln151_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/115 "/>
</bind>
</comp>

<comp id="881" class="1004" name="mul_ln151_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="34" slack="0"/>
<pin id="884" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln151_1/115 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_6_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="13" slack="0"/>
<pin id="889" dir="0" index="1" bw="65" slack="0"/>
<pin id="890" dir="0" index="2" bw="7" slack="0"/>
<pin id="891" dir="0" index="3" bw="8" slack="0"/>
<pin id="892" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/115 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sext_ln174_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="13" slack="0"/>
<pin id="899" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_1/116 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_10_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="13" slack="0"/>
<pin id="904" dir="0" index="2" bw="5" slack="0"/>
<pin id="905" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/116 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sub_ln174_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="13" slack="0"/>
<pin id="912" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174/116 "/>
</bind>
</comp>

<comp id="915" class="1004" name="trunc_ln174_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="0"/>
<pin id="917" dir="0" index="1" bw="13" slack="0"/>
<pin id="918" dir="0" index="2" bw="3" slack="0"/>
<pin id="919" dir="0" index="3" bw="5" slack="0"/>
<pin id="920" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_1/116 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln174_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="0"/>
<pin id="927" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_2/116 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln174_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="0"/>
<pin id="931" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/116 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sub_ln174_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="11" slack="0"/>
<pin id="936" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174_1/116 "/>
</bind>
</comp>

<comp id="939" class="1004" name="trunc_ln174_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="0"/>
<pin id="941" dir="0" index="1" bw="13" slack="0"/>
<pin id="942" dir="0" index="2" bw="3" slack="0"/>
<pin id="943" dir="0" index="3" bw="5" slack="0"/>
<pin id="944" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_2/116 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln174_3_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="0"/>
<pin id="951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_3/116 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln174_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/116 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln174_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="12" slack="0"/>
<pin id="960" dir="0" index="2" bw="12" slack="0"/>
<pin id="961" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/116 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_s_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="15" slack="0"/>
<pin id="967" dir="0" index="1" bw="12" slack="0"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/116 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln175_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="15" slack="0"/>
<pin id="975" dir="0" index="1" bw="15" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/116 "/>
</bind>
</comp>

<comp id="979" class="1004" name="mul_ln182_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="78"/>
<pin id="981" dir="0" index="1" bw="32" slack="1"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln182/116 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_11_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="0" index="2" bw="6" slack="0"/>
<pin id="987" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/116 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sext_ln182_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/117 "/>
</bind>
</comp>

<comp id="994" class="1004" name="mul_ln182_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="34" slack="0"/>
<pin id="997" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln182_1/117 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_17_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="13" slack="0"/>
<pin id="1002" dir="0" index="1" bw="65" slack="0"/>
<pin id="1003" dir="0" index="2" bw="7" slack="0"/>
<pin id="1004" dir="0" index="3" bw="8" slack="0"/>
<pin id="1005" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/117 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sub_ln182_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="65" slack="1"/>
<pin id="1013" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/118 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_16_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="13" slack="0"/>
<pin id="1017" dir="0" index="1" bw="65" slack="0"/>
<pin id="1018" dir="0" index="2" bw="7" slack="0"/>
<pin id="1019" dir="0" index="3" bw="8" slack="0"/>
<pin id="1020" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/118 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln182_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="13" slack="0"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_1/118 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln182_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_2/118 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln182_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="2"/>
<pin id="1034" dir="0" index="1" bw="32" slack="0"/>
<pin id="1035" dir="0" index="2" bw="32" slack="0"/>
<pin id="1036" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln182/118 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sub_ln182_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="13" slack="0"/>
<pin id="1042" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182_1/118 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p1clk_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="2"/>
<pin id="1047" dir="0" index="1" bw="32" slack="0"/>
<pin id="1048" dir="0" index="2" bw="32" slack="0"/>
<pin id="1049" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p1clk/118 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="mul_ln183_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="81"/>
<pin id="1054" dir="0" index="1" bw="15" slack="1"/>
<pin id="1055" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln183/119 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln174_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="13" slack="4"/>
<pin id="1058" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/120 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="clwm_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="13" slack="0"/>
<pin id="1062" dir="0" index="1" bw="5" slack="0"/>
<pin id="1063" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clwm_2/120 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="select_ln175_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="4"/>
<pin id="1068" dir="0" index="1" bw="14" slack="0"/>
<pin id="1069" dir="0" index="2" bw="14" slack="0"/>
<pin id="1070" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/120 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln175_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="14" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln175/120 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="add_ln178_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="0"/>
<pin id="1079" dir="0" index="1" bw="11" slack="0"/>
<pin id="1080" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/120 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln178_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="14" slack="0"/>
<pin id="1085" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln178/120 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="m1_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="0"/>
<pin id="1089" dir="0" index="1" bw="32" slack="4"/>
<pin id="1090" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1/120 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_18_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="1"/>
<pin id="1096" dir="0" index="2" bw="6" slack="0"/>
<pin id="1097" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/120 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="sub_ln183_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="1"/>
<pin id="1103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln183/120 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_12_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="29" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="0"/>
<pin id="1108" dir="0" index="2" bw="3" slack="0"/>
<pin id="1109" dir="0" index="3" bw="6" slack="0"/>
<pin id="1110" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/120 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln183_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="29" slack="0"/>
<pin id="1117" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/120 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sub_ln183_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="29" slack="0"/>
<pin id="1122" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln183_1/120 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_13_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="29" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="1"/>
<pin id="1128" dir="0" index="2" bw="3" slack="0"/>
<pin id="1129" dir="0" index="3" bw="6" slack="0"/>
<pin id="1130" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/120 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln183_1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="29" slack="0"/>
<pin id="1136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183_1/120 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="p2_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="30" slack="0"/>
<pin id="1141" dir="0" index="2" bw="30" slack="0"/>
<pin id="1142" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p2/120 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="sext_ln183_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="30" slack="0"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/120 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln185_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/120 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="icmp_ln185_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185_1/120 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="and_ln185_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln185/120 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_19_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="0" index="1" bw="14" slack="0"/>
<pin id="1171" dir="0" index="2" bw="5" slack="0"/>
<pin id="1172" dir="0" index="3" bw="5" slack="0"/>
<pin id="1173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/120 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln200_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="0"/>
<pin id="1180" dir="0" index="1" bw="4" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/120 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="min_mclk_extra_3_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="0" index="2" bw="32" slack="0"/>
<pin id="1188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_mclk_extra_3/120 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="store_ln208_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="82"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/120 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="store_ln197_store_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="82"/>
<pin id="1200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/120 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="icmp_ln189_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="4"/>
<pin id="1204" dir="0" index="1" bw="32" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/120 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="cbs_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="31" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="4"/>
<pin id="1212" dir="0" index="2" bw="1" slack="0"/>
<pin id="1213" dir="0" index="3" bw="6" slack="0"/>
<pin id="1214" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cbs/120 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="cbs_1_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="31" slack="0"/>
<pin id="1221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cbs_1/120 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="select_ln189_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="4"/>
<pin id="1226" dir="0" index="2" bw="32" slack="0"/>
<pin id="1227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189/120 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="store_ln189_store_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="82"/>
<pin id="1235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/120 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="clwm_4_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="12" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="0"/>
<pin id="1240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="clwm_4/120 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="icmp_ln211_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="32" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/120 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="clwm_6_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="32" slack="0"/>
<pin id="1252" dir="0" index="2" bw="32" slack="0"/>
<pin id="1253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="clwm_6/120 "/>
</bind>
</comp>

<comp id="1258" class="1007" name="mul_ln100_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="0"/>
<pin id="1260" dir="0" index="1" bw="28" slack="0"/>
<pin id="1261" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln100/3 "/>
</bind>
</comp>

<comp id="1265" class="1007" name="mul_ln102_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="5" slack="0"/>
<pin id="1267" dir="0" index="1" bw="26" slack="0"/>
<pin id="1268" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/3 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="min_mclk_extra_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="2"/>
<pin id="1274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="min_mclk_extra_1 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="pclk_freq_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="12"/>
<pin id="1283" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="pclk_freq "/>
</bind>
</comp>

<comp id="1287" class="1005" name="bpp_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="2"/>
<pin id="1289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bpp "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_2_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="29" slack="1"/>
<pin id="1300" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_1_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="29" slack="1"/>
<pin id="1305" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="icmp_ln73_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="icmp_ln73_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73_1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln88_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="select_ln88_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="5" slack="1"/>
<pin id="1325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="crtc_drain_rate_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="30" slack="1"/>
<pin id="1331" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="crtc_drain_rate "/>
</bind>
</comp>

<comp id="1334" class="1005" name="icmp_ln156_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="mclk_freq_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="2"/>
<pin id="1342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mclk_freq "/>
</bind>
</comp>

<comp id="1349" class="1005" name="nvclk_freq_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="8"/>
<pin id="1351" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="nvclk_freq "/>
</bind>
</comp>

<comp id="1354" class="1005" name="zext_ln100_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="5"/>
<pin id="1356" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln100_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="zext_ln102_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="7"/>
<pin id="1361" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln102 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="sext_ln142_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="73"/>
<pin id="1366" dir="1" index="1" bw="32" slack="73"/>
</pin_list>
<bind>
<opset="sext_ln142 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="mul_ln148_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="37"/>
<pin id="1372" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="mul_ln148 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="icmp_ln162_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="75"/>
<pin id="1377" dir="1" index="1" bw="1" slack="75"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="mul_ln123_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="37"/>
<pin id="1383" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="mul_ln123 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="or_ln156_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="75"/>
<pin id="1388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln156 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="mul_ln103_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln103 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="us_m_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="35"/>
<pin id="1397" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="us_m "/>
</bind>
</comp>

<comp id="1401" class="1005" name="us_m_min_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="38"/>
<pin id="1403" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="us_m_min "/>
</bind>
</comp>

<comp id="1406" class="1005" name="us_min_mclk_extra_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="38"/>
<pin id="1408" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="us_min_mclk_extra "/>
</bind>
</comp>

<comp id="1411" class="1005" name="us_n_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="35"/>
<pin id="1413" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="us_n "/>
</bind>
</comp>

<comp id="1418" class="1005" name="us_p_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="35"/>
<pin id="1420" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="us_p "/>
</bind>
</comp>

<comp id="1425" class="1005" name="us_crt_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="us_crt_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="mul_ln137_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln137 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_7_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="2"/>
<pin id="1437" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="mul_ln137_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="65" slack="1"/>
<pin id="1443" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln137_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_9_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="13" slack="1"/>
<pin id="1448" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="clwm_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="13" slack="1"/>
<pin id="1454" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="clwm_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="select_ln156_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="13" slack="1"/>
<pin id="1459" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln156 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="select_ln162_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln162 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="select_ln162_1_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="13" slack="1"/>
<pin id="1469" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln162_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="m2us_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2us "/>
</bind>
</comp>

<comp id="1477" class="1005" name="us_crt_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="1"/>
<pin id="1479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="us_crt "/>
</bind>
</comp>

<comp id="1482" class="1005" name="mul_ln151_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="1"/>
<pin id="1484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln151 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="tmp_4_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="2"/>
<pin id="1489" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="mul_ln151_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="65" slack="1"/>
<pin id="1495" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln151_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="tmp_6_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="13" slack="1"/>
<pin id="1500" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="icmp_ln175_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="4"/>
<pin id="1506" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="mul_ln182_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln182 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="tmp_11_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="2"/>
<pin id="1516" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="mul_ln182_1_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="65" slack="1"/>
<pin id="1522" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln182_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="tmp_17_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="13" slack="1"/>
<pin id="1527" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="p1clk_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="1"/>
<pin id="1532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p1clk "/>
</bind>
</comp>

<comp id="1535" class="1005" name="mul_ln183_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="1"/>
<pin id="1537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln183 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="160" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="104" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="102" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="104" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="293"><net_src comp="270" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="270" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="295"><net_src comp="285" pin="6"/><net_sink comp="282" pin=0"/></net>

<net id="307"><net_src comp="299" pin="6"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="322"><net_src comp="102" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="324"><net_src comp="312" pin="8"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="339"><net_src comp="282" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="282" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="282" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="342"><net_src comp="329" pin="8"/><net_sink comp="325" pin=0"/></net>

<net id="343"><net_src comp="329" pin="8"/><net_sink comp="236" pin=2"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="362"><net_src comp="344" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="152" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="166" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="172" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="364" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="364" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="34" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="196" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="178" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="404" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="416" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="424" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="184" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="178" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="190" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="432" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="432" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="178" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="34" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="517" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="513" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="522" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="530" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="513" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="84" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="546" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="588"><net_src comp="90" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="92" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="222" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="580" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="94" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="216" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="216" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="98" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="596" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="222" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="596" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="602" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="100" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="550" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="344" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="670"><net_src comp="108" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="110" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="684"><net_src comp="28" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="693"><net_src comp="347" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="680" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="676" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="685" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="716"><net_src comp="32" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="34" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="726"><net_src comp="112" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="114" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="116" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="42" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="742"><net_src comp="118" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="749"><net_src comp="114" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="738" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="116" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="42" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="758"><net_src comp="743" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="120" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="122" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="118" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="788"><net_src comp="114" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="116" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="791"><net_src comp="42" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="797"><net_src comp="782" pin="4"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="120" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="804" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="122" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="810" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="124" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="270" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="104" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="810" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="126" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="849"><net_src comp="841" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="837" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="859"><net_src comp="347" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="851" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="875"><net_src comp="32" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="866" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="34" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="112" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="116" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="42" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="900"><net_src comp="299" pin="6"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="128" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="299" pin="6"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="130" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="120" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="299" pin="6"/><net_sink comp="909" pin=1"/></net>

<net id="921"><net_src comp="132" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="40" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="130" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="928"><net_src comp="915" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="134" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="929" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="945"><net_src comp="132" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="299" pin="6"/><net_sink comp="939" pin=1"/></net>

<net id="947"><net_src comp="40" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="948"><net_src comp="130" pin="0"/><net_sink comp="939" pin=3"/></net>

<net id="952"><net_src comp="939" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="901" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="933" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="953" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="970"><net_src comp="136" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="957" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="138" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="977"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="897" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="988"><net_src comp="32" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="34" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="112" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1006"><net_src comp="114" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="116" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="42" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1014"><net_src comp="118" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1021"><net_src comp="114" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="1010" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1023"><net_src comp="116" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1024"><net_src comp="42" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1028"><net_src comp="1015" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1037"><net_src comp="1025" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="36" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1032" pin="3"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1051"><net_src comp="1029" pin="1"/><net_sink comp="1045" pin=2"/></net>

<net id="1059"><net_src comp="296" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="140" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="1056" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1076"><net_src comp="1066" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1066" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="142" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="282" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="32" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="34" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1104"><net_src comp="36" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1111"><net_src comp="38" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="40" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="34" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1118"><net_src comp="1105" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="54" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1131"><net_src comp="38" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="40" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1133"><net_src comp="34" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1137"><net_src comp="1125" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1143"><net_src comp="1093" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1119" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1087" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1087" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="36" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1150" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1174"><net_src comp="144" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="1066" pin="3"/><net_sink comp="1168" pin=1"/></net>

<net id="1176"><net_src comp="146" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1177"><net_src comp="148" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1182"><net_src comp="1168" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="150" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="351" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="36" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="358" pin="2"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="358" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1206"><net_src comp="282" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="154" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1208"><net_src comp="1202" pin="2"/><net_sink comp="312" pin=6"/></net>

<net id="1215"><net_src comp="156" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="282" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1217"><net_src comp="28" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1218"><net_src comp="34" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1222"><net_src comp="1209" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1228"><net_src comp="1202" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="282" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="1219" pin="1"/><net_sink comp="1223" pin=2"/></net>

<net id="1231"><net_src comp="1223" pin="3"/><net_sink comp="329" pin=6"/></net>

<net id="1236"><net_src comp="36" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1241"><net_src comp="158" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="329" pin="8"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1073" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="1243" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="1237" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1256"><net_src comp="1073" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="1257"><net_src comp="1249" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="1262"><net_src comp="570" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="86" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1264"><net_src comp="1258" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="1269"><net_src comp="558" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="88" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1271"><net_src comp="1265" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="1275"><net_src comp="162" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1278"><net_src comp="1272" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1279"><net_src comp="1272" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1280"><net_src comp="1272" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1284"><net_src comp="166" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1290"><net_src comp="172" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1296"><net_src comp="370" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1301"><net_src comp="384" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1306"><net_src comp="394" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1311"><net_src comp="440" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1316"><net_src comp="446" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1321"><net_src comp="452" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1326"><net_src comp="464" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1332"><net_src comp="484" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1337"><net_src comp="507" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1343"><net_src comp="210" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1347"><net_src comp="1340" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1348"><net_src comp="1340" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1352"><net_src comp="216" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1357"><net_src comp="574" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1362"><net_src comp="577" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1367"><net_src comp="580" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1373"><net_src comp="590" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1378"><net_src comp="614" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1384"><net_src comp="620" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1389"><net_src comp="638" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="648" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1398"><net_src comp="658" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1404"><net_src comp="662" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1409"><net_src comp="654" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1414"><net_src comp="666" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1417"><net_src comp="1411" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1421"><net_src comp="671" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1428"><net_src comp="701" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1433"><net_src comp="707" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1438"><net_src comp="711" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1444"><net_src comp="722" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1449"><net_src comp="728" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="1455"><net_src comp="771" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1460"><net_src comp="816" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="1465"><net_src comp="823" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1470"><net_src comp="830" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1475"><net_src comp="845" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1480"><net_src comp="860" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1485"><net_src comp="866" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1490"><net_src comp="870" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1496"><net_src comp="881" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1501"><net_src comp="887" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1507"><net_src comp="973" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1512"><net_src comp="979" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1517"><net_src comp="983" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1523"><net_src comp="994" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1528"><net_src comp="1000" pin="4"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1533"><net_src comp="1045" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1538"><net_src comp="1052" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="1125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_valid | {3 40 120 }
	Port: fifo_graphics_lwm | {120 }
	Port: fifo_graphics_burst_size | {120 }
	Port: fifo_video_lwm | {120 }
	Port: fifo_video_burst_size | {120 }
 - Input state : 
	Port: nv10CalcArbitration : arb_pclk_khz | {1 }
	Port: nv10CalcArbitration : arb_mclk_khz | {3 }
	Port: nv10CalcArbitration : arb_nvclk_khz | {3 }
	Port: nv10CalcArbitration : arb_mem_page_miss | {3 }
	Port: nv10CalcArbitration : arb_memory_width | {2 }
	Port: nv10CalcArbitration : arb_enable_video | {2 }
	Port: nv10CalcArbitration : arb_pix_bpp | {1 }
	Port: nv10CalcArbitration : arb_enable_mp | {2 }
	Port: nv10CalcArbitration : arb_memory_type | {2 }
  - Chain level:
	State 1
		tmp_2 : 1
		sub_ln142 : 1
		tmp : 2
		tmp_1 : 1
	State 2
		select_ln64 : 1
		select_ln68 : 1
		select_ln63 : 2
		mclks : 3
		select_ln88 : 4
		sub_ln142_1 : 1
		crtc_drain_rate : 2
		tmp_3 : 1
		icmp_ln156 : 2
	State 3
		mclk_extra : 1
		select_ln77 : 1
		mclk_extra_1 : 2
		zext_ln73 : 3
		mclk_loop : 4
		zext_ln100 : 5
		mul_ln100 : 6
		zext_ln100_1 : 7
		mul_ln102 : 1
		zext_ln102 : 2
		mul_ln148 : 1
		mul_ln158 : 1
		icmp_ln162 : 2
		icmp_ln156_1 : 2
		xor_ln156 : 3
		or_ln156 : 3
		store_ln95 : 1
	State 4
		br_ln95 : 1
		mul_ln103 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		add_ln132_2 : 1
		us_crt_1 : 2
	State 76
		tmp_7 : 1
	State 77
		mul_ln137_1 : 1
		tmp_9 : 2
	State 78
		tmp_8 : 1
		select_ln137 : 2
		sub_ln137_1 : 3
		select_ln137_1 : 4
		clwm_1 : 5
		tmp_5 : 1
		select_ln151 : 2
		sub_ln151_1 : 3
		select_ln151_1 : 4
		clwm : 5
		select_ln156 : 6
		select_ln162_1 : 6
		m2us : 1
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		add_ln150_1 : 1
		us_crt : 2
	State 114
		tmp_4 : 1
	State 115
		mul_ln151_1 : 1
		tmp_6 : 2
	State 116
		sext_ln174_1 : 1
		tmp_10 : 1
		sub_ln174 : 1
		trunc_ln174_1 : 2
		sext_ln174_2 : 3
		zext_ln174 : 4
		sub_ln174_1 : 5
		trunc_ln174_2 : 1
		sext_ln174_3 : 2
		zext_ln174_1 : 3
		select_ln174 : 6
		tmp_s : 7
		icmp_ln175 : 8
		tmp_11 : 1
	State 117
		mul_ln182_1 : 1
		tmp_17 : 2
	State 118
		tmp_16 : 1
		sext_ln182_1 : 2
		select_ln182 : 3
		sub_ln182_1 : 4
		p1clk : 5
	State 119
	State 120
		clwm_2 : 1
		select_ln175 : 2
		sext_ln175 : 3
		add_ln178 : 3
		sext_ln178 : 4
		m1 : 5
		tmp_12 : 1
		zext_ln183 : 2
		sub_ln183_1 : 3
		zext_ln183_1 : 1
		p2 : 4
		sext_ln183 : 5
		icmp_ln185 : 6
		icmp_ln185_1 : 6
		and_ln185 : 7
		br_ln185 : 7
		tmp_19 : 3
		icmp_ln200 : 4
		br_ln200 : 5
		icmp_ln203 : 1
		min_mclk_extra_2 : 1
		min_mclk_extra_3 : 2
		store_ln208 : 3
		icmp_ln188 : 1
		br_ln188 : 2
		min_mclk_extra : 1
		store_ln197 : 2
		cbs_1 : 1
		select_ln189 : 2
		found_5 : 6
		cbs_7 : 6
		clwm_4 : 7
		icmp_ln211 : 8
		clwm_6 : 9
		write_ln216 : 10
		write_ln217 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_347            |    0    |   394   |   238   |
|          |            grp_fu_654            |    0    |   394   |   238   |
|          |            grp_fu_658            |    0    |   394   |   238   |
|   sdiv   |            grp_fu_662            |    0    |   394   |   238   |
|          |            grp_fu_666            |    0    |   394   |   238   |
|          |            grp_fu_671            |    0    |   394   |   238   |
|          |            grp_fu_676            |    0    |   394   |   238   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_358            |    0    |    0    |    39   |
|          |           mclks_fu_458           |    0    |    0    |    15   |
|          |         add_ln156_fu_491         |    0    |    0    |    39   |
|          |         mclk_loop_fu_564         |    0    |    0    |    15   |
|          |         add_ln132_fu_685         |    0    |    0    |    32   |
|          |        add_ln132_1_fu_689        |    0    |    0    |    32   |
|          |        add_ln132_2_fu_695        |    0    |    0    |    32   |
|          |          us_crt_1_fu_701         |    0    |    0    |    32   |
|          |           clwm_1_fu_771          |    0    |    0    |    20   |
|    add   |            clwm_fu_810           |    0    |    0    |    20   |
|          |         add_ln179_fu_837         |    0    |    0    |    32   |
|          |        add_ln179_1_fu_841        |    0    |    0    |    39   |
|          |            m2us_fu_845           |    0    |    0    |    32   |
|          |         add_ln150_fu_851         |    0    |    0    |    39   |
|          |        add_ln150_1_fu_855        |    0    |    0    |    32   |
|          |           us_crt_fu_860          |    0    |    0    |    32   |
|          |          clwm_2_fu_1060          |    0    |    0    |    20   |
|          |         add_ln178_fu_1077        |    0    |    0    |    21   |
|          |            m1_fu_1087            |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln142_fu_378         |    0    |    0    |    39   |
|          |        sub_ln142_1_fu_475        |    0    |    0    |    36   |
|          |         sub_ln137_fu_738         |    0    |    0    |    72   |
|          |        sub_ln137_1_fu_759        |    0    |    0    |    20   |
|          |         sub_ln151_fu_777         |    0    |    0    |    72   |
|          |        sub_ln151_1_fu_798        |    0    |    0    |    20   |
|    sub   |         sub_ln174_fu_909         |    0    |    0    |    20   |
|          |        sub_ln174_1_fu_933        |    0    |    0    |    18   |
|          |         sub_ln182_fu_1010        |    0    |    0    |    72   |
|          |        sub_ln182_1_fu_1039       |    0    |    0    |    20   |
|          |         sub_ln183_fu_1100        |    0    |    0    |    39   |
|          |        sub_ln183_1_fu_1119       |    0    |    0    |    36   |
|          |          clwm_4_fu_1237          |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln64_fu_416        |    0    |    0    |    5    |
|          |        select_ln68_fu_424        |    0    |    0    |    5    |
|          |        select_ln63_fu_432        |    0    |    0    |    5    |
|          |        select_ln88_fu_464        |    0    |    0    |    5    |
|          |      crtc_drain_rate_fu_484      |    0    |    0    |    30   |
|          |         mclk_extra_fu_522        |    0    |    0    |    6    |
|          |        select_ln77_fu_530        |    0    |    0    |    6    |
|          |        mclk_extra_1_fu_538       |    0    |    0    |    6    |
|          |        select_ln73_fu_550        |    0    |    0    |    32   |
|          |        select_ln148_fu_583       |    0    |    0    |    32   |
|          |        select_ln137_fu_753       |    0    |    0    |    13   |
|          |       select_ln137_1_fu_765      |    0    |    0    |    13   |
|  select  |        select_ln151_fu_792       |    0    |    0    |    13   |
|          |       select_ln151_1_fu_804      |    0    |    0    |    13   |
|          |        select_ln156_fu_816       |    0    |    0    |    13   |
|          |        select_ln162_fu_823       |    0    |    0    |    32   |
|          |       select_ln162_1_fu_830      |    0    |    0    |    13   |
|          |        select_ln174_fu_957       |    0    |    0    |    12   |
|          |       select_ln182_fu_1032       |    0    |    0    |    32   |
|          |           p1clk_fu_1045          |    0    |    0    |    32   |
|          |       select_ln175_fu_1066       |    0    |    0    |    14   |
|          |            p2_fu_1138            |    0    |    0    |    30   |
|          |     min_mclk_extra_3_fu_1184     |    0    |    0    |    32   |
|          |       select_ln189_fu_1223       |    0    |    0    |    32   |
|          |          clwm_6_fu_1249          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln142_fu_364         |    3    |    0    |    21   |
|          |         mul_ln148_fu_590         |    2    |    0    |    21   |
|          |         mul_ln158_fu_596         |    2    |    0    |    29   |
|          |        mul_ln158_1_fu_602        |    2    |    0    |    21   |
|          |         mul_ln162_fu_608         |    2    |    0    |    21   |
|          |         mul_ln123_fu_620         |    2    |    0    |    21   |
|          |         mul_ln103_fu_648         |    2    |    0    |    21   |
|    mul   |         mul_ln137_fu_707         |    3    |    0    |    21   |
|          |        mul_ln137_1_fu_722        |    3    |    0    |    23   |
|          |         mul_ln151_fu_866         |    3    |    0    |    21   |
|          |        mul_ln151_1_fu_881        |    3    |    0    |    23   |
|          |         mul_ln182_fu_979         |    3    |    0    |    21   |
|          |        mul_ln182_1_fu_994        |    3    |    0    |    23   |
|          |         mul_ln183_fu_1052        |    2    |    0    |    21   |
|          |         mul_ln100_fu_1258        |    1    |    0    |    0    |
|          |         mul_ln102_fu_1265        |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_351            |    0    |    0    |    18   |
|          |         icmp_ln63_fu_404         |    0    |    0    |    18   |
|          |         icmp_ln64_fu_410         |    0    |    0    |    18   |
|          |         icmp_ln73_fu_440         |    0    |    0    |    18   |
|          |        icmp_ln73_1_fu_446        |    0    |    0    |    18   |
|          |         icmp_ln88_fu_452         |    0    |    0    |    18   |
|          |         icmp_ln156_fu_507        |    0    |    0    |    18   |
|   icmp   |         icmp_ln74_fu_517         |    0    |    0    |    18   |
|          |         icmp_ln162_fu_614        |    0    |    0    |    18   |
|          |        icmp_ln156_1_fu_626       |    0    |    0    |    18   |
|          |         icmp_ln175_fu_973        |    0    |    0    |    13   |
|          |        icmp_ln185_fu_1150        |    0    |    0    |    18   |
|          |       icmp_ln185_1_fu_1156       |    0    |    0    |    18   |
|          |        icmp_ln200_fu_1178        |    0    |    0    |    9    |
|          |        icmp_ln189_fu_1202        |    0    |    0    |    18   |
|          |        icmp_ln211_fu_1243        |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln73_fu_513         |    0    |    0    |    6    |
|          |         and_ln185_fu_1162        |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |         xor_ln156_fu_632         |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln156_fu_638         |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|          |       pclk_freq_read_fu_166      |    0    |    0    |    0    |
|          |          bpp_read_fu_172         |    0    |    0    |    0    |
|          | arb_memory_width_rea_read_fu_178 |    0    |    0    |    0    |
|          |     video_enable_read_fu_184     |    0    |    0    |    0    |
|   read   |       mp_enable_read_fu_190      |    0    |    0    |    0    |
|          | arb_memory_type_read_read_fu_196 |    0    |    0    |    0    |
|          |       mclk_freq_read_fu_210      |    0    |    0    |    0    |
|          |      nvclk_freq_read_fu_216      |    0    |    0    |    0    |
|          |       pagemiss_read_fu_222       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_202         |    0    |    0    |    0    |
|          |     write_ln216_write_fu_229     |    0    |    0    |    0    |
|   write  |     write_ln217_write_fu_236     |    0    |    0    |    0    |
|          |     write_ln219_write_fu_243     |    0    |    0    |    0    |
|          |     write_ln220_write_fu_251     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_370           |    0    |    0    |    0    |
|          |           tmp_7_fu_711           |    0    |    0    |    0    |
| bitselect|           tmp_4_fu_870           |    0    |    0    |    0    |
|          |           tmp_10_fu_901          |    0    |    0    |    0    |
|          |           tmp_11_fu_983          |    0    |    0    |    0    |
|          |          tmp_18_fu_1093          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_384            |    0    |    0    |    0    |
|          |           tmp_1_fu_394           |    0    |    0    |    0    |
|          |           tmp_3_fu_497           |    0    |    0    |    0    |
|          |           tmp_9_fu_728           |    0    |    0    |    0    |
|          |           tmp_8_fu_743           |    0    |    0    |    0    |
|          |           tmp_5_fu_782           |    0    |    0    |    0    |
|          |           tmp_6_fu_887           |    0    |    0    |    0    |
|partselect|       trunc_ln174_1_fu_915       |    0    |    0    |    0    |
|          |       trunc_ln174_2_fu_939       |    0    |    0    |    0    |
|          |          tmp_17_fu_1000          |    0    |    0    |    0    |
|          |          tmp_16_fu_1015          |    0    |    0    |    0    |
|          |          tmp_12_fu_1105          |    0    |    0    |    0    |
|          |          tmp_13_fu_1125          |    0    |    0    |    0    |
|          |          tmp_19_fu_1168          |    0    |    0    |    0    |
|          |            cbs_fu_1209           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln142_fu_472        |    0    |    0    |    0    |
|          |        zext_ln142_1_fu_481       |    0    |    0    |    0    |
|          |         zext_ln73_fu_546         |    0    |    0    |    0    |
|          |         zext_ln88_fu_558         |    0    |    0    |    0    |
|          |        zext_ln88_1_fu_561        |    0    |    0    |    0    |
|          |         zext_ln100_fu_570        |    0    |    0    |    0    |
|   zext   |        zext_ln100_1_fu_574       |    0    |    0    |    0    |
|          |         zext_ln102_fu_577        |    0    |    0    |    0    |
|          |         zext_ln174_fu_929        |    0    |    0    |    0    |
|          |        zext_ln174_1_fu_953       |    0    |    0    |    0    |
|          |        zext_ln183_fu_1115        |    0    |    0    |    0    |
|          |       zext_ln183_1_fu_1134       |    0    |    0    |    0    |
|          |           cbs_1_fu_1219          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln142_fu_580        |    0    |    0    |    0    |
|          |         sext_ln137_fu_719        |    0    |    0    |    0    |
|          |         sext_ln151_fu_878        |    0    |    0    |    0    |
|          |        sext_ln174_1_fu_897       |    0    |    0    |    0    |
|          |        sext_ln174_2_fu_925       |    0    |    0    |    0    |
|          |        sext_ln174_3_fu_949       |    0    |    0    |    0    |
|   sext   |         sext_ln182_fu_991        |    0    |    0    |    0    |
|          |       sext_ln182_1_fu_1025       |    0    |    0    |    0    |
|          |       sext_ln182_2_fu_1029       |    0    |    0    |    0    |
|          |        sext_ln174_fu_1056        |    0    |    0    |    0    |
|          |        sext_ln175_fu_1073        |    0    |    0    |    0    |
|          |        sext_ln178_fu_1083        |    0    |    0    |    0    |
|          |        sext_ln183_fu_1146        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |           empty_fu_680           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_965           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    37   |   2758  |   3795  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       bpp_reg_1287       |   32   |
|       cbs_0_reg_270      |   32   |
|       cbs_4_reg_282      |   32   |
|       cbs_7_reg_325      |   32   |
|      clwm_1_reg_1452     |   13   |
|      clwm_3_reg_296      |   13   |
| crtc_drain_rate_reg_1329 |   30   |
|      found_0_reg_259     |    1   |
|      found_5_reg_308     |    1   |
|    icmp_ln156_reg_1334   |    1   |
|    icmp_ln162_reg_1375   |    1   |
|    icmp_ln175_reg_1504   |    1   |
|   icmp_ln73_1_reg_1313   |    1   |
|    icmp_ln73_reg_1308    |    1   |
|    icmp_ln88_reg_1318    |    1   |
|       m2us_reg_1472      |   32   |
|    mclk_freq_reg_1340    |   32   |
| min_mclk_extra_1_reg_1272|   32   |
|    mul_ln103_reg_1390    |   32   |
|    mul_ln123_reg_1381    |   32   |
|   mul_ln137_1_reg_1441   |   65   |
|    mul_ln137_reg_1430    |   32   |
|    mul_ln148_reg_1370    |   32   |
|   mul_ln151_1_reg_1493   |   65   |
|    mul_ln151_reg_1482    |   32   |
|   mul_ln182_1_reg_1520   |   65   |
|    mul_ln182_reg_1509    |   32   |
|    mul_ln183_reg_1535    |   32   |
|    nvclk_freq_reg_1349   |   32   |
|     or_ln156_reg_1386    |    1   |
|      p1clk_reg_1530      |   32   |
|    pclk_freq_reg_1281    |   32   |
|   select_ln156_reg_1457  |   13   |
|  select_ln162_1_reg_1467 |   13   |
|   select_ln162_reg_1462  |   32   |
|   select_ln88_reg_1323   |    5   |
|    sext_ln142_reg_1364   |   32   |
|      tmp_11_reg_1514     |    1   |
|      tmp_17_reg_1525     |   13   |
|      tmp_1_reg_1303      |   29   |
|      tmp_2_reg_1293      |    1   |
|      tmp_4_reg_1487      |    1   |
|      tmp_6_reg_1498      |   13   |
|      tmp_7_reg_1435      |    1   |
|      tmp_9_reg_1446      |   13   |
|       tmp_reg_1298       |   29   |
|     us_crt_1_reg_1425    |   32   |
|      us_crt_reg_1477     |   32   |
|     us_m_min_reg_1401    |   32   |
|       us_m_reg_1395      |   32   |
|us_min_mclk_extra_reg_1406|   32   |
|       us_n_reg_1411      |   32   |
|       us_p_reg_1418      |   32   |
|   zext_ln100_1_reg_1354  |   32   |
|    zext_ln102_reg_1359   |   32   |
+--------------------------+--------+
|           Total          |  1288  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_202 |  p2  |   2  |   1  |    2   |
|   cbs_0_reg_270  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   66   ||  2.122  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |    -   |  2758  |  3795  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |    9   |
|  Register |    -   |    -   |  1288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |    2   |  4046  |  3804  |
+-----------+--------+--------+--------+--------+
