0.6
2018.3
Dec  7 2018
00:33:28
D:/source/Vivado/USTB-Vivado/RCADD32/RCADD32.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/source/Vivado/USTB-Vivado/RCADD32/RCADD32.srcs/sim_1/new/sim.v,1761301170,verilog,,,,tb_rcadd32,,,,,,,,
D:/source/Vivado/USTB-Vivado/RCADD32/RCADD32.srcs/sources_1/new/rcadd32.v,1761226204,verilog,,D:/source/Vivado/USTB-Vivado/RCADD32/RCADD32.srcs/sim_1/new/sim.v,,rcadd32,,,,,,,,
