// Seed: 3410159338
module module_0 ();
  assign id_1 = id_1;
  id_2 :
  assert property (@(negedge 1'b0 ? id_2 : id_1) 1)
  else;
  wire id_3;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  reg id_5;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_5 <= 1;
  end
endmodule
module module_2 (
    output logic id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input logic id_6,
    input uwire id_7,
    output supply0 id_8
);
  assign id_1 = id_5;
  nor primCall (id_0, id_10, id_11, id_12, id_13, id_14, id_15, id_2, id_4, id_5, id_6, id_7);
  always begin : LABEL_0
    assert (id_4);
    assign id_1[1'b0] = id_7 <-> id_2;
  end
  always_ff @(posedge 1'b0) id_0 <= id_6;
  logic [7:0] id_10;
  always id_10[1] = 1;
  wire id_11;
  wire id_12;
  uwire id_13 = 1, id_14, id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_16;
  assign id_8 = 1;
endmodule
