abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n365 is replaced by n363 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 36974968 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n449 is replaced by n446 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 73702101 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n521 is replaced by n508 with estimated error 0
error = 0
area = 1073
delay = 43.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_43.1.blif
time = 110275065 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n518 is replaced by n507 with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_43.1.blif
time = 146707747 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n517 is replaced by n513 with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_43.1.blif
time = 182998734 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 487
output circuit appNtk/wal8_6_0_1067_43.1.blif
time = 219129930 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n173 is replaced by n228 with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 255290167 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n501 is replaced by n497 with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 485
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 291309120 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 485
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 327187076 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n415 is replaced by n392 with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 484
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 363073530 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n342 is replaced by n341 with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 483
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 398803976 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 434446638 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 469963639 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n515 is replaced by n510 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 505390973 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n248 is replaced by n245 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 540715511 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n39 is replaced by n527 with estimated error 0.189456
error = 0.189456
area = 1050
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_0.189456_1050_43.1.blif
time = 576229195 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n51 is replaced by n47 with inverter with estimated error 1.24697
error = 1.24697
area = 1046
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_1.24697_1046_43.1.blif
time = 611680851 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n34 is replaced by zero with estimated error 1.33918
error = 1.33918
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_18_1.33918_1045_43.1.blif
time = 646975414 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n36 is replaced by n59 with estimated error 1.52894
error = 1.52894
area = 1043
delay = 43.1
#gates = 475
output circuit appNtk/wal8_19_1.52894_1043_43.1.blif
time = 682118802 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n507 is replaced by one with estimated error 1.52894
error = 4395.88
area = 1042
delay = 43.1
#gates = 474
output circuit appNtk/wal8_20_4395.88_1042_43.1.blif
time = 717045285 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
