
*** Running vivado
    with args -log uart.vds -m64 -mode batch -messageDb vivado.pb -source uart.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source uart.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/fbruno/projects/spacex/uart/vivado/uart/uart.cache/wt [current_project]
# set_property parent.project_path /home/fbruno/projects/spacex/uart/vivado/uart/uart.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# read_verilog -library xil_defaultlib {
#   /home/fbruno/projects/spacex/uart/rtl/sync_fifo.v
#   /home/fbruno/projects/spacex/uart/rtl/uart_cpu.v
#   /home/fbruno/projects/spacex/uart/rtl/uart.v
# }
# catch { write_hwdef -file uart.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top uart -part xc7z020clg484-1
Command: synth_design -top uart -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 894.238 ; gain = 144.734 ; free physical = 4202 ; free virtual = 5965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart' [/home/fbruno/projects/spacex/uart/rtl/uart.v:53]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_WAIT bound to: 2'b10 
	Parameter TX_TX bound to: 2'b11 
	Parameter RX_IDLE bound to: 2'b00 
	Parameter RX_SHIFT bound to: 2'b01 
	Parameter RX_PUSH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'uart_cpu' [/home/fbruno/projects/spacex/uart/rtl/uart_cpu.v:53]
	Parameter RBR_THR bound to: 4'b0000 
	Parameter IER_IER bound to: 4'b0001 
	Parameter IIR_FCR0 bound to: 4'b0010 
	Parameter LCR0 bound to: 4'b0011 
	Parameter MCR0 bound to: 4'b0100 
	Parameter LSR0 bound to: 4'b0101 
	Parameter MSR0 bound to: 4'b0110 
	Parameter SCR0 bound to: 4'b0111 
	Parameter DLL bound to: 4'b1000 
	Parameter DLM bound to: 4'b1001 
	Parameter IIR_FCR1 bound to: 4'b1010 
	Parameter LCR1 bound to: 4'b1011 
	Parameter MCR1 bound to: 4'b1100 
	Parameter LSR1 bound to: 4'b1101 
	Parameter MSR1 bound to: 4'b1110 
	Parameter SCR1 bound to: 4'b1111 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_RD_WAIT bound to: 2'b01 
	Parameter CPU_RD_DONE bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:53]
	Parameter DWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute RAM_STYLE = DISTRIBUTED} [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:99]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (1#1) [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:53]
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:53]
	Parameter DWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:99]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (1#1) [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:53]
INFO: [Synth 8-226] default block is never used [/home/fbruno/projects/spacex/uart/rtl/uart_cpu.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fbruno/projects/spacex/uart/rtl/uart_cpu.v:308]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fbruno/projects/spacex/uart/rtl/uart_cpu.v:226]
INFO: [Synth 8-256] done synthesizing module 'uart_cpu' (2#1) [/home/fbruno/projects/spacex/uart/rtl/uart_cpu.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fbruno/projects/spacex/uart/rtl/uart.v:290]
INFO: [Synth 8-256] done synthesizing module 'uart' (3#1) [/home/fbruno/projects/spacex/uart/rtl/uart.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 929.480 ; gain = 179.977 ; free physical = 4159 ; free virtual = 5927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 929.480 ; gain = 179.977 ; free physical = 4159 ; free virtual = 5928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 937.480 ; gain = 187.977 ; free physical = 4159 ; free virtual = 5928
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:85]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/fbruno/projects/spacex/uart/rtl/sync_fifo.v:85]
ROM "baud_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rx_toggle" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "en_msr_change" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "dlab" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "autoflow" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "scratch_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "baud_terminal_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tx_data_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rx_baud_reset" won't be mapped to RAM because it is too sparse.
ROM "rx_data_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 953.496 ; gain = 203.992 ; free physical = 4139 ; free virtual = 5912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               14 Bit    Wide XORs := 2     
	               13 Bit    Wide XORs := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---RAMs : 
	              128 Bit         RAMs := 1     
	              104 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   9 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   9 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 33    
	  10 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	               14 Bit    Wide XORs := 2     
	               13 Bit    Wide XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_cpu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   9 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.812 ; gain = 312.309 ; free physical = 4014 ; free virtual = 5811
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_shift_reg' and it is trimmed from '7' to '6' bits. [/home/fbruno/projects/spacex/uart/rtl/uart.v:297]
ROM "u_cpu/baud_terminal_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rx_baud_reset" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.820 ; gain = 320.316 ; free physical = 4005 ; free virtual = 5802
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.820 ; gain = 320.316 ; free physical = 4005 ; free virtual = 5802

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------------+--------------------+----------------------+--------------+-------------------+
|Module Name | RTL Object                | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name | 
+------------+---------------------------+--------------------+----------------------+--------------+-------------------+
|uart        | u_cpu/u_rx/fifo_store_reg | Implied            | 8 X 16               | RAM32M x 3   | uart/ram__2       | 
|uart        | u_cpu/u_tx/fifo_store_reg | Implied            | 8 X 13               | RAM32M x 3   | uart/ram__3       | 
+------------+---------------------------+--------------------+----------------------+--------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\rx_data_shift_reg[5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\rx_shift_reg[0] ) is unused and will be removed from module uart.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|uart        | rx_data_shift_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    35|
|4     |LUT2   |    20|
|5     |LUT3   |    34|
|6     |LUT4   |    26|
|7     |LUT5   |    40|
|8     |LUT6   |    90|
|9     |MUXF7  |     2|
|10    |RAM32M |     6|
|11    |SRL16E |     1|
|12    |FDRE   |   235|
|13    |FDSE   |     8|
|14    |IBUF   |    17|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   539|
|2     |  u_cpu  |uart_cpu                  |   302|
|3     |    u_rx |sync_fifo                 |    82|
|4     |    u_tx |sync_fifo__parameterized0 |    59|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.031 ; gain = 250.789 ; free physical = 3977 ; free virtual = 5777
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.031 ; gain = 343.527 ; free physical = 3977 ; free virtual = 5777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Feature available: Internal_bitstream
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.027 ; gain = 310.785 ; free physical = 3895 ; free virtual = 5715
INFO: [Common 17-600] The following parameters have non-default value.
synth.vivado.isSynthRun
# write_checkpoint -noxdef uart.dcp
# catch { report_utilization -file uart_utilization_synth.rpt -pb uart_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1169.035 ; gain = 0.000 ; free physical = 3894 ; free virtual = 5715
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 11:57:19 2015...
