* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 10 2021 19:15:27

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_25_cascade_
T_1_6_wire_logic_cluster/lc_1/ltout
T_1_6_wire_logic_cluster/lc_2/in_2

End 

Net : N_26
T_1_6_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_37
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : N_27
T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_6/in_0

End 

Net : N_28
T_1_7_wire_logic_cluster/lc_1/out
T_1_4_sp12_v_t_22
T_1_5_lc_trk_g2_6
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : a_c_1
T_0_4_wire_io_cluster/io_0/D_IN_0
T_1_5_lc_trk_g2_4
T_1_5_input_2_2
T_1_5_wire_logic_cluster/lc_2/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_40
T_1_4_sp4_v_t_47
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_3/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_40
T_1_4_sp4_v_t_47
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_4/in_0

End 

Net : a_c_2
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_24
T_2_2_sp4_v_t_40
T_1_5_lc_trk_g3_0
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_24
T_2_2_sp4_v_t_40
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_6/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_24
T_2_2_sp4_v_t_40
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : a_c_3
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_vert_t_14
T_0_7_span4_horz_13
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_0/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_7_span4_vert_t_14
T_0_7_span4_horz_13
T_1_7_lc_trk_g2_0
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : b_c_0
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_4_sp4_v_t_42
T_1_6_lc_trk_g2_7
T_1_6_wire_logic_cluster/lc_0/in_3

T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_horz_36
T_1_4_sp4_v_t_42
T_1_6_lc_trk_g2_7
T_1_6_input_2_1
T_1_6_wire_logic_cluster/lc_1/in_2

End 

Net : b_c_1
T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_4_sp4_v_t_40
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_3/in_1

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_4_sp4_v_t_40
T_1_6_lc_trk_g3_5
T_1_6_input_2_4
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : b_c_2
T_0_6_wire_io_cluster/io_1/D_IN_0
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_6/in_3

T_0_6_wire_io_cluster/io_1/D_IN_0
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : b_c_3
T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_24
T_2_6_sp4_v_t_37
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_0/in_1

T_0_10_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_horz_24
T_2_6_sp4_v_t_37
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_1/in_0

End 

Net : b_ibuf_RNIMA6RZ0Z_0
T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : b_ibuf_RNIOC6RZ0Z_1
T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : b_ibuf_RNIQE6RZ0Z_2
T_1_6_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g0_6
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : clk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_6_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_5_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_0_4_wire_io_cluster/io_0/outclk

End 

Net : func_c_0
T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_36
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_0/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_36
T_1_5_lc_trk_g0_4
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_0/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_3/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_1/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_4/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_7/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_36
T_1_6_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_0/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_36
T_1_2_sp4_v_t_36
T_1_6_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : func_c_1
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_5/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_6/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_4/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : result_6_0
T_1_6_wire_logic_cluster/lc_2/out
T_0_6_lc_trk_g0_2
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : result_6_1
T_1_5_wire_logic_cluster/lc_5/out
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : result_6_2
T_1_5_wire_logic_cluster/lc_6/out
T_0_5_lc_trk_g0_6
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : result_6_3
T_1_5_wire_logic_cluster/lc_4/out
T_0_4_lc_trk_g1_4
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : result_RNO_1Z0Z_0
T_1_5_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : result_RNO_1Z0Z_1
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_5/in_1

End 

Net : result_RNO_1Z0Z_2
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_6/in_1

End 

Net : un1_a
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_36
T_1_3_sp4_v_t_36
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_1/in_1

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_36
T_1_3_sp4_v_t_36
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_36
T_1_3_sp4_v_t_36
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : un1_a_axb_3
T_1_7_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_37
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_4/in_0

End 

Net : un1_a_cry_0
Net : un1_a_cry_0_c_THRU_CO
Net : un1_a_cry_1
Net : un1_a_cry_2
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

End 

