// Seed: 1704294493
module module_0 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri id_14
    , id_24,
    output wand id_15,
    input tri id_16,
    input supply0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output supply1 id_20,
    input wire id_21,
    input tri0 id_22
);
  assign id_19 = 1 ? id_2 : 1'd0 ? 1 : id_17;
  wire id_25, id_26;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
    , id_7,
    input wand id_2,
    output wire id_3,
    output wand id_4,
    input tri id_5
);
  always disable id_8;
  module_0(
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_2,
      id_4,
      id_5,
      id_2,
      id_5,
      id_3,
      id_4,
      id_5,
      id_1
  );
endmodule
