{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:54:18 2017 " "Info: Processing started: Sat Dec 09 15:54:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\] " "Warning: Node \"y\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\] " "Warning: Node \"y\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[0\] " "Warning: Node \"c\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[2\] " "Warning: Node \"y\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[1\] " "Warning: Node \"c\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[3\] " "Warning: Node \"y\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[2\] " "Warning: Node \"c\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[3\] " "Warning: Node \"c\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[0\]\$latch " "Warning: Node \"bcout\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[1\]\$latch " "Warning: Node \"bcout\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[2\]\$latch " "Warning: Node \"bcout\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[3\]\$latch " "Warning: Node \"bcout\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cout\$latch " "Warning: Node \"cout\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R\[0\] " "Info: Assuming node \"R\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R\[1\] " "Info: Assuming node \"R\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[3\] " "Info: Assuming node \"B\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[1\] " "Info: Assuming node \"A\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[2\] " "Info: Assuming node \"B\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[2\] " "Info: Assuming node \"A\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[0\] " "Info: Assuming node \"A\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[3\] " "Info: Assuming node \"A\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~1 " "Info: Detected gated clock \"Mux0~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~0 " "Info: Detected gated clock \"Mux8~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux13~0 " "Info: Detected gated clock \"Mux13~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S\[0\] register c\[1\] register y\[2\] 460.62 MHz 2.171 ns Internal " "Info: Clock \"S\[0\]\" has Internal fmax of 460.62 MHz between source register \"c\[1\]\" and destination register \"y\[2\]\" (period= 2.171 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.321 ns + Longest register register " "Info: + Longest register to register delay is 1.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[1\] 1 REG LCCOMB_X37_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.154 ns) 0.381 ns Mux15~11 2 COMB LCCOMB_X37_Y8_N18 1 " "Info: 2: + IC(0.227 ns) + CELL(0.154 ns) = 0.381 ns; Loc. = LCCOMB_X37_Y8_N18; Fanout = 1; COMB Node = 'Mux15~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { c[1] Mux15~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.225 ns) 1.321 ns y\[2\] 3 REG LCCOMB_X39_Y9_N26 1 " "Info: 3: + IC(0.715 ns) + CELL(0.225 ns) = 1.321 ns; Loc. = LCCOMB_X39_Y9_N26; Fanout = 1; REG Node = 'y\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { Mux15~11 y[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.379 ns ( 28.69 % ) " "Info: Total cell delay = 0.379 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 71.31 % ) " "Info: Total interconnect delay = 0.942 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { c[1] Mux15~11 y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.321 ns" { c[1] {} Mux15~11 {} y[2] {} } { 0.000ns 0.227ns 0.715ns } { 0.000ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.168 ns - Smallest " "Info: - Smallest clock skew is -0.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 3.778 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[0\]\" to destination register is 3.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[0\] 1 CLK PIN_P3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 13; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.053 ns) 1.466 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.593 ns) + CELL(0.053 ns) = 1.466 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { S[0] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 2.785 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 2.785 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 3.778 ns y\[2\] 4 REG LCCOMB_X39_Y9_N26 1 " "Info: 4: + IC(0.940 ns) + CELL(0.053 ns) = 3.778 ns; Loc. = LCCOMB_X39_Y9_N26; Fanout = 1; REG Node = 'y\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Mux13~0clkctrl y[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 24.51 % ) " "Info: Total cell delay = 0.926 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.852 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { S[0] Mux13~0 Mux13~0clkctrl y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { S[0] {} S[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[2] {} } { 0.000ns 0.000ns 0.593ns 1.319ns 0.940ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 3.946 ns - Longest register " "Info: - Longest clock path from clock \"S\[0\]\" to source register is 3.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[0\] 1 CLK PIN_P3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 13; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.272 ns) 1.868 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(0.776 ns) + CELL(0.272 ns) = 1.868 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { S[0] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 2.956 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 2.956 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 3.946 ns c\[1\] 4 REG LCCOMB_X37_Y8_N8 2 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 3.946 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 29.02 % ) " "Info: Total cell delay = 1.145 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 70.98 % ) " "Info: Total interconnect delay = 2.801 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.776ns 1.088ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { S[0] Mux13~0 Mux13~0clkctrl y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { S[0] {} S[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[2] {} } { 0.000ns 0.000ns 0.593ns 1.319ns 0.940ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.776ns 1.088ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.682 ns + " "Info: + Micro setup delay of destination is 0.682 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { c[1] Mux15~11 y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.321 ns" { c[1] {} Mux15~11 {} y[2] {} } { 0.000ns 0.227ns 0.715ns } { 0.000ns 0.154ns 0.225ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { S[0] Mux13~0 Mux13~0clkctrl y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { S[0] {} S[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[2] {} } { 0.000ns 0.000ns 0.593ns 1.319ns 0.940ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.776ns 1.088ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "R\[0\] register register y\[0\] bcout\[0\]\$latch 500.0 MHz Internal " "Info: Clock \"R\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"y\[0\]\" and destination register \"bcout\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.515 ns + Longest register register " "Info: + Longest register to register delay is 0.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\] 1 REG LCCOMB_X37_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.266 ns Mux2~0 2 COMB LCCOMB_X37_Y9_N14 1 " "Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X37_Y9_N14; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { y[0] Mux2~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.515 ns bcout\[0\]\$latch 3 REG LCCOMB_X37_Y9_N26 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 0.515 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 20.58 % ) " "Info: Total cell delay = 0.106 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.409 ns ( 79.42 % ) " "Info: Total interconnect delay = 0.409 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { y[0] Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.515 ns" { y[0] {} Mux2~0 {} bcout[0]$latch {} } { 0.000ns 0.213ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.184 ns - Smallest " "Info: - Smallest clock skew is 0.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[0\] destination 4.011 ns + Shortest register " "Info: + Shortest clock path from clock \"R\[0\]\" to destination register is 4.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns R\[0\] 1 CLK PIN_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 4; CLK Node = 'R\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.154 ns) 1.533 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.589 ns) + CELL(0.154 ns) = 1.533 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { R[0] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.000 ns) 2.809 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.276 ns) + CELL(0.000 ns) = 2.809 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.228 ns) 4.011 ns bcout\[0\]\$latch 4 REG LCCOMB_X37_Y9_N26 1 " "Info: 4: + IC(0.974 ns) + CELL(0.228 ns) = 4.011 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 29.22 % ) " "Info: Total cell delay = 1.172 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 70.78 % ) " "Info: Total interconnect delay = 2.839 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.011 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.589ns 1.276ns 0.974ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[0\] source 3.827 ns - Longest register " "Info: - Longest clock path from clock \"R\[0\]\" to source register is 3.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns R\[0\] 1 CLK PIN_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 4; CLK Node = 'R\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.154 ns) 1.528 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.584 ns) + CELL(0.154 ns) = 1.528 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { R[0] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 2.847 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 2.847 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 3.827 ns y\[0\] 4 REG LCCOMB_X37_Y9_N16 1 " "Info: 4: + IC(0.927 ns) + CELL(0.053 ns) = 3.827 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Mux13~0clkctrl y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.05 % ) " "Info: Total cell delay = 0.997 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.830 ns ( 73.95 % ) " "Info: Total interconnect delay = 2.830 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.827 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.827 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.584ns 1.319ns 0.927ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.011 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.589ns 1.276ns 0.974ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.827 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.827 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.584ns 1.319ns 0.927ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.775 ns + " "Info: + Micro setup delay of destination is 0.775 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { y[0] Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.515 ns" { y[0] {} Mux2~0 {} bcout[0]$latch {} } { 0.000ns 0.213ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.011 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.589ns 1.276ns 0.974ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.827 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.827 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.584ns 1.319ns 0.927ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { bcout[0]$latch {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "R\[1\] register register y\[0\] bcout\[0\]\$latch 500.0 MHz Internal " "Info: Clock \"R\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"y\[0\]\" and destination register \"bcout\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.515 ns + Longest register register " "Info: + Longest register to register delay is 0.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\] 1 REG LCCOMB_X37_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.266 ns Mux2~0 2 COMB LCCOMB_X37_Y9_N14 1 " "Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X37_Y9_N14; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { y[0] Mux2~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.515 ns bcout\[0\]\$latch 3 REG LCCOMB_X37_Y9_N26 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 0.515 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 20.58 % ) " "Info: Total cell delay = 0.106 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.409 ns ( 79.42 % ) " "Info: Total interconnect delay = 0.409 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { y[0] Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.515 ns" { y[0] {} Mux2~0 {} bcout[0]$latch {} } { 0.000ns 0.213ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.088 ns - Smallest " "Info: - Smallest clock skew is -0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[1\] destination 3.924 ns + Shortest register " "Info: + Shortest clock path from clock \"R\[1\]\" to destination register is 3.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns R\[1\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'R\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 1.446 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.573 ns) + CELL(0.053 ns) = 1.446 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { R[1] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.000 ns) 2.722 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.276 ns) + CELL(0.000 ns) = 2.722 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.228 ns) 3.924 ns bcout\[0\]\$latch 4 REG LCCOMB_X37_Y9_N26 1 " "Info: 4: + IC(0.974 ns) + CELL(0.228 ns) = 3.924 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 28.06 % ) " "Info: Total cell delay = 1.101 ns ( 28.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 71.94 % ) " "Info: Total interconnect delay = 2.823 ns ( 71.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.924 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.573ns 1.276ns 0.974ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[1\] source 4.012 ns - Longest register " "Info: - Longest clock path from clock \"R\[1\]\" to source register is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns R\[1\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'R\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.272 ns) 1.713 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.621 ns) + CELL(0.272 ns) = 1.713 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { R[1] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 3.032 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 3.032 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 4.012 ns y\[0\] 4 REG LCCOMB_X37_Y9_N16 1 " "Info: 4: + IC(0.927 ns) + CELL(0.053 ns) = 4.012 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Mux13~0clkctrl y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 28.54 % ) " "Info: Total cell delay = 1.145 ns ( 28.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 71.46 % ) " "Info: Total interconnect delay = 2.867 ns ( 71.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.621ns 1.319ns 0.927ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.924 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.573ns 1.276ns 0.974ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.621ns 1.319ns 0.927ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.775 ns + " "Info: + Micro setup delay of destination is 0.775 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { y[0] Mux2~0 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.515 ns" { y[0] {} Mux2~0 {} bcout[0]$latch {} } { 0.000ns 0.213ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.924 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.573ns 1.276ns 0.974ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.621ns 1.319ns 0.927ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { bcout[0]$latch {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[3\] register register c\[1\] c\[2\] 500.0 MHz Internal " "Info: Clock \"S\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[1\]\" and destination register \"c\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.188 ns + Longest register register " "Info: + Longest register to register delay is 1.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[1\] 1 REG LCCOMB_X37_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 0.358 ns c~23 2 COMB LCCOMB_X37_Y8_N10 1 " "Info: 2: + IC(0.305 ns) + CELL(0.053 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y8_N10; Fanout = 1; COMB Node = 'c~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { c[1] c~23 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.228 ns) 1.188 ns c\[2\] 3 REG LCCOMB_X38_Y9_N4 2 " "Info: 3: + IC(0.602 ns) + CELL(0.228 ns) = 1.188 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { c~23 c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 23.65 % ) " "Info: Total cell delay = 0.281 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 76.35 % ) " "Info: Total interconnect delay = 0.907 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 4.036 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[3\]\" to destination register is 4.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns S\[3\] 1 CLK PIN_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 14; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.053 ns) 1.967 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(1.060 ns) + CELL(0.053 ns) = 1.967 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { S[3] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 3.055 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 3.055 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 4.036 ns c\[2\] 4 REG LCCOMB_X38_Y9_N4 2 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 4.036 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Mux8~0clkctrl c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 23.79 % ) " "Info: Total cell delay = 0.960 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.076 ns ( 76.21 % ) " "Info: Total interconnect delay = 3.076 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { S[3] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 4.045 ns - Longest register " "Info: - Longest clock path from clock \"S\[3\]\" to source register is 4.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns S\[3\] 1 CLK PIN_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 14; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.053 ns) 1.967 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(1.060 ns) + CELL(0.053 ns) = 1.967 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { S[3] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 3.055 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 3.055 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 4.045 ns c\[1\] 4 REG LCCOMB_X37_Y8_N8 2 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.045 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 23.73 % ) " "Info: Total cell delay = 0.960 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.085 ns ( 76.27 % ) " "Info: Total interconnect delay = 3.085 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.045 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.937ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { S[3] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.045 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.937ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.654 ns + " "Info: + Micro setup delay of destination is 0.654 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { S[3] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.045 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.060ns 1.088ns 0.937ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[2] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[2\] register register c\[1\] c\[2\] 500.0 MHz Internal " "Info: Clock \"S\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[1\]\" and destination register \"c\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.188 ns + Longest register register " "Info: + Longest register to register delay is 1.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[1\] 1 REG LCCOMB_X37_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 0.358 ns c~23 2 COMB LCCOMB_X37_Y8_N10 1 " "Info: 2: + IC(0.305 ns) + CELL(0.053 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y8_N10; Fanout = 1; COMB Node = 'c~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { c[1] c~23 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.228 ns) 1.188 ns c\[2\] 3 REG LCCOMB_X38_Y9_N4 2 " "Info: 3: + IC(0.602 ns) + CELL(0.228 ns) = 1.188 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { c~23 c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 23.65 % ) " "Info: Total cell delay = 0.281 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 76.35 % ) " "Info: Total interconnect delay = 0.907 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.238 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[2\]\" to destination register is 4.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.272 ns) 2.169 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(1.097 ns) + CELL(0.272 ns) = 2.169 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { S[2] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 3.257 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 3.257 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 4.238 ns c\[2\] 4 REG LCCOMB_X38_Y9_N4 2 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 4.238 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Mux8~0clkctrl c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 26.55 % ) " "Info: Total cell delay = 1.125 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.113 ns ( 73.45 % ) " "Info: Total interconnect delay = 3.113 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { S[2] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.238 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.928ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.247 ns - Longest register " "Info: - Longest clock path from clock \"S\[2\]\" to source register is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.272 ns) 2.169 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(1.097 ns) + CELL(0.272 ns) = 2.169 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { S[2] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 3.257 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 3.257 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 4.247 ns c\[1\] 4 REG LCCOMB_X37_Y8_N8 2 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.247 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 26.49 % ) " "Info: Total cell delay = 1.125 ns ( 26.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.122 ns ( 73.51 % ) " "Info: Total interconnect delay = 3.122 ns ( 73.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.937ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { S[2] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.238 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.928ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.937ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.654 ns + " "Info: + Micro setup delay of destination is 0.654 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { S[2] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.238 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.928ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.097ns 1.088ns 0.937ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[2] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[1\] register register c\[1\] c\[2\] 500.0 MHz Internal " "Info: Clock \"S\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[1\]\" and destination register \"c\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.188 ns + Longest register register " "Info: + Longest register to register delay is 1.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[1\] 1 REG LCCOMB_X37_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 0.358 ns c~23 2 COMB LCCOMB_X37_Y8_N10 1 " "Info: 2: + IC(0.305 ns) + CELL(0.053 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y8_N10; Fanout = 1; COMB Node = 'c~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { c[1] c~23 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.228 ns) 1.188 ns c\[2\] 3 REG LCCOMB_X38_Y9_N4 2 " "Info: 3: + IC(0.602 ns) + CELL(0.228 ns) = 1.188 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { c~23 c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 23.65 % ) " "Info: Total cell delay = 0.281 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 76.35 % ) " "Info: Total interconnect delay = 0.907 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 3.810 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[1\]\" to destination register is 3.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[1\] 1 CLK PIN_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 9; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.154 ns) 1.741 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(0.797 ns) + CELL(0.154 ns) = 1.741 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { S[1] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 2.829 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 2.829 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 3.810 ns c\[2\] 4 REG LCCOMB_X38_Y9_N4 2 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 3.810 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 2; REG Node = 'c\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Mux8~0clkctrl c[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.17 % ) " "Info: Total cell delay = 0.997 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 73.83 % ) " "Info: Total interconnect delay = 2.813 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { S[1] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.928ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"S\[1\]\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[1\] 1 CLK PIN_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 9; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.154 ns) 1.741 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N22 1 " "Info: 2: + IC(0.797 ns) + CELL(0.154 ns) = 1.741 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { S[1] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 2.829 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 2.829 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 3.819 ns c\[1\] 4 REG LCCOMB_X37_Y8_N8 2 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 3.819 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.11 % ) " "Info: Total cell delay = 0.997 ns ( 26.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 73.89 % ) " "Info: Total interconnect delay = 2.822 ns ( 73.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { S[1] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.928ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.654 ns + " "Info: + Micro setup delay of destination is 0.654 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { c[1] c~23 c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.188 ns" { c[1] {} c~23 {} c[2] {} } { 0.000ns 0.305ns 0.602ns } { 0.000ns 0.053ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { S[1] Mux8~0 Mux8~0clkctrl c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[2] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.928ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.797ns 1.088ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[2] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y\[3\] A\[2\] S\[0\] 5.292 ns register " "Info: tsu for register \"y\[3\]\" (data pin = \"A\[2\]\", clock pin = \"S\[0\]\") is 5.292 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.454 ns + Longest pin register " "Info: + Longest pin to register delay is 8.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A\[2\] 1 CLK PIN_P21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 10; CLK Node = 'A\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.697 ns) + CELL(0.272 ns) 5.789 ns LessThan0~1 2 COMB LCCOMB_X35_Y6_N16 1 " "Info: 2: + IC(4.697 ns) + CELL(0.272 ns) = 5.789 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { A[2] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.491 ns) 7.102 ns Add0~18 3 COMB LCCOMB_X37_Y9_N8 1 " "Info: 3: + IC(0.822 ns) + CELL(0.491 ns) = 7.102 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { LessThan0~1 Add0~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.378 ns) 8.026 ns Mux16~13 4 COMB LCCOMB_X39_Y9_N28 1 " "Info: 4: + IC(0.546 ns) + CELL(0.378 ns) = 8.026 ns; Loc. = LCCOMB_X39_Y9_N28; Fanout = 1; COMB Node = 'Mux16~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Add0~18 Mux16~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 8.454 ns y\[3\] 5 REG LCCOMB_X39_Y9_N0 1 " "Info: 5: + IC(0.203 ns) + CELL(0.225 ns) = 8.454 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Mux16~13 y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 25.86 % ) " "Info: Total cell delay = 2.186 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.268 ns ( 74.14 % ) " "Info: Total interconnect delay = 6.268 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { A[2] LessThan0~1 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { A[2] {} A[2]~combout {} LessThan0~1 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 4.697ns 0.822ns 0.546ns 0.203ns } { 0.000ns 0.820ns 0.272ns 0.491ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.616 ns + " "Info: + Micro setup delay of destination is 0.616 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 3.778 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[0\]\" to destination register is 3.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[0\] 1 CLK PIN_P3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 13; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.053 ns) 1.466 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.593 ns) + CELL(0.053 ns) = 1.466 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { S[0] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 2.785 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 2.785 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 3.778 ns y\[3\] 4 REG LCCOMB_X39_Y9_N0 1 " "Info: 4: + IC(0.940 ns) + CELL(0.053 ns) = 3.778 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Mux13~0clkctrl y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 24.51 % ) " "Info: Total cell delay = 0.926 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.852 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { S[0] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { S[0] {} S[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.593ns 1.319ns 0.940ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { A[2] LessThan0~1 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { A[2] {} A[2]~combout {} LessThan0~1 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 4.697ns 0.822ns 0.546ns 0.203ns } { 0.000ns 0.820ns 0.272ns 0.491ns 0.378ns 0.225ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { S[0] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { S[0] {} S[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.593ns 1.319ns 0.940ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[2\] bcout\[1\] bcout\[1\]\$latch 9.060 ns register " "Info: tco from clock \"S\[2\]\" to destination pin \"bcout\[1\]\" through register \"bcout\[1\]\$latch\" is 9.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.577 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to source register is 4.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.357 ns) 2.103 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.946 ns) + CELL(0.357 ns) = 2.103 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { S[2] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.000 ns) 3.379 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.276 ns) + CELL(0.000 ns) = 3.379 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.228 ns) 4.577 ns bcout\[1\]\$latch 4 REG LCCOMB_X37_Y8_N22 1 " "Info: 4: + IC(0.970 ns) + CELL(0.228 ns) = 4.577 ns; Loc. = LCCOMB_X37_Y8_N22; Fanout = 1; REG Node = 'bcout\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 30.26 % ) " "Info: Total cell delay = 1.385 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 69.74 % ) " "Info: Total interconnect delay = 3.192 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { S[2] Mux6~0 Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.577 ns" { S[2] {} S[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[1]$latch {} } { 0.000ns 0.000ns 0.946ns 1.276ns 0.970ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.483 ns + Longest register pin " "Info: + Longest register to pin delay is 4.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcout\[1\]\$latch 1 REG LCCOMB_X37_Y8_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N22; Fanout = 1; REG Node = 'bcout\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.329 ns) + CELL(2.154 ns) 4.483 ns bcout\[1\] 2 PIN PIN_R22 0 " "Info: 2: + IC(2.329 ns) + CELL(2.154 ns) = 4.483 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'bcout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 48.05 % ) " "Info: Total cell delay = 2.154 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.329 ns ( 51.95 % ) " "Info: Total interconnect delay = 2.329 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.483 ns" { bcout[1]$latch {} bcout[1] {} } { 0.000ns 2.329ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { S[2] Mux6~0 Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.577 ns" { S[2] {} S[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[1]$latch {} } { 0.000ns 0.000ns 0.946ns 1.276ns 0.970ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.483 ns" { bcout[1]$latch {} bcout[1] {} } { 0.000ns 2.329ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y\[3\] A\[1\] S\[2\] 0.196 ns register " "Info: th for register \"y\[3\]\" (data pin = \"A\[1\]\", clock pin = \"S\[2\]\") is 0.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.422 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to destination register is 4.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.357 ns) 2.110 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.953 ns) + CELL(0.357 ns) = 2.110 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { S[2] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 3.429 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 3.429 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.053 ns) 4.422 ns y\[3\] 4 REG LCCOMB_X39_Y9_N0 1 " "Info: 4: + IC(0.940 ns) + CELL(0.053 ns) = 4.422 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Mux13~0clkctrl y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 27.36 % ) " "Info: Total cell delay = 1.210 ns ( 27.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 72.64 % ) " "Info: Total interconnect delay = 3.212 ns ( 72.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { S[2] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.422 ns" { S[2] {} S[2]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.953ns 1.319ns 0.940ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.226 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[1\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'A\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.053 ns) 1.662 ns LessThan0~0 2 COMB LCCOMB_X37_Y8_N12 4 " "Info: 2: + IC(0.779 ns) + CELL(0.053 ns) = 1.662 ns; Loc. = LCCOMB_X37_Y8_N12; Fanout = 4; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { A[1] LessThan0~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.436 ns) 2.714 ns Add0~11 3 COMB LCCOMB_X37_Y9_N4 2 " "Info: 3: + IC(0.616 ns) + CELL(0.436 ns) = 2.714 ns; Loc. = LCCOMB_X37_Y9_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { LessThan0~0 Add0~11 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.749 ns Add0~15 4 COMB LCCOMB_X37_Y9_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.749 ns; Loc. = LCCOMB_X37_Y9_N6; Fanout = 1; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.874 ns Add0~18 5 COMB LCCOMB_X37_Y9_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.874 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.378 ns) 3.798 ns Mux16~13 6 COMB LCCOMB_X39_Y9_N28 1 " "Info: 6: + IC(0.546 ns) + CELL(0.378 ns) = 3.798 ns; Loc. = LCCOMB_X39_Y9_N28; Fanout = 1; COMB Node = 'Mux16~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Add0~18 Mux16~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 4.226 ns y\[3\] 7 REG LCCOMB_X39_Y9_N0 1 " "Info: 7: + IC(0.203 ns) + CELL(0.225 ns) = 4.226 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Mux16~13 y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 49.27 % ) " "Info: Total cell delay = 2.082 ns ( 49.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 50.73 % ) " "Info: Total interconnect delay = 2.144 ns ( 50.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { A[1] LessThan0~0 Add0~11 Add0~15 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.226 ns" { A[1] {} A[1]~combout {} LessThan0~0 {} Add0~11 {} Add0~15 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 0.779ns 0.616ns 0.000ns 0.000ns 0.546ns 0.203ns } { 0.000ns 0.830ns 0.053ns 0.436ns 0.035ns 0.125ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { S[2] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.422 ns" { S[2] {} S[2]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.953ns 1.319ns 0.940ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { A[1] LessThan0~0 Add0~11 Add0~15 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.226 ns" { A[1] {} A[1]~combout {} LessThan0~0 {} Add0~11 {} Add0~15 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 0.779ns 0.616ns 0.000ns 0.000ns 0.546ns 0.203ns } { 0.000ns 0.830ns 0.053ns 0.436ns 0.035ns 0.125ns 0.378ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 15:54:18 2017 " "Info: Processing ended: Sat Dec 09 15:54:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
