
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.05    0.14    0.40    0.40 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.14    0.00    0.40 ^ _52_/A (sky130_fd_sc_hd__and4_1)
     1    0.01    0.11    0.24    0.64 ^ _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.11    0.00    0.64 ^ _53_/A (sky130_fd_sc_hd__buf_4)
     6    0.06    0.16    0.22    0.87 ^ _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.16    0.00    0.87 ^ _62_/C (sky130_fd_sc_hd__and4_2)
     2    0.02    0.12    0.31    1.18 ^ _62_/X (sky130_fd_sc_hd__and4_2)
                                         _27_ (net)
                  0.12    0.00    1.18 ^ _64_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.01    0.06    0.22    1.40 v _64_/X (sky130_fd_sc_hd__and2b_1)
                                         _29_ (net)
                  0.06    0.00    1.40 v _65_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.05    0.11    1.51 v _65_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.05    0.00    1.51 v _77_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.37   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 10 unannotated drivers.
 clk
 control
 reset
 semi_cpu_top_10/HI
 semi_cpu_top_11/HI
 semi_cpu_top_12/HI
 semi_cpu_top_13/HI
 semi_cpu_top_14/HI
 semi_cpu_top_15/LO
 semi_cpu_top_9/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 input ports missing set_input_delay.
  control
  reset
Warning: There are 3 unclocked register/latch pins.
  _79_/CLK
  _80_/CLK
  _81_/CLK
Warning: There are 18 unconstrained endpoints.
  an[0]
  an[1]
  an[2]
  an[3]
  an[4]
  an[5]
  an[6]
  an[7]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
  _79_/D
  _80_/D
  _81_/D
