20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
20	 d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd
