
---------- Begin Simulation Statistics ----------
simSeconds                                 418.597774                       # Number of seconds simulated (Second)
simTicks                                 418597774329504                       # Number of ticks simulated (Tick)
finalTick                                418597774329504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  92100.52                       # Real time elapsed on the host (Second)
hostTickRate                               4545009855                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     366544                       # Number of bytes of host memory used (Byte)
simInsts                                  41757721283                       # Number of instructions simulated (Count)
simOps                                    41757722422                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   453393                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     453393                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          4444                       # Clock period in ticks (Tick)
system.cpu.numCycles                      94193918616                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                       41757721283                       # Number of instructions committed (Count)
system.cpu.numOps                         41757722422                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                   74413442                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               2.255725                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.443317                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         8652      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu    26985899280     64.62%     64.62% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult    5267076052     12.61%     77.24% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv       37846224      0.09%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            1      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp         8329      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt        24763      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult         5479      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv         2766      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc         5534      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead    9317791548     22.31%     99.64% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite    149044245      0.36%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead         8964      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite          585      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total     41757722422                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups             16108645320                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted       15970981601                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          81940645                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups          10676466221                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits             10675199074                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999881                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups        23614794                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits           23595024                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            19770                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        33100                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data     9467992918                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        9467992918                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data    9467992918                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       9467992918                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1315602                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1315602                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1315602                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1315602                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 174772712092                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 174772712092                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 174772712092                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 174772712092                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   9469308520                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    9469308520                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   9469308520                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   9469308520                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000139                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000139                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 132846.189115                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 132846.189115                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 132846.189115                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 132846.189115                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          569                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.931818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.unusedPrefetches              31116                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.writebacks::writebacks       336752                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            336752                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        24845                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         24845                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        24845                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        24845                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1290757                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1290757                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1290757                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       937598                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2228355                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 160341888652                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 160341888652                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 160341888652                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  98320612378                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 258662501030                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 124223.140879                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 124223.140879                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 124223.140879                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 104864.358049                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 116077.779811                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                2227848                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       937598                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       937598                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  98320612378                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  98320612378                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 104864.358049                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 104864.358049                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         1135                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         1135                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       684376                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       684376                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         1139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.003512                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.003512                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       171094                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       171094                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       648824                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       648824                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.003512                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.003512                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       162206                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       162206                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data   9319138085                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      9319138085                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1126856                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1126856                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 150019476552                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 150019476552                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   9320264941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   9320264941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 133131.009243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 133131.009243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4268                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4268                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1122588                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1122588                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 139490107372                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 139490107372                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000120                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000120                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 124257.614879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 124257.614879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         1139                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         1139                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         1139                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         1139                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         1234                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1234                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1235                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1235                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000810                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000810                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000810                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000810                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    148854833                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      148854833                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       188746                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       188746                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  24753235540                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  24753235540                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    149043579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    149043579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001266                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001266                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 131145.748996                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 131145.748996                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        20577                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        20577                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       168169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       168169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20851781280                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20851781280                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001128                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001128                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 123993.014646                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 123993.014646                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.pfIssued          976037                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIdentified       985955                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit         6694                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         14209                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999649                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           9470224786                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2228360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            4249.863032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              568832                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   330.636970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   181.362678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.645775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.354224                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          100                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          412                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          135                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          190                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.195312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.804688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        37879476492                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       37879476492                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions         32396932198                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                55551                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions         9353456130                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         150734606                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst    26437337825                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total       26437337825                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst   26437337825                       # number of overall hits (Count)
system.cpu.icache.overallHits::total      26437337825                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        18637                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           18637                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        18637                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          18637                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2301485384                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2301485384                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2301485384                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2301485384                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst  26437356462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total   26437356462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst  26437356462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total  26437356462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 123490.120942                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 123490.120942                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 123490.120942                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 123490.120942                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        18124                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             18124                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        18637                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        18637                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        18637                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        18637                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2135848616                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2135848616                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2135848616                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2135848616                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 114602.597843                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 114602.597843                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 114602.597843                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 114602.597843                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  18124                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst  26437337825                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total     26437337825                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        18637                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         18637                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2301485384                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2301485384                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst  26437356462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total  26437356462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 123490.120942                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 123490.120942                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        18637                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        18637                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2135848616                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2135848616                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 114602.597843                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 114602.597843                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999785                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs          22142389165                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              18636                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1188151.382539                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              128876                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          295                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses       105749444484                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses      105749444484                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts              41757721283                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                41757722422                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   842                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      4444                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    708958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.inst::samples     31066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples   2534604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples   1866425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.667193601416                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39837                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39837                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           114802428                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             670228                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2246997                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     354876                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4493994                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   709752                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  61899                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   794                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5               4493994                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               709752                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1765484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1961292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  450995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  252220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  31845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  32401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  36152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  36276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  39816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  39841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  40510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  40539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  40230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  44944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  45199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  40361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  40068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  39994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  39900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  39867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  39853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.255290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.770730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    446.189912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         37892     95.12%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          797      2.00%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          174      0.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          112      0.28%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          139      0.35%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          143      0.36%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           55      0.14%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           74      0.19%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           48      0.12%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           35      0.09%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           26      0.07%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.02%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           19      0.05%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           94      0.24%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           33      0.08%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           45      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           36      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           46      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           63      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.795743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.763042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7600     19.08%     19.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              207      0.52%     19.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28687     72.01%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              255      0.64%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2654      6.66%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.15%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              354      0.89%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1980768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               143807808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             22712064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              343546.51844565                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              54257.48867485                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  418597774302840                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                  160883246.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       994112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     81107328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher     59725600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     22685728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2374.862125323852                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 193759.577747194242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 142680.166170655080                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 54194.573863507147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        37274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2581524                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher      1875196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       709752                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst   1317162834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 109963631659                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher  57389263796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 9710936798068328                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     35337.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42596.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     30604.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 13682154890.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      1192704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     82608768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher     60006272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      143807744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      1192704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1192704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     21552128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     21552128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        18636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1290762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher       937598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2246996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       336752                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         336752                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           2849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data         197346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher       143351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            343546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         2849                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          2849                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        51486                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            51486                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        51486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          2849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data        197346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher       143351                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total           395033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4432095                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              708929                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       544119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       487886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       461496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       605050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       616345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       630043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       534538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       552618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        66280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        63784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        45742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       122110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       122343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       129725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        86649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        72296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             80028158289                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           22160475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       168670058289                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18056.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38056.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3247025                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             620818                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1273177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.213996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.472712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   117.076825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-63         8027      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127       901116     70.78%     71.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191        68557      5.38%     76.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255        24477      1.92%     78.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319        19817      1.56%     80.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383       207279     16.28%     96.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447         8753      0.69%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511         6854      0.54%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575        28297      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1273177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             141827040                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           22685728                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW                0.338815                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.054195                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2272628085                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1197804921.576391                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5212143720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     663557544                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2607340063380                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 630690087369                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 13199388903445.304688                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16446765191650.671875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    39.290140                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 402350987550714                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 14017957330000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2228829448790                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2078826                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        336752                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         18124                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1891096                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             168170                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            168170                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           18637                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2060190                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port        55397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6684568                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6739965                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      2352640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    164167168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                166519808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2246997                       # Request fanout histogram
system.membus.snoopFanout::mean              0.000001                       # Request fanout histogram
system.membus.snoopFanout::stdev             0.001155                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                  2246994    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        3      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                1                       # Request fanout histogram
system.membus.snoopFanout::total              2246997                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 418597774329504                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         29263806901                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          480069669                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        56047185898                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4492969                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2245972                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       795559999                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                     93398358617                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
