`timescale 1ps / 1ps
module module_0 (
    input [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    output id_4,
    output id_5,
    input logic [id_5 : id_2] id_6,
    input [id_5 : id_2] id_7,
    input [id_5 : id_6] id_8
);
  logic id_9;
  logic id_10 (
      id_9,
      id_8
  );
endmodule
