\doxysubsubsection{Peripheral\+\_\+declaration}
\hypertarget{group___peripheral__declaration}{}\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM7\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM12\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM13\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM14\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RTC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) WWDG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) IWDG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S2ext\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S3ext\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) PWR\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM8\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SDIO\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SYSCFG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) EXTI\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM9\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM10\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOA\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOB\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOD\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOE\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOF\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOI\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RCC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ETH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DCMI\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}{CRYP}}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRYP\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}{HASH}}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) HASH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}{FSMC\+\_\+\+Bank2}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}{FSMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DBGMCU\+\_\+\+BASE)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC}{ADC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea} 
\#define ADC~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01157}{1157}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01158}{1158}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRYP@{CRYP}}
\index{CRYP@{CRYP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRYP}{CRYP}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf8c417168aefe66429b5f1b6adc9effa} 
\#define CRYP~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRYP\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01208}{1208}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DBGMCU\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01216}{1216}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI}{DCMI}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c} 
\#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DCMI\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01207}{1207}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8} 
\#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream0\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2} 
\#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01190}{1190}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250} 
\#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01191}{1191}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d} 
\#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01192}{1192}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb} 
\#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01193}{1193}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652} 
\#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01194}{1194}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d} 
\#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01195}{1195}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26} 
\#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream7\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01196}{1196}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016} 
\#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream0\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01198}{1198}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a} 
\#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01199}{1199}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1} 
\#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01200}{1200}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e} 
\#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01201}{1201}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f} 
\#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01202}{1202}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83} 
\#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01203}{1203}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc} 
\#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01204}{1204}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce} 
\#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream7\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ETH\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) EXTI\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01172}{1172}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FLASH\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01211}{1211}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01212}{1212}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2@{FSMC\_Bank2}}
\index{FSMC\_Bank2@{FSMC\_Bank2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2}{FSMC\_Bank2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a} 
\#define FSMC\+\_\+\+Bank2~((\mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01213}{1213}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank3@{FSMC\_Bank3}}
\index{FSMC\_Bank3@{FSMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank3}{FSMC\_Bank3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736} 
\#define FSMC\+\_\+\+Bank3~((\mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01215}{1215}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOA\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOB\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01177}{1177}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOD\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOE\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOF\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOH\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI}{GPIOI}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOI\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd}\index{Peripheral\_declaration@{Peripheral\_declaration}!HASH@{HASH}}
\index{HASH@{HASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{HASH}{HASH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7172fe24d1ffc31d15b20a77ea9f34dd} 
\#define HASH~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) HASH\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01209}{1209}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01154}{1154}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01155}{1155}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02} 
\#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S2ext\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf} 
\#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S3ext\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01149}{1149}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) IWDG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) PWR\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RCC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01210}{1210}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RTC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SDIO\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01170}{1170}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01148}{1148}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SYSCFG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01171}{1171}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM10\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01175}{1175}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM12\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01140}{1140}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM13\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01141}{1141}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM14\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01134}{1134}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01136}{1136}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01137}{1137}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01138}{1138}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM7\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01139}{1139}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM8\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM9\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01173}{1173}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01152}{1152}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01153}{1153}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01150}{1150}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01151}{1151}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART6}{USART6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84} 
\#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01164}{1164}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) WWDG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

