bb0
  0: StorageLive(_2)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:13)
  1: _2 = _1
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:13)
  2: _3 = discriminant(_2)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  3: _4 = _3 as u32 (IntToInt)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  4: _5 = Ge(_4, const 1_u32)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  5: _6 = Le(_4, const 131072_u32)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  6: _7 = BitAnd(move _5, move _6)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  7: assume(move _7)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  8: _0 = move _3 as u32 (IntToInt)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:9-1726:20)
  9: StorageDead(_2)
    SourceInfo(regex-syntax/src/hir/mod.rs:1726:19-1726:20)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/mod.rs:1727:6-1727:6)
      kind: return
  }
  preds []
  succs []

