

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s'
================================================================
* Date:           Tue Jul 30 11:20:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       38|       38| 0.106 us | 0.106 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_379  |dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0  |       35|       35| 97.230 ns | 97.230 ns |    1|    1| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_455   |shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      332|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      0|    17813|    66590|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      123|    -|
|Register             |        0|      -|     1321|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|    19134|    67109|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        2|       17|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_379  |dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0  |        0|      0|  16788|  65822|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_455   |shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s         |        0|      0|   1025|    768|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                       |                                                                 |        0|      0|  17813|  66590|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_1505_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln323_fu_1517_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln326_fu_1455_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln328_fu_1467_p2                |     +    |      0|  0|  32|          32|           1|
    |and_ln289_1_fu_1437_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_1443_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_1431_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage0_iter38  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3616                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3737                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op304           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_1385_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_2_fu_1405_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_3_fu_1425_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_1375_p2               |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_1449_p2               |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln317_fu_1499_p2               |   icmp   |      0|  0|  20|          32|           6|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone         |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_1523_p3             |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_1473_p3             |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 332|         330|          37|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_368  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                 |   9|          2|   32|         64|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n              |   9|          2|    1|          2|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 123|         27|  168|        368|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_1935                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_368  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_368  |  32|   0|   32|          0|
    |icmp_ln313_reg_1939                      |   1|   0|    1|          0|
    |kernel_data_V_7_0_ret_reg_1690           |   8|   0|    8|          0|
    |kernel_data_V_7_10                       |   8|   0|    8|          0|
    |kernel_data_V_7_10_ret_reg_1705          |   8|   0|    8|          0|
    |kernel_data_V_7_11                       |   8|   0|    8|          0|
    |kernel_data_V_7_11_ret_reg_1710          |   8|   0|    8|          0|
    |kernel_data_V_7_12                       |   8|   0|    8|          0|
    |kernel_data_V_7_12_ret_reg_1715          |   8|   0|    8|          0|
    |kernel_data_V_7_13                       |   8|   0|    8|          0|
    |kernel_data_V_7_13_ret_reg_1720          |   8|   0|    8|          0|
    |kernel_data_V_7_14                       |   8|   0|    8|          0|
    |kernel_data_V_7_14_ret_reg_1725          |   8|   0|    8|          0|
    |kernel_data_V_7_15                       |   8|   0|    8|          0|
    |kernel_data_V_7_15_ret_reg_1730          |   8|   0|    8|          0|
    |kernel_data_V_7_16                       |   8|   0|    8|          0|
    |kernel_data_V_7_16_ret_reg_1735          |   8|   0|    8|          0|
    |kernel_data_V_7_17                       |   8|   0|    8|          0|
    |kernel_data_V_7_17_ret_reg_1740          |   8|   0|    8|          0|
    |kernel_data_V_7_18                       |   8|   0|    8|          0|
    |kernel_data_V_7_18_ret_reg_1745          |   8|   0|    8|          0|
    |kernel_data_V_7_19                       |   8|   0|    8|          0|
    |kernel_data_V_7_19_ret_reg_1750          |   8|   0|    8|          0|
    |kernel_data_V_7_1_ret_reg_1685           |   8|   0|    8|          0|
    |kernel_data_V_7_20                       |   8|   0|    8|          0|
    |kernel_data_V_7_20_ret_reg_1755          |   8|   0|    8|          0|
    |kernel_data_V_7_21                       |   8|   0|    8|          0|
    |kernel_data_V_7_21_ret_reg_1760          |   8|   0|    8|          0|
    |kernel_data_V_7_22                       |   8|   0|    8|          0|
    |kernel_data_V_7_22_ret_reg_1765          |   8|   0|    8|          0|
    |kernel_data_V_7_23                       |   8|   0|    8|          0|
    |kernel_data_V_7_23_ret_reg_1770          |   8|   0|    8|          0|
    |kernel_data_V_7_24_ret_reg_1650          |   8|   0|    8|          0|
    |kernel_data_V_7_25_ret_reg_1645          |   8|   0|    8|          0|
    |kernel_data_V_7_26_ret_reg_1640          |   8|   0|    8|          0|
    |kernel_data_V_7_27_ret_reg_1635          |   8|   0|    8|          0|
    |kernel_data_V_7_28_ret_reg_1630          |   8|   0|    8|          0|
    |kernel_data_V_7_29_ret_reg_1625          |   8|   0|    8|          0|
    |kernel_data_V_7_2_ret_reg_1680           |   8|   0|    8|          0|
    |kernel_data_V_7_30_ret_reg_1620          |   8|   0|    8|          0|
    |kernel_data_V_7_31_ret_reg_1615          |   8|   0|    8|          0|
    |kernel_data_V_7_32                       |   8|   0|    8|          0|
    |kernel_data_V_7_32_ret_reg_1775          |   8|   0|    8|          0|
    |kernel_data_V_7_33                       |   8|   0|    8|          0|
    |kernel_data_V_7_33_ret_reg_1780          |   8|   0|    8|          0|
    |kernel_data_V_7_34                       |   8|   0|    8|          0|
    |kernel_data_V_7_34_ret_reg_1785          |   8|   0|    8|          0|
    |kernel_data_V_7_35                       |   8|   0|    8|          0|
    |kernel_data_V_7_35_ret_reg_1790          |   8|   0|    8|          0|
    |kernel_data_V_7_36                       |   8|   0|    8|          0|
    |kernel_data_V_7_36_ret_reg_1795          |   8|   0|    8|          0|
    |kernel_data_V_7_37                       |   8|   0|    8|          0|
    |kernel_data_V_7_37_ret_reg_1800          |   8|   0|    8|          0|
    |kernel_data_V_7_38                       |   8|   0|    8|          0|
    |kernel_data_V_7_38_ret_reg_1805          |   8|   0|    8|          0|
    |kernel_data_V_7_39                       |   8|   0|    8|          0|
    |kernel_data_V_7_39_ret_reg_1810          |   8|   0|    8|          0|
    |kernel_data_V_7_3_ret_reg_1675           |   8|   0|    8|          0|
    |kernel_data_V_7_40                       |   8|   0|    8|          0|
    |kernel_data_V_7_40_ret_reg_1815          |   8|   0|    8|          0|
    |kernel_data_V_7_41                       |   8|   0|    8|          0|
    |kernel_data_V_7_41_ret_reg_1820          |   8|   0|    8|          0|
    |kernel_data_V_7_42                       |   8|   0|    8|          0|
    |kernel_data_V_7_42_ret_reg_1825          |   8|   0|    8|          0|
    |kernel_data_V_7_43                       |   8|   0|    8|          0|
    |kernel_data_V_7_43_ret_reg_1830          |   8|   0|    8|          0|
    |kernel_data_V_7_44                       |   8|   0|    8|          0|
    |kernel_data_V_7_44_ret_reg_1835          |   8|   0|    8|          0|
    |kernel_data_V_7_45                       |   8|   0|    8|          0|
    |kernel_data_V_7_45_ret_reg_1840          |   8|   0|    8|          0|
    |kernel_data_V_7_46                       |   8|   0|    8|          0|
    |kernel_data_V_7_46_ret_reg_1845          |   8|   0|    8|          0|
    |kernel_data_V_7_47                       |   8|   0|    8|          0|
    |kernel_data_V_7_47_ret_reg_1850          |   8|   0|    8|          0|
    |kernel_data_V_7_48_ret_reg_1610          |   8|   0|    8|          0|
    |kernel_data_V_7_49_ret_reg_1605          |   8|   0|    8|          0|
    |kernel_data_V_7_4_ret_reg_1670           |   8|   0|    8|          0|
    |kernel_data_V_7_50_ret_reg_1600          |   8|   0|    8|          0|
    |kernel_data_V_7_51_ret_reg_1595          |   8|   0|    8|          0|
    |kernel_data_V_7_52_ret_reg_1590          |   8|   0|    8|          0|
    |kernel_data_V_7_53_ret_reg_1585          |   8|   0|    8|          0|
    |kernel_data_V_7_54_ret_reg_1580          |   8|   0|    8|          0|
    |kernel_data_V_7_55_ret_reg_1575          |   8|   0|    8|          0|
    |kernel_data_V_7_56                       |   8|   0|    8|          0|
    |kernel_data_V_7_56_ret_reg_1855          |   8|   0|    8|          0|
    |kernel_data_V_7_57                       |   8|   0|    8|          0|
    |kernel_data_V_7_57_ret_reg_1860          |   8|   0|    8|          0|
    |kernel_data_V_7_58                       |   8|   0|    8|          0|
    |kernel_data_V_7_58_ret_reg_1865          |   8|   0|    8|          0|
    |kernel_data_V_7_59                       |   8|   0|    8|          0|
    |kernel_data_V_7_59_ret_reg_1870          |   8|   0|    8|          0|
    |kernel_data_V_7_5_ret_reg_1665           |   8|   0|    8|          0|
    |kernel_data_V_7_60                       |   8|   0|    8|          0|
    |kernel_data_V_7_60_ret_reg_1875          |   8|   0|    8|          0|
    |kernel_data_V_7_61                       |   8|   0|    8|          0|
    |kernel_data_V_7_61_ret_reg_1880          |   8|   0|    8|          0|
    |kernel_data_V_7_62                       |   8|   0|    8|          0|
    |kernel_data_V_7_62_ret_reg_1885          |   8|   0|    8|          0|
    |kernel_data_V_7_63                       |   8|   0|    8|          0|
    |kernel_data_V_7_63_ret_reg_1890          |   8|   0|    8|          0|
    |kernel_data_V_7_64                       |   8|   0|    8|          0|
    |kernel_data_V_7_64_ret_reg_1895          |   8|   0|    8|          0|
    |kernel_data_V_7_65                       |   8|   0|    8|          0|
    |kernel_data_V_7_65_ret_reg_1900          |   8|   0|    8|          0|
    |kernel_data_V_7_66                       |   8|   0|    8|          0|
    |kernel_data_V_7_66_ret_reg_1905          |   8|   0|    8|          0|
    |kernel_data_V_7_67                       |   8|   0|    8|          0|
    |kernel_data_V_7_67_ret_reg_1910          |   8|   0|    8|          0|
    |kernel_data_V_7_68                       |   8|   0|    8|          0|
    |kernel_data_V_7_68_ret_reg_1915          |   8|   0|    8|          0|
    |kernel_data_V_7_69                       |   8|   0|    8|          0|
    |kernel_data_V_7_69_ret_reg_1920          |   8|   0|    8|          0|
    |kernel_data_V_7_6_ret_reg_1660           |   8|   0|    8|          0|
    |kernel_data_V_7_70                       |   8|   0|    8|          0|
    |kernel_data_V_7_70_ret_reg_1925          |   8|   0|    8|          0|
    |kernel_data_V_7_71                       |   8|   0|    8|          0|
    |kernel_data_V_7_71_ret_reg_1930          |   8|   0|    8|          0|
    |kernel_data_V_7_7_ret_reg_1655           |   8|   0|    8|          0|
    |kernel_data_V_7_8                        |   8|   0|    8|          0|
    |kernel_data_V_7_8_ret_reg_1695           |   8|   0|    8|          0|
    |kernel_data_V_7_9                        |   8|   0|    8|          0|
    |kernel_data_V_7_9_ret_reg_1700           |   8|   0|    8|          0|
    |pX                                       |  32|   0|   32|          0|
    |pY                                       |  32|   0|   32|          0|
    |sX                                       |  32|   0|   32|          0|
    |sY                                       |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1951                    |   8|   0|    8|          0|
    |tmp_data_1_V_reg_1956                    |   8|   0|    8|          0|
    |tmp_data_2_V_reg_1961                    |   8|   0|    8|          0|
    |tmp_data_3_V_reg_1966                    |   8|   0|    8|          0|
    |tmp_data_4_V_reg_1971                    |   8|   0|    8|          0|
    |tmp_data_5_V_reg_1976                    |   8|   0|    8|          0|
    |tmp_data_6_V_reg_1981                    |   8|   0|    8|          0|
    |tmp_data_7_V_reg_1986                    |   8|   0|    8|          0|
    |and_ln289_2_reg_1935                     |  64|  64|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1321|  64| 1258|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|in_elem_data_0_V_read         |  in |    8|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    8|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    8|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |    8|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
|in_elem_data_4_V_read         |  in |    8|   ap_none  |                          in_elem_data_4_V_read                         |    scalar    |
|in_elem_data_5_V_read         |  in |    8|   ap_none  |                          in_elem_data_5_V_read                         |    scalar    |
|in_elem_data_6_V_read         |  in |    8|   ap_none  |                          in_elem_data_6_V_read                         |    scalar    |
|in_elem_data_7_V_read         |  in |    8|   ap_none  |                          in_elem_data_7_V_read                         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

