{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:58:57 2023 " "Info: Processing started: Wed Feb 01 09:58:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exam4.v(102) " "Warning (10268): Verilog HDL information at exam4.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exam4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exam4 " "Info: Found entity 1: exam4" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam4 " "Info: Elaborating entity \"exam4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_sel exam4.v(13) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(13): object \"en_sel\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_7 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_7\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_8 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_8\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_10 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_10\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_11 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_11\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_13 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_13\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_14 exam4.v(19) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(19): object \"two_14\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_flag exam4.v(25) " "Warning (10036): Verilog HDL or VHDL warning at exam4.v(25): object \"read_flag\" assigned a value but never read" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam4.v(40) " "Warning (10230): Verilog HDL assignment warning at exam4.v(40): truncated value with size 32 to match size of target (16)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam4.v(51) " "Warning (10230): Verilog HDL assignment warning at exam4.v(51): truncated value with size 32 to match size of target (16)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam4.v(72) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(72): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam4.v(77) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(77): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start exam4.v(78) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(78): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam4.v(83) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(83): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam4.v(84) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(84): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam4.v(89) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(89): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_wait exam4.v(90) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(90): variable \"start_wait\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "convert exam4.v(92) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(92): variable \"convert\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam4.v(97) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(97): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle exam4.v(98) " "Warning (10235): Verilog HDL Always Construct warning at exam4.v(98): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idle exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"idle\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_wait exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"start_wait\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "convert exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"convert\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_n exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"wr_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_n exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"rd_n\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "anext_state exam4.v(62) " "Warning (10240): Verilog HDL Always Construct warning at exam4.v(62): inferring latch(es) for variable \"anext_state\", which holds its previous value in one or more paths through the always construct" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam4.v(104) " "Warning (10230): Verilog HDL assignment warning at exam4.v(104): truncated value with size 32 to match size of target (16)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(193) " "Warning (10230): Verilog HDL assignment warning at exam4.v(193): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(194) " "Warning (10230): Verilog HDL assignment warning at exam4.v(194): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(195) " "Warning (10230): Verilog HDL assignment warning at exam4.v(195): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(196) " "Warning (10230): Verilog HDL assignment warning at exam4.v(196): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(197) " "Warning (10230): Verilog HDL assignment warning at exam4.v(197): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(198) " "Warning (10230): Verilog HDL assignment warning at exam4.v(198): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(204) " "Warning (10230): Verilog HDL assignment warning at exam4.v(204): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(208) " "Warning (10230): Verilog HDL assignment warning at exam4.v(208): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exam4.v(212) " "Warning (10230): Verilog HDL assignment warning at exam4.v(212): truncated value with size 32 to match size of target (8)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs exam4.v(5) " "Warning (10034): Output port \"rs\" at exam4.v(5) has no driver" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en exam4.v(5) " "Warning (10034): Output port \"en\" at exam4.v(5) has no driver" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rw exam4.v(5) " "Warning (10034): Output port \"rw\" at exam4.v(5) has no driver" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.11 exam4.v(62) " "Info (10041): Inferred latch for \"anext_state.11\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.10 exam4.v(62) " "Info (10041): Inferred latch for \"anext_state.10\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.01 exam4.v(62) " "Info (10041): Inferred latch for \"anext_state.01\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "anext_state.00 exam4.v(62) " "Info (10041): Inferred latch for \"anext_state.00\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_n exam4.v(62) " "Info (10041): Inferred latch for \"rd_n\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n exam4.v(62) " "Info (10041): Inferred latch for \"wr_n\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n exam4.v(62) " "Info (10041): Inferred latch for \"cs_n\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.11 exam4.v(62) " "Info (10041): Inferred latch for \"convert.11\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.10 exam4.v(62) " "Info (10041): Inferred latch for \"convert.10\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.01 exam4.v(62) " "Info (10041): Inferred latch for \"convert.01\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert.00 exam4.v(62) " "Info (10041): Inferred latch for \"convert.00\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.11 exam4.v(62) " "Info (10041): Inferred latch for \"start_wait.11\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.10 exam4.v(62) " "Info (10041): Inferred latch for \"start_wait.10\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.01 exam4.v(62) " "Info (10041): Inferred latch for \"start_wait.01\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_wait.00 exam4.v(62) " "Info (10041): Inferred latch for \"start_wait.00\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.11 exam4.v(62) " "Info (10041): Inferred latch for \"start.11\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.10 exam4.v(62) " "Info (10041): Inferred latch for \"start.10\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.01 exam4.v(62) " "Info (10041): Inferred latch for \"start.01\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start.00 exam4.v(62) " "Info (10041): Inferred latch for \"start.00\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.11 exam4.v(62) " "Info (10041): Inferred latch for \"idle.11\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.10 exam4.v(62) " "Info (10041): Inferred latch for \"idle.10\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.01 exam4.v(62) " "Info (10041): Inferred latch for \"idle.01\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle.00 exam4.v(62) " "Info (10041): Inferred latch for \"idle.00\" at exam4.v(62)" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "exam4.v" "Mod2" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 155 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "exam4.v" "Div1" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 138 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "exam4.v" "Mod1" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exam4.v" "Div0" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 119 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exam4.v" "Mod0" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 120 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 155 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v6o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v6o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v6o " "Info: Found entity 1: lpm_divide_v6o" {  } { { "db/lpm_divide_v6o.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_v6o.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Info: Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_gbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5le.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_5le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5le " "Info: Found entity 1: alt_u_div_5le" {  } { { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9d9 " "Info: Found entity 1: lpm_abs_9d9" {  } { { "db/lpm_abs_9d9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_le9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_le9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_le9 " "Info: Found entity 1: lpm_abs_le9" {  } { { "db/lpm_abs_le9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_le9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l0f " "Info: Found entity 1: add_sub_l0f" {  } { { "db/add_sub_l0f.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info: Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_9ve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 138 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_seo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_seo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_seo " "Info: Found entity 1: lpm_divide_seo" {  } { { "db/lpm_divide_seo.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_seo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 119 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 119 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_veo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_veo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_veo " "Info: Found entity 1: lpm_divide_veo" {  } { { "db/lpm_divide_veo.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_divide_veo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Info: Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/abs_divider_jbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ble.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ble.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ble " "Info: Found entity 1: alt_u_div_ble" {  } { { "db/alt_u_div_ble.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_ble.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cd9 " "Info: Found entity 1: lpm_abs_cd9" {  } { { "db/lpm_abs_cd9.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/lpm_abs_cd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cve " "Info: Found entity 1: add_sub_cve" {  } { { "db/add_sub_cve.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_cve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rw GND " "Warning (13410): Pin \"rw\" is stuck at GND" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs GND " "Warning (13410): Pin \"rs\" is stuck at GND" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en GND " "Warning (13410): Pin \"en\" is stuck at GND" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~19 " "Info: Register \"acurrent_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "acurrent_state~20 " "Info: Register \"acurrent_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[0\] " "Info: Register \"one_11\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[1\] " "Info: Register \"one_11\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[2\] " "Info: Register \"one_11\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[3\] " "Info: Register \"one_11\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[5\] " "Info: Register \"one_11\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[6\] " "Info: Register \"one_11\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "one_11\[4\] " "Info: Register \"one_11\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "503 " "Info: Implemented 503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "470 " "Info: Implemented 470 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam4.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam4.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:58:58 2023 " "Info: Processing ended: Wed Feb 01 09:58:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:58:59 2023 " "Info: Processing started: Wed Feb 01 09:58:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "exam4 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"exam4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rw " "Info: Pin rw not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rw } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs " "Info: Pin rs not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rs } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs_n " "Info: Pin cs_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { cs_n } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_n " "Info: Pin rd_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rd_n } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_n " "Info: Pin wr_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { wr_n } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[0\] " "Info: Pin en_s\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[0] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[1\] " "Info: Pin en_s\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[1] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[2\] " "Info: Pin en_s\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[2] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[3\] " "Info: Pin en_s\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[3] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[4\] " "Info: Pin en_s\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[4] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[5\] " "Info: Pin en_s\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[5] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[6\] " "Info: Pin en_s\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[6] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[7\] " "Info: Pin en_s\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[7] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rst } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { clk } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "intr_n " "Info: Pin intr_n not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { intr_n } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 6 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[0\] " "Info: Pin adata\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[0] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[1\] " "Info: Pin adata\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[1] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[2\] " "Info: Pin adata\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[2] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[3\] " "Info: Pin adata\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[3] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[6\] " "Info: Pin adata\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[6] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[7\] " "Info: Pin adata\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[7] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[4\] " "Info: Pin adata\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[4] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adata\[5\] " "Info: Pin adata\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { adata[5] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[13\] " "Info: Destination \"cnt_scan\[13\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[15\] " "Info: Destination \"cnt_scan\[15\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[14\] " "Info: Destination \"cnt_scan\[14\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[12\] " "Info: Destination \"cnt_scan\[12\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[11\] " "Info: Destination \"cnt_scan\[11\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[10\] " "Info: Destination \"cnt_scan\[10\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[9\] " "Info: Destination \"cnt_scan\[9\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[8\] " "Info: Destination \"cnt_scan\[8\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[7\] " "Info: Destination \"cnt_scan\[7\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[6\] " "Info: Destination \"cnt_scan\[6\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcd_clk Global clock " "Info: Automatically promoted some destinations of signal \"lcd_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_clk " "Info: Destination \"lcd_clk\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 9 22 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 9 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "47.320 ns register register " "Info: Estimated most critical path is register to register delay of 47.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[5\] 1 REG LAB_X15_Y6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y6; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.978 ns) 1.928 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT 2 COMB LAB_X15_Y6 1 " "Info: 2: + IC(0.950 ns) + CELL(0.978 ns) = 1.928 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.743 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 3 COMB LAB_X15_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.743 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 4.494 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19 4 COMB LAB_X15_Y6 2 " "Info: 4: + IC(0.773 ns) + CELL(0.978 ns) = 4.494 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.617 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 5 COMB LAB_X15_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.617 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.740 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 6 COMB LAB_X15_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.740 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.863 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 7 COMB LAB_X15_Y6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 4.863 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.678 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 8 COMB LAB_X15_Y6 16 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 5.678 ns; Loc. = LAB_X15_Y6; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.200 ns) 7.336 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62 9 COMB LAB_X14_Y6 2 " "Info: 9: + IC(1.458 ns) + CELL(0.200 ns) = 7.336 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(1.244 ns) 10.413 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21 10 COMB LAB_X16_Y6 1 " "Info: 10: + IC(1.833 ns) + CELL(1.244 ns) = 10.413 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 11.647 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 11 COMB LAB_X16_Y6 16 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 11.647 ns; Loc. = LAB_X16_Y6; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(0.200 ns) 14.586 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123 12 COMB LAB_X14_Y3 4 " "Info: 12: + IC(2.739 ns) + CELL(0.200 ns) = 14.586 ns; Loc. = LAB_X14_Y3; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 16.737 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19 13 COMB LAB_X15_Y3 2 " "Info: 13: + IC(1.173 ns) + CELL(0.978 ns) = 16.737 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 17.136 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21 14 COMB LAB_X15_Y3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.399 ns) = 17.136 ns; Loc. = LAB_X15_Y3; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 18.370 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12 15 COMB LAB_X15_Y3 17 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 18.370 ns; Loc. = LAB_X15_Y3; Fanout = 17; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.200 ns) 20.672 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[37\]~40 16 COMB LAB_X15_Y4 3 " "Info: 16: + IC(2.102 ns) + CELL(0.200 ns) = 20.672 ns; Loc. = LAB_X15_Y4; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[37\]~40'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[37]~40 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 22.823 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~21 17 COMB LAB_X14_Y4 2 " "Info: 17: + IC(1.173 ns) + CELL(0.978 ns) = 22.823 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[37]~40 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.946 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~17 18 COMB LAB_X14_Y4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 22.946 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 23.345 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19 19 COMB LAB_X14_Y4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.399 ns) = 23.345 ns; Loc. = LAB_X14_Y4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 24.579 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12 20 COMB LAB_X14_Y4 15 " "Info: 20: + IC(0.000 ns) + CELL(1.234 ns) = 24.579 ns; Loc. = LAB_X14_Y4; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.200 ns) 26.881 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[43\]~28 21 COMB LAB_X15_Y5 3 " "Info: 21: + IC(2.102 ns) + CELL(0.200 ns) = 26.881 ns; Loc. = LAB_X15_Y5; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[43\]~28'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[43]~28 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 29.032 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~21 22 COMB LAB_X14_Y5 2 " "Info: 22: + IC(1.173 ns) + CELL(0.978 ns) = 29.032 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[43]~28 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 29.155 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~19 23 COMB LAB_X14_Y5 2 " "Info: 23: + IC(0.000 ns) + CELL(0.123 ns) = 29.155 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 29.554 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~17 24 COMB LAB_X14_Y5 1 " "Info: 24: + IC(0.000 ns) + CELL(0.399 ns) = 29.554 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 30.788 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12 25 COMB LAB_X14_Y5 15 " "Info: 25: + IC(0.000 ns) + CELL(1.234 ns) = 30.788 ns; Loc. = LAB_X14_Y5; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.978 ns) 34.300 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT 26 COMB LAB_X12_Y9 1 " "Info: 26: + IC(2.534 ns) + CELL(0.978 ns) = 34.300 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 35.115 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26 27 COMB LAB_X12_Y9 2 " "Info: 27: + IC(0.000 ns) + CELL(0.815 ns) = 35.115 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 36.866 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23 28 COMB LAB_X12_Y9 2 " "Info: 28: + IC(0.773 ns) + CELL(0.978 ns) = 36.866 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 36.989 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15 29 COMB LAB_X12_Y9 2 " "Info: 29: + IC(0.000 ns) + CELL(0.123 ns) = 36.989 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 37.112 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17 30 COMB LAB_X12_Y9 2 " "Info: 30: + IC(0.000 ns) + CELL(0.123 ns) = 37.112 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 37.511 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19 31 COMB LAB_X12_Y9 1 " "Info: 31: + IC(0.000 ns) + CELL(0.399 ns) = 37.511 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 38.745 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12 32 COMB LAB_X12_Y9 5 " "Info: 32: + IC(0.000 ns) + CELL(1.234 ns) = 38.745 ns; Loc. = LAB_X12_Y9; Fanout = 5; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 39.928 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[58\]~124 33 COMB LAB_X12_Y9 15 " "Info: 33: + IC(0.983 ns) + CELL(0.200 ns) = 39.928 ns; Loc. = LAB_X12_Y9; Fanout = 15; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[58\]~124'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[58]~124 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.200 ns) 42.283 ns Selector34~0 34 COMB LAB_X11_Y7 3 " "Info: 34: + IC(2.155 ns) + CELL(0.200 ns) = 42.283 ns; Loc. = LAB_X11_Y7; Fanout = 3; COMB Node = 'Selector34~0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[58]~124 Selector34~0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.202 ns) + CELL(0.200 ns) 44.685 ns Selector31~2 35 COMB LAB_X12_Y8 1 " "Info: 35: + IC(2.202 ns) + CELL(0.200 ns) = 44.685 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'Selector31~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Selector34~0 Selector31~2 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 45.868 ns Selector46~4 36 COMB LAB_X12_Y8 1 " "Info: 36: + IC(0.983 ns) + CELL(0.200 ns) = 45.868 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'Selector46~4'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Selector31~2 Selector46~4 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(1.183 ns) 47.320 ns dataout\[6\]~reg0 37 REG LAB_X12_Y8 1 " "Info: 37: + IC(0.269 ns) + CELL(1.183 ns) = 47.320 ns; Loc. = LAB_X12_Y8; Fanout = 1; REG Node = 'dataout\[6\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.945 ns ( 46.38 % ) " "Info: Total cell delay = 21.945 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.375 ns ( 53.62 % ) " "Info: Total interconnect delay = 25.375 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "47.320 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[37]~40 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[43]~28 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[58]~124 Selector34~0 Selector31~2 Selector46~4 dataout[6]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rw GND " "Info: Pin rw has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rw } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rs GND " "Info: Pin rs has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rs } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "en GND " "Info: Pin en has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam4.fit.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:59:00 2023 " "Info: Processing ended: Wed Feb 01 09:59:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:59:00 2023 " "Info: Processing started: Wed Feb 01 09:59:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:59:01 2023 " "Info: Processing ended: Wed Feb 01 09:59:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:59:01 2023 " "Info: Processing started: Wed Feb 01 09:59:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.11_1835 " "Warning: Node \"anext_state.11_1835\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.01_1847 " "Warning: Node \"anext_state.01_1847\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.00_1853 " "Warning: Node \"anext_state.00_1853\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.10_1841 " "Warning: Node \"anext_state.10_1841\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cs_n\$latch " "Warning: Node \"cs_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd_n\$latch " "Warning: Node \"rd_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "wr_n\$latch " "Warning: Node \"wr_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd_clk " "Info: Detected ripple clock \"lcd_clk\" as buffer" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register data_reg\[5\] register dataout\[6\]~reg0 19.43 MHz 51.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.43 MHz between source register \"data_reg\[5\]\" and destination register \"dataout\[6\]~reg0\" (period= 51.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.447 ns + Longest register register " "Info: + Longest register to register delay is 44.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[5\] 1 REG LC_X15_Y6_N0 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.747 ns) 1.661 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT 2 COMB LC_X15_Y6_N2 1 " "Info: 2: + IC(0.914 ns) + CELL(0.747 ns) = 1.661 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.476 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 3 COMB LC_X15_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.476 ns; Loc. = LC_X15_Y6_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 4.148 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19 4 COMB LC_X15_Y6_N5 2 " "Info: 4: + IC(0.694 ns) + CELL(0.978 ns) = 4.148 ns; Loc. = LC_X15_Y6_N5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.271 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 5 COMB LC_X15_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.271 ns; Loc. = LC_X15_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.394 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 6 COMB LC_X15_Y6_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.394 ns; Loc. = LC_X15_Y6_N7; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.517 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 7 COMB LC_X15_Y6_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 4.517 ns; Loc. = LC_X15_Y6_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.332 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 8 COMB LC_X15_Y6_N9 16 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 5.332 ns; Loc. = LC_X15_Y6_N9; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.740 ns) 7.215 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62 9 COMB LC_X14_Y6_N9 2 " "Info: 9: + IC(1.143 ns) + CELL(0.740 ns) = 7.215 ns; Loc. = LC_X14_Y6_N9; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.954 ns) 9.918 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21 10 COMB LC_X16_Y6_N4 1 " "Info: 10: + IC(1.749 ns) + CELL(0.954 ns) = 9.918 ns; Loc. = LC_X16_Y6_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 10.893 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 11 COMB LC_X16_Y6_N6 16 " "Info: 11: + IC(0.000 ns) + CELL(0.975 ns) = 10.893 ns; Loc. = LC_X16_Y6_N6; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.200 ns) 13.632 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123 12 COMB LC_X14_Y3_N5 4 " "Info: 12: + IC(2.539 ns) + CELL(0.200 ns) = 13.632 ns; Loc. = LC_X14_Y3_N5; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.978 ns) 15.724 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19 13 COMB LC_X15_Y3_N3 2 " "Info: 13: + IC(1.114 ns) + CELL(0.978 ns) = 15.724 ns; Loc. = LC_X15_Y3_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 15.985 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21 14 COMB LC_X15_Y3_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.261 ns) = 15.985 ns; Loc. = LC_X15_Y3_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.960 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12 15 COMB LC_X15_Y3_N6 17 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 16.960 ns; Loc. = LC_X15_Y3_N6; Fanout = 17; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.200 ns) 19.211 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~44 16 COMB LC_X14_Y4_N0 2 " "Info: 16: + IC(2.051 ns) + CELL(0.200 ns) = 19.211 ns; Loc. = LC_X14_Y4_N0; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~44'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(1.077 ns) 21.970 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19 17 COMB LC_X14_Y4_N4 1 " "Info: 17: + IC(1.682 ns) + CELL(1.077 ns) = 21.970 ns; Loc. = LC_X14_Y4_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 22.945 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12 18 COMB LC_X14_Y4_N6 15 " "Info: 18: + IC(0.000 ns) + CELL(0.975 ns) = 22.945 ns; Loc. = LC_X14_Y4_N6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.200 ns) 25.081 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~125 19 COMB LC_X14_Y3_N6 2 " "Info: 19: + IC(1.936 ns) + CELL(0.200 ns) = 25.081 ns; Loc. = LC_X14_Y3_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~125'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.978 ns) 28.011 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~15 20 COMB LC_X14_Y5_N5 1 " "Info: 20: + IC(1.952 ns) + CELL(0.978 ns) = 28.011 ns; Loc. = LC_X14_Y5_N5; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 28.826 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12 21 COMB LC_X14_Y5_N6 15 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 28.826 ns; Loc. = LC_X14_Y5_N6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.747 ns) 32.071 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT 22 COMB LC_X12_Y9_N8 1 " "Info: 22: + IC(2.498 ns) + CELL(0.747 ns) = 32.071 ns; Loc. = LC_X12_Y9_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 32.886 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26 23 COMB LC_X12_Y9_N9 2 " "Info: 23: + IC(0.000 ns) + CELL(0.815 ns) = 32.886 ns; Loc. = LC_X12_Y9_N9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.747 ns) 34.343 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23 24 COMB LC_X12_Y9_N1 2 " "Info: 24: + IC(0.710 ns) + CELL(0.747 ns) = 34.343 ns; Loc. = LC_X12_Y9_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 34.466 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15 25 COMB LC_X12_Y9_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.123 ns) = 34.466 ns; Loc. = LC_X12_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 34.589 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17 26 COMB LC_X12_Y9_N3 2 " "Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 34.589 ns; Loc. = LC_X12_Y9_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 34.850 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19 27 COMB LC_X12_Y9_N4 1 " "Info: 27: + IC(0.000 ns) + CELL(0.261 ns) = 34.850 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 35.825 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12 28 COMB LC_X12_Y9_N6 5 " "Info: 28: + IC(0.000 ns) + CELL(0.975 ns) = 35.825 ns; Loc. = LC_X12_Y9_N6; Fanout = 5; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 37.108 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[57\]~122 29 COMB LC_X12_Y9_N0 17 " "Info: 29: + IC(0.772 ns) + CELL(0.511 ns) = 37.108 ns; Loc. = LC_X12_Y9_N0; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[57\]~122'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.511 ns) 39.841 ns Selector34~0 30 COMB LC_X11_Y7_N0 3 " "Info: 30: + IC(2.222 ns) + CELL(0.511 ns) = 39.841 ns; Loc. = LC_X11_Y7_N0; Fanout = 3; COMB Node = 'Selector34~0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.914 ns) 42.817 ns Selector31~2 31 COMB LC_X12_Y8_N4 1 " "Info: 31: + IC(2.062 ns) + CELL(0.914 ns) = 42.817 ns; Loc. = LC_X12_Y8_N4; Fanout = 1; COMB Node = 'Selector31~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { Selector34~0 Selector31~2 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 43.551 ns Selector46~4 32 COMB LC_X12_Y8_N5 1 " "Info: 32: + IC(0.534 ns) + CELL(0.200 ns) = 43.551 ns; Loc. = LC_X12_Y8_N5; Fanout = 1; COMB Node = 'Selector46~4'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Selector31~2 Selector46~4 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 44.447 ns dataout\[6\]~reg0 33 REG LC_X12_Y8_N6 1 " "Info: 33: + IC(0.305 ns) + CELL(0.591 ns) = 44.447 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'dataout\[6\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.570 ns ( 44.03 % ) " "Info: Total cell delay = 19.570 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.877 ns ( 55.97 % ) " "Info: Total interconnect delay = 24.877 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "44.447 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 Selector31~2 Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "44.447 ns" { data_reg[5] {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 {} Selector34~0 {} Selector31~2 {} Selector46~4 {} dataout[6]~reg0 {} } { 0.000ns 0.914ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 1.749ns 0.000ns 2.539ns 1.114ns 0.000ns 0.000ns 2.051ns 1.682ns 0.000ns 1.936ns 1.952ns 0.000ns 2.498ns 0.000ns 0.710ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 2.222ns 2.062ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.740ns 0.954ns 0.975ns 0.200ns 0.978ns 0.261ns 0.975ns 0.200ns 1.077ns 0.975ns 0.200ns 0.978ns 0.815ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.302 ns - Smallest " "Info: - Smallest clock skew is -6.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dataout\[6\]~reg0 2 REG LC_X12_Y8_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'dataout\[6\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.121 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X6_Y7_N3 29 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N3; Fanout = 29; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.918 ns) 10.121 ns data_reg\[5\] 3 REG LC_X15_Y6_N0 15 " "Info: 3: + IC(5.008 ns) + CELL(0.918 ns) = 10.121 ns; Loc. = LC_X15_Y6_N0; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { lcd_clk data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.35 % ) " "Info: Total cell delay = 3.375 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.746 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "44.447 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 Selector31~2 Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "44.447 ns" { data_reg[5] {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 {} Selector34~0 {} Selector31~2 {} Selector46~4 {} dataout[6]~reg0 {} } { 0.000ns 0.914ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 1.749ns 0.000ns 2.539ns 1.114ns 0.000ns 0.000ns 2.051ns 1.682ns 0.000ns 1.936ns 1.952ns 0.000ns 2.498ns 0.000ns 0.710ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 2.222ns 2.062ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.740ns 0.954ns 0.975ns 0.200ns 0.978ns 0.261ns 0.975ns 0.200ns 1.077ns 0.975ns 0.200ns 0.978ns 0.815ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt_scan\[7\] rst clk 3.198 ns register " "Info: tsu for register \"cnt_scan\[7\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.684 ns + Longest pin register " "Info: + Longest pin to register delay is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rst 1 CLK PIN_20 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 51; CLK Node = 'rst'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.761 ns) + CELL(1.760 ns) 6.684 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(3.761 ns) + CELL(1.760 ns) = 6.684 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.521 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 43.73 % ) " "Info: Total cell delay = 2.923 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.761 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[4\] dataout\[4\]~reg0 9.538 ns register " "Info: tco from clock \"clk\" to destination pin \"dataout\[4\]\" through register \"dataout\[4\]~reg0\" is 9.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dataout\[4\]~reg0 2 REG LC_X10_Y7_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; REG Node = 'dataout\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataout\[4\]~reg0 1 REG LC_X10_Y7_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; REG Node = 'dataout\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.021 ns) + CELL(2.322 ns) 5.343 ns dataout\[4\] 2 PIN PIN_14 0 " "Info: 2: + IC(3.021 ns) + CELL(2.322 ns) = 5.343 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'dataout\[4\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.46 % ) " "Info: Total cell delay = 2.322 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 56.54 % ) " "Info: Total interconnect delay = 3.021 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { dataout[4]~reg0 {} dataout[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { dataout[4]~reg0 {} dataout[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_reg\[7\] adata\[7\] clk 4.256 ns register " "Info: th for register \"data_reg\[7\]\" (data pin = \"adata\[7\]\", clock pin = \"clk\") is 4.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.121 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X6_Y7_N3 29 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N3; Fanout = 29; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.918 ns) 10.121 ns data_reg\[7\] 3 REG LC_X14_Y6_N9 15 " "Info: 3: + IC(5.008 ns) + CELL(0.918 ns) = 10.121 ns; Loc. = LC_X14_Y6_N9; Fanout = 15; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { lcd_clk data_reg[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.35 % ) " "Info: Total cell delay = 3.375 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.746 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adata\[7\] 1 PIN PIN_112 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 1; PIN Node = 'adata\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.280 ns) 6.086 ns data_reg\[7\] 2 REG LC_X14_Y6_N9 15 " "Info: 2: + IC(4.674 ns) + CELL(0.280 ns) = 6.086 ns; Loc. = LC_X14_Y6_N9; Fanout = 15; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 23.20 % ) " "Info: Total cell delay = 1.412 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 76.80 % ) " "Info: Total interconnect delay = 4.674 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:59:02 2023 " "Info: Processing ended: Wed Feb 01 09:59:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Info: Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
