
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1344.785 ; gain = 0.023 ; free physical = 6021 ; free virtual = 12813
Command: read_checkpoint -auto_incremental -incremental /home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/utils_1/imports/synth_1/circuito.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/utils_1/imports/synth_1/circuito.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2010.719 ; gain = 376.801 ; free physical = 5157 ; free virtual = 11949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:48]
WARNING: [Synth 8-5640] Port 'digit3' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'digit2' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'digit1' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'dp3' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'dp2' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'dp1' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
WARNING: [Synth 8-5640] Port 'dp0' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:58]
INFO: [Synth 8-3491] module 'disp7' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:95]
INFO: [Synth 8-638] synthesizing module 'disp7' [/home/jcr/IST/MEng/PSD/Projects/Lab3/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/disp7.vhd:21]
INFO: [Synth 8-3491] module 'circuito' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:34' bound to instance 'inst_circuito' of component 'circuito' [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:103]
INFO: [Synth 8-638] synthesizing module 'circuito' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:44]
WARNING: [Synth 8-5640] Port 'in_middle1' is missing in component declaration [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:46]
INFO: [Synth 8-3491] module 'mem_acesses' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:13' bound to instance 'instance_mems' of component 'mem_acesses' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:190]
INFO: [Synth 8-638] synthesizing module 'mem_acesses' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:29]
INFO: [Synth 8-3491] module 'images_mem' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/images_mem_stub.v:6' bound to instance 'instance_images' of component 'images_mem' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'images_mem' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/images_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'images_mem' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/images_mem_stub.v:6]
INFO: [Synth 8-3491] module 'weights1' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights1_stub.v:6' bound to instance 'instance_weights1' of component 'weights1' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:103]
INFO: [Synth 8-6157] synthesizing module 'weights1' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weights1' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights1_stub.v:6]
INFO: [Synth 8-3491] module 'weights2' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights2_stub.v:6' bound to instance 'instance_weights2' of component 'weights2' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'weights2' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weights2' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/weights2_stub.v:6]
INFO: [Synth 8-3491] module 'middle_memory' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/middle_memory_stub.v:6' bound to instance 'instance_middle' of component 'middle_memory' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:131]
INFO: [Synth 8-6157] synthesizing module 'middle_memory' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/middle_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'middle_memory' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/.Xil/Vivado-24199-Shub-Niggurath/realtime/middle_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem_acesses' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd:29]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:13' bound to instance 'instance_datapath' of component 'datapath' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:205]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:87]
INFO: [Synth 8-3491] module 'control' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:34' bound to instance 'instance_control' of component 'control' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:256]
INFO: [Synth 8-638] synthesizing module 'control' [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:66]
WARNING: [Synth 8-614] signal 'caux1' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
WARNING: [Synth 8-614] signal 'cp' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
WARNING: [Synth 8-614] signal 'cw1' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
WARNING: [Synth 8-614] signal 'caux2' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
WARNING: [Synth 8-614] signal 'cw2' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
WARNING: [Synth 8-614] signal 'cmem' is read in the process but is not in the sensitivity list [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/control.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:44]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jcr/IST/MEng/PSD/Projects/Lab3/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:113]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/jcr/IST/MEng/PSD/Projects/Lab3/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (0#1) [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:48]
WARNING: [Synth 8-3848] Net im_row0 in module/entity circuito does not have driver. [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:182]
WARNING: [Synth 8-3848] Net addr_m0 in module/entity circuito does not have driver. [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:181]
WARNING: [Synth 8-3848] Net addr_m1 in module/entity circuito does not have driver. [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl:181]
WARNING: [Synth 8-6014] Unused sequential element btnCreg_reg was removed.  [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element btnLreg_reg was removed.  [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element btnDreg_reg was removed.  [/home/jcr/IST/MEng/PSD/Projects/Lab3/fpga_basicIO.vhd:129]
WARNING: [Synth 8-7129] Port caux1[4] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port caux1[3] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port caux1[2] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port caux1[1] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port caux1[0] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp[4] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp[3] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp[2] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp[1] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp[0] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cw2[2] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cw2[1] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port cw2[0] in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.656 ; gain = 448.738 ; free physical = 5064 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2100.469 ; gain = 466.551 ; free physical = 5063 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2100.469 ; gain = 466.551 ; free physical = 5063 ; free virtual = 11855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.469 ; gain = 0.000 ; free physical = 5062 ; free virtual = 11855
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_images'
Finished Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_images'
Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_weights1'
Finished Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_weights1'
Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_weights2'
Finished Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_weights2'
Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/middle_memory/middle_memory/middle_memory_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_middle'
Finished Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.gen/sources_1/ip/middle_memory/middle_memory/middle_memory_in_context.xdc] for cell 'inst_circuito/instance_mems/instance_middle'
Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/jcr/IST/MEng/PSD/Projects/Lab3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jcr/IST/MEng/PSD/Projects/Lab3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.219 ; gain = 0.000 ; free physical = 5047 ; free virtual = 11839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2250.219 ; gain = 0.000 ; free physical = 5047 ; free virtual = 11839
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/instance_mems/instance_images' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/instance_mems/instance_middle' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/instance_mems/instance_weights1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/instance_mems/instance_weights2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5039 ; free virtual = 11833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5039 ; free virtual = 11833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/instance_mems/instance_images. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/instance_mems/instance_weights1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/instance_mems/instance_weights2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/instance_mems/instance_middle. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5039 ; free virtual = 11833
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                                0 |                               00
                s_layer1 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5038 ; free virtual = 11832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_circuito/instance_datapath/mulplication10, operation Mode is: A*B.
DSP Report: operator inst_circuito/instance_datapath/mulplication10 is absorbed into DSP inst_circuito/instance_datapath/mulplication10.
DSP Report: Generating DSP inst_circuito/instance_datapath/add_2layer, operation Mode is: PCIN+A*B.
DSP Report: operator inst_circuito/instance_datapath/add_2layer is absorbed into DSP inst_circuito/instance_datapath/add_2layer.
DSP Report: operator inst_circuito/instance_datapath/multiplication11 is absorbed into DSP inst_circuito/instance_datapath/add_2layer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5008 ; free virtual = 11807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | PCIN+A*B    | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5005 ; free virtual = 11804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5005 ; free virtual = 11804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[11] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[11]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[10] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[10]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[9] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[9]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[8] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[8]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[7] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[7]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[6] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[6]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[5] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[5]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[4] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[4]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[3] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[3]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[2] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[2]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[1] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[1]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
INFO: [Synth 8-5966] Removing register instance (\inst_circuito/instance_datapath/imgAddr_aux_reg[0] ) from module (fpga_basicIO) as it has self-loop and (\inst_circuito/instance_datapath/imgAddr_aux_reg[0]__0 ) is actual driver [/home/jcr/IST/MEng/PSD/Projects/Lab3/datapath.vhd:321]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 5005 ; free virtual = 11804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |images_mem    |         1|
|2     |weights1      |         1|
|3     |weights2      |         1|
|4     |middle_memory |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |images_mem    |     1|
|2     |middle_memory |     1|
|3     |weights1      |     1|
|4     |weights2      |     1|
|5     |BUFG          |     1|
|6     |CARRY4        |    27|
|7     |LUT1          |     8|
|8     |LUT2          |    29|
|9     |LUT3          |     1|
|10    |LUT4          |     4|
|11    |LUT5          |     2|
|12    |LUT6          |     6|
|13    |FDRE          |   122|
|14    |IBUF          |    19|
|15    |OBUF          |    28|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2250.219 ; gain = 466.551 ; free physical = 4990 ; free virtual = 11791
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2250.219 ; gain = 616.301 ; free physical = 4990 ; free virtual = 11791
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2250.219 ; gain = 0.000 ; free physical = 5270 ; free virtual = 12071
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.219 ; gain = 0.000 ; free physical = 5270 ; free virtual = 12071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7339068a
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:27 . Memory (MB): peak = 2250.219 ; gain = 905.434 ; free physical = 5270 ; free virtual = 12070
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1797.561; main = 1467.435; forked = 380.341
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3218.328; main = 2250.223; forked = 1000.121
INFO: [Common 17-1381] The checkpoint '/home/jcr/IST/MEng/PSD/Projects/Lab3/Lab3.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 15:51:22 2023...
