<!-- HTML header for doxygen 1.9.2-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Simulation: VSI API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="$extra_stylesheet" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1em;"><img alt="Logo" src="arm.png"/></td>
  <td style="padding-left: 2em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">Virtual Hardware
   &#160;<span id="projectnumber">Version 0.2 - beta</span>
   </div>
   <div id="projectbrief">Simulation Models with Virtual Interfaces for Test Automation</div>
  </td>
  <!--END !PROJECT_NAME-->
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="Compnav" class="tabs1">
    <ul class="tablist">
      <script type="text/javascript">
		<!--
		writeComponentTabs.call(this);
		//-->
      </script>
	  </ul>
</div>
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__arm__vsi__api.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">VSI API<div class="ingroups"><a class="el" href="group__arm__cmvp.html">Virtual Peripherals</a> &raquo; <a class="el" href="group__arm__vsi.html">Virtual Streaming Interface (VSI)</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Data streaming interface for Cortex-M applications to Python scripting.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structARM__VSI__Type"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a></td></tr>
<tr class="memdesc:structARM__VSI__Type"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the virtual streaming interface.  <a href="group__arm__vsi__api.html#structARM__VSI__Type">More...</a><br /></td></tr>
<tr class="separator:structARM__VSI__Type"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structARM__VSI__Type_8IRQ"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8IRQ">ARM_VSI_Type.IRQ</a></td></tr>
<tr class="memdesc:structARM__VSI__Type_8IRQ"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Request (IRQ)  <a href="group__arm__vsi__api.html#structARM__VSI__Type_8IRQ">More...</a><br /></td></tr>
<tr class="separator:structARM__VSI__Type_8IRQ"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structARM__VSI__Type_8Timer"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8Timer">ARM_VSI_Type.Timer</a></td></tr>
<tr class="memdesc:structARM__VSI__Type_8Timer"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time counter with 1MHz input frequency.  <a href="group__arm__vsi__api.html#structARM__VSI__Type_8Timer">More...</a><br /></td></tr>
<tr class="separator:structARM__VSI__Type_8Timer"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structARM__VSI__Type_8DMA"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8DMA">ARM_VSI_Type.DMA</a></td></tr>
<tr class="memdesc:structARM__VSI__Type_8DMA"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct Memory Access (DMA) Controller.  <a href="group__arm__vsi__api.html#structARM__VSI__Type_8DMA">More...</a><br /></td></tr>
<tr class="separator:structARM__VSI__Type_8DMA"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae74f3c421fcdc8d86c7801977e5caf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#gae74f3c421fcdc8d86c7801977e5caf41">ARM_VSI0_BASE</a>&#160;&#160;&#160;(0x4FF00000UL)</td></tr>
<tr class="separator:gae74f3c421fcdc8d86c7801977e5caf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ff56ddf812a64ee6c2587e5a1221f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga29ff56ddf812a64ee6c2587e5a1221f9">ARM_VSI1_BASE</a>&#160;&#160;&#160;(0x4FF10000UL)</td></tr>
<tr class="separator:ga29ff56ddf812a64ee6c2587e5a1221f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231418e77771a443b54e3dea79a121dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga231418e77771a443b54e3dea79a121dd">ARM_VSI2_BASE</a>&#160;&#160;&#160;(0x4FF20000UL)</td></tr>
<tr class="separator:ga231418e77771a443b54e3dea79a121dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5ddfb4913ca221c6c223811c28b105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga5c5ddfb4913ca221c6c223811c28b105">ARM_VSI3_BASE</a>&#160;&#160;&#160;(0x4FF30000UL)</td></tr>
<tr class="separator:ga5c5ddfb4913ca221c6c223811c28b105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4efd765154ddfa4d4bd205f1c1e95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#gad4efd765154ddfa4d4bd205f1c1e95e8">ARM_VSI4_BASE</a>&#160;&#160;&#160;(0x4FF40000UL)</td></tr>
<tr class="separator:gad4efd765154ddfa4d4bd205f1c1e95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea137ddf51c6868da7b9f5ed7fb1f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga2ea137ddf51c6868da7b9f5ed7fb1f3b">ARM_VSI5_BASE</a>&#160;&#160;&#160;(0x4FF50000UL)</td></tr>
<tr class="separator:ga2ea137ddf51c6868da7b9f5ed7fb1f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa5f8b1bd96f96bc7a298ef0444e242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga9aa5f8b1bd96f96bc7a298ef0444e242">ARM_VSI6_BASE</a>&#160;&#160;&#160;(0x4FF60000UL)</td></tr>
<tr class="separator:ga9aa5f8b1bd96f96bc7a298ef0444e242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e9f6fc8d37d92c5d05e51a50db9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#gae8e9f6fc8d37d92c5d05e51a50db9fba">ARM_VSI7_BASE</a>&#160;&#160;&#160;(0x4FF70000UL)</td></tr>
<tr class="separator:gae8e9f6fc8d37d92c5d05e51a50db9fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ec12cb09b32ba860292fe4c0b122e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga28ec12cb09b32ba860292fe4c0b122e8">ARM_VSI0</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gae74f3c421fcdc8d86c7801977e5caf41">ARM_VSI0_BASE</a>)</td></tr>
<tr class="separator:ga28ec12cb09b32ba860292fe4c0b122e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9887afc7c37778ddfe4ed78a1e6f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga5e9887afc7c37778ddfe4ed78a1e6f26">ARM_VSI1</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga29ff56ddf812a64ee6c2587e5a1221f9">ARM_VSI1_BASE</a>)</td></tr>
<tr class="separator:ga5e9887afc7c37778ddfe4ed78a1e6f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d8ef1288fdb5503a0628db90dcd66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#gaf1d8ef1288fdb5503a0628db90dcd66b">ARM_VSI2</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga231418e77771a443b54e3dea79a121dd">ARM_VSI2_BASE</a>)</td></tr>
<tr class="separator:gaf1d8ef1288fdb5503a0628db90dcd66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39616caa3fc5ecdd9ff25cb09f15d8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga39616caa3fc5ecdd9ff25cb09f15d8c8">ARM_VSI3</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga5c5ddfb4913ca221c6c223811c28b105">ARM_VSI3_BASE</a>)</td></tr>
<tr class="separator:ga39616caa3fc5ecdd9ff25cb09f15d8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e8a15c73b3bc5679b2595813ca8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga1b4e8a15c73b3bc5679b2595813ca8b2">ARM_VSI4</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gad4efd765154ddfa4d4bd205f1c1e95e8">ARM_VSI4_BASE</a>)</td></tr>
<tr class="separator:ga1b4e8a15c73b3bc5679b2595813ca8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b224647cceff80018b958a4997276c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga3b224647cceff80018b958a4997276c2">ARM_VSI5</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga2ea137ddf51c6868da7b9f5ed7fb1f3b">ARM_VSI5_BASE</a>)</td></tr>
<tr class="separator:ga3b224647cceff80018b958a4997276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39800e12b81875adc66be13ced85ad0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga39800e12b81875adc66be13ced85ad0a">ARM_VSI6</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga9aa5f8b1bd96f96bc7a298ef0444e242">ARM_VSI6_BASE</a>)</td></tr>
<tr class="separator:ga39800e12b81875adc66be13ced85ad0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053fd4b1c1b36336f9281516fb2e5149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__arm__vsi__api.html#ga053fd4b1c1b36336f9281516fb2e5149">ARM_VSI7</a>&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gae8e9f6fc8d37d92c5d05e51a50db9fba">ARM_VSI7_BASE</a>)</td></tr>
<tr class="separator:ga053fd4b1c1b36336f9281516fb2e5149"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p >Data streaming interface for Cortex-M applications to Python scripting. </p>
<p >The VSI peripheral is accessed using the <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> structure that defines registers for the following components:</p><ul>
<li>Interrupt control</li>
<li>Timer peripheral with 1MHz input clock</li>
<li>DMA peripheral with block buffer handling</li>
<li>64 user registers to implement bespoke functionality (i.e. for Audio, Video, or Sensor streaming)</li>
</ul>
<p >8 VSI peripheral instances are mapped into the memory of a Cortex-M system:</p>
<div class="fragment"><div class="line"><span class="comment">/* Memory mapping of 8 VSI peripherals */</span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI0_BASE           (0x4FF00000UL)                          </span><span class="comment">/*!&lt; VSI 0 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI1_BASE           (0x4FF10000UL)                          </span><span class="comment">/*!&lt; VSI 1 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI2_BASE           (0x4FF20000UL)                          </span><span class="comment">/*!&lt; VSI 2 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI3_BASE           (0x4FF30000UL)                          </span><span class="comment">/*!&lt; VSI 3 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI4_BASE           (0x4FF40000UL)                          </span><span class="comment">/*!&lt; VSI 4 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI5_BASE           (0x4FF50000UL)                          </span><span class="comment">/*!&lt; VSI 5 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI6_BASE           (0x4FF60000UL)                          </span><span class="comment">/*!&lt; VSI 6 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI7_BASE           (0x4FF70000UL)                          </span><span class="comment">/*!&lt; VSI 7 Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI0                ((ARM_VSI_Type *)ARM_VSI0_BASE)         </span><span class="comment">/*!&lt; VSI 0 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI1                ((ARM_VSI_Type *)ARM_VSI1_BASE)         </span><span class="comment">/*!&lt; VSI 1 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI2                ((ARM_VSI_Type *)ARM_VSI2_BASE)         </span><span class="comment">/*!&lt; VSI 2 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI3                ((ARM_VSI_Type *)ARM_VSI3_BASE)         </span><span class="comment">/*!&lt; VSI 3 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI4                ((ARM_VSI_Type *)ARM_VSI4_BASE)         </span><span class="comment">/*!&lt; VSI 4 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI5                ((ARM_VSI_Type *)ARM_VSI5_BASE)         </span><span class="comment">/*!&lt; VSI 5 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI6                ((ARM_VSI_Type *)ARM_VSI6_BASE)         </span><span class="comment">/*!&lt; VSI 6 struct */</span><span class="preprocessor"></span></div>
<div class="line"><span class="preprocessor">#define ARM_VSI7                ((ARM_VSI_Type *)ARM_VSI7_BASE)         </span><span class="comment">/*!&lt; VSI 7 struct */</span><span class="preprocessor"></span></div>
</div><!-- fragment --><p >The <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> structure is defined in <em>arm_vsi.h</em> file as follows:</p>
<div class="fragment"><div class="line"><span class="comment">/// Structure type to access the virtual streaming interface</span></div>
<div class="line"><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line">{<span class="comment"></span></div>
<div class="line"><span class="comment">  /// Interrupt Request (IRQ)</span></div>
<div class="line"><span class="comment"></span>  <span class="keyword">struct </span>{</div>
<div class="line">    __IOM uint32_t Enable;      <span class="comment">/*!&lt; (R/W) IRQ Enable */</span></div>
<div class="line">    __OM  uint32_t Set;         <span class="comment">/*!&lt; (-/W) IRQ Set */</span></div>
<div class="line">    __OM  uint32_t Clear;       <span class="comment">/*!&lt; (-/W) IRQ Clear */</span></div>
<div class="line">    __IM  uint32_t Status;      <span class="comment">/*!&lt; (R/-) IRQ Status */</span></div>
<div class="line">  } IRQ;</div>
<div class="line">  uint32_t reserved1[60];</div>
<div class="line"> <span class="comment"></span></div>
<div class="line"><span class="comment">  /// Time counter with 1MHz input frequency</span></div>
<div class="line"><span class="comment"></span>  <span class="keyword">struct </span>{</div>
<div class="line">    __IOM uint32_t Control;     <span class="comment">/*!&lt; (R/W) Timer Control */</span></div>
<div class="line">    __IOM uint32_t Interval;    <span class="comment">/*!&lt; (R/W) Timer Interval Value (in microseconds) */</span></div>
<div class="line">    __IM  uint32_t Count;       <span class="comment">/*!&lt; (R/-) Timer Overflow Count */</span></div>
<div class="line">  } Timer;</div>
<div class="line">  uint32_t reserved2[61];</div>
<div class="line"> <span class="comment"></span></div>
<div class="line"><span class="comment">  /// Direct Memory Access (DMA) Controller</span></div>
<div class="line"><span class="comment"></span>  <span class="keyword">struct </span>{</div>
<div class="line">    __IOM uint32_t Control;     <span class="comment">/*!&lt; (R/W) DMA Control */</span></div>
<div class="line">    __IOM uint32_t Address;     <span class="comment">/*!&lt; (R/W) DMA Memory Start Address */</span></div>
<div class="line">    __IOM uint32_t BlockSize;   <span class="comment">/*!&lt; (R/W) DMA Block Size (in bytes, multiple of 4) */</span></div>
<div class="line">    __IOM uint32_t BlockNum;    <span class="comment">/*!&lt; (R/W) DMA Number of Blocks (must be 2^n) */</span></div>
<div class="line">    __IM  uint32_t BlockIndex;  <span class="comment">/*!&lt; (R/-) DMA Block Index */</span></div>
<div class="line">  } DMA;</div>
<div class="line">  uint32_t reserved3[59];</div>
<div class="line"> </div>
<div class="line">  __IOM uint32_t Regs[64];      <span class="comment">/*!&lt; (R/W) User Registers */</span></div>
<div class="line"> </div>
<div class="line">} <a class="code hl_struct" href="group__arm__vsi__api.html#structARM__VSI__Type" title="Structure type to access the virtual streaming interface.">ARM_VSI_Type</a>;</div>
</div><!-- fragment --><p >The <a class="el" href="group__arm__vsi__api.html#a891c9036e6872ed134c185addd341b24" title="Interrupt Request (IRQ)">ARM_VSI_Type::IRQ</a> peripheral simulates an interrupt request. <b>Set</b> and <b>Clear</b> parameters have only write access and are used for triggering and clearing the interrupt. <b>Status</b> field indicates the interrupt state.</p>
<p >The <a class="el" href="group__arm__vsi__api.html#a6e0035edd58cc6ca8c94b5f9723a0d80" title="Time counter with 1MHz input frequency.">ARM_VSI_Type::Timer</a> peripheral is a simple counting timer with a 1MHz input frequency based on the time domain of the Arm Fast Model instruction set simulator. The <b>Count</b> value increments when the <b>Interval</b> value elapses.</p>
<p >The <a class="el" href="group__arm__vsi__api.html#a2adfebde5b46a4adc0318f5077f03c6d" title="Direct Memory Access (DMA) Controller.">ARM_VSI_Type::DMA</a> controller accesses a rotating memory buffer as shown in the diagram below. Each block transfer increments the <b>BlockIndex</b> value (restarts when the buffer rotates).</p>
<div class="image">
<img src="DMA_Buffer.png" alt=""/>
<div class="caption">
Structure of DMA memory buffer</div></div>
 <hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structARM__VSI__Type" id="structARM__VSI__Type"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structARM__VSI__Type">&#9670;&nbsp;</a></span>ARM_VSI_Type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_VSI_Type</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p >Structure type to access the virtual streaming interface. </p>
<p >The <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> structure provides access to the VSI peripheral registers. The peripheral provides the following registers: </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a891c9036e6872ed134c185addd341b24" name="a891c9036e6872ed134c185addd341b24"></a>struct <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8IRQ">ARM_VSI_Type.IRQ</a></td>
<td class="fieldname">
IRQ</td>
<td class="fielddoc">
Interrupt Request (IRQ) <p >A group of registers that can enable and set/clear interrupt requests. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adaaed01be51d9b1ab577eb1f2cb6b119" name="adaaed01be51d9b1ab577eb1f2cb6b119"></a>uint32_t</td>
<td class="fieldname">
reserved1[60]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6e0035edd58cc6ca8c94b5f9723a0d80" name="a6e0035edd58cc6ca8c94b5f9723a0d80"></a>struct <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8Timer">ARM_VSI_Type.Timer</a></td>
<td class="fieldname">
Timer</td>
<td class="fielddoc">
Time counter with 1MHz input frequency. <p >A simple counting timer with a 1MHz input frequency based on the time domain of the Arm Fast Model instruction set simulator.</p>
<p >The <b>Timer</b> peripheral has the following registers:</p><ul>
<li><b>Control</b> the operation of the timer with the following control bits:<ul>
<li><b>Control.0</b> 0=stop timer and timer reset, 1=start timer</li>
<li><b>Control.1</b> 0=on-shoot timer, 1=periodic timer by reloading Interval value</li>
<li><b>Control.2</b> 0=no interrupt, 1=trigger interrupt at overflow, sets IRQ.Status=1</li>
<li><b>Control.3</b> 0=no DMA transfer, 1=trigger DMA transfer at overflow</li>
</ul>
</li>
<li><b>Interval</b> value in microseconds for timer overflows</li>
<li><b>Count</b> timer overflow counter, incremented when the time interval elapses and reset to 0 when timer starts. </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a377b67a502c3683e082b971bd3e875e7" name="a377b67a502c3683e082b971bd3e875e7"></a>uint32_t</td>
<td class="fieldname">
reserved2[61]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2adfebde5b46a4adc0318f5077f03c6d" name="a2adfebde5b46a4adc0318f5077f03c6d"></a>struct <a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type_8DMA">ARM_VSI_Type.DMA</a></td>
<td class="fieldname">
DMA</td>
<td class="fielddoc">
Direct Memory Access (DMA) Controller. <p >A virtual DMA controller which copies data from/to peripheral to/from memory.</p>
<p >It has the following registers:</p><ul>
<li><b>Control</b> the operation of the DMA with the following control bits:<ul>
<li><b>Control.0</b> 0=disable DMA and reset DMA, 1=enable DMA</li>
<li><b>Control.1</b> DMA transfer direction 0=peripheral to memory, 1=memory to peripheral</li>
</ul>
</li>
<li><b>Address</b> start address of the memory region</li>
<li><b>BlockSize</b> number of bytes for each DMA transfer.</li>
<li><b>BlockNum</b> number of blocks before the memory buffer rotates, next DMA transfer uses start address.</li>
<li><b>BlockIndex</b> counts the total number of blocks transferred. It gets set to 0 when DMA is enabled and also when buffer rotates. </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a8f2070e44b076d7d9ade3ca394890737" name="a8f2070e44b076d7d9ade3ca394890737"></a>uint32_t</td>
<td class="fieldname">
reserved3[59]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a489c2266d8123eea4daa6d19c425a56c" name="a489c2266d8123eea4daa6d19c425a56c"></a>__IOM uint32_t</td>
<td class="fieldname">
Regs[64]</td>
<td class="fielddoc">
<p >(R/W) User Registers</p>
<p >Array of registers that allows to implement peripheral specific operations. </p>
</td></tr>
</table>

</div>
</div>
<a name="structARM__VSI__Type_8IRQ" id="structARM__VSI__Type_8IRQ"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structARM__VSI__Type_8IRQ">&#9670;&nbsp;</a></span>ARM_VSI_Type.IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_VSI_Type.IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p >Interrupt Request (IRQ) </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2faec1f9f8cc7f8f40d521c4dd574f49" name="a2faec1f9f8cc7f8f40d521c4dd574f49"></a>__IOM uint32_t</td>
<td class="fieldname">
Enable</td>
<td class="fielddoc">
<p >(R/W) IRQ Enable </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5d5b78699e57104f2fa03bbdf7b9197b" name="a5d5b78699e57104f2fa03bbdf7b9197b"></a>__OM uint32_t</td>
<td class="fieldname">
Set</td>
<td class="fielddoc">
<p >(-/W) IRQ Set </p>
</td></tr>
<tr><td class="fieldtype">
<a id="adc30bc0c7914db5918da4263fce93ad2" name="adc30bc0c7914db5918da4263fce93ad2"></a>__OM uint32_t</td>
<td class="fieldname">
Clear</td>
<td class="fielddoc">
<p >(-/W) IRQ Clear </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aec53a8c4f07baed5d8825072c89799be" name="aec53a8c4f07baed5d8825072c89799be"></a>__IM uint32_t</td>
<td class="fieldname">
Status</td>
<td class="fielddoc">
<p >(R/-) IRQ Status </p>
</td></tr>
</table>

</div>
</div>
<a name="structARM__VSI__Type_8Timer" id="structARM__VSI__Type_8Timer"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structARM__VSI__Type_8Timer">&#9670;&nbsp;</a></span>ARM_VSI_Type.Timer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_VSI_Type.Timer</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p >Time counter with 1MHz input frequency. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa1595abbb4c3a326636dd178757cd6c1" name="aa1595abbb4c3a326636dd178757cd6c1"></a>__IOM uint32_t</td>
<td class="fieldname">
Control</td>
<td class="fielddoc">
<p >(R/W) Timer Control </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad16dd01adf735ed9b87eebff5fc39ce5" name="ad16dd01adf735ed9b87eebff5fc39ce5"></a>__IOM uint32_t</td>
<td class="fieldname">
Interval</td>
<td class="fielddoc">
<p >(R/W) Timer Interval Value (in microseconds) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae93f994f01c537c4e2f7d8528c3eb5e9" name="ae93f994f01c537c4e2f7d8528c3eb5e9"></a>__IM uint32_t</td>
<td class="fieldname">
Count</td>
<td class="fielddoc">
<p >(R/-) Timer Overflow Count </p>
</td></tr>
</table>

</div>
</div>
<a name="structARM__VSI__Type_8DMA" id="structARM__VSI__Type_8DMA"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structARM__VSI__Type_8DMA">&#9670;&nbsp;</a></span>ARM_VSI_Type.DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_VSI_Type.DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p >Direct Memory Access (DMA) Controller. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa1595abbb4c3a326636dd178757cd6c1" name="aa1595abbb4c3a326636dd178757cd6c1"></a>__IOM uint32_t</td>
<td class="fieldname">
Control</td>
<td class="fielddoc">
<p >(R/W) DMA Control </p>
</td></tr>
<tr><td class="fieldtype">
<a id="add7bf230fde8d4836917806aff6a6b27" name="add7bf230fde8d4836917806aff6a6b27"></a>__IOM uint32_t</td>
<td class="fieldname">
Address</td>
<td class="fielddoc">
<p >(R/W) DMA Memory Start Address </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a18d721bf398e589932630551a08d2b1a" name="a18d721bf398e589932630551a08d2b1a"></a>__IOM uint32_t</td>
<td class="fieldname">
BlockSize</td>
<td class="fielddoc">
<p >(R/W) DMA Block Size (in bytes, multiple of 4) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad24b082591fff65e08958c0fcb18eaea" name="ad24b082591fff65e08958c0fcb18eaea"></a>__IOM uint32_t</td>
<td class="fieldname">
BlockNum</td>
<td class="fielddoc">
<p >(R/W) DMA Number of Blocks (must be 2^n) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6ea0de6fb5c3cd10e657992dba5b80d3" name="a6ea0de6fb5c3cd10e657992dba5b80d3"></a>__IM uint32_t</td>
<td class="fieldname">
BlockIndex</td>
<td class="fielddoc">
<p >(R/-) DMA Block Index </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae74f3c421fcdc8d86c7801977e5caf41" name="gae74f3c421fcdc8d86c7801977e5caf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74f3c421fcdc8d86c7801977e5caf41">&#9670;&nbsp;</a></span>ARM_VSI0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI0_BASE&#160;&#160;&#160;(0x4FF00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 0 Base Address </p>

</div>
</div>
<a id="ga29ff56ddf812a64ee6c2587e5a1221f9" name="ga29ff56ddf812a64ee6c2587e5a1221f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ff56ddf812a64ee6c2587e5a1221f9">&#9670;&nbsp;</a></span>ARM_VSI1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI1_BASE&#160;&#160;&#160;(0x4FF10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 1 Base Address </p>

</div>
</div>
<a id="ga231418e77771a443b54e3dea79a121dd" name="ga231418e77771a443b54e3dea79a121dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga231418e77771a443b54e3dea79a121dd">&#9670;&nbsp;</a></span>ARM_VSI2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI2_BASE&#160;&#160;&#160;(0x4FF20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 2 Base Address </p>

</div>
</div>
<a id="ga5c5ddfb4913ca221c6c223811c28b105" name="ga5c5ddfb4913ca221c6c223811c28b105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5ddfb4913ca221c6c223811c28b105">&#9670;&nbsp;</a></span>ARM_VSI3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI3_BASE&#160;&#160;&#160;(0x4FF30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 3 Base Address </p>

</div>
</div>
<a id="gad4efd765154ddfa4d4bd205f1c1e95e8" name="gad4efd765154ddfa4d4bd205f1c1e95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4efd765154ddfa4d4bd205f1c1e95e8">&#9670;&nbsp;</a></span>ARM_VSI4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI4_BASE&#160;&#160;&#160;(0x4FF40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 4 Base Address </p>

</div>
</div>
<a id="ga2ea137ddf51c6868da7b9f5ed7fb1f3b" name="ga2ea137ddf51c6868da7b9f5ed7fb1f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea137ddf51c6868da7b9f5ed7fb1f3b">&#9670;&nbsp;</a></span>ARM_VSI5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI5_BASE&#160;&#160;&#160;(0x4FF50000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 5 Base Address </p>

</div>
</div>
<a id="ga9aa5f8b1bd96f96bc7a298ef0444e242" name="ga9aa5f8b1bd96f96bc7a298ef0444e242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aa5f8b1bd96f96bc7a298ef0444e242">&#9670;&nbsp;</a></span>ARM_VSI6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI6_BASE&#160;&#160;&#160;(0x4FF60000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 6 Base Address </p>

</div>
</div>
<a id="gae8e9f6fc8d37d92c5d05e51a50db9fba" name="gae8e9f6fc8d37d92c5d05e51a50db9fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8e9f6fc8d37d92c5d05e51a50db9fba">&#9670;&nbsp;</a></span>ARM_VSI7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI7_BASE&#160;&#160;&#160;(0x4FF70000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 7 Base Address </p>

</div>
</div>
<a id="ga28ec12cb09b32ba860292fe4c0b122e8" name="ga28ec12cb09b32ba860292fe4c0b122e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ec12cb09b32ba860292fe4c0b122e8">&#9670;&nbsp;</a></span>ARM_VSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI0&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gae74f3c421fcdc8d86c7801977e5caf41">ARM_VSI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 0 struct </p>

</div>
</div>
<a id="ga5e9887afc7c37778ddfe4ed78a1e6f26" name="ga5e9887afc7c37778ddfe4ed78a1e6f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e9887afc7c37778ddfe4ed78a1e6f26">&#9670;&nbsp;</a></span>ARM_VSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI1&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga29ff56ddf812a64ee6c2587e5a1221f9">ARM_VSI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 1 struct </p>

</div>
</div>
<a id="gaf1d8ef1288fdb5503a0628db90dcd66b" name="gaf1d8ef1288fdb5503a0628db90dcd66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d8ef1288fdb5503a0628db90dcd66b">&#9670;&nbsp;</a></span>ARM_VSI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI2&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga231418e77771a443b54e3dea79a121dd">ARM_VSI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 2 struct </p>

</div>
</div>
<a id="ga39616caa3fc5ecdd9ff25cb09f15d8c8" name="ga39616caa3fc5ecdd9ff25cb09f15d8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39616caa3fc5ecdd9ff25cb09f15d8c8">&#9670;&nbsp;</a></span>ARM_VSI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI3&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga5c5ddfb4913ca221c6c223811c28b105">ARM_VSI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 3 struct </p>

</div>
</div>
<a id="ga1b4e8a15c73b3bc5679b2595813ca8b2" name="ga1b4e8a15c73b3bc5679b2595813ca8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e8a15c73b3bc5679b2595813ca8b2">&#9670;&nbsp;</a></span>ARM_VSI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI4&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gad4efd765154ddfa4d4bd205f1c1e95e8">ARM_VSI4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 4 struct </p>

</div>
</div>
<a id="ga3b224647cceff80018b958a4997276c2" name="ga3b224647cceff80018b958a4997276c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b224647cceff80018b958a4997276c2">&#9670;&nbsp;</a></span>ARM_VSI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI5&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga2ea137ddf51c6868da7b9f5ed7fb1f3b">ARM_VSI5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 5 struct </p>

</div>
</div>
<a id="ga39800e12b81875adc66be13ced85ad0a" name="ga39800e12b81875adc66be13ced85ad0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39800e12b81875adc66be13ced85ad0a">&#9670;&nbsp;</a></span>ARM_VSI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI6&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#ga9aa5f8b1bd96f96bc7a298ef0444e242">ARM_VSI6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 6 struct </p>

</div>
</div>
<a id="ga053fd4b1c1b36336f9281516fb2e5149" name="ga053fd4b1c1b36336f9281516fb2e5149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga053fd4b1c1b36336f9281516fb2e5149">&#9670;&nbsp;</a></span>ARM_VSI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARM_VSI7&#160;&#160;&#160;((<a class="el" href="group__arm__vsi__api.html#structARM__VSI__Type">ARM_VSI_Type</a> *)<a class="el" href="group__arm__vsi__api.html#gae8e9f6fc8d37d92c5d05e51a50db9fba">ARM_VSI7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VSI 7 struct </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
	Copyright &copy; 2021-2022 Arm Limited (or its affiliates). All rights reserved.
	<!-- Use script below for auto-inserting date, project name, version, etc  -->
	<!-- <script type="text/javascript">
        writeFooter.call(this);
    </script> -->
    </li>
  </ul>
</div>
</body>
</html>
