propos ros compliant fpga compon low power robot system case studi imag process applic kazushi yamashina takeshi ohkawa kanemitsu ootsu takashi yokota graduat school engin utsunomiya univers yoto utsunomiya tochigi japan kazushi abstract year robot requir autonom robot softwar sophist robot problem insuffici perform equip high perform microprocessor batteri power oper hand fpga devic acceler specif function robot system increas power consumpt implement custom circuit difficult introduc fpga devic robot larg develop cost fpga circuit compar softwar studi propos fpga compon technolog easi integr fpga robot compliant ros robot oper system case studi design ros compliant fpga compon imag label xilinx zynq platform develop ros compon fpga compon perform time faster compar ordinari ros softwar compon keyword fpga robot programm soc ros compon orient develop introduct year design techniqu build robot activ studi addit robot disast relief unman drone requir autonom robot softwar sophist robot equip high perform processor expect batteri oper hand fpga field programm gate array devic contribut speed field network packet rout imag process fpgas employ parallel oper specif function softwar run sequenti develop system fpga difficult softwar implement hardwar descript languag hdl high level synthesi hardwar emerg year implement circuit languag difficult ordinari softwar engin handl robot depend expertis hard develop develop system fpga devic reduc cost easi integr fpgas robot compon orient develop well method reduct cost develop robot softwar ros robot oper system propos softwar platform compon orient develop robot ros framework communic layer build system robot softwar studi propos hardwar compon fpga easi integr fpga robot compli ros system ros compliant fpga compon contribut perform improv robot fpga devic lower product robot develop paper present practic design ros compliant fpga compon perform label process imag exampl compon implement programm soc addit perform ros compliant fpga compon evalu compar softwar ros framework robot ros overview ros robot oper system releas osrf open sourc robot foundat open sourc project softwar platform framework communic layer build system robot softwar ros run linux motiv ros support reus softwar build robot system softwar compon robot develop figur increas number ros softwar packag number packag increas rapid releas addit tabl number softwar packag citat softwar platform robot clear ros kind mainstream period figur increas ros softwar packag copyright held author owner internationalworkshop fpgas softwar programm fsp london unit kingdom septemb tabl number regist packag citat softwar platform robot platform packag citat ros middlewar oroco unknown googl scholar ros communic model ros develop robot system design set compon call node communic channel call topic robot develop robot system collect compon number distribut packag connect develop node function need communic model ros base publish subscrib messag figur publish subscrib messag asynchron messag model ros node communic topic biggest advantag publish subscrib messag dynam network configur ros node bound loos add ros node easili role ros node publish subscrib topic classif messag well communic path publish node publish messag topic topic hold sequenc messag subscrib node system subscrib topic advanc receiv messag publish node subscrib node ros node communic partner bound loos ros dynam network configur node node node msgmsg publish subscrib topic figur publish subscrib messag iii ros compliant fpga compon describ requir ros compliant fpga compon target hardwar platform requir ros compliant fpga compon defin ros compliant fpga compon ros compliant compon conform publish subscrib messag rule communic ros node requir ros compliant fpga compon function ros compliant fpga compon equival implement softwar messag type data format input output ros compliant fpga compon equival implement softwar integr fpga robot system equival function replac softwar ros compon ros compliant fpga compon ros messag type data format ros compliant fpga compon softwar ros compon ros compliant fpga compon aim improv process perform satisfi requir structur ros compliant fpga compon figur structur propos ros compliant fpga compon model base requir previous compon implement function encapsul fpga circuit interfac ros softwar fpga circuit subscrib interfac topic publish interfac topic fpga perform acceler process role softwar compon interfac process input subscrib topic receiv input data respons format data suitabl fpga process send format data fpga second interfac process output receiv process fpga respons format data suitabl ros system publish topic node data topic node subscrib topic structur realiz robot system softwar hardwar cooper interfac input fpga interfac output communic ros compliant compon topic topic subscrib publish implement ros node figur ros compliant fpga compon model implement programm soc differ ros compliant fpga compon ros node written pure softwar process hardwar process fpga integr ros compliant fpga compon ros system connect ros node publish subscrib messag ordinari ros develop style ros compliant fpga compon easi integr fpga wrap softwar select programm soc target hardwar platform low power robot figur assign process programm soc soc system chip lsi integr function build system singl chip general hardwir process logic fpga achiev better perform low power consumpt compar softwar run general purpos processor suzuki exhibit power save perform improv process robot applic fpga studi arm processor fpga programm soc linux ros node arm processor process robot run fpga process suitabl softwar assign softwar arm process suitabl hardwar assign hardwar aim choos programm soc target platform improv perform minim burden hardwar develop keep product case studi label compon describ implement imag label base ros compliant fpga compon model label overvew process imag label put label number group white pixel binari imag label measur area angl length target robot system figur exampl label result produc correct result label step raster scan label region split region second step problem easili paper describ step label time consum task softwar hardwar implement overview figur block diagram hardwar process target full imag pixel byte case label oper appli basi bram fpga small store entir imag order exploit maximum effici hardwar process fpga design label hardwar label pixel clock communic arm processor linux ros fpga process robot singl programm soc figur assign task programm soc label figur label exampl communic fpga arm processor studi xillinux communic fpga logic arm processor xillinux platform zynq releas xillybus linux ubuntu run arm processor xillinux access fpga logic specif devic file figur communic mechan label hardwar arm processor softwar access fifo devic file read write data fpga read write data fifo control read write enabl port time applic fifo applic fifo xillybus core arm processo core full wr_en data empti rd_en data axi bus label full wr_en data empti rd_en data figur communic mechan role modul tabl role modul hardwar modul label hardwar store input imag memory_img input_control input pixel data label_gener label_gener execut label pixel pixel label algorithm pixel data label number previous previous pixel memori prepar label_gener write result current read label_gener read write detail label_gener explain tabl function modul modul function memory_img save input imag label_gener label pixel save result label number save result label number fifo buffer buffer input output r_data memory_img label_ generat input_control state_control imag data w_adr pixel data label data label result r_adr w_adr input imag r_adr r_adr label result fifo w_adr w_data r_adr r_data emptyful fifo w_adr w_data r_adr emptyful output_control w_adr figur view hardwar detail label curcuit label_gener design label hardwar label pixel clock figur circuit diagram label_gener bit input input name pixel pixel data input imag input previous label number addit singl output name output label bit label number pixel black output white refer label circuit output increment previous label number store current label regist hand number refer label minimum number output result flag_ label leftup label label rightup label left current label select minnum output label label data flag_ white refer label pixel figur detail block diagram label_gener ros node implement overview figur view ros system includ ros compliant fpga compon ros node system input_imag input imag data_input topic receiv data subscrib data_input send fpga receiv data fpga publish data_output topic display_result receiv data form subscrib data_output display consol input_imag read input imag bitmap file publish topic data_input messag receiv subscrib topic data_input fpga imag data provid data fpga access fifo devic file write data label fpga read data fpga label number data read fpga publish data_output messag node label node system subscrib topic receiv result format ros messag defin messag file figur develop develop pre defin messag prepar ros studi defin field messag system frame_id frame number integ width width imag integ height height imag integ pixel pixel data imag integ array data_input publish subscrib fpga input_imag data_output imag ros compliant compon publish communic display_result subscrib ros node topic figur view ros system ros compliant fpga compon figur messag file defin messag format perform evalu describ perform evalu ros compliant fpga compon evalu conduct three condit ros compliant fpga compon arm fpga softwar arm environ xilinx zedboard programm soc equip arm cortex processor artix fpga chip ubuntu lts xillinux eval addit oper frequenc label hardwar set mhz environ ordinari equip intel core ubuntu addit tabl hardwar resourc util fpga figur averag measur process time label resolut input imag measur gettimeofday standard librari function softwar repeat time environ averag frame includ communic time arm processor fpga min max process time ros compliant fpga compon time faster softwar arm processor ros compliant fpga compon perform time faster ideal number clock clock process current implement period clock clock elaps process pixel tabl hardwar resourc util zynq resourc util slice regist slice lut ram ram frame_id width height pixel process frame requir clock line process time frame fpga clock period overhead process time experiment system communic time arm processor fpga ros compliant fpga compon perform faster process softwar care communic delay softwar arm processor fpga figur total latenc data input data output ros compliant fpga compon ros compon pure softwar latenc correspond perform real situat robot system legend repres communic ros node publish subscrib subscrib label label label publish ros communic fpga arm includ time arm figur measur process time label environ total latenc time shorter pure softwar arm processor communic ros node occupi lot total latenc addit latenc shorter constitu ratio label time communic comput proport processor perform time comput reduc drastic time communic longer oper frequenc arm processor mhz hand intel core power consumpt suppli power label hardwar ros compliant fpga compon estim xpower analyz xilinx attach ise design suit total power estim ros compliant fpga compon dynam power static power general power consumpt high perform processor exampl intel core power consumpt propos ros compliant fpga compon lower high perform processor tabl power consumpt wheel base vehicl robot batteri oper rang estim power label compon lower compar ros compliant fpga compon contribut perform improv robot keep low power tabl power consumpt robot robot batt power kobuki irobot roomba huski fpga arm arm time communic ros node publish subscrib subscrib label process label label publish communic ros node figur total latenc ros compliant fpga compon work paper report applic fpga robot describ exampl fpga robot digit logic interact real interfac fpga robot manipul advanc control logic nonlinear control real time mobil oper realiz general purpos microprocessor previous autonom fuzzi behavior control sensor base behavior implement fpga robot car need human drive skill autonom car mobil robot view point applic fpga robot system design environ control system fpga develop system fpga difficult softwar implement hardwar descript languag hdl difficult ordinari softwar engin handl reduc develop cost system fpga previous mention develop system fpga tradit program languag matlab improv product robot develop group develop invert pendulum system high level synthesi tool generat hdl code pure java code comput time control logic system great reduc fpga design java code write hdl code fpga effect robot reduc comput connect softwar fpga easi paper propos ros compliant fpga compon technolog build easi bridg softwar fpga robot develop choos languag implement robot softwar hardwar ros compliant fpga component process robot implement ros compliant fpga compon achiev perform improv robot system vii conclus paper describ ros compliant fpga component imag process hardwar programm soc propos ros compliant fpga compon technolog fpga devic aim contribut easi integr fpga robot case studi propos compon hardwir imag label fpga implement programm soc equip arm processor fpga logic ros compliant fpga compon xilinx zynq perform time faster softwar arm processor time faster total latenc compon time faster process pure softwar ros compliant fpga compon achiev remark perform improv maintain high develop product cooper process hardwar softwar communic ros node occupi lot execut time ros compliant fpga compon studi reduct ros communic latenc acknowledg work support scope soumu japan refer robot societi japan robot technolog ohmsha open sourc robot foundat http openrtm aist http openrtm oroco http takuya suzuki yusaku yamazaki hakaru tamukoh masatoshi sekin amobil robot system lntelligentcircuitin silicon ieic technic report japanes xillybus http yujin garag http irobot https product nihon binari http kazushi yamashina takeshi ohkawa kanemitsu ootsu takashi yokota fundament design ros compliant compon imag process fpga robot applic confer paper collect nation convent ipsj japanes kazushi yamashina takeshi ohkawa kanemitsu ootsu takashi yokota ros compliant component imag process hardwar programm soc ieic technic report japanes farzin piltan sulaiman marhaban adel nowzari mostafa tohidian design fpga base slide mode control robot manipul intern journal robot autom ijra piltan rahmani esmaeili tayebi cheraghi rashidian khajeh fpga base control nonlinear system intern journal servic scienc technolog s√°nchez solano cabrera baturon moreno velo brox fpga implement embed fuzzi control robot applic industri electron ieee transact tzuu hseng shih jie chang xiang chen implement human drive skill autonom fuzzi behavior control fpga base car mobil robot ieee tran industri electron leong philip heng wai kuen hung tsoi field programm gate array technolog robot applic robot biomimet robio ieee intern confer ieee takeshi ohkawa daichi uetak takashi yokota kanemitsu ootsu takanobu baba reconfigur hardwir orb engin fpga java hdl synthes realtim applic proc intern symposium high effici acceler reconfigur technolog heart 