Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 07:11:22 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.298       -2.004                     14                 1109        0.099        0.000                      0                 1109        4.500        0.000                       0                   442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.298       -2.004                     14                 1105        0.099        0.000                      0                 1105        4.500        0.000                       0                   442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.075        0.000                      0                    4        0.869        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.298ns,  Total Violation       -2.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 2.703ns (27.874%)  route 6.994ns (72.126%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.094    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.407 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.796    13.202    alum/data1[11]
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.306    13.508 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.298    13.806    sm/ram_reg_20
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.930 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.343    14.274    sm/D_registers_q_reg[3][11]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124    14.398 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.434    14.832    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.693ns  (logic 2.703ns (27.887%)  route 6.990ns (72.113%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.094    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.407 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.796    13.202    alum/data1[11]
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.306    13.508 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.298    13.806    sm/ram_reg_20
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.930 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.177    14.107    display/ram_reg_9
    SLICE_X51Y68         LUT5 (Prop_lut5_I2_O)        0.124    14.231 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.596    14.828    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 2.491ns (25.713%)  route 7.197ns (74.287%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.202 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    12.893    sm/ram_reg_i_24_0[0]
    SLICE_X49Y67         LUT5 (Prop_lut5_I1_O)        0.299    13.192 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.312    13.504    sm/ram_reg_i_80_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.628 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.343    13.971    sm/D_registers_q_reg[3][4]
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.095 r  sm/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.728    14.823    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 2.589ns (26.753%)  route 7.089ns (73.247%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.588    12.881    alum/data1[7]
    SLICE_X51Y62         LUT3 (Prop_lut3_I0_O)        0.306    13.187 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.303    13.490    sm/ram_reg_1
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124    13.614 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.455    14.069    display/ram_reg_1
    SLICE_X51Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.193 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.620    14.813    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 2.610ns (27.262%)  route 6.964ns (72.738%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.500    10.224    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.348 r  sm/out_sig0_carry_i_18/O
                         net (fo=8, routed)           1.014    11.362    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.486 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.486    alum/S[3]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.887 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/out_sig0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.221 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.582    12.803    alum/data0[5]
    SLICE_X50Y62         LUT3 (Prop_lut3_I2_O)        0.303    13.106 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.291    13.397    sm/ram_reg_2
    SLICE_X51Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.521 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.475    13.996    sm/D_ddr_q_reg_2
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.120 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.589    14.709    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.721ns (28.520%)  route 6.820ns (71.480%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.094    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.428 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.639    13.067    sm/ram_reg_i_24_0[1]
    SLICE_X49Y68         LUT5 (Prop_lut5_I1_O)        0.303    13.370 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.154    13.524    sm/ram_reg_i_66_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.648 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.321    13.969    sm/D_ddr_q_reg
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124    14.093 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.583    14.676    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 2.491ns (26.144%)  route 7.037ns (73.856%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.202 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    12.893    sm/ram_reg_i_24_0[0]
    SLICE_X49Y67         LUT5 (Prop_lut5_I1_O)        0.299    13.192 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.312    13.504    sm/ram_reg_i_80_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.628 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.335    13.963    display/ram_reg_3
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.576    14.663    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 2.721ns (28.581%)  route 6.799ns (71.419%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.094    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.428 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.639    13.067    sm/ram_reg_i_24_0[1]
    SLICE_X49Y68         LUT5 (Prop_lut5_I1_O)        0.303    13.370 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.154    13.524    sm/ram_reg_i_66_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.648 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.287    13.935    display/ram_reg
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.124    14.059 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.597    14.655    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 2.605ns (27.443%)  route 6.887ns (72.557%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.094    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.316 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.705    13.021    alum/data1[8]
    SLICE_X48Y66         LUT4 (Prop_lut4_I0_O)        0.299    13.320 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.302    13.622    sm/ram_reg_14
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.746 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.323    14.069    display/ram_reg_7
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.124    14.193 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.434    14.627    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 2.589ns (26.092%)  route 7.333ns (73.908%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         0.828     6.419    sm/D_states_q_reg_n_0_[6]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  sm/D_registers_d_reg[7]_i_18/O
                         net (fo=16, routed)          0.831     7.374    sm/D_registers_d_reg[7]_i_18_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.498 r  sm/i__carry_i_27/O
                         net (fo=1, routed)           0.670     8.168    sm/i__carry_i_27_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.292 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.450     8.742    sm/i__carry_i_25_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  sm/i__carry_i_18/O
                         net (fo=2, routed)           0.734     9.601    sm/i__carry_i_18_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.725 r  sm/i__carry_i_9/O
                         net (fo=18, routed)          0.388    10.112    sm/M_sm_bsel[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  sm/out_sig0_carry_i_17/O
                         net (fo=19, routed)          1.221    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.582 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_91_1[2]
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.980 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.588    12.881    alum/data1[7]
    SLICE_X51Y62         LUT3 (Prop_lut3_I0_O)        0.306    13.187 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.303    13.490    sm/ram_reg_1
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124    13.614 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.475    14.088    sm/D_ddr_q_reg_1
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.212 r  sm/D_registers_q[7][7]_i_1/O
                         net (fo=8, routed)           0.845    15.057    L_reg/D[7]
    SLICE_X47Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)       -0.067    15.007    L_reg/D_registers_q_reg[2][7]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                 -0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.513    forLoop_idx_0_642305204[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.013    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    forLoop_idx_0_642305204[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    forLoop_idx_0_642305204[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.771    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.985    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    forLoop_idx_0_642305204[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  D_gamecounter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.773    D_gamecounter_q_reg_n_0_[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  D_gamecounter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    D_gamecounter_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  D_gamecounter_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    D_gamecounter_q_reg[8]_i_1_n_7
    SLICE_X48Y50         FDRE                                         r  D_gamecounter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  D_gamecounter_q_reg[8]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    D_gamecounter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    forLoop_idx_0_642305204[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.771    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.931    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.996    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4_n_5
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    forLoop_idx_0_642305204[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_642305204[2].cond_butt_dirs/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.513    forLoop_idx_0_642305204[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.026    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_5
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    forLoop_idx_0_642305204[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_642305204[3].cond_butt_dirs/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  D_gamecounter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.773    D_gamecounter_q_reg_n_0_[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  D_gamecounter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    D_gamecounter_q_reg[4]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  D_gamecounter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    D_gamecounter_q_reg[8]_i_1_n_5
    SLICE_X48Y50         FDRE                                         r  D_gamecounter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  D_gamecounter_q_reg[10]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    D_gamecounter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.513    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.710    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.838     2.028    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.075     1.588    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.591     1.535    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.861     2.051    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.513    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.710    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.838     2.028    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.071     1.584    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.590     1.534    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.733    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.859     2.049    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.071     1.605    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y48   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y50   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.607%)  route 2.712ns (79.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[4]/Q
                         net (fo=180, routed)         1.112     6.708    sm/D_states_q_reg_n_0_[4]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.832 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.687     7.520    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.644 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.913     8.556    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.186    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X33Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    14.631    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.607%)  route 2.712ns (79.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[4]/Q
                         net (fo=180, routed)         1.112     6.708    sm/D_states_q_reg_n_0_[4]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.832 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.687     7.520    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.644 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.913     8.556    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.186    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X33Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    14.631    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.607%)  route 2.712ns (79.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[4]/Q
                         net (fo=180, routed)         1.112     6.708    sm/D_states_q_reg_n_0_[4]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.832 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.687     7.520    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.644 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.913     8.556    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.186    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X33Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    14.631    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.607%)  route 2.712ns (79.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[4]/Q
                         net (fo=180, routed)         1.112     6.708    sm/D_states_q_reg_n_0_[4]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.832 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.687     7.520    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.644 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.913     8.556    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.186    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X33Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    14.631    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.899%)  route 0.853ns (82.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X45Y60         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[5]/Q
                         net (fo=195, routed)         0.491     2.135    sm/D_states_q_reg_n_0_[5]
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.363     2.543    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.899%)  route 0.853ns (82.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X45Y60         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[5]/Q
                         net (fo=195, routed)         0.491     2.135    sm/D_states_q_reg_n_0_[5]
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.363     2.543    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.899%)  route 0.853ns (82.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X45Y60         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[5]/Q
                         net (fo=195, routed)         0.491     2.135    sm/D_states_q_reg_n_0_[5]
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.363     2.543    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.899%)  route 0.853ns (82.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X45Y60         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[5]/Q
                         net (fo=195, routed)         0.491     2.135    sm/D_states_q_reg_n_0_[5]
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.363     2.543    fifo_reset_cond/AS[0]
    SLICE_X33Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X33Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.869    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.927ns  (logic 10.809ns (30.947%)  route 24.118ns (69.053%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.674    30.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124    30.768 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           1.118    31.886    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.124    32.010 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.974    32.984    L_reg/aseg[3]
    SLICE_X36Y58         LUT4 (Prop_lut4_I3_O)        0.150    33.134 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.194    36.328    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    40.065 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.065    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.838ns  (logic 10.563ns (30.320%)  route 24.275ns (69.680%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.847    30.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.941 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.747    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.871 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.182    33.053    aseg_driver/ctr/aseg[6]
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.124    33.177 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.282    36.459    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.976 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.976    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.826ns  (logic 10.798ns (31.006%)  route 24.028ns (68.994%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.674    30.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124    30.768 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           1.118    31.886    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.124    32.010 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.047    33.057    L_reg/aseg[3]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.150    33.207 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.031    36.238    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    39.964 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.964    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.696ns  (logic 10.568ns (30.459%)  route 24.128ns (69.541%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.847    30.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.941 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.747    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.871 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.183    33.054    L_reg/D_registers_q_reg[2][1]_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I0_O)        0.124    33.178 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.133    36.312    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.834 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.834    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.682ns  (logic 10.773ns (31.063%)  route 23.908ns (68.937%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.847    30.817    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.941 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.747    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.871 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.182    33.053    aseg_driver/ctr/aseg[6]
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.154    33.207 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.915    36.122    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.697    39.820 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.820    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.581ns  (logic 10.553ns (30.516%)  route 24.029ns (69.484%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.674    30.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124    30.768 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           1.118    31.886    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.124    32.010 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.047    33.057    L_reg/aseg[3]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.124    33.181 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.032    36.213    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.719 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.719    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.468ns  (logic 10.569ns (30.663%)  route 23.899ns (69.337%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.059     7.653    L_reg/D_registers_q_reg[2][11]_0[3]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.777 r  L_reg/L_721b0508_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.777     8.553    L_reg/L_721b0508_remainder0__0_carry_i_18_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.677 f  L_reg/L_721b0508_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.962     9.640    L_reg/L_721b0508_remainder0__0_carry_i_12_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.764 f  L_reg/L_721b0508_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.648    10.412    L_reg/L_721b0508_remainder0__0_carry_i_14_n_0
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.152    10.564 r  L_reg/L_721b0508_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.964    11.528    L_reg/L_721b0508_remainder0__0_carry_i_8_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.332    11.860 r  L_reg/L_721b0508_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.860    aseg_driver/decimal_renderer/i__carry_i_5__2[3]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.236 r  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.236    aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.551 f  aseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.292    13.843    L_reg/L_721b0508_remainder0[7]
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.307    14.150 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.639    15.789    L_reg/i__carry__0_i_20_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.152    15.941 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.530    16.471    L_reg/i__carry_i_26__1_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.803 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.799    17.602    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I2_O)        0.150    17.752 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.849    18.601    L_reg/i__carry_i_13__5_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.326    18.927 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.988    19.915    L_reg/i__carry_i_12__4_n_0
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.149    20.064 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    20.399    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.114 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.114    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.228 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.228    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.541 f  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.967    22.508    L_reg/L_721b0508_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.814 f  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.140    23.955    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    24.079 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           1.009    25.088    L_reg/i__carry_i_13__0_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.109    26.321    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.445 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.833    27.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I0_O)        0.124    27.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.402    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.952 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.952    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.286 r  aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    29.098    aseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.303    29.401 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    29.845    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    29.969 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.674    30.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124    30.768 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           1.118    31.886    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X30Y60         LUT5 (Prop_lut5_I0_O)        0.124    32.010 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.974    32.984    L_reg/aseg[3]
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.124    33.108 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.975    36.083    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.606 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.606    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.318ns  (logic 10.306ns (30.932%)  route 23.012ns (69.068%))
  Logic Levels:           27  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.745     7.339    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.463 f  L_reg/L_721b0508_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.665     8.129    L_reg/L_721b0508_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.253 r  L_reg/L_721b0508_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.731     8.984    L_reg/L_721b0508_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X45Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.108 r  L_reg/L_721b0508_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.797     9.905    L_reg/L_721b0508_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.029 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.506    10.535    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I2_O)        0.116    10.651 r  L_reg/L_721b0508_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.797    11.447    L_reg/L_721b0508_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.328    11.775 r  L_reg/L_721b0508_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.415 f  bseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.675    13.090    L_reg/L_721b0508_remainder0_1[3]
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.306    13.396 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=11, routed)          1.387    14.783    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.907 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.062    15.969    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.152    16.121 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           0.755    16.875    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.348    17.223 r  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.983    18.206    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.150    18.356 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.960    19.316    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.332    19.648 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    19.648    bseg_driver/decimal_renderer/i__carry_i_12__1_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.049 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.049    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.271 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.860    21.131    L_reg/L_721b0508_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.327    21.458 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          1.578    23.035    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.332    23.367 f  L_reg/i__carry_i_22__2/O
                         net (fo=9, routed)           0.958    24.326    L_reg/i__carry_i_22__2_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           1.119    25.569    L_reg/i__carry_i_15__3_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.693 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.695    26.388    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.908 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.908    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.147 f  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.812    27.958    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.301    28.259 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.704    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.828 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.732    29.560    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.684 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.646    30.330    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.454 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.601    31.055    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.150    31.205 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.505    34.710    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.746    38.456 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.456    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.303ns  (logic 10.300ns (30.928%)  route 23.003ns (69.072%))
  Logic Levels:           27  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.745     7.339    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.463 f  L_reg/L_721b0508_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.665     8.129    L_reg/L_721b0508_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.253 r  L_reg/L_721b0508_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.731     8.984    L_reg/L_721b0508_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X45Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.108 r  L_reg/L_721b0508_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.797     9.905    L_reg/L_721b0508_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.029 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.506    10.535    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I2_O)        0.116    10.651 r  L_reg/L_721b0508_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.797    11.447    L_reg/L_721b0508_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.328    11.775 r  L_reg/L_721b0508_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.415 f  bseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.675    13.090    L_reg/L_721b0508_remainder0_1[3]
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.306    13.396 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=11, routed)          1.387    14.783    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.907 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.062    15.969    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.152    16.121 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           0.755    16.875    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.348    17.223 r  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.983    18.206    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.150    18.356 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.960    19.316    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.332    19.648 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    19.648    bseg_driver/decimal_renderer/i__carry_i_12__1_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.049 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.049    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.271 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.860    21.131    L_reg/L_721b0508_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.327    21.458 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          1.578    23.035    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.332    23.367 f  L_reg/i__carry_i_22__2/O
                         net (fo=9, routed)           0.958    24.326    L_reg/i__carry_i_22__2_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           1.119    25.569    L_reg/i__carry_i_15__3_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.693 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.695    26.388    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.908 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.908    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.147 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.812    27.958    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.301    28.259 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.704    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.828 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.732    29.560    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.684 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.646    30.330    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.454 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.857    31.312    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.153    31.465 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.239    34.704    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.441 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.441    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.183ns  (logic 10.304ns (31.053%)  route 22.878ns (68.947%))
  Logic Levels:           27  (CARRY4=5 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.745     7.339    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.463 f  L_reg/L_721b0508_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.665     8.129    L_reg/L_721b0508_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.253 r  L_reg/L_721b0508_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.731     8.984    L_reg/L_721b0508_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X45Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.108 r  L_reg/L_721b0508_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.797     9.905    L_reg/L_721b0508_remainder0__0_carry_i_17__0_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.029 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.506    10.535    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I2_O)        0.116    10.651 r  L_reg/L_721b0508_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.797    11.447    L_reg/L_721b0508_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I2_O)        0.328    11.775 r  L_reg/L_721b0508_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.775    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.415 f  bseg_driver/decimal_renderer/L_721b0508_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.675    13.090    L_reg/L_721b0508_remainder0_1[3]
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.306    13.396 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=11, routed)          1.387    14.783    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.907 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           1.062    15.969    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.152    16.121 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           0.755    16.875    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.348    17.223 r  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.983    18.206    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.150    18.356 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.960    19.316    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.332    19.648 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    19.648    bseg_driver/decimal_renderer/i__carry_i_12__1_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.049 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.049    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.271 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.860    21.131    L_reg/L_721b0508_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.327    21.458 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          1.578    23.035    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.332    23.367 f  L_reg/i__carry_i_22__2/O
                         net (fo=9, routed)           0.958    24.326    L_reg/i__carry_i_22__2_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           1.119    25.569    L_reg/i__carry_i_15__3_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.693 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.695    26.388    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.908 r  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.908    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.147 f  bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.812    27.958    bseg_driver/decimal_renderer/L_721b0508_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.301    28.259 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.704    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    28.828 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.732    29.560    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.684 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.646    30.330    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.454 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.599    31.053    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.150    31.203 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.373    34.576    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    38.321 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.321    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.414ns (77.009%)  route 0.422ns (22.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.664 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.086    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.372 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.416ns (73.542%)  route 0.509ns (26.458%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.161     1.840    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.349     2.233    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.463 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.463    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1237840951[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.489ns (73.537%)  route 0.536ns (26.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.061     1.761    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.806 f  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.135     1.941    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.986 r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.340     2.325    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.560 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.560    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1237840951[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.460ns (70.217%)  route 0.619ns (29.783%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.066     1.743    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.788 f  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.144     1.932    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.409     2.386    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.616 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.616    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.369ns (61.497%)  route 0.857ns (38.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.857     2.503    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.730 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.730    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.383ns (62.002%)  route 0.848ns (37.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.848     2.493    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.735 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.735    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.208ns  (logic 1.619ns (38.468%)  route 2.589ns (61.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.589     4.084    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.208 r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.208    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.454     4.859    forLoop_idx_0_642305204[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.617ns (39.135%)  route 2.515ns (60.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.515     4.009    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.133 r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.133    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.454     4.859    forLoop_idx_0_642305204[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_642305204[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.628ns (43.508%)  route 2.114ns (56.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     3.741    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.628ns (43.508%)  route 2.114ns (56.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     3.741    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.628ns (43.508%)  route 2.114ns (56.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     3.741    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.628ns (43.508%)  route 2.114ns (56.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     3.741    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.628ns (43.508%)  route 2.114ns (56.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     3.741    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.625ns (44.197%)  route 2.051ns (55.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.051     3.552    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.676 r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.676    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.503     4.907    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 1.622ns (46.619%)  route 1.858ns (53.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.858     3.356    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.480 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.480    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 1.615ns (47.157%)  route 1.810ns (52.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.810     3.301    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.425 r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.425    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.503     4.907    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.300ns (34.954%)  route 0.558ns (65.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.558     0.812    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.857 r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.857    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.861     2.051    forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_1237840951[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.307ns (34.252%)  route 0.589ns (65.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.851    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.896    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.859     2.049    forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1237840951[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.304ns (29.880%)  route 0.713ns (70.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.713     0.971    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.016 r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.016    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.856     2.046    forLoop_idx_0_642305204[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.311ns (29.719%)  route 0.736ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.736     1.002    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.047 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.047    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.313ns (28.010%)  route 0.805ns (71.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.805     1.074    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.119 r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.119    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.856     2.046    forLoop_idx_0_642305204[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_642305204[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.316ns (27.323%)  route 0.842ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.158    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.316ns (27.323%)  route 0.842ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.158    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.316ns (27.323%)  route 0.842ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.158    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.316ns (27.323%)  route 0.842ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.158    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.316ns (27.323%)  route 0.842ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.158    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





