0.7
2020.2
May 22 2024
19:03:11
D:/itmo_labs/Functional circuitry/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sim_1/new/adder_tb.v,1731262581,verilog,,,,adder_tb,,,,,,,,
D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sim_1/new/multi_adder_tb.v,1731330824,verilog,,,,multi_adder_tb,,,,,,,,
D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sources_1/new/adder.v,1731264566,verilog,,D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sources_1/new/multi_adder.v,,adder,,,,,,,,
D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sources_1/new/multi_adder.v,1731330260,verilog,,D:/itmo_labs/Functional circuitry/lab1/lab1.srcs/sim_1/new/multi_adder_tb.v,,multi_adder,,,,,,,,
