{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556670265845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556670265855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 18:24:25 2019 " "Processing started: Tue Apr 30 18:24:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556670265855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670265855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670265855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556670266969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556670266969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.sv 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670280832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670280832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-Behavioral " "Found design unit 1: decodificador-Behavioral" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281400 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(10) " "Verilog HDL information at counter.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556670281407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_RGB " "Found entity 1: mux_RGB" {  } { { "mux_RGB.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_RGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cuadrante " "Found entity 1: mux_cuadrante" {  } { { "mux_cuadrante.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hlineGenerator " "Found entity 1: hlineGenerator" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlinegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vlinegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vlineGenerator " "Found entity 1: vlineGenerator" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.sv(12) " "Verilog HDL information at random.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556670281500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cronometer.sv(10) " "Verilog HDL information at cronometer.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556670281516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_clock.sv(9) " "Verilog HDL information at new_clock.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556670281524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock " "Found entity 1: new_clock" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sprite_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_sprite_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sprite_state " "Found entity 1: mux_sprite_state" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556670281535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670281535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test " "Elaborating entity \"top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556670281627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:ant " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:ant\"" {  } { { "top_test.sv" "ant" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 antirrebote.sv(15) " "Verilog HDL assignment warning at antirrebote.sv(15): truncated value with size 32 to match size of target (20)" {  } { { "antirrebote.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/antirrebote.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281633 "|top_test|antirrebote:ant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:nclk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:nclk\"" {  } { { "top_test.sv" "nclk" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ctn " "Elaborating entity \"counter\" for hierarchy \"counter:ctn\"" {  } { { "top_test.sv" "ctn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "counter.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281640 "|top_test|counter:ctn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:ran " "Elaborating entity \"random\" for hierarchy \"random:ran\"" {  } { { "top_test.sv" "ran" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281643 "|random"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "random.sv(58) " "Verilog HDL warning at random.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "random.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556670281643 "|random"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:deco " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:deco\"" {  } { { "top_test.sv" "deco" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "top_test.sv" "fsm" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selectd " "Elaborating entity \"selector\" for hierarchy \"selector:selectd\"" {  } { { "top_test.sv" "selectd" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sprite_state mux_sprite_state:mxs " "Elaborating entity \"mux_sprite_state\" for hierarchy \"mux_sprite_state:mxs\"" {  } { { "top_test.sv" "mxs" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color mux_sprite_state.sv(6) " "Verilog HDL or VHDL warning at mux_sprite_state.sv(6): object \"color\" assigned a value but never read" {  } { { "mux_sprite_state.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/mux_sprite_state.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556670281658 "|top_test|mux_sprite_state:mxs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_RGB mux_RGB:dut " "Elaborating entity \"mux_RGB\" for hierarchy \"mux_RGB:dut\"" {  } { { "top_test.sv" "dut" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comp\"" {  } { { "top_test.sv" "comp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_clock new_clock:nw " "Elaborating entity \"new_clock\" for hierarchy \"new_clock:nw\"" {  } { { "top_test.sv" "nw" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 new_clock.sv(23) " "Verilog HDL assignment warning at new_clock.sv(23): truncated value with size 32 to match size of target (26)" {  } { { "new_clock.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/new_clock.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281669 "|top_test|new_clock:nw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer cronometer:crn " "Elaborating entity \"cronometer\" for hierarchy \"cronometer:crn\"" {  } { { "top_test.sv" "crn" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cronometer.sv(26) " "Verilog HDL assignment warning at cronometer.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281673 "|top_test|cronometer:crn"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cronometer.sv(32) " "Verilog HDL warning at cronometer.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cronometer.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/cronometer.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1556670281674 "|top_test|cronometer:crn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlineGenerator hlineGenerator:generator " "Elaborating entity \"hlineGenerator\" for hierarchy \"hlineGenerator:generator\"" {  } { { "top_test.sv" "generator" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color hlineGenerator.sv(9) " "Verilog HDL or VHDL warning at hlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "hlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/hlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556670281712 "|top_test|hlineGenerator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vlineGenerator vlineGenerator:generator2 " "Elaborating entity \"vlineGenerator\" for hierarchy \"vlineGenerator:generator2\"" {  } { { "top_test.sv" "generator2" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color vlineGenerator.sv(9) " "Verilog HDL or VHDL warning at vlineGenerator.sv(9): object \"color\" assigned a value but never read" {  } { { "vlineGenerator.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/vlineGenerator.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556670281716 "|top_test|vlineGenerator:generator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite sprite:sp " "Elaborating entity \"sprite\" for hierarchy \"sprite:sp\"" {  } { { "top_test.sv" "sp" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color sprite.sv(10) " "Verilog HDL or VHDL warning at sprite.sv(10): object \"color\" assigned a value but never read" {  } { { "sprite.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/sprite.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556670281720 "|top_test|sprite:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:controller\"" {  } { { "top_test.sv" "controller" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670281723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281725 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(80) " "Verilog HDL assignment warning at VGA_Controller.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281725 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(83) " "Verilog HDL assignment warning at VGA_Controller.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281725 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(123) " "Verilog HDL assignment warning at VGA_Controller.sv(123): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281725 "|top_test|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(149) " "Verilog HDL assignment warning at VGA_Controller.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/VGA_Controller.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556670281725 "|top_test|VGA_Controller:controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556670282663 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC GND " "Pin \"oVGA_SYNC\" is stuck at GND" {  } { { "top_test.sv" "" { Text "C:/Users/Jose Rivera/Documents/VGA-Controller/top_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556670282860 "|top_test|oVGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556670282860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556670282976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556670283372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Documents/VGA-Controller/output_files/Laboratorio5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670283463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556670283658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556670283658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556670283772 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556670283772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556670283772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556670283772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556670283814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 18:24:43 2019 " "Processing ended: Tue Apr 30 18:24:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556670283814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556670283814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556670283814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556670283814 ""}
