$date
	Tue Jun 17 22:49:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and2_autocheck_top_tb $end
$var wire 1 ! __config_all_done__ $end
$var wire 1 " __op_clock__ $end
$var wire 1 # __prog_clock__ $end
$var wire 1 $ clk $end
$var wire 128 % gfpga_pad_GPIO_PAD [0:127] $end
$var wire 1 & pReset $end
$var wire 1 ' prog_clk $end
$var wire 1 ( reset $end
$var wire 1 ) set $end
$var wire 1 * ccff_tail $end
$var wire 1 + c_fpga $end
$var wire 1 , c_benchmark $end
$var reg 1 - __config_done__ $end
$var reg 1 ( __greset__ $end
$var reg 1 ) __gset__ $end
$var reg 1 . __op_clock___reg__ $end
$var reg 1 / __prog_clock___reg__ $end
$var reg 1 0 __prog_reset__ $end
$var reg 1 1 __prog_set_ $end
$var reg 1 2 a_shared_input $end
$var reg 1 3 b_shared_input $end
$var reg 16 4 bit_index [15:0] $end
$var reg 1 5 c_flag $end
$var reg 1 6 ccff_head $end
$var reg 16 7 ibit [15:0] $end
$var reg 1 8 sim_start $end
$var reg 1 9 skip_bits $end
$var integer 32 : nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 :
09
18
b100111101111000 7
06
05
b0 4
13
12
11
10
0/
0.
0-
1,
1+
0*
0)
1(
0'
1&
bx00x00x000x0xx0x0xxxx0x0xx00xxx0xx0xx000x000x0xxx000x000000xxxx001x00xx0x0x0x000000x0x0xxx0x0000xxxx0x0x000x00x00000x0x0000xx0 %
0$
0#
0"
0!
$end
#5000
1/
#10000
b1 4
0/
01
0&
00
#15000
1'
1#
1/
#20000
b10 4
0'
0#
0/
#25000
1'
1#
1/
#30000
b11 4
0'
0#
0/
#35000
1'
1#
1/
#40000
b100 4
0'
0#
0/
#45000
1'
1#
1/
#50000
b101 4
0'
0#
0/
#55000
1'
1#
1/
#60000
b110 4
0'
0#
0/
#65000
1'
1#
1/
#70000
b111 4
0'
0#
0/
#75000
1'
1#
1/
#80000
b1000 4
0'
0#
0/
#85000
1'
1#
1/
#90000
b1001 4
0'
0#
0/
#95000
1'
1#
1/
#100000
b1010 4
0'
0#
0/
#105000
1'
1#
1/
#110000
b1011 4
0'
0#
0/
#115000
1'
1#
1/
#120000
b1100 4
0'
0#
0/
#125000
1'
1#
1/
#130000
b1101 4
0'
0#
0/
#135000
1'
1#
1/
#140000
b1110 4
0'
0#
0/
#145000
1'
1#
1/
#150000
b1111 4
0'
0#
0/
#155000
1'
1#
1/
#160000
b10000 4
0'
0#
0/
#165000
1'
1#
1/
#170000
b10001 4
0'
0#
0/
#175000
1'
1#
1/
#180000
b10010 4
0'
0#
0/
#185000
1'
1#
1/
#190000
b10011 4
0'
0#
0/
#195000
1'
1#
1/
#200000
b10100 4
0'
0#
0/
#205000
1'
1#
1/
#210000
b10101 4
0'
0#
0/
#215000
1'
1#
1/
#220000
b10110 4
0'
0#
0/
#225000
1'
1#
1/
#230000
b10111 4
0'
0#
0/
#235000
1'
1#
1/
#240000
b11000 4
0'
0#
0/
#245000
1'
1#
1/
#250000
b11001 4
0'
0#
0/
#255000
1'
1#
1/
#260000
b11010 4
0'
0#
0/
#265000
1'
1#
1/
#270000
b11011 4
0'
0#
0/
#275000
1'
1#
1/
#280000
b11100 4
0'
0#
0/
#285000
1'
1#
1/
#290000
b11101 4
0'
0#
0/
#295000
1'
1#
1/
#300000
b11110 4
0'
0#
0/
#305000
1'
1#
1/
#310000
b11111 4
0'
0#
0/
#315000
1'
1#
1/
#320000
b100000 4
0'
0#
0/
#325000
1'
1#
1/
#330000
b100001 4
0'
0#
0/
#335000
1'
1#
1/
#340000
b100010 4
0'
0#
0/
#345000
1'
1#
1/
#350000
b100011 4
0'
0#
0/
#355000
1'
1#
1/
#360000
b100100 4
0'
0#
0/
