set_property ROUTE { CLK_BUFGCE_9_CLK_OUT CLK_CMT_MUX_16_ENC_2_CLK_OUT CLK_CMT_MUX_2TO1_19_CLK_OUT CLK_HROUTE_0_2 CLK_HROUTE_L2 CLK_HROUTE_L2 CLK_CMT_MUX_3TO1_2_CLK_OUT CLK_VROUTE_BOT CLK_CMT_DRVR_TRI_ESD_3_CLK_OUT_SCHMITT_B CLK_CMT_MUX_3TO1_2_CLK_OUT CLK_VROUTE_BOT CLK_CMT_DRVR_TRI_ESD_2_CLK_OUT_SCHMITT_B CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP { CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT CLK_TEST_BUF_SITE_1_CLK_IN { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } [get_nets ap_clk]
set_property IS_ROUTE_FIXED 1 [get_nets ap_clk]