<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>实验十一 RV32I单周期CPU &mdash; 南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="实验十二 计算机系统" href="12.html" />
    <link rel="prev" title="实验十 CPU数据通路" href="10.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> 南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="01.html">实验一 选择器</a></li>
<li class="toctree-l1"><a class="reference internal" href="02.html">实验二 译码器和编码器</a></li>
<li class="toctree-l1"><a class="reference internal" href="03.html">实验三 加法器与ALU</a></li>
<li class="toctree-l1"><a class="reference internal" href="04.html">实验四 计数器和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="05.html">实验五 寄存器组及存储器</a></li>
<li class="toctree-l1"><a class="reference internal" href="06.html">实验六 移位寄存器及桶形移位器</a></li>
<li class="toctree-l1"><a class="reference internal" href="07.html">实验七 状态机及键盘输入</a></li>
<li class="toctree-l1"><a class="reference internal" href="08.html">实验八 VGA接口控制器实现</a></li>
<li class="toctree-l1"><a class="reference internal" href="09.html">实验九 字符输入界面</a></li>
<li class="toctree-l1"><a class="reference internal" href="10.html">实验十 CPU数据通路</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">实验十一 RV32I单周期CPU</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#risc-v">RISC-V指令集简介</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#rv32i">RV32I指令编码</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id2">RV32I中的通用寄存器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id3">RV32I中的指令类型</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id4">整数运算指令</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id5">控制转移指令</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">存储器访问指令</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id7">常见伪指令</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id8">RV32I电路实现</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id9">单周期电路设计</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id10">控制通路</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#pc">PC生成</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id11">指令存储器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id12">指令译码及立即数生成</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id13">控制信号生成</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id14">跳转控制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id15">数据通路</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cpu">单周期CPU的时序设计</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id16">模块化设计</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id17">软件及测试部分</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id18">单元测试</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id19">单步功能仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id20">系统功能仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="#riscv-tests">riscv-tests测试集简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id23">测试程序移植</a></li>
<li class="toctree-l3"><a class="reference internal" href="#testbench">测试集TestBench</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id24">上板测试</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id25">实验验收要求</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id26">在线测试</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="12.html">实验十二 计算机系统</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>实验十一 RV32I单周期CPU</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/exp/11.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="rv32icpu">
<h1>实验十一 RV32I单周期CPU<a class="headerlink" href="#rv32icpu" title="Permalink to this headline"></a></h1>
<p>“陛下，我们把这台计算机命名为‘秦一号’。请看，那里，中心部分，是CPU，是计算机的核心计算元件。由您最精锐的五个军团构成，对照这张图您可以看到里面的加法器、寄存器、堆栈存贮器；外围整齐的部分是内存，构建这部分时我们发现人手不够，好在这部分每个单元的动作最简单，就训练每个士兵拿多种颜色的旗帜，组合起来后，一个人就能同时完成最初二十个人的操作，这就使内存容量达到了运行‘秦1.0’操作系统的最低要求；”</p>
<blockquote>
<div><p>— 《三体》, 刘慈欣</p>
</div></blockquote>
<p>本实验的目标是利用FPGA实现RV32I指令集中除系统控制指令之外的其余指令。利用单周期方式实现RV32I的控制通路及数据通路，并能够顺利通过功能仿真。在完成功能仿真后可以在DE10-Standard开发板上进行单步测试。通过对单周期CPU的实际设计来理解CPU内部的控制及数据通路原理，并掌握基本的系统级测试和Debug技术。</p>
<section id="risc-v">
<h2>RISC-V指令集简介<a class="headerlink" href="#risc-v" title="Permalink to this headline"></a></h2>
<p><a class="reference external" href="https://riscv.org/">RISC-V</a> 是由UC Berkeley推出的一套开源指令集。
该指令集包含一系列的基础指令集和可选扩展指令集。在本实验中我们主要关注其中的32位基础指令集RV32I。
RV32I指令集中包含了40条基础指令，涵盖了整数运算、存储器访问、控制转移和系统控制几个大类。本实验中无需实现系统控制的ECALL/EBREAK、内存同步FENCE指令及CSR访问指令，所以共需实现37条指令。
RV32I中的程序计数器PC及32个通用寄存器均是32位长度，访存地址线宽度也是32位。RV32I的指令长度也统一为32位，在实现过程中无需支持16位的压缩指令格式。</p>
<section id="rv32i">
<h3>RV32I指令编码<a class="headerlink" href="#rv32i" title="Permalink to this headline"></a></h3>
<p>RV32I的指令编码非常规整，分为六种类型，其中四种类型为基础编码类型，其余两种是变种：</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>R-Type</strong> ：为寄存器操作数指令，含2个源寄存器rs1,rs2和一个目的寄存器rd。</p></li>
<li><p><strong>I-Type</strong> ：为立即数操作指令，含一个源寄存器和一个目的寄存器和一个12bit立即数操作数</p></li>
<li><p><strong>S-Type</strong> ：为存储器写指令，含两个源寄存器和一个12bit立即数。</p></li>
<li><p>B-Type：为跳转指令，实际是S-Type的变种。与S-Type主要的区别是立即数编码。S-Type中的imm[11:5]变为{immm[12], imm[10:5]}，imm[4:0]变为{imm[4:1], imm[11]}。</p></li>
<li><p><strong>U-Type</strong> ：为长立即数指令，含一个目的寄存器和20bit立即数操作数。</p></li>
<li><p>J-Type：为长跳转指令，实际是U-Type的变种。与U-Type主要的区别是立即数编码。U-Type中的imm[31:12]变为{imm[20], imm[10:1], imm[11], imm[19:12]}。</p></li>
</ul>
</div></blockquote>
<p>其中四种基本格式如图 <a class="reference internal" href="#fig-riscvisa"><span class="std std-numref">Fig. 73</span></a> 所示：</p>
<figure class="align-default" id="fig-riscvisa">
<img alt="../_images/riscvisa.png" src="../_images/riscvisa.png" />
<figcaption>
<p><span class="caption-number">Fig. 73 </span><span class="caption-text">RV32I指令的四种基本格式</span><a class="headerlink" href="#fig-riscvisa" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>在指令编码中，opcode必定为指令低7bit，源寄存器rs1，rs2和目的寄存器rd也都在特定位置出现，所以指令解码非常方便。</p>
<div class="admonition myquestion">
<p class="admonition-title">思考</p>
<p>为什么会有S-Type/B-Type，U-Type/J-Type这些不同的立即数编码方案？指令相关的立即数为何在编码时采用这样“奇怪”的bit顺序？</p>
</div>
</section>
<section id="id2">
<h3>RV32I中的通用寄存器<a class="headerlink" href="#id2" title="Permalink to this headline"></a></h3>
<p>RV32I共32个32bit的通用寄存器x0~x31(寄存器地址为5bit编码），其中寄存器x0中的内容总是0，无法改变。
其他寄存器的别名和寄存器使用约定参见表 <a class="reference internal" href="#tab-regname"><span class="std std-numref">Table 12</span></a> 。需要注意的是，部分寄存器在函数调用时是由调用方（Caller）来负责保存的，部分寄存器是由被调用方（Callee）来保存的。在进行C语言和汇编混合编程时需要注意。</p>
<table class="docutils align-default" id="tab-regname">
<caption><span class="caption-number">Table 12 </span><span class="caption-text">RV32I中通用寄存器的定义与用法</span><a class="headerlink" href="#tab-regname" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 22%" />
<col style="width: 16%" />
<col style="width: 46%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Register</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Use</p></th>
<th class="head"><p>Saver</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>x0</p></td>
<td><p>zero</p></td>
<td><p>Constant 0</p></td>
<td><p>–</p></td>
</tr>
<tr class="row-odd"><td><p>x1</p></td>
<td><p>ra</p></td>
<td><p>Return Address</p></td>
<td><p>Caller</p></td>
</tr>
<tr class="row-even"><td><p>x2</p></td>
<td><p>sp</p></td>
<td><p>Stack Pointer</p></td>
<td><p>Callee</p></td>
</tr>
<tr class="row-odd"><td><p>x3</p></td>
<td><p>gp</p></td>
<td><p>Global Pointer</p></td>
<td><p>–</p></td>
</tr>
<tr class="row-even"><td><p>x4</p></td>
<td><p>tp</p></td>
<td><p>Thread Pointer</p></td>
<td><p>–</p></td>
</tr>
<tr class="row-odd"><td><p>x5~x7</p></td>
<td><p>t0~t2</p></td>
<td><p>Temp</p></td>
<td><p>Caller</p></td>
</tr>
<tr class="row-even"><td><p>x8</p></td>
<td><p>s0/fp</p></td>
<td><p>Saved/Frame pointer</p></td>
<td><p>Callee</p></td>
</tr>
<tr class="row-odd"><td><p>x9</p></td>
<td><p>s1</p></td>
<td><p>Saved</p></td>
<td><p>Callee</p></td>
</tr>
<tr class="row-even"><td><p>x10~x11</p></td>
<td><p>a0~a1</p></td>
<td><p>Arguments/Return Value</p></td>
<td><p>Caller</p></td>
</tr>
<tr class="row-odd"><td><p>x12~x17</p></td>
<td><p>a2~a7</p></td>
<td><p>Arguments</p></td>
<td><p>Caller</p></td>
</tr>
<tr class="row-even"><td><p>x18~x27</p></td>
<td><p>s2~s11</p></td>
<td><p>Saved</p></td>
<td><p>Callee</p></td>
</tr>
<tr class="row-odd"><td><p>x28~x31</p></td>
<td><p>t3~t6</p></td>
<td><p>Temp</p></td>
<td><p>Caller</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id3">
<h3>RV32I中的指令类型<a class="headerlink" href="#id3" title="Permalink to this headline"></a></h3>
<p>本实验中需要实现的RV32I指令含包含以下三类：</p>
<ul class="simple">
<li><p><strong>整数运算指令</strong> ：可以是对两个源寄存器操作数，或一个寄存器一个立即数操作数进行计算后，结果送入目的寄存器。运算操作包括带符号数和无符号数的算术运算、移位、逻辑操作和比较后置位等。</p></li>
<li><p><strong>控制转移指令</strong> ：条件分支包括beq，bne等等，根据寄存器内容选择是否跳转。无条件跳转指令会将本指令下一条指令地址PC+4存入rd中供函数返回时使用。</p></li>
<li><p><strong>存储器访问指令</strong> ：对内存操作是首先寄存器加立即数偏移量，以计算结果为地址读取/写入内存。读写时可以是按32位字，16位半字或8位字节来进行读写。读写时区分无符号数和带符号数。注意：RV32I为 <a class="reference external" href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture">Load/Store</a> 型架构，内存中所有数据都需要先load进入寄存器才能进行操作，不能像x86一样直接对内存数据进行算术处理。</p></li>
</ul>
</section>
<section id="id4">
<h3>整数运算指令<a class="headerlink" href="#id4" title="Permalink to this headline"></a></h3>
<p>RV32I的整数运算指令包括21条不同的指令，其指令编码方式参见表 <a class="reference internal" href="#fig-integercode"><span class="std std-numref">Fig. 74</span></a> 。</p>
<figure class="align-default" id="fig-integercode">
<img alt="../_images/riscv-encoding.png" src="../_images/riscv-encoding.png" />
<figcaption>
<p><span class="caption-number">Fig. 74 </span><span class="caption-text">RV32I中整数运算指令编码列表</span><a class="headerlink" href="#fig-integercode" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>这些整数运算指令所需要完成的操作参见表 <a class="reference internal" href="#tab-integerop"><span class="std std-numref">Table 13</span></a> 。说明中R[reg]表示对地址为reg的寄存器进行操作，M[addr]表示对地址为addr的内存进行操作，SEXT(imm)表示对imm进行带符号扩展到32位， <span class="math notranslate nohighlight">\(\leftarrow\)</span> 表示赋值， &lt;&lt; 及 &gt;&gt; 分别表示逻辑左移和右移， &gt;&gt;&gt; 表示算术右移(注意verilog与java中定义的不同)，比较过程中带s和u下标分别表示带符号数和无符号数比较。</p>
<table class="docutils align-default" id="tab-integerop">
<caption><span class="caption-number">Table 13 </span><span class="caption-text">整数运算指令操作说明</span><a class="headerlink" href="#tab-integerop" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 18%" />
<col style="width: 82%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>指令</p></th>
<th class="head"><p>操作</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>lui rd,imm20</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow \{imm20, 12'b0\}\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>auipc rd,imm20</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow PC + \{imm20, 12'b0\}\)</span></p></td>
</tr>
<tr class="row-even"><td><p>addi rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] + SEXT(imm12)\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>slti rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(if\ R[rs1] &lt;_s SEXT(imm12)\ then\ R[rd] \leftarrow 32'b1 else R[rd] \leftarrow 32'b0\)</span></p></td>
</tr>
<tr class="row-even"><td><p>sltiu rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(if\ R[rs1] &lt;_u SEXT(imm12)\ then\ R[rd] \leftarrow 32'b1 else R[rd] \leftarrow 32'b0\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>xori rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] \oplus SEXT(imm12)\)</span></p></td>
</tr>
<tr class="row-even"><td><p>ori rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] | SEXT(imm12)\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>andi rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] \&amp; SEXT(imm12)\)</span></p></td>
</tr>
<tr class="row-even"><td><p>slli rd,rs1,shamt</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &lt;&lt; shamt\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>srli rd,rs1,shamt</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &gt;&gt; shamt\)</span></p></td>
</tr>
<tr class="row-even"><td><p>srai rd,rs1,shamt</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &gt;&gt;&gt; shamt\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>add rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] + R[rs2]\)</span></p></td>
</tr>
<tr class="row-even"><td><p>sub rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] - R[rs2]\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>sll rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &lt;&lt; R[rs2][4:0]\)</span></p></td>
</tr>
<tr class="row-even"><td><p>slt rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(if\ R[rs1] &lt;_s R[rs2] \hspace{0.1in} then\ R[rd] \leftarrow 32'b1 else R[rd] \leftarrow 32'b0\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>sltu rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(if\ R[rs1] &lt;_u R[rs2] \hspace{0.1in} then\ R[rd] \leftarrow 32'b1 else R[rd] \leftarrow 32'b0\)</span></p></td>
</tr>
<tr class="row-even"><td><p>xor rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] \oplus R[rs2]\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>srl rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &gt;&gt; R[rs2][4:0]\)</span></p></td>
</tr>
<tr class="row-even"><td><p>sra rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] &gt;&gt;&gt; R[rs2][4:0]\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>or rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] | R[rs2]\)</span></p></td>
</tr>
<tr class="row-even"><td><p>and rd,rs1,rs2</p></td>
<td><p><span class="math notranslate nohighlight">\(R[rd] \leftarrow R[rs1] \&amp; R[rs2]\)</span></p></td>
</tr>
</tbody>
</table>
<p>细心的同学可能会注意到基本的整数运算指令并没有完全覆盖到所有的运算操作。RV32I中基本指令集可以通过伪指令或组合指令的方式来实现基本指令中未覆盖到的功能，具体可以参考 <a class="reference internal" href="#id7"><span class="std std-ref">常见伪指令</span></a> 节。对于乘除法这样的功能是通过软件实现的，在下一实验中会介绍。</p>
</section>
<section id="id5">
<h3>控制转移指令<a class="headerlink" href="#id5" title="Permalink to this headline"></a></h3>
<p>RV32I中包含了6条分支指令和2条无条件转移指令。图 <a class="reference internal" href="#fig-branchcode"><span class="std std-numref">Fig. 75</span></a> 列出了这些控制转移指令的编码方式。</p>
<figure class="align-default" id="fig-branchcode">
<img alt="../_images/branchcode.png" src="../_images/branchcode.png" />
<figcaption>
<p><span class="caption-number">Fig. 75 </span><span class="caption-text">RV32I 中控制转移指令编码列表</span><a class="headerlink" href="#fig-branchcode" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<table class="docutils align-default" id="tab-branchop">
<caption><span class="caption-number">Table 14 </span><span class="caption-text">控制转移指令操作说明</span><a class="headerlink" href="#tab-branchop" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 16%" />
<col style="width: 84%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>指令</p></th>
<th class="head"><p>操作</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>jal rd,imm20</p></td>
<td><p><span class="math notranslate nohighlight">\(makecell[l]{R[rd] \leftarrow PC + 4\\ PC \leftarrow (PC + SEXT(\{imm20,1'b0\}))}\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>jalr rd,rs1,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\makecell[l]{R[rd] \leftarrow PC + 4\\ PC \leftarrow (R[rs1] + SEXT(imm12)) \&amp; 0xfffffffe}\)</span></p></td>
</tr>
<tr class="row-even"><td><p>beq rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1]==R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>bne rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1]!=R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
<tr class="row-even"><td><p>blt rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1] &lt;_s R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>bge rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1] \ge_s R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
<tr class="row-even"><td><p>bltu rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1] &lt;_u R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
<tr class="row-odd"><td><p>bgeu rs1,rs2,imm12</p></td>
<td><p><span class="math notranslate nohighlight">\(\emph{if} R[rs1] \ge_u R[rs2] \emph{then} PC \leftarrow PC + SEXT(\{imm12,1'b0\})) \emph{else} PC \leftarrow PC + 4\)</span></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id6">
<h3>存储器访问指令<a class="headerlink" href="#id6" title="Permalink to this headline"></a></h3>
<p>RV32I提供了按字节、半字和字访问存储器的8条指令。所有访存指令的寻址方式都是寄存器间接寻址方式，访存地址可以不对齐4字节边界，但是在实现中可以要求访存过程中对齐4字节边界。在读取单个字节或半字时，可以按要求对内存数据进行符号扩展或无符号扩展后再存入寄存器。
表 <a class="reference internal" href="#fig-memcode"><span class="std std-numref">Fig. 76</span></a> 列出了存储访问类指令的编码方式。
表 <a class="reference internal" href="#tab-memop"><span class="std std-numref">Table 15</span></a> 列出了存储访问类指令的具体操作。</p>
<figure class="align-default" id="fig-memcode">
<img alt="../_images/memcode.png" src="../_images/memcode.png" />
<figcaption>
<p><span class="caption-number">Fig. 76 </span><span class="caption-text">RV32I 中存储访问指令编码列表</span><a class="headerlink" href="#fig-memcode" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<table class="docutils align-default" id="tab-memop">
<caption><span class="caption-number">Table 15 </span><span class="caption-text">存储访问指令操作说明</span><a class="headerlink" href="#tab-memop" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 25%" />
<col style="width: 75%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>指令</p></th>
<th class="head"><p>操作</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>lb rd,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>R[rd] leftarrow SEXT(M_{1B}[ R[rs1] + SEXT(imm12) ])</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>lh rd,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>R[rd] leftarrow SEXT(M_{2B}[ R[rs1] + SEXT(imm12) ])</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td><p>lw rd,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>R[rd] leftarrow M_{4B}[ R[rs1] + SEXT(imm12) ]</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>lbu rd,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>R[rd] leftarrow {24’b0, M_{1B}[ R[rs1] + SEXT(imm12) ]}</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td><p>lhu rd,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>R[rd] leftarrow {16’b0, M_{2B}[ R[rs1] + SEXT(imm12) ] }</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>sb rs2,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>M_{1B}[ R[rs1] + SEXT(imm12) ] leftarrow R[rs2][7:0]</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td><p>sh rs2,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>M_{2B}[ R[rs1] + SEXT(imm12) ] leftarrow R[rs2][15:0]</cite></p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>sw rs2,imm12(rs1)</p></td>
<td><dl class="field-list simple">
<dt class="field-odd">math</dt>
<dd class="field-odd"><p><cite>M_{4B}[ R[rs1] + SEXT(imm12) ] leftarrow R[rs2]</cite></p>
</dd>
</dl>
</td>
</tr>
</tbody>
</table>
</section>
<section id="id7">
<h3>常见伪指令<a class="headerlink" href="#id7" title="Permalink to this headline"></a></h3>
<p>RISC-V中规定了一些常用的伪指令。这些伪指令一般可以在汇编程序中使用，汇编器会将其转换成对应的指令序列。表 <a class="reference internal" href="#tab-pseudocode"><span class="std std-numref">Table 16</span></a> 介绍了RISC-V的常见伪指令列表。</p>
<table class="docutils align-default" id="tab-pseudocode">
<caption><span class="caption-number">Table 16 </span><span class="caption-text">常见伪指令说明</span><a class="headerlink" href="#tab-pseudocode" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 24%" />
<col style="width: 34%" />
<col style="width: 43%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>伪指令</p></th>
<th class="head"><p>实际指令序列</p></th>
<th class="head"><p>操作</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>nop</p></td>
<td><p>addi x0, x0, 0</p></td>
<td><p>空操作</p></td>
</tr>
<tr class="row-odd"><td><p>li rd,imm</p></td>
<td><div class="line-block">
<div class="line">lui rd, imm[32:12]+imm[11]</div>
<div class="line">addi rd, rd, imm[11:0]</div>
</div>
</td>
<td><div class="line-block">
<div class="line">加载32位立即数，先加载高位，</div>
<div class="line">再加上低位，注意低位是符号扩展</div>
</div>
</td>
</tr>
<tr class="row-even"><td><p>mv rd, rs</p></td>
<td><p>addi rd, rs</p></td>
<td><p>寄存器拷贝</p></td>
</tr>
<tr class="row-odd"><td><p>not rd, rs</p></td>
<td><p>xori rd, rs, -1</p></td>
<td><p>取反操作</p></td>
</tr>
<tr class="row-even"><td><p>neg rd, rs</p></td>
<td><p>sub  rd, x0, rs</p></td>
<td><p>取负操作</p></td>
</tr>
<tr class="row-odd"><td><p>seqz rd, rs</p></td>
<td><p>sltiu rd, rs, 1</p></td>
<td><p>等于0时置位</p></td>
</tr>
<tr class="row-even"><td><p>snez rd, rs</p></td>
<td><p>sltu rd, x0, rs</p></td>
<td><p>不等于0时置位</p></td>
</tr>
<tr class="row-odd"><td><p>sltz rd, rs</p></td>
<td><p>slt rd, rs, x0</p></td>
<td><p>小于0时置位</p></td>
</tr>
<tr class="row-even"><td><p>sgtz rd, rs</p></td>
<td><p>slt rd, x0, rs</p></td>
<td><p>大于0时置位</p></td>
</tr>
<tr class="row-odd"><td><p>beqz rs, offset</p></td>
<td><p>beq rs, x0, offset</p></td>
<td><p>等于0时跳转</p></td>
</tr>
<tr class="row-even"><td><p>bnez rs, offset</p></td>
<td><p>bne rs, x0, offset</p></td>
<td><p>不等于0时跳转</p></td>
</tr>
<tr class="row-odd"><td><p>blez rs, offset</p></td>
<td><p>bge x0, rs, offset</p></td>
<td><p>小于等于0时跳转</p></td>
</tr>
<tr class="row-even"><td><p>bgez rs, offset</p></td>
<td><p>bge rs, x0, offset</p></td>
<td><p>大于等于0时跳转</p></td>
</tr>
<tr class="row-odd"><td><p>bltz rs, offset</p></td>
<td><p>blt rs, x0, offset</p></td>
<td><p>小于0时跳转</p></td>
</tr>
<tr class="row-even"><td><p>bgtz rs, offset</p></td>
<td><p>blt x0, rs, offset</p></td>
<td><p>大于0时跳转</p></td>
</tr>
<tr class="row-odd"><td><p>bgt rs, rt, offset</p></td>
<td><p>blt rt, rs, offset</p></td>
<td><p>rs大于rt时跳转</p></td>
</tr>
<tr class="row-even"><td><p>ble rs, rt, offset</p></td>
<td><p>bge rt, rs, offset</p></td>
<td><p>rs小于等于rt时跳转</p></td>
</tr>
<tr class="row-odd"><td><p>bgtu rs, rt, offset</p></td>
<td><p>bltu rt, rs, offset</p></td>
<td><p>无符号rs大于rt时跳转</p></td>
</tr>
<tr class="row-even"><td><p>bleu rs, rt, offset</p></td>
<td><p>bgeu rt, rs, offset</p></td>
<td><p>无符号rs小于等于rt时跳转</p></td>
</tr>
<tr class="row-odd"><td><p>j offset</p></td>
<td><p>jal x0, offset</p></td>
<td><p>无条件跳转，不保存地址</p></td>
</tr>
<tr class="row-even"><td><p>jal offset</p></td>
<td><p>jal x1, offset</p></td>
<td><p>无条件跳转，地址缺省保存在x1</p></td>
</tr>
<tr class="row-odd"><td><p>jr rs</p></td>
<td><p>jalr x0, 0 (rs)</p></td>
<td><p>无条件跳转到rs寄存器，不保存地址</p></td>
</tr>
<tr class="row-even"><td><p>jalr rs</p></td>
<td><p>jalr x1, 0 (rs)</p></td>
<td><p>无条件跳转到rs寄存器，地址缺省保存在x1</p></td>
</tr>
<tr class="row-odd"><td><p>ret</p></td>
<td><p>jalr x0, 0 (x1)</p></td>
<td><p>函数调用返回</p></td>
</tr>
<tr class="row-even"><td><p>call offset</p></td>
<td><div class="line-block">
<div class="line">aupic x1, offset[32:12]+offset[11]</div>
<div class="line">jalr x1, offset[11:0] (x1)</div>
</div>
</td>
<td><p>调用远程子函数</p></td>
</tr>
<tr class="row-odd"><td><p>la rd, symbol</p></td>
<td><div class="line-block">
<div class="line">aupic rd, delta[32:12]+delta[11]</div>
<div class="line">addi rd, rd, delta[11:0]</div>
</div>
</td>
<td><p>载入全局地址，其中detla是PC和全局符号地址的差</p></td>
</tr>
<tr class="row-even"><td><p>lla rd, symbol</p></td>
<td><div class="line-block">
<div class="line">aupic rd, delta[32:12]+delta[11]</div>
<div class="line">addi rd, rd, delta[11:0]</div>
</div>
</td>
<td><p>载入局部地址，其中detla是PC和局部符号地址的差</p></td>
</tr>
<tr class="row-odd"><td><p>l{b|h|w} rd, symbol</p></td>
<td><div class="line-block">
<div class="line">aupic rd, delta[32:12]+delta[11]</div>
<div class="line">l{b|h|w} rd, delta[11:0] (rd)</div>
</div>
</td>
<td><p>载入全局变量</p></td>
</tr>
<tr class="row-even"><td><p>s{b|h|w} rd, symbol, rt</p></td>
<td><div class="line-block">
<div class="line">aupic rd, delta[32:12]+delta[11]</div>
<div class="line">s{b|h|w} rd, delta[11:0] (rt)</div>
</div>
</td>
<td><p>载入局部变量</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="id8">
<h2>RV32I电路实现<a class="headerlink" href="#id8" title="Permalink to this headline"></a></h2>
<section id="id9">
<h3>单周期电路设计<a class="headerlink" href="#id9" title="Permalink to this headline"></a></h3>
<p>在了解了RV32I指令集的指令体系结构（Instruction Set Architecture，ISA)之后，我们将着手设计CPU的微架构（micro architecture）。
同样的一套指令体系结构可以用完全不同的微架构来实现。不同的微架构在实现的时候只要保证程序员可见的状态，即PC、通用寄存器和内存等，在指令执行过程中遵守ISA中的规定即可。具体微架构的实现可以自由发挥。
在本实验中，我们首先来实现单周期CPU的微架构。所谓单周期CPU是指CPU在每一个时钟周期中需要完成一条指令的所有操作，即每个时钟周期完成一条指令。</p>
<p>每条指令的执行过程一般需要以下几个步骤：</p>
<blockquote>
<div><ol class="arabic simple">
<li><p><strong>取指令</strong> ：使用本周期新的PC从指令存储器中取出指令，并将其放入指令寄存器（IR）中</p></li>
<li><p><strong>指令译码</strong> ：对取出的指令进行分析，生成本周期执行指令所需的控制信号，并计算下一条指令的地址</p></li>
<li><p><strong>读取操作数</strong> ：从寄存器堆中读取寄存器操作数，并完成立即数的生成</p></li>
<li><p><strong>运算</strong> ：利用ALU对操作数进行必要的运算</p></li>
<li><p><strong>访问内存</strong> ：包括读取或写入内存对应地址的内容</p></li>
<li><p><strong>寄存器写回</strong> ：将最终结果写回到目的寄存器中</p></li>
</ol>
</div></blockquote>
<p>每条指令执行过程中的以上几个步骤需要CPU的控制通路和数据通路配合来完成。
其中控制通路主要负责控制信号的生成，通过控制信号来指示数据通路完成具体的数据操作。
数据通路是具体完成数据存取、运算的部件。
控制通路和数据通路分离的开发模式在数字系统中经常可以碰到。其设计的基本指导原则是：控制通路要足够灵活，并能够方便地修改和添加功能，控制通路的性能和时延往往不是优化重点。
反过来，数据通路需要简单且性能强大。数据通路需要以可靠的方案，快速地移动和操作大量数据。
在一个简单且性能强大的数据通路支持下，控制通路可以灵活地通过控制信号的组合来实现各种不同的应用。</p>
<p>图 <a class="reference internal" href="#fig-rv32isingle"><span class="std std-numref">Fig. 77</span></a> 提供了RV32I单周期CPU的参考设计，下面我们就针对该CPU的控制通路和数据通路来分别进行说明。</p>
<figure class="align-default" id="fig-rv32isingle">
<img alt="../_images/rv32isingle.png" src="../_images/rv32isingle.png" />
<figcaption>
<p><span class="caption-number">Fig. 77 </span><span class="caption-text">单周期CPU的电路图</span><a class="headerlink" href="#fig-rv32isingle" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
</section>
<section id="id10">
<h2>控制通路<a class="headerlink" href="#id10" title="Permalink to this headline"></a></h2>
<section id="pc">
<h3>PC生成<a class="headerlink" href="#pc" title="Permalink to this headline"></a></h3>
<p>程序计数器PC控制了整个CPU指令执行的顺序。在顺序执行的条件下，下一周期的PC为本周期PC+4。如果发生跳转，PC将会变成跳转目标地址。
本设计中每个时钟周期是以时钟信号CLK的下降沿为起点的。在上一周期结束前，利用组合逻辑电路生成本周期将要执行的指令的地址NextPC。
在时钟下降沿到达时，将NEXT PC同时加载到PC寄存器和指令存储器的地址缓冲中去，完成本周期指令执行的第一步。
NextPC的计算涉及到指令译码和跳转分析，后续在 <a class="reference internal" href="#id14"><span class="std std-ref">跳转控制</span></a> 节中会详细描述。
在系统reset或刚刚上电时，可以将PC设置为固定的地址，如全零，让系统从特定的启动代码开始执行。</p>
</section>
<section id="id11">
<h3>指令存储器<a class="headerlink" href="#id11" title="Permalink to this headline"></a></h3>
<p>指令寄存器Instruction Memory专门用来存放指令。虽然在冯诺伊曼结构中指令和数据是存放在统一的存储器中，但大多数现代CPU是将指令缓存和数据缓存分开的。在本实验中我们也将指令和数据分开存储。
本实验中的指令存储器类似CPU中的指令缓存，采用FPGA中的SRAM来实现。由于DE10-Standard开发板上的大容量SRAM只支持在沿上进行读写，所以本设计采用时钟下降沿来对指令存储器进行读取操作，指令存储器的读取地址是NextPC。
指令存储器只需要支持读操作，在本实验中，可以要求所有代码都是4字节对齐，即PC低两位可以认为总是2’b00。由于指令存储器每次总是读取4个字节，所以可以将存储器的每个单元大小设置为32bit。
指令存储器可以使用单端口RAM来实现，总容量一般可以设置为256KB（64K条指令），可以满足大部分演示代码的需求。
指令存储器可以用mif文件来进行初始化，mif文件可以用实验指导提供的工具链生成。如果指令存储器生成是选择了In System Memory动态SRAM内容更新的功能，可以不用编译整个工程，直接在Quartus中加载新的代码。</p>
<table class="docutils align-default" id="tab-extop">
<caption><span class="caption-number">Table 17 </span><span class="caption-text">控制信号ExtOP的含义</span><a class="headerlink" href="#tab-extop" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 39%" />
<col style="width: 61%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>ExtOP</p></th>
<th class="head"><p>立即数类型</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p>immI</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p>immU</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p>immS</p></td>
</tr>
<tr class="row-odd"><td><p>011</p></td>
<td><p>immB</p></td>
</tr>
<tr class="row-even"><td><p>100</p></td>
<td><p>immJ</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id12">
<h3>指令译码及立即数生成<a class="headerlink" href="#id12" title="Permalink to this headline"></a></h3>
<p>在读取出本周期的指令instr[31:0]之后，CPU将对32bit的指令进行译码，并产生各个指令对应的立即数。
RV32I的指令比较规整，所以可以直接取指令对应的bit做为译码结果：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">assign</span>  <span class="n">op</span>  <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span>  <span class="n">rs1</span> <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">15</span><span class="p">];</span>
<span class="k">assign</span>  <span class="n">rs2</span> <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">24</span><span class="o">:</span><span class="mh">20</span><span class="p">];</span>
<span class="k">assign</span>  <span class="n">rd</span>  <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">7</span><span class="p">];</span>
<span class="k">assign</span>  <span class="n">func3</span>  <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">12</span><span class="p">];</span>
<span class="k">assign</span>  <span class="n">func7</span>  <span class="o">=</span> <span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">25</span><span class="p">];</span>
</pre></div>
</div>
<p>同样的，也可以利用立即数生成器imm Generator生成所有的立即数。注意，所有立即数均是符号扩展，且符号位总是instr[31]:</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">immI</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">20</span><span class="p">]};</span>
<span class="k">assign</span> <span class="n">immU</span> <span class="o">=</span> <span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span> <span class="mh">12</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="k">assign</span> <span class="n">immS</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span> <span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">7</span><span class="p">]};</span>
<span class="k">assign</span> <span class="n">immB</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">instr</span><span class="p">[</span><span class="mh">7</span><span class="p">],</span> <span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span> <span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="k">assign</span> <span class="n">immJ</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">12</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span> <span class="n">instr</span><span class="p">[</span><span class="mh">20</span><span class="p">],</span> <span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">21</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
</pre></div>
</div>
<p>在生成各类指令的立即数之后，根据控制信号ExtOP，通过多路选择器来选择立即数生成器最终输出的imm是以上五种类型中的哪一个。
控制信号ExtOP为3bit，可以按表 <a class="reference internal" href="#tab-extop"><span class="std std-numref">Table 17</span></a> 方式编码，未列出的编码可视为无关。</p>
<figure class="align-default" id="fig-controlpart1">
<img alt="../_images/controlpart1.png" src="../_images/controlpart1.png" />
<figcaption>
<p><span class="caption-number">Fig. 78 </span><span class="caption-text">RV32I指令控制信号列表第一部分</span><a class="headerlink" href="#fig-controlpart1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<figure class="align-default" id="fig-controlpart2">
<img alt="../_images/controlpart2.png" src="../_images/controlpart2.png" />
<figcaption>
<p><span class="caption-number">Fig. 79 </span><span class="caption-text">RV32I指令控制信号列表第二部分</span><a class="headerlink" href="#fig-controlpart2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="id13">
<h3>控制信号生成<a class="headerlink" href="#id13" title="Permalink to this headline"></a></h3>
<p>在确定指令类型后，需要生成每个指令对应的控制信号，来控制数据通路部件进行对应的动作。控制信号生产部件(Control Signal Generator)是根据instr中的操作码opcode，及func3和func7来生成对应的控制信号的。
其中操作码实际只有高5位有用，func7实际只有次高位有用。
生成的控制信号具体包括：</p>
<ul class="simple">
<li><p><strong>ExtOP</strong> :宽度为3bit，选择立即数产生器的输出类型，具体含义参见表 <a class="reference internal" href="#tab-extop"><span class="std std-numref">Table 17</span></a> 。</p></li>
<li><p><strong>RegWr</strong> ：宽度为1bit，控制是否对寄存器rd进行写回，为1时写回寄存器。</p></li>
<li><p><strong>ALUAsrc</strong> ：宽度为1bit，选择ALU输入端A的来源。为0时选择rs1，为1时选择PC。</p></li>
<li><p><strong>ALUBsrc</strong> ：宽度为2bit，选择ALU输入端B的来源。为00时选择rs2，为01时选择imm(当是立即数移位指令时，只有低5位有效)，为10时选择常数4（用于跳转时计算返回地址PC+4）。</p></li>
<li><p><strong>ALUctr</strong> ：宽度为4bit，选择ALU执行的操作，具体含义参见表 <a class="reference internal" href="10.html#tab-aluctr"><span class="std std-numref">Table 10</span></a> 。</p></li>
<li><p><strong>Branch</strong> ：宽度为3bit，说明分支和跳转的种类，用于生成最终的分支控制信号，含义参见表 <a class="reference internal" href="#tab-branch"><span class="std std-numref">Table 18</span></a> 。</p></li>
<li><p><strong>MemtoReg</strong> ：宽度为1bit，选择寄存器rd写回数据来源，为0时选择ALU输出，为1时选择数据存储器输出。</p></li>
<li><p><strong>MemWr</strong> ：宽度为1bit，控制是否对数据存储器进行写入，为1时写回存储器。</p></li>
<li><p><strong>MemOP</strong> ：宽度为3bit，控制数据存储器读写格式，为010时为4字节读写，为001时为2字节读写带符号扩展，为000时为1字节读写带符号扩展，为101时为2字节读写无符号扩展，为100时为1字节读写无符号扩展。</p></li>
</ul>
<p>这些控制信号控制各个数据通路部件按指令的要求进行对应的操作。所有指令对应的控制信号列表如表 <a class="reference internal" href="#fig-controlpart1"><span class="std std-numref">Fig. 78</span></a> 和表 <a class="reference internal" href="#fig-controlpart2"><span class="std std-numref">Fig. 79</span></a> 所示。
根据这些控制信号可以得出系统在给定指令下的一个周期内所需要做的具体操作。
注意：这里的控制信号在定义上可能和教科书上的9条指令CPU控制信号有一些区别。
如果没有学习过组成原理的同学请参考相关教科书，分析各类指令在给定控制信号下的数据通路的具体操作。这里只进行一个简略的说明：</p>
<ul class="simple">
<li><p><strong>lui</strong> : ALU A输入端不用，B输入端为立即数，按U-Type扩展，ALU执行的操作是拷贝B输入，ALU结果写回到rd。</p></li>
<li><p><strong>auipc</strong> ：ALU A输入端为PC，B输入端为立即数，按U-Type扩展，ALU执行的操作是加法，ALU结果写回到rd。</p></li>
<li><p><strong>立即数运算类指令</strong> ：ALU A输入端为rs1，B输入端为立即数，按I-Type扩展。ALU按ALUctr进行操作，ALU结果写回rd。</p></li>
<li><p><strong>寄存器运算类指令</strong> ：ALU A输入端为rs1，B输入端为rs2。ALU按ALUctr进行操作，ALU结果写回rd。</p></li>
<li><p><strong>jal</strong> : ALU A输入端PC，B输入端为常数4，ALU执行的操作是计算PC+4，ALU结果写回到rd。PC计算通过专用加法器，计算PC+imm，imm为J-Type扩展。</p></li>
<li><p><strong>jalr</strong> : ALU A输入端PC，B输入端为常数4，ALU执行的操作是计算PC+4，ALU结果写回到rd。PC计算通过专用加法器，计算rs1+imm，imm为I-Type扩展。</p></li>
<li><p><strong>Branch类指令</strong> : ALU A输入端为rs1，B输入端为rs2，ALU执行的操作是比较大小或判零，根据ALU标志位选择NextPC，可能是PC+4或PC+imm，imm为B-Type扩展，PC计算由专用加法器完成。不写回寄存器。</p></li>
<li><p><strong>Load类指令</strong> :ALU A输入端为rs1，B输入端为立即数，按I-Type扩展。ALU做加法计算地址，读取内存，读取内存方式由存储器具体执行，内存输出写回rd。</p></li>
<li><p><strong>Store类指令</strong> :ALU A输入端为rs1，B输入端为立即数，按S-Type扩展。ALU做加法计算地址，将rs2内容写入内存，不写回寄存器。</p></li>
</ul>
</section>
<section id="id14">
<h3>跳转控制<a class="headerlink" href="#id14" title="Permalink to this headline"></a></h3>
<p>代码执行过程中，NextPC可能会有多种可能性：</p>
<blockquote>
<div><ul class="simple">
<li><p>顺序执行：NextPC = PC + 4；</p></li>
<li><p>jal： NextPC = PC + imm;</p></li>
<li><p>jalr： NextPC = rs1 + imm;</p></li>
<li><p>条件跳转： 根据ALU的Zero和Less来判断，NextPC可能是PC + 4或者 PC + imm；</p></li>
</ul>
</div></blockquote>
<p>在设计中使用一个单独的专用加法器来进行PC的计算。同时，利用了跳转控制模块来生成加法器输入选择。其中，PCAsrc控制PC加法器输入A的信号，为0时选择常数4，为1时选择imm。
PCBsrc控制PC加法器输入B的信号，为0时选择本周期PC，为1时选择寄存器rs1。</p>
<p>跳转控制模块根据控制信号Branch和ALU输出的Zero及Less信号来决定PCASrc和PCBsrc。其中控制信号Branch的定义如表 <a class="reference internal" href="#tab-branch"><span class="std std-numref">Table 18</span></a> 所示。
跳转控制模块的输出见表 <a class="reference internal" href="#tab-branchrst"><span class="std std-numref">Table 19</span></a> 。</p>
<table class="docutils align-default" id="tab-branch">
<caption><span class="caption-number">Table 18 </span><span class="caption-text">控制信号Branch的含义</span><a class="headerlink" href="#tab-branch" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 30%" />
<col style="width: 70%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Branch</p></th>
<th class="head"><p>跳转类型</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p>非跳转指令</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p>无条件跳转PC目标</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p>无条件跳转寄存器目标</p></td>
</tr>
<tr class="row-odd"><td><p>100</p></td>
<td><p>条件分支，等于</p></td>
</tr>
<tr class="row-even"><td><p>101</p></td>
<td><p>条件分支，不等于</p></td>
</tr>
<tr class="row-odd"><td><p>110</p></td>
<td><p>条件分支，小于</p></td>
</tr>
<tr class="row-even"><td><p>111</p></td>
<td><p>条件分支，大于等于</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="tab-branchrst">
<caption><span class="caption-number">Table 19 </span><span class="caption-text">PC加法器输入选择逻辑</span><a class="headerlink" href="#tab-branchrst" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 21%" />
<col style="width: 21%" />
<col style="width: 10%" />
<col style="width: 19%" />
<col style="width: 17%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Branch</p></th>
<th class="head"><p>Zero</p></th>
<th class="head"><p>Less</p></th>
<th class="head"><p>PCAsrc</p></th>
<th class="head"><p>PCBsrc</p></th>
<th class="head"><p>NextPC</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>PC + 4</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>PC + imm</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>rs1 + imm</p></td>
</tr>
<tr class="row-odd"><td><p>100</p></td>
<td><p>0</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>PC + 4</p></td>
</tr>
<tr class="row-even"><td><p>100</p></td>
<td><p>1</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>PC + imm</p></td>
</tr>
<tr class="row-odd"><td><p>101</p></td>
<td><p>0</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>PC + imm</p></td>
</tr>
<tr class="row-even"><td><p>101</p></td>
<td><p>1</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>PC + 4</p></td>
</tr>
<tr class="row-odd"><td><p>110</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>PC + 4</p></td>
</tr>
<tr class="row-even"><td><p>110</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>PC + imm</p></td>
</tr>
<tr class="row-odd"><td><p>111</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>PC + imm</p></td>
</tr>
<tr class="row-even"><td><p>111</p></td>
<td><p><span class="math notranslate nohighlight">\(\times\)</span></p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>PC + 4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id15">
<h3>数据通路<a class="headerlink" href="#id15" title="Permalink to this headline"></a></h3>
<p>单周期数据通路可以复用上个实验中设计的寄存器堆、ALU和数据存储器，这里就不再详细描述。</p>
</section>
<section id="cpu">
<h3>单周期CPU的时序设计<a class="headerlink" href="#cpu" title="Permalink to this headline"></a></h3>
<p>在单周期CPU中，所有操作均需要在一个周期内完成。其中单周期存储部件的读写是时序设计的关键。在CPU架构中PC、寄存器堆，指令存储器和数据存储器都是状态部件，需要用寄存器或存储器来实现。
在实验五中，我们也看到，如果要求上述存储部件以非同步方式进行读写会消耗大量资源，无法实现大容量的存储。因此，需要仔细地规划各个存储器的读写时序和实现方式。</p>
<p>图 <a class="reference internal" href="#fig-timesingle"><span class="std std-numref">Fig. 80</span></a> 描述了本实验建议的时序设计方案。在该设计中，PC和寄存器堆由于容量不大，可以采用非同步方式读取，即地址改变后立即输出对应的数据。
对指令存储器和数据存储器来说，一般系统至少需要数百KB的容量。此时建议用时钟沿来控制读写。假定我们是以时钟下降延为每个时钟周期的开始。对于存储器和寄存器的写入统一安排在下降沿上进行。
对于数据存储器的读出，由于地址计算有一定延时，可以在时钟上升沿进行读取。</p>
<p>下面通过图 <a class="reference internal" href="#fig-timesingle"><span class="std std-numref">Fig. 80</span></a> 来描述单个时钟周期内CPU的具体动作。其中绿色部分为本周期正确数据，黄色为上一周期的旧数据，蓝色为下一周期的未来数据。</p>
<blockquote>
<div><ul class="simple">
<li><p>周期开始的下降沿将同时用于写入PC寄存器和读取指令存储器。由于指令存储器要在下降沿进行读取操作，而PC的输出要等到下降沿后才能更新，所以不能拿PC的输出做为指令存储器的地址。可以采用PC寄存器的输入，NextPC来做为指令存储器的地址。该信号是组合逻辑，一般在上个周期末就已经准备好。</p></li>
<li><p>指令读出后将出现在指令存储器的输出端，该信号可以通过组合逻辑来进行指令译码，产生控制信号，寄存器读写地址及立即数等。</p></li>
<li><p>寄存器读地址产生后，直接通过非同步读取方式，读取两个源寄存器的数据，与立即数操作数一起准备好，进入ALU的输入端。</p></li>
<li><p>ALU也是组合逻辑电路，在输入端数据准备好后就开始运算。由于数据存储器的读取地址也是ALU来计算的，所以要求ALU输出结果能在时钟半个周期的上升沿到来之前准备好。</p></li>
<li><p>时钟上升沿到来的时候，数据存储器的读地址如果准备好了，就可以在上升沿进行内存读取操作。</p></li>
<li><p>最后，在下一周期的时钟下降沿到来的时候，同时对目的寄存器和数据存储器进行写入操作。这样下一周期这些存储器中的数据就是最新的了。</p></li>
</ul>
</div></blockquote>
<p>实验采用的DE10-Standard开发板上的M10K支持读写时钟分离的ram，且能够在主时钟50MHz下进行单周期读写操作。在此时序设计下，主要的关键路径在Load指令的读取地址生成，该路径需要在半个周期内完成，如果出现时序无法满足的情况，可以考虑降低时钟频率。</p>
<figure class="align-default" id="fig-timesingle">
<img alt="../_images/timesingle.png" src="../_images/timesingle.png" />
<figcaption>
<p><span class="caption-number">Fig. 80 </span><span class="caption-text">单周期CPU的时序设计</span><a class="headerlink" href="#fig-timesingle" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="id16">
<h3>模块化设计<a class="headerlink" href="#id16" title="Permalink to this headline"></a></h3>
<p>CPU设计过程中需要多个不同的模块分工协作，建议在开始编码前划分好具体模块的功能和接口。对于模块划分我们提供了以下的参考建议。顶层实体内包含的模块主要是：</p>
<ul class="simple">
<li><p><strong>CPU模块</strong> ：主要对外接口包括时钟、Reset、指令存储器的地址/数据线、数据存储器的地址及数据线和自行设计的调试信号。</p>
<ul>
<li><p>ALU模块:主要对外接口是ALU的输入操作数、ALU控制字、ALU结果输出和标志位输出等。</p>
<ul>
<li><p>加法器模块</p></li>
<li><p>桶型移位器模块</p></li>
</ul>
</li>
<li><p>寄存器堆模块：主要对外接口是读写寄存器号输入、写入数据输入、寄存器控制信号、写入时钟、输出数据。</p></li>
<li><p>控制信号生成模块：主要对外接口是指令输入及各种控制信号输出。</p></li>
<li><p>立即数生成器模块：主要对外接口是指令输入，立即数类型及立即数输出。</p></li>
<li><p>跳转控制模块：主要对外接口是ALU标志位输入、跳转控制信号输入及PC选择信号输出。</p></li>
<li><p>PC生成模块：主要对外接口是PC输入、立即数输入，rs1输入，PC选择信号及NEXTPC输出。</p></li>
</ul>
</li>
<li><p><strong>指令存储器模块</strong> ：主要对外接口包括时钟、地址线和输出数据线。</p></li>
<li><p><strong>数据存储器模块</strong> ：主要对外接口包括时钟、输入输出地址线、输入输出数据、内存访问控制信号和写使能信号。</p></li>
<li><p><strong>外围设备</strong> ：用于Reset或显示调试结果等等。</p></li>
</ul>
<p>以上模块划分不是唯一的，同学们可以按照自己的理解进行划分。
设计中将存储器部分与CPU分开放在顶层的主要目的是在后续的计算机系统实验中简化外设对存储器的访问。
设计时请先划分模块，确认模块的连接，再单独开发各个模块，建议对模块进行单元测试后再整合系统。</p>
</section>
</section>
<section id="id17">
<h2>软件及测试部分<a class="headerlink" href="#id17" title="Permalink to this headline"></a></h2>
<p>RISC-V CPU是一个较为复杂的数字系统，在开发过程中需要对每一个环节进行详细的测试才能够保证系统整体的可靠性。</p>
<section id="id18">
<h3>单元测试<a class="headerlink" href="#id18" title="Permalink to this headline"></a></h3>
<p>在开发过程中，需要首先确保每一个子单元都正常工作，因此在完成各个单元的代码编写后需要进行对应的测试。具体可以包括：</p>
<ul class="simple">
<li><p><strong>代码复查</strong> ：检查代码编写过程中是否有问题，尤其是变量名称、数据线宽度等易出错的地方。检查编译中的警告，判断是否警告会带来错误。</p></li>
<li><p><strong>RTL复查</strong> ：利用RTL Viewer检查系统编译输出的RTL是否符合设计构想，有没有悬空或未连接的引脚。</p></li>
<li><p><strong>TestBench功能仿真</strong> ：通过针对独立单元的testbench进行功能仿真，尤其需要注意ALU、寄存器堆、及内容的功能正确性。对于存储元件需要分析时序正确性，即数据是否在正确的时间给出，写入时是否按预期写入等。</p></li>
</ul>
</section>
<section id="id19">
<h3>单步功能仿真<a class="headerlink" href="#id19" title="Permalink to this headline"></a></h3>
<p>在完成基本单元测试后，可以进行CPU整体的联调。整体联调的主要目的是验证各个指令基本功能的正确性。
实验指导提供了testbench的示例帮助大家进行单步指令的执行和验证。</p>
<p>在这个Testbench中，首先定义了一部分测试中需要用到的变量：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span> <span class="mh">1</span> <span class="n">ns</span> <span class="o">/</span> <span class="mh">10</span> <span class="n">ps</span>
<span class="k">module</span> <span class="n">testbench_cpu</span><span class="p">();</span>
<span class="k">integer</span> <span class="n">numcycles</span><span class="p">;</span>  <span class="c1">//number of cycles in test</span>
<span class="kt">reg</span> <span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">;</span>  <span class="c1">//clk and reset signals</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">30</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">testcase</span><span class="p">;</span> <span class="c1">//name of testcase</span>
</pre></div>
</div>
<p>其中testcase是我们的测试用例名，为字符串格式，用来载入不同的测试用例。</p>
<p>随后，在testbench中实例化CPU中的部件，这里单独实例化了CPU主体、指令存储和数据存储：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// CPU declaration</span>
<span class="c1">// signals</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">iaddr</span><span class="p">,</span><span class="n">idataout</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">iclk</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">daddr</span><span class="p">,</span><span class="n">ddataout</span><span class="p">,</span><span class="n">ddatain</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">drdclk</span><span class="p">,</span> <span class="n">dwrclk</span><span class="p">,</span> <span class="n">dwe</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dop</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cpudbgdata</span><span class="p">;</span>

<span class="c1">//main CPU</span>
<span class="n">rv32is</span> <span class="n">mycpu</span><span class="p">(.</span><span class="n">clock</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
            <span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset</span><span class="p">),</span>
            <span class="p">.</span><span class="n">imemaddr</span><span class="p">(</span><span class="n">iaddr</span><span class="p">),</span> <span class="p">.</span><span class="n">imemdataout</span><span class="p">(</span><span class="n">idataout</span><span class="p">),</span> <span class="p">.</span><span class="n">imemclk</span><span class="p">(</span><span class="n">iclk</span><span class="p">),</span>
            <span class="p">.</span><span class="n">dmemaddr</span><span class="p">(</span><span class="n">daddr</span><span class="p">),</span> <span class="p">.</span><span class="n">dmemdataout</span><span class="p">(</span><span class="n">ddataout</span><span class="p">),</span> <span class="p">.</span><span class="n">dmemdatain</span><span class="p">(</span><span class="n">ddatain</span><span class="p">),</span>
            <span class="p">.</span><span class="n">dmemrdclk</span><span class="p">(</span><span class="n">drdclk</span><span class="p">),</span> <span class="p">.</span><span class="n">dmemwrclk</span><span class="p">(</span><span class="n">dwrclk</span><span class="p">),</span> <span class="p">.</span><span class="n">dmemop</span><span class="p">(</span><span class="n">dop</span><span class="p">),</span> <span class="p">.</span><span class="n">dmemwe</span><span class="p">(</span><span class="n">dwe</span><span class="p">),</span>
            <span class="p">.</span><span class="n">dbgdata</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">));</span>

<span class="c1">//instruction memory, no writing</span>
<span class="n">testmem</span> <span class="n">instructions</span><span class="p">(</span>
  <span class="p">.</span><span class="n">address</span><span class="p">(</span><span class="n">iaddr</span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">2</span><span class="p">]),</span>
  <span class="p">.</span><span class="n">clock</span><span class="p">(</span><span class="n">iclk</span><span class="p">),</span>
  <span class="p">.</span><span class="n">data</span><span class="p">(</span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">wren</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">q</span><span class="p">(</span><span class="n">idataout</span><span class="p">));</span>

<span class="c1">//data memory</span>
<span class="n">dmem</span> <span class="n">datamem</span><span class="p">(.</span><span class="n">addr</span><span class="p">(</span><span class="n">daddr</span><span class="p">),</span>
            <span class="p">.</span><span class="n">dataout</span><span class="p">(</span><span class="n">ddataout</span><span class="p">),</span>
            <span class="p">.</span><span class="n">datain</span><span class="p">(</span><span class="n">ddatain</span><span class="p">),</span>
            <span class="p">.</span><span class="n">rdclk</span><span class="p">(</span><span class="n">drdclk</span><span class="p">),</span>
            <span class="p">.</span><span class="n">wrclk</span><span class="p">(</span><span class="n">dwrclk</span><span class="p">),</span>
            <span class="p">.</span><span class="n">memop</span><span class="p">(</span><span class="n">dop</span><span class="p">),</span>
            <span class="p">.</span><span class="n">we</span><span class="p">(</span><span class="n">dwe</span><span class="p">));</span>
</pre></div>
</div>
<p>在实际实现中请同学们根据自己设计的CPU接口自行进行更改。在测试过程中，建议可以用自己写的memory模块替代IP核生成的memory模块，方便对内存进行各类操作。</p>
<p>随后，定义了一系列的辅助task，帮助我们完成各类测试操作：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//useful tasks</span>
<span class="k">task</span> <span class="n">step</span><span class="p">;</span>  <span class="c1">//step for one cycle ends 1ns AFTER the posedge of the next cycle</span>
  <span class="k">begin</span>
    <span class="p">#</span><span class="mh">9</span>  <span class="n">clk</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
    <span class="p">#</span><span class="mh">10</span> <span class="n">clk</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
    <span class="n">numcycles</span> <span class="o">=</span> <span class="n">numcycles</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
    <span class="p">#</span><span class="mh">1</span> <span class="p">;</span>
  <span class="k">end</span>
<span class="k">endtask</span>

<span class="k">task</span> <span class="n">stepn</span><span class="p">;</span> <span class="c1">//step n cycles</span>
  <span class="k">input</span> <span class="k">integer</span> <span class="n">n</span><span class="p">;</span>
  <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
  <span class="k">begin</span>
    <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="n">n</span> <span class="p">;</span> <span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
      <span class="n">step</span><span class="p">();</span>
  <span class="k">end</span>
<span class="k">endtask</span>

<span class="k">task</span> <span class="n">resetcpu</span><span class="p">;</span>  <span class="c1">//reset the CPU and the test</span>
  <span class="k">begin</span>
    <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
    <span class="n">step</span><span class="p">();</span>
    <span class="p">#</span><span class="mh">5</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
    <span class="n">numcycles</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>其中step任务是将CPU时钟前进一个周期，在单周期CPU中等价于单步执行一条指令。注意我们这里的周期是以上升沿开始的，在实际测试中可以将时间步进到下一个周期的上升沿后一个时间单位，这主要是由于我们单周期CPU是在下一上升沿进行写入，对数据的验证要在上升沿略后一些的时间进行。
stepn任务用于执行n条指令，resetcpu用于将cpu重置，从预定开始执行的地址重新执行。</p>
<p>Testbench中还定义了载入任务：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span> <span class="n">loadtestcase</span><span class="p">;</span>  <span class="c1">//load intstructions to instruction mem</span>
  <span class="k">begin</span>
    <span class="nb">$readmemh</span><span class="p">({</span><span class="n">testcase</span><span class="p">,</span> <span class="s">&quot;.hex&quot;</span><span class="p">},</span><span class="n">instructions</span><span class="p">.</span><span class="n">ram</span><span class="p">);</span>
    <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;---Begin test case %s-----&quot;</span><span class="p">,</span> <span class="n">testcase</span><span class="p">);</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>该任务用于载入指令文件。指令文件为文本格式，建议放在simulate/modelsim子目录下，用相对目录名来定位文件。
这里采用$readmemh读入到指定的指令存储中去，由于指令存储空间的声明不在顶层实体instructions中，需要使用instructions.ram来访问实体内部声明的变量ram。
在编写testbench时请同学们自己按照自己的设计来定位实际应该访问的变量的位置。</p>
<p>同时还需要定义一系列的断言任务，辅助检查寄存器或者内存中的内容，并在出错时提供提示信息：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span> <span class="n">checkreg</span><span class="p">;</span><span class="c1">//check registers</span>
  <span class="k">input</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">regid</span><span class="p">;</span>
  <span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">results</span><span class="p">;</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">debugdata</span><span class="p">;</span>
  <span class="k">begin</span>
    <span class="n">debugdata</span><span class="o">=</span><span class="n">mycpu</span><span class="p">.</span><span class="n">myregfile</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="n">regid</span><span class="p">];</span> <span class="c1">//get register content</span>
    <span class="k">if</span><span class="p">(</span><span class="n">debugdata</span><span class="o">==</span><span class="n">results</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;OK: end of cycle %d reg %h need to be %h, get %h&quot;</span><span class="p">,</span>
                  <span class="n">numcycles</span><span class="o">-</span><span class="mh">1</span><span class="p">,</span> <span class="n">regid</span><span class="p">,</span> <span class="n">results</span><span class="p">,</span> <span class="n">debugdata</span><span class="p">);</span>
    <span class="k">end</span>
  <span class="k">else</span>
  <span class="k">begin</span>
    <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;!!!Error: end of cycle %d reg %h need to be %h, get %h&quot;</span><span class="p">,</span>
              <span class="n">numcycles</span><span class="o">-</span><span class="mh">1</span><span class="p">,</span> <span class="n">regid</span><span class="p">,</span> <span class="n">results</span><span class="p">,</span> <span class="n">debugdata</span><span class="p">);</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>在这个任务中访问了CPU内部定义的寄存器堆myregfile中的regs变量，并根据所需要的访问regid来提取数据，并和预期数据进行比较。
如果不正确，任务会提示比较结果，方便进行debug。
同样的，也可以编写类似的内存内容比较模块，对内存中的内容进行检查。</p>
<p>假定需要测试CPU中加法语句的正确性，同学们可以编写一小段汇编</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="n">addi</span> <span class="n">t1</span><span class="p">,</span><span class="n">zero</span><span class="p">,</span><span class="mh">100</span>
<span class="n">addi</span> <span class="n">t2</span><span class="p">,</span><span class="n">zero</span><span class="p">,</span><span class="mh">20</span>
<span class="n">add</span>  <span class="n">t3</span><span class="p">,</span><span class="n">t1</span><span class="p">,</span><span class="n">t2</span>
</pre></div>
</div>
<p>在这段汇编执行过程中，我们可以检查各个寄存器结果，观察代码执行的正确性。
利用上学期用过的 <a class="reference external" href="https://github.com/TheThirdOne/rars">rars</a> 仿真器来将这段汇编转换为二进制，并写入add.hex文件中，无需添加文件头v2.0 raw。示例文件的具体内容如下：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="mh">06400313</span>
<span class="mh">01400393</span>
<span class="mf">00730E33</span>
</pre></div>
</div>
<p>Testbench具体的执行部分如下：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">initial</span> <span class="k">begin</span><span class="o">:</span><span class="n">TestBench</span>
      <span class="p">#</span><span class="mh">80</span>
      <span class="c1">// output the state of every instruction</span>
    <span class="nb">$monitor</span><span class="p">(</span><span class="s">&quot;cycle=%d, pc=%h, instruct= %h op=%h,</span>
              <span class="n">rs1</span><span class="o">=%</span><span class="n">h</span><span class="p">,</span><span class="n">rs2</span><span class="o">=%</span><span class="n">h</span><span class="p">,</span> <span class="n">rd</span><span class="o">=%</span><span class="n">h</span><span class="p">,</span> <span class="n">imm</span><span class="o">=%</span><span class="n">h</span><span class="s">&quot;,</span>
              <span class="n">numcycles</span><span class="p">,</span>  <span class="n">mycpu</span><span class="p">.</span><span class="n">pc</span><span class="p">,</span> <span class="n">mycpu</span><span class="p">.</span><span class="n">instr</span><span class="p">,</span> <span class="n">mycpu</span><span class="p">.</span><span class="n">op</span><span class="p">,</span>
              <span class="n">mycpu</span><span class="p">.</span><span class="n">rs1</span><span class="p">,</span><span class="n">mycpu</span><span class="p">.</span><span class="n">rs2</span><span class="p">,</span><span class="n">mycpu</span><span class="p">.</span><span class="n">rd</span><span class="p">,</span><span class="n">mycpu</span><span class="p">.</span><span class="n">imm</span><span class="p">);</span>

    <span class="n">testcase</span> <span class="o">=</span> <span class="s">&quot;add&quot;</span><span class="p">;</span>
    <span class="n">loadtestcase</span><span class="p">();</span>
    <span class="n">resetcpu</span><span class="p">();</span>
    <span class="n">step</span><span class="p">();</span>
    <span class="n">checkreg</span><span class="p">(</span><span class="mh">6</span><span class="p">,</span><span class="mh">100</span><span class="p">);</span> <span class="c1">//t1==100</span>
    <span class="n">step</span><span class="p">();</span>
    <span class="n">checkreg</span><span class="p">(</span><span class="mh">7</span><span class="p">,</span><span class="mh">20</span><span class="p">);</span>  <span class="c1">//t2=20</span>
    <span class="n">step</span><span class="p">();</span>
    <span class="n">checkreg</span><span class="p">(</span><span class="mh">28</span><span class="p">,</span><span class="mh">120</span><span class="p">);</span> <span class="c1">//t3=120</span>
    <span class="nb">$stop</span>
<span class="k">end</span>
</pre></div>
</div>
<p>执行过程中，首先使用$monitor来定义我们需要观察的变量，只要这些变量发生变化modelsim会自动地打印出变量的内容。
这样，可以在每条指令执行时看到对应的PC及指令解码的关键信息。同学们也可以自定义需要观察的信号。
在载入add测试用例后，testbench单步执行了3次，每次执行完就按照我们预期的执行结果检查了t1, t2和t3寄存器。
modelsim的实际输出如图 <a class="reference internal" href="#fig-simoutput"><span class="std std-numref">Fig. 81</span></a> ：</p>
<figure class="align-default" id="fig-simoutput">
<img alt="../_images/simoutput.png" src="../_images/simoutput.png" />
<figcaption>
<p><span class="caption-number">Fig. 81 </span><span class="caption-text">单周期CPU的仿真输出</span><a class="headerlink" href="#fig-simoutput" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>从图中可以看到初始化结束后代码从全零地址开始执行，每个周期结束后会对寄存器进行检查。注意这里检查点在上升沿到来后，所以在第n周期结束时，PC和指令已经是下一条指令的内容了。</p>
<p>请自行按照自己的设计修改单步仿真testbench，并自行设计测试用例来对CPU进行初步联调。</p>
</section>
<section id="id20">
<h3>系统功能仿真<a class="headerlink" href="#id20" title="Permalink to this headline"></a></h3>
<p>单步功能仿真用于简单验证CPU中各条指令的基本情况，确保CPU可以完成基础功能。
但是，为了排除CPU中潜在的bug，我们需要对CPU的实现进行详细的测试，避免后面在搭建整个计算机系统时由于CPU的问题出现难以定位的bug。
在本实验中使用RISC-V的官方测试集来对CPU进行全面的系统仿真。</p>
</section>
<section id="riscv-tests">
<h3>riscv-tests测试集简介<a class="headerlink" href="#riscv-tests" title="Permalink to this headline"></a></h3>
<p>RISC-V社区开发了 <a class="reference external" href="https://github.com/riscv/riscv-tests">官方测试集</a> ，针对不同的RISC-V指令变种都提供了测试。
测试集的编译需要安装risc-v gcc工具链，在Ubuntu下运行</p>
<div class="highlight-Bash notranslate"><div class="highlight"><pre><span></span>apt-get install g++-riscv64-linux-gnu binutils-riscv64-linux-gnu
</pre></div>
</div>
<p>如果在编译时遇到问题，可以参考PA2.2中的 <a class="reference external" href="https://nju-projectn.github.io/ics-pa-gitbook/ics2021/2.2.html#%E8%BF%90%E8%A1%8C%E7%AC%AC%E4%B8%80%E4%B8%AAc%E7%A8%8B%E5%BA%8F">解决方法</a> 。
我们将测试移植到了AM中，地址为 <a class="reference external" href="https://github.com/NJU-ProjectN/riscv-tests.git">https://github.com/NJU-ProjectN/riscv-tests.git</a> 。如果要使用该测试集，可以运行下列命令</p>
<div class="highlight-Bash notranslate"><div class="highlight"><pre><span></span>$ git clone -b digit https://github.com/NJU-ProjectN/riscv-tests.git
$ git clone -b digit https://github.com/NJU-ProjectN/abstract-machine.git
$ <span class="nb">export</span> <span class="nv">AM_HOME</span><span class="o">=</span><span class="k">$(</span><span class="nb">pwd</span><span class="k">)</span>/abstract-machine
$ <span class="nb">cd</span> riscv-tests
$ make
</pre></div>
</div>
<p>其中第1-2句从github上下载riscv-tests和am源代码，第3句设置环境变量，最后编译测试集。
编译后的文件在riscv-tests/build目录下，包括可执行文件(.elf)和反汇编文件(.txt)，以及我们需要的FPGA内存hex文件和mif文件。大家可以在反汇编文件中查看测试用例中包含的指令以及每条指令的地址。</p>
<p>RISC-V 官方测试集针对不同的 RISC-V 指令变种都提供了测试。在本实验中，我们主要使用 rv32ui 也就是 RV32 的基本指令集， u 表示是用户态， i 表示是整数基本指令集。实验中采用的环境是无虚拟地址的环境，即只使用物理地址访问内存。</p>
</section>
<section id="id23">
<h3>测试程序移植<a class="headerlink" href="#id23" title="Permalink to this headline"></a></h3>
<p>AM为应用程序提供了裸机运行时环境，最简单的运行时环境如abstract-machine/src/npc目录下的start.S和trm.c所示。
AM设置了栈指针、程序的入口(main)以及退出程序的方式(halt)，在完成初始化后就跳转到应用程序，也就是riscv-tests中的目标测试继续执行。</p>
<p>riscv-tests中提供了对每条指令的单元测试，以下为add测试用例中的部分反汇编片段：</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="mi">00000580</span> <span class="o">&lt;</span><span class="n">test_38</span><span class="o">&gt;</span><span class="p">:</span>
<span class="mi">580</span><span class="p">:</span>  <span class="mi">01000093</span>                <span class="n">li</span>      <span class="n">ra</span><span class="p">,</span><span class="mi">16</span>
<span class="mi">584</span><span class="p">:</span>  <span class="mf">01e00113</span>                <span class="n">li</span>      <span class="n">sp</span><span class="p">,</span><span class="mi">30</span>
<span class="mi">588</span><span class="p">:</span>  <span class="mi">00208033</span>                <span class="n">add</span>     <span class="n">zero</span><span class="p">,</span><span class="n">ra</span><span class="p">,</span><span class="n">sp</span>
<span class="mi">58</span><span class="n">c</span><span class="p">:</span>  <span class="mi">00000393</span>                <span class="n">li</span>      <span class="n">t2</span><span class="p">,</span><span class="mi">0</span>
<span class="mi">590</span><span class="p">:</span>  <span class="mi">02600193</span>                <span class="n">li</span>      <span class="n">gp</span><span class="p">,</span><span class="mi">38</span>
<span class="mi">594</span><span class="p">:</span>  <span class="mi">00701463</span>                <span class="n">bne</span>     <span class="n">zero</span><span class="p">,</span><span class="n">t2</span><span class="p">,</span><span class="mi">59</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">fail</span><span class="o">&gt;</span>
<span class="mi">598</span><span class="p">:</span>  <span class="mi">00301863</span>                <span class="n">bne</span>     <span class="n">zero</span><span class="p">,</span><span class="n">gp</span><span class="p">,</span><span class="mi">5</span><span class="n">a8</span> <span class="o">&lt;</span><span class="k">pass</span><span class="o">&gt;</span>

<span class="mi">0000059</span><span class="n">c</span> <span class="o">&lt;</span><span class="n">fail</span><span class="o">&gt;</span><span class="p">:</span>
<span class="mi">59</span><span class="n">c</span><span class="p">:</span>  <span class="n">deade537</span>                <span class="n">lui</span>     <span class="n">a0</span><span class="p">,</span><span class="mh">0xdeade</span>
<span class="mi">5</span><span class="n">a0</span><span class="p">:</span>  <span class="n">ead50513</span>                <span class="n">addi</span>    <span class="n">a0</span><span class="p">,</span><span class="n">a0</span><span class="p">,</span><span class="o">-</span><span class="mi">339</span> <span class="c1"># deaddead &lt;_pmem_start+0x5eaddead&gt;</span>
<span class="mi">5</span><span class="n">a4</span><span class="p">:</span>  <span class="mi">0200006</span><span class="n">f</span>                <span class="n">j</span>       <span class="mi">5</span><span class="n">c4</span> <span class="o">&lt;</span><span class="n">halt</span><span class="o">&gt;</span>

<span class="mi">000005</span><span class="n">a8</span> <span class="o">&lt;</span><span class="k">pass</span><span class="o">&gt;</span><span class="p">:</span>
<span class="mi">5</span><span class="n">a8</span><span class="p">:</span>  <span class="mi">00</span><span class="n">c10537</span>                <span class="n">lui</span>     <span class="n">a0</span><span class="p">,</span><span class="mh">0xc10</span>
<span class="mi">5</span><span class="n">ac</span><span class="p">:</span>  <span class="n">fee50513</span>                <span class="n">addi</span>    <span class="n">a0</span><span class="p">,</span><span class="n">a0</span><span class="p">,</span><span class="o">-</span><span class="mi">18</span> <span class="c1"># c0ffee &lt;_end+0xb0f7ee&gt;</span>
<span class="mi">5</span><span class="n">b0</span><span class="p">:</span>  <span class="mi">0140006</span><span class="n">f</span>                <span class="n">j</span>       <span class="mi">5</span><span class="n">c4</span> <span class="o">&lt;</span><span class="n">halt</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>在这里，程序会检查两个数的加法运算是否为预期结果，并相应地跳转到fail或者pass中。
在pass中会调用halt，将a0寄存器的值设置为32’h00c0ffee，并放入一条指令32’hdead10cc，表示测试完成，在仿真中获取这个数字之后就可以判断仿真完成了。
如果是fail的情况，则将a0置为32’hdeaddead，随后停止仿真。在仿真结束时通过a0寄存器的值就可以判断是否通过了全部测试。</p>
<div class="admonition myquestion">
<p class="admonition-title">特殊指令32’hdead10cc</p>
<p>为什么正常的 rv32i 指令序列中肯定不会出现 32’hdead10cc ？在反汇编文件中，32’hdead10cc被反汇编成了什么？</p>
</div>
<p>在编译生成可执行文件后，得到的elf文件并不能直接用于FPGA内存初始化。所以，我们需要自动生成针对 verilog 的文本 .hex 文件和对 IP 核初始化的mif 文件。
在完成编译后会自动执行abstract-machine/scripts/riscv32-npc.mk中的以下命令，生成需要载入FPGA的hex文件：</p>
<div class="highlight-Makefile notranslate"><div class="highlight"><pre><span></span><span class="nv">RISCV_OBJCOPY</span> <span class="o">?=</span> <span class="k">$(</span>RISCV_PREFIX<span class="k">)</span>objcopy -O verilog
<span class="nv">RISCV_HEXGEN</span> <span class="o">?=</span> <span class="s1">&#39;BEGIN{output=0;}{ gsub(&quot;\r&quot;,&quot;&quot;,$$(NF)); if ($$1~/@/) {if ($$1 ~/@80000000/) {output=code;} else {output=1-code;}; gsub(&quot;@&quot;,&quot;0x&quot;,$$1); addr=strtonum($$1); if (output==1){printf &quot;@%08x\n&quot;,(addr%262144)/4;}} else {if (output==1) {for(i=1;i&lt;NF;i+=4) print $$(i+3)$$(i+2)$$(i+1)$$i;}}}&#39;</span>
<span class="nv">RISCV_MIFGEN</span> <span class="o">?=</span> <span class="s1">&#39;BEGIN{printf &quot;WIDTH=32;\nDEPTH=%d;\n\nADDRESS_RADIX=HEX;\nDATA_RADIX=HEX;\n\nCONTENT BEGIN\n&quot;,depth; addr=0;} { gsub(&quot;\r&quot;,&quot;&quot;,$$(NF)); if ($$1 ~/@/) {gsub(&quot;@&quot;,&quot;0x&quot;,$$1);addr=strtonum($$1);} else {printf &quot;%04X : %s;\n&quot;,addr, $$1; addr=addr+1;}} END{print &quot;END\n&quot;;}&#39;</span>

<span class="nf">image</span><span class="o">:</span> <span class="k">$(</span><span class="nv">IMAGE</span><span class="k">)</span>.<span class="n">elf</span>
  @<span class="k">$(</span>OBJDUMP<span class="k">)</span> -d <span class="k">$(</span>IMAGE<span class="k">)</span>.elf &gt; <span class="k">$(</span>IMAGE<span class="k">)</span>.txt
  <span class="k">$(</span>RISCV_OBJCOPY<span class="k">)</span> $&lt; <span class="k">$(</span>IMAGE<span class="k">)</span>.tmp
  awk -v <span class="nv">code</span><span class="o">=</span><span class="m">1</span> <span class="k">$(</span>RISCV_HEXGEN<span class="k">)</span> <span class="k">$(</span>IMAGE<span class="k">)</span>.tmp &gt; <span class="k">$(</span>IMAGE<span class="k">)</span>.hex
  awk -v <span class="nv">code</span><span class="o">=</span><span class="m">0</span> <span class="k">$(</span>RISCV_HEXGEN<span class="k">)</span> <span class="k">$(</span>IMAGE<span class="k">)</span>.tmp &gt; <span class="k">$(</span>IMAGE<span class="k">)</span>_d.hex
  awk -v <span class="nv">depth</span><span class="o">=</span><span class="m">65536</span> <span class="k">$(</span>RISCV_MIFGEN<span class="k">)</span> <span class="k">$(</span>IMAGE<span class="k">)</span>.hex &gt; <span class="k">$(</span>IMAGE<span class="k">)</span>.mif
  awk -v <span class="nv">depth</span><span class="o">=</span><span class="m">32768</span> <span class="k">$(</span>RISCV_MIFGEN<span class="k">)</span> <span class="k">$(</span>IMAGE<span class="k">)</span>_d.hex &gt; <span class="k">$(</span>IMAGE<span class="k">)</span>_d.mif
</pre></div>
</div>
<p>该过程分为以下几步：
首先用反汇编工具objdump生成包含所有指令的文本文件，方便进行测试。
第二步用 objcopy 工具来生成 .tmp 文件，这个文件符合 verilog 格式要求，但是其中的数据是按 8bit 字节存储的，无法直接用于初始化 32bit 宽度的内存。
第三步(line 8-9)是用 linux 的 awk 文本处理工具简单转换一下 verilog 的格式。 awk的指令请自行查找资料学习。本例中 awk 根据 output 变量判断是否需要打印输出。在读入一行后首先去除了最后一个 token 的换行符，然后判断是否是以 &#64;开头的地址。如果是，则判断地址是否是 0x80000000 代码段起始地址。根据变量 code 来判断是生成代码初始化文件还是数据初始化文件。随后，对地址取低18 位，并将地址除以四（从 byte 编址改成我们存储器中 4 字节编址），并打印修改后的地址。对于正常的数据行，awk会将token分成四个一组重新打印。</p>
<div class="admonition myquestion">
<p class="admonition-title">思考</p>
<p>为什么我们将起始为 0x80000000 的代码段和数据段地址只取低 18位来生成代码和数据存储器的初始化文件，我们的 CPU 仍然正确地执行并找到对应的数据？</p>
</div>
<p>第四步(line 10-11)是用awk将文本hex格式改成mif格式，增加文件头尾和地址标识。</p>
<div class="admonition myquestion">
<p class="admonition-title">思考</p>
<p>如果数据存储器是用 4 片 8bit 存储器来实现的，如何生成 4 片存储器对应的初始化文件？</p>
</div>
<p>采用上面介绍的框架和方法，我们能够很容易地移植其他测试程序，以一个简单的求和运算为例：</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">//sum.c</span>
<span class="cp">#define PASS_CODE 0xc0ffee</span>
<span class="cp">#define FAIL_CODE 0xdeaddead</span>
<span class="kt">void</span> <span class="nf">halt</span><span class="p">(</span><span class="kt">int</span> <span class="n">code</span><span class="p">);</span>

<span class="n">__attribute__</span><span class="p">((</span><span class="n">noinline</span><span class="p">))</span>
<span class="kt">void</span> <span class="n">check</span><span class="p">(</span><span class="kt">int</span> <span class="n">cond</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cond</span><span class="p">)</span> <span class="n">halt</span><span class="p">(</span><span class="n">FAIL_CODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">main</span><span class="p">()</span> <span class="p">{</span>
  <span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="k">volatile</span> <span class="kt">int</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="k">while</span><span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">sum</span> <span class="o">+=</span> <span class="n">i</span><span class="p">;</span>
    <span class="n">i</span> <span class="o">++</span><span class="p">;</span>
  <span class="p">}</span>

  <span class="n">check</span><span class="p">(</span><span class="n">sum</span> <span class="o">==</span> <span class="mi">5050</span><span class="p">);</span>

  <span class="k">return</span> <span class="n">PASS_CODE</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p>并编写相应Makefile文件，我们提供了一个简单的Makefile实例如下：</p>
<div class="highlight-Makefile notranslate"><div class="highlight"><pre><span></span>// Makefile
.PHONY: all clean $(ALL)

ARCH ?= riscv32-npc
ALL ?= sum

all: $(addprefix Makefile-, $(ALL))
  @echo &quot;&quot; $(ALL)

$(ALL): %: Makefile-%

Makefile-%: %.c
  @/bin/echo -e &quot;NAME = $*\nSRCS = $&lt;\nLIBS += klib\nINC_PATH += $(shell pwd)/env/p $(shell pwd)/isa/macros/scalar\ninclude $${AM_HOME}/Makefile&quot; &gt; $@
  -@make -s -f $@ ARCH=$(ARCH) $(MAKECMDGOALS)
  -@rm -f Makefile-$*

clean:
  rm -rf Makefile-* build/
</pre></div>
</div>
<p>通过变量ALL指定需要编译的程序源文件，并使用AM中的Makefile，将应用程序、运行时环境和AM中定义的库函数一起编译成可执行文件，同学们可以阅读AM中的Makefile了解编译具体过程，也可以自行编写Makefile进行编译。
在设置好环境变量AM_HOME后，在该目录下通过make命令编译后，就能够在build目录下找到相应的文件。这样就能够自己编写更多的测试用例来测试处理器的实现。</p>
<div class="admonition myinfo">
<p class="admonition-title"></p>
<p>注意，官方测试集基于跳转指令来判断运行是否正确。如果跳转指令实现有问题，有可能会在CPU有bug时也输出正确的结果。尤其是某些情况下，信号为不定值X的时候，branch指令可能会错误判断，请注意排除此类问题。</p>
</div>
</section>
<section id="testbench">
<h3>测试集TestBench<a class="headerlink" href="#testbench" title="Permalink to this headline"></a></h3>
<p>我们需要修改Testbench支持对官方测试集的仿真。主要增加了以下辅助任务：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">integer</span> <span class="n">maxcycles</span> <span class="o">=</span><span class="mh">10000</span><span class="p">;</span>

<span class="k">task</span> <span class="n">run</span><span class="p">;</span>
  <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
  <span class="k">begin</span>
    <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">while</span><span class="p">(</span> <span class="p">(</span><span class="n">mycpu</span><span class="p">.</span><span class="n">instr</span><span class="o">!=</span><span class="mh">32&#39;hdead10cc</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span><span class="o">&lt;</span><span class="n">maxcycles</span><span class="p">))</span>
    <span class="k">begin</span>
      <span class="n">step</span><span class="p">();</span>
      <span class="n">i</span> <span class="o">=</span> <span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>代码运行任务run会一直用单步运行代码，直到遇到我们定义的代码终止信号为止。如果代码一直不终止也会在给定最大运行周期后停止仿真。</p>
<p>对仿真结果测试是通过对仿真结束后a0寄存器中数据是否符合预期来进行判断的。当然如果程序不终止，或者a0数据不正常也会报错。</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span> <span class="n">checkmagnum</span><span class="p">;</span>
    <span class="k">begin</span>
      <span class="k">if</span><span class="p">(</span><span class="n">numcycles</span><span class="o">&gt;</span><span class="n">maxcycles</span><span class="p">)</span>
    <span class="k">begin</span>
      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;!!!Error:test case %s does not terminate!&quot;</span><span class="p">,</span> <span class="n">testcase</span><span class="p">);</span>
    <span class="k">end</span>
    <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">mycpu</span><span class="p">.</span><span class="n">myregfile</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="mh">10</span><span class="p">]</span><span class="o">==</span><span class="mh">32&#39;hc0ffee</span><span class="p">)</span>
        <span class="k">begin</span>
          <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;OK:test case %s finshed OK at cycle %d.&quot;</span><span class="p">,</span>
                    <span class="n">testcase</span><span class="p">,</span> <span class="n">numcycles</span><span class="o">-</span><span class="mh">1</span><span class="p">);</span>
        <span class="k">end</span>
    <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">mycpu</span><span class="p">.</span><span class="n">myregfile</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="mh">10</span><span class="p">]</span><span class="o">==</span><span class="mh">32&#39;hdeaddead</span><span class="p">)</span>
    <span class="k">begin</span>
      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;!!!ERROR:test case %s finshed with error in cycle %d.&quot;</span><span class="p">,</span>
                <span class="n">testcase</span><span class="p">,</span> <span class="n">numcycles</span><span class="o">-</span><span class="mh">1</span><span class="p">);</span>
    <span class="k">end</span>
    <span class="k">else</span>
    <span class="k">begin</span>
        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;!!!ERROR:test case %s unknown error in cycle %d.&quot;</span><span class="p">,</span>
                <span class="n">testcase</span><span class="p">,</span> <span class="n">numcycles</span><span class="o">-</span><span class="mh">1</span><span class="p">);</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>数据存储可以用我们生成的hex文件进行初始化，仿真时可以用我们提供的ram模块替代IP核生成的模块。一般只有在访存指令的测试时才需要初始化数据存储</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span> <span class="n">loaddatamem</span><span class="p">;</span>
    <span class="k">begin</span>
      <span class="nb">$readmemh</span><span class="p">({</span><span class="n">testcase</span><span class="p">,</span> <span class="s">&quot;_d.hex&quot;</span><span class="p">},</span><span class="n">datamem</span><span class="p">.</span><span class="n">mymem</span><span class="p">.</span><span class="n">ram</span><span class="p">);</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>我们也提供了一个简单的可以执行单个测试用例的任务</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span> <span class="n">run_riscv_test</span><span class="p">;</span>
    <span class="k">begin</span>
    <span class="n">loadtestcase</span><span class="p">();</span>
    <span class="n">loaddatamem</span><span class="p">();</span>
    <span class="n">resetcpu</span><span class="p">();</span>
    <span class="n">run</span><span class="p">();</span>
    <span class="n">checkmagnum</span><span class="p">();</span>
  <span class="k">end</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p>所以在仿真过程中我们只需要按顺序执行所有需要的仿真即可：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="n">testcase</span> <span class="o">=</span> <span class="s">&quot;rv32ui-p-simple&quot;</span><span class="p">;</span>
<span class="n">run_riscv_test</span><span class="p">();</span>
<span class="n">testcase</span> <span class="o">=</span> <span class="s">&quot;rv32ui-p-add&quot;</span><span class="p">;</span>
<span class="n">run_riscv_test</span><span class="p">();</span>
<span class="n">testcase</span> <span class="o">=</span> <span class="s">&quot;rv32ui-p-addi&quot;</span><span class="p">;</span>
<span class="n">run_riscv_test</span><span class="p">();</span>
<span class="n">testcase</span> <span class="o">=</span> <span class="s">&quot;rv32ui-p-and&quot;</span><span class="p">;</span>
<span class="n">run_riscv_test</span><span class="p">();</span>
</pre></div>
</div>
<figure class="align-default" id="fig-simout2">
<img alt="../_images/simuout2.png" src="../_images/simuout2.png" />
<figcaption>
<p><span class="caption-number">Fig. 82 </span><span class="caption-text">使用官方测试集的CPU的仿真输出</span><a class="headerlink" href="#fig-simout2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>在仿真过程中可以暂时注释$monitor任务，只有在出错时再检查具体测试用例为何出错。图 <a class="reference internal" href="#fig-simout2"><span class="std std-numref">Fig. 82</span></a> 显示了利用官方测试集进行仿真的输出结果示例。</p>
</section>
<section id="id24">
<h3>上板测试<a class="headerlink" href="#id24" title="Permalink to this headline"></a></h3>
<p>在设计过程中建议CPU预留测试数据接口，上板测试前可以将对应接口接至板上的LED或七段数码管，显示CPU的内部状态。具体选择测试接口输出哪些内容可以自行决定，可以考虑PC、寄存器结果，控制信号等等。
在初次上板测试时，可以将CPU时钟连接到板载的KEY按钮上，每按一下单步执行一个周期，方便进行调试。</p>
<p>对于单周期CPU，由于需要在一个周期内完成指令执行的所有步骤，很可能不能以50MHz运行。请观察你的CPU综合后Timing Analysis结果是否存在时序不满足，即某些model下Setup Slack为负数。此时，可以考虑调整设计减少关键路径时延，或者降低主频。</p>
</section>
</section>
<section id="id25">
<h2>实验验收要求<a class="headerlink" href="#id25" title="Permalink to this headline"></a></h2>
<section id="id26">
<h3>在线测试<a class="headerlink" href="#id26" title="Permalink to this headline"></a></h3>
<p>请自行完成单周期CPU的实现，并通过在线测试中单周期CPU的功能测试及官方测试部分。</p>
<ul class="simple">
<li><p><strong>必做</strong> 单周期功能测试</p></li>
<li><p><strong>必做</strong> 单周期CPU官方测试</p></li>
</ul>
<div class="admonition myinfo">
<p class="admonition-title">注意</p>
<p>由于我们在线测试仅针对单周期CPU，如果同学实现了多周期或流水线CPU可能会在时序上与在线测试结果不一致。可以自行参考课程网站上提供的test bench自行编写测试代码，需要完成RISC-V官方测试集中rv32ui-p开头的所有指令的测试，由助教现场验收后可以通过。</p>
</div>
<div class="admonition myinfo">
<p class="admonition-title">致谢</p>
<p>感谢2019级李晗及高灏同学在RISC-V工具链方面的探索。</p>
</div>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="10.html" class="btn btn-neutral float-left" title="实验十 CPU数据通路" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="12.html" class="btn btn-neutral float-right" title="实验十二 计算机系统" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, 王炜 吴海军 陈璐.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>