{
  "name": "core_arch::x86::fma::_mm_fnmsub_sd",
  "safe": false,
  "callees": {
    "core_arch::x86::sse2::_mm_cvtsd_f64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the lower double-precision (64-bit) floating-point element of `a`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtsd_f64)\n",
      "adt": {}
    },
    "intrinsics::fmaf64": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns `a * b + c` for `f64` values.\n\n The stabilized version of this intrinsic is\n [`f64::mul_add`](../../std/primitive.f64.html#method.mul_add)\n",
      "adt": {}
    },
    "intrinsics::simd::simd_insert": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Inserts an element into a vector, returning the updated vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": 11471,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/fma.rs:491:1: 499:2",
  "src": "pub fn _mm_fnmsub_sd(a: __m128d, b: __m128d, c: __m128d) -> __m128d {\n    unsafe {\n        simd_insert!(\n            a,\n            0,\n            fmaf64(_mm_cvtsd_f64(a), -_mm_cvtsd_f64(b), -_mm_cvtsd_f64(c))\n        )\n    }\n}",
  "mir": "fn core_arch::x86::fma::_mm_fnmsub_sd(_1: core_arch::x86::__m128d, _2: core_arch::x86::__m128d, _3: core_arch::x86::__m128d) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let mut _4: f64;\n    let mut _5: f64;\n    let mut _6: f64;\n    let mut _7: f64;\n    let mut _8: f64;\n    let mut _9: f64;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::sse2::_mm_cvtsd_f64(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core_arch::x86::sse2::_mm_cvtsd_f64(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = Neg(move _7);\n        StorageDead(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = core_arch::x86::sse2::_mm_cvtsd_f64(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = Neg(move _9);\n        StorageDead(_9);\n        _4 = intrinsics::fmaf64(move _5, move _6, move _8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_insert::<core_arch::x86::__m128d, f64>(_1, core_arch::x86::fma::_mm_fnmsub_sd::{constant#0}, move _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Multiplies the lower double-precision (64-bit) floating-point elements in\n `a` and `b`, and subtract packed elements in `c` from the negated\n intermediate result. Store the result in the lower element of the returned\n value, and copy the upper element from `a` to the upper elements of the\n result.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_fnmsub_sd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}