// Seed: 1869240238
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    input  uwire id_11,
    input  wire  id_12,
    input  uwire id_13
);
  wire id_15;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri  id_4,
    output wire id_5
);
  assign id_2 = 1;
  wire id_7;
  module_0(
      id_3, id_1, id_0, id_2, id_3, id_0, id_1, id_1, id_0, id_1, id_3, id_1, id_0, id_0
  );
endmodule
