Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\CODE\Embedded Systems\Lab4SDRAM\BoardConfigQsys.qsys" --block-symbol-file --output-directory="C:\CODE\Embedded Systems\Lab4SDRAM\BoardConfigQsys" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Lab4SDRAM/BoardConfigQsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0_LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0_LEDs
Progress: Adding pio_0_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0_Switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BoardConfigQsys.pio_0_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: BoardConfigQsys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\CODE\Embedded Systems\Lab4SDRAM\BoardConfigQsys.qsys" --synthesis=VERILOG --output-directory="C:\CODE\Embedded Systems\Lab4SDRAM\BoardConfigQsys\synthesis" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Lab4SDRAM/BoardConfigQsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0_LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0_LEDs
Progress: Adding pio_0_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0_Switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BoardConfigQsys.pio_0_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: BoardConfigQsys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: BoardConfigQsys: Generating BoardConfigQsys "BoardConfigQsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'BoardConfigQsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=BoardConfigQsys_jtag_uart_0 --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0001_jtag_uart_0_gen//BoardConfigQsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'BoardConfigQsys_jtag_uart_0'
Info: jtag_uart_0: "BoardConfigQsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'BoardConfigQsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=BoardConfigQsys_new_sdram_controller_0 --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0002_new_sdram_controller_0_gen//BoardConfigQsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'BoardConfigQsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "BoardConfigQsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "BoardConfigQsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'BoardConfigQsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=BoardConfigQsys_onchip_memory2_0 --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0003_onchip_memory2_0_gen//BoardConfigQsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'BoardConfigQsys_onchip_memory2_0'
Info: onchip_memory2_0: "BoardConfigQsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0_LEDs: Starting RTL generation for module 'BoardConfigQsys_pio_0_LEDs'
Info: pio_0_LEDs:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=BoardConfigQsys_pio_0_LEDs --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0004_pio_0_LEDs_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0004_pio_0_LEDs_gen//BoardConfigQsys_pio_0_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0_LEDs: Done RTL generation for module 'BoardConfigQsys_pio_0_LEDs'
Info: pio_0_LEDs: "BoardConfigQsys" instantiated altera_avalon_pio "pio_0_LEDs"
Info: pio_0_Switches: Starting RTL generation for module 'BoardConfigQsys_pio_0_Switches'
Info: pio_0_Switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=BoardConfigQsys_pio_0_Switches --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0005_pio_0_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0005_pio_0_Switches_gen//BoardConfigQsys_pio_0_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0_Switches: Done RTL generation for module 'BoardConfigQsys_pio_0_Switches'
Info: pio_0_Switches: "BoardConfigQsys" instantiated altera_avalon_pio "pio_0_Switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "BoardConfigQsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "BoardConfigQsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "BoardConfigQsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'BoardConfigQsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=BoardConfigQsys_nios2_gen2_0_cpu --dir=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/adamw/AppData/Local/Temp/alt6761_6676012195348519820.dir/0008_cpu_gen//BoardConfigQsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.11.22 08:34:33 (*) Starting Nios II generation
Info: cpu: # 2015.11.22 08:34:33 (*)   Checking for plaintext license.
Info: cpu: # 2015.11.22 08:34:34 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.11.22 08:34:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.11.22 08:34:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.11.22 08:34:34 (*)   Plaintext license not found.
Info: cpu: # 2015.11.22 08:34:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.11.22 08:34:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.11.22 08:34:35 (*)   Creating all objects for CPU
Info: cpu: # 2015.11.22 08:34:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.11.22 08:34:36 (*)   Creating plain-text RTL
Info: cpu: # 2015.11.22 08:34:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'BoardConfigQsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/CODE/Embedded Systems/Lab4SDRAM/BoardConfigQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/CODE/Embedded Systems/Lab4SDRAM/BoardConfigQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/CODE/Embedded Systems/Lab4SDRAM/BoardConfigQsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/CODE/Embedded Systems/Lab4SDRAM/BoardConfigQsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/CODE/Embedded Systems/Lab4SDRAM/BoardConfigQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: BoardConfigQsys: Done "BoardConfigQsys" with 35 modules, 57 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
