<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1731206129" />
    <testcase name="test_alu" classname="test_alu" file="/home/lzz/projects/verilog-project-gen/tests/test_alu.py" lineno="35" time="0.008388280868530273" sim_time_ns="100.001" ratio_time="11921.513068925335" />
  </testsuite>
</testsuites>
