design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/hosni/GF180/PnR_2/caravel-gf180mcu/openlane/caravel_core,caravel_core,22_11_30_10_33,flow completed,0h28m52s0ms,0h8m22s0ms,761.7283593320407,55.2848,380.86417966602033,34.31,3340.64,21056,0,0,0,0,0,0,299860,-1,220,-1,-1,2787241,182752,-301.21,-308.19,0.0,0.0,0.0,-140049.2,-144110.27,0.0,0.0,0.0,3729757225.0,0.0,34.0,33.92,5.65,18.89,-1,15797,35779,3657,22758,0,0,0,19438,740,36,339,497,2431,748,116,4353,5290,5461,19,4894,19204,0,24098,13432766.860800004,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,30.0,33.333333333333336,30,DELAY 0,14,50,1,80,60,0.55,0.4,gf180mcu_fd_sc_mcu7t5v0,3
