$date
	Tue Jan 11 16:22:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_lfsr_5bits $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_lfsr_5bits $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_lfsr_5bits $end
$scope module U0 $end
$var reg 5 # Q_next [4:0] $end
$upscope $end
$upscope $end
$scope module tb_lfsr_5bits $end
$scope module U0 $end
$var reg 5 $ Q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
0"
0!
$end
#5
b10100 #
b1 $
1!
#10
0!
#15
1!
#20
1"
0!
#25
b1010 #
b10100 $
1!
#30
0!
#35
b101 #
b1010 $
1!
#40
0!
#45
b10110 #
b101 $
1!
#50
0!
#55
b1011 #
b10110 $
1!
#60
0!
#65
b10001 #
b1011 $
1!
#70
0!
#75
b11100 #
b10001 $
1!
#80
0!
#85
b1110 #
b11100 $
1!
#90
0!
#95
b111 #
b1110 $
1!
#100
0!
#105
b10111 #
b111 $
1!
#110
0!
#115
b11111 #
b10111 $
1!
#120
0!
#125
b11011 #
b11111 $
1!
#130
0!
#135
b11001 #
b11011 $
1!
#140
0!
#145
b11000 #
b11001 $
1!
#150
0!
#155
b1100 #
b11000 $
1!
#160
0!
#165
b110 #
b1100 $
1!
#170
0!
#175
b11 #
b110 $
1!
#180
0!
#185
b10101 #
b11 $
1!
#190
0!
#195
b11110 #
b10101 $
1!
#200
0!
#205
b1111 #
b11110 $
1!
#210
0!
#215
b10011 #
b1111 $
1!
#220
0!
#225
b11101 #
b10011 $
1!
#230
0!
#235
b11010 #
b11101 $
1!
#240
0!
#245
b1101 #
b11010 $
1!
#250
0!
#255
b10010 #
b1101 $
1!
#260
0!
#265
b1001 #
b10010 $
1!
#270
0!
#275
b10000 #
b1001 $
1!
#280
0!
#285
b1000 #
b10000 $
1!
#290
0!
#295
b100 #
b1000 $
1!
#300
0!
#305
b10 #
b100 $
1!
#310
0!
#315
b1 #
b10 $
1!
#320
0!
#325
b10100 #
b1 $
1!
#330
0!
#335
b1010 #
b10100 $
1!
