

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:38:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.714 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      583|      583|  14.991 us|  14.991 us|  584|  584|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |      262|      262|  5.240 us|  5.240 us|  262|  262|       no|
        |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156                  |mm_Pipeline_VITIS_LOOP_81_7                  |       55|       55|  1.100 us|  1.100 us|   55|   55|       no|
        |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192                 |mm_Pipeline_VITIS_LOOP_97_10                 |      259|      259|  6.660 us|  6.660 us|  259|  259|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1588|  113012|   99842|    -|
|Memory           |        0|     -|    1024|     128|    0|
|Multiplexer      |        -|     -|       -|    1227|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1588|  114047|  101197|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|   126|      15|      27|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K|  DSP |   FF   |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U682                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|     3|     128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U683                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|     3|     128|    135|    0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |        0|     0|     231|    237|    0|
    |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156                  |mm_Pipeline_VITIS_LOOP_81_7                  |        8|  1582|  111860|  98688|    0|
    |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192                 |mm_Pipeline_VITIS_LOOP_97_10                 |        0|     0|     665|    647|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+
    |Total                                                   |                                             |        8|  1588|  113012|  99842|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+------+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |D_U     |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_1_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_2_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_3_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_4_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_5_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_6_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_7_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_8_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_9_U   |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_10_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_11_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_12_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_13_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_14_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |D_15_U  |D_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                 |        0|1024| 128|    0|   256|  512|    16|         8192|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |D_10_address0  |  17|          4|    4|         16|
    |D_10_ce0       |  17|          4|    1|          4|
    |D_10_ce1       |   9|          2|    1|          2|
    |D_10_d0        |  13|          3|   32|         96|
    |D_10_we0       |  13|          3|    1|          3|
    |D_11_address0  |  17|          4|    4|         16|
    |D_11_ce0       |  17|          4|    1|          4|
    |D_11_ce1       |   9|          2|    1|          2|
    |D_11_d0        |  13|          3|   32|         96|
    |D_11_we0       |  13|          3|    1|          3|
    |D_12_address0  |  17|          4|    4|         16|
    |D_12_ce0       |  17|          4|    1|          4|
    |D_12_ce1       |   9|          2|    1|          2|
    |D_12_d0        |  13|          3|   32|         96|
    |D_12_we0       |  13|          3|    1|          3|
    |D_13_address0  |  17|          4|    4|         16|
    |D_13_ce0       |  17|          4|    1|          4|
    |D_13_ce1       |   9|          2|    1|          2|
    |D_13_d0        |  13|          3|   32|         96|
    |D_13_we0       |  13|          3|    1|          3|
    |D_14_address0  |  17|          4|    4|         16|
    |D_14_ce0       |  17|          4|    1|          4|
    |D_14_ce1       |   9|          2|    1|          2|
    |D_14_d0        |  13|          3|   32|         96|
    |D_14_we0       |  13|          3|    1|          3|
    |D_15_address0  |  17|          4|    4|         16|
    |D_15_ce0       |  17|          4|    1|          4|
    |D_15_ce1       |   9|          2|    1|          2|
    |D_15_d0        |  13|          3|   32|         96|
    |D_15_we0       |  13|          3|    1|          3|
    |D_1_address0   |  17|          4|    4|         16|
    |D_1_ce0        |  17|          4|    1|          4|
    |D_1_ce1        |   9|          2|    1|          2|
    |D_1_d0         |  13|          3|   32|         96|
    |D_1_we0        |  13|          3|    1|          3|
    |D_2_address0   |  17|          4|    4|         16|
    |D_2_ce0        |  17|          4|    1|          4|
    |D_2_ce1        |   9|          2|    1|          2|
    |D_2_d0         |  13|          3|   32|         96|
    |D_2_we0        |  13|          3|    1|          3|
    |D_3_address0   |  17|          4|    4|         16|
    |D_3_ce0        |  17|          4|    1|          4|
    |D_3_ce1        |   9|          2|    1|          2|
    |D_3_d0         |  13|          3|   32|         96|
    |D_3_we0        |  13|          3|    1|          3|
    |D_4_address0   |  17|          4|    4|         16|
    |D_4_ce0        |  17|          4|    1|          4|
    |D_4_ce1        |   9|          2|    1|          2|
    |D_4_d0         |  13|          3|   32|         96|
    |D_4_we0        |  13|          3|    1|          3|
    |D_5_address0   |  17|          4|    4|         16|
    |D_5_ce0        |  17|          4|    1|          4|
    |D_5_ce1        |   9|          2|    1|          2|
    |D_5_d0         |  13|          3|   32|         96|
    |D_5_we0        |  13|          3|    1|          3|
    |D_6_address0   |  17|          4|    4|         16|
    |D_6_ce0        |  17|          4|    1|          4|
    |D_6_ce1        |   9|          2|    1|          2|
    |D_6_d0         |  13|          3|   32|         96|
    |D_6_we0        |  13|          3|    1|          3|
    |D_7_address0   |  17|          4|    4|         16|
    |D_7_ce0        |  17|          4|    1|          4|
    |D_7_ce1        |   9|          2|    1|          2|
    |D_7_d0         |  13|          3|   32|         96|
    |D_7_we0        |  13|          3|    1|          3|
    |D_8_address0   |  17|          4|    4|         16|
    |D_8_ce0        |  17|          4|    1|          4|
    |D_8_ce1        |   9|          2|    1|          2|
    |D_8_d0         |  13|          3|   32|         96|
    |D_8_we0        |  13|          3|    1|          3|
    |D_9_address0   |  17|          4|    4|         16|
    |D_9_ce0        |  17|          4|    1|          4|
    |D_9_ce1        |   9|          2|    1|          2|
    |D_9_d0         |  13|          3|   32|         96|
    |D_9_we0        |  13|          3|    1|          3|
    |D_address0     |  17|          4|    4|         16|
    |D_ce0          |  17|          4|    1|          4|
    |D_ce1          |   9|          2|    1|          2|
    |D_d0           |  13|          3|   32|         96|
    |D_we0          |  13|          3|    1|          3|
    |ap_NS_fsm      |  37|          9|    1|          9|
    |grp_fu_213_ce  |  13|          3|    1|          3|
    |grp_fu_213_p0  |  17|          4|   32|        128|
    |grp_fu_213_p1  |  17|          4|   32|        128|
    |grp_fu_236_ce  |  13|          3|    1|          3|
    |grp_fu_236_p0  |  13|          3|   32|         96|
    |grp_fu_236_p1  |  13|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |1227|        285|  755|       2399|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  8|   0|    8|          0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156_ap_start_reg                  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192_ap_start_reg                 |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                | 11|   0|   11|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

