// Seed: 279893543
module module_0 #(
    parameter id_10 = 32'd70,
    parameter id_14 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7, id_8;
  logic id_9;
  parameter id_10 = 1;
  wire id_11, id_12, id_13, _id_14;
  assign id_13 = id_9[-1];
  wire [id_14 : id_10] id_15, id_16, id_17;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
