Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/testbench_isim_beh.exe -prj C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/testbench_beh.prj work.testbench 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/utils.vhd" into library work
Parsing VHDL file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/aes_t.vhd" into library work
Parsing VHDL file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/test_aes.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package utils
Compiling architecture example of entity aes [aes_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/ee4218-aes/aes2/pcores/aes_v1_00_a/devl/projnav/testbench_isim_beh.exe
Fuse Memory Usage: 25092 KB
Fuse CPU Usage: 529 ms
