{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699085280720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699085280721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 16:08:00 2023 " "Processing started: Sat Nov 04 16:08:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699085280721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699085280721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_operations -c matrix_operations " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_operations -c matrix_operations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699085280721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699085280890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_program/matrix_operations/rtl/matrix_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_program/matrix_operations/rtl/matrix_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "../rtl/matrix_plus.v" "" { Text "F:/Workspace/fpga_program/matrix_operations/rtl/matrix_plus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699085280914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699085280914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/fpga_program/matrix_operations/rtl/matrix_multuply.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/fpga_program/matrix_operations/rtl/matrix_multuply.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_operations " "Found entity 1: matrix_operations" {  } { { "../rtl/matrix_multuply.v" "" { Text "F:/Workspace/fpga_program/matrix_operations/rtl/matrix_multuply.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699085280916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699085280916 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "matrix_plus.v(2) " "Verilog HDL error at matrix_plus.v(2): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../rtl/matrix_plus.v" "" { Text "F:/Workspace/fpga_program/matrix_operations/rtl/matrix_plus.v" 2 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1699085280916 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "matrix_plus.v(3) " "Verilog HDL error at matrix_plus.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../rtl/matrix_plus.v" "" { Text "F:/Workspace/fpga_program/matrix_operations/rtl/matrix_plus.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1699085280916 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "matrix_plus.v(5) " "Verilog HDL error at matrix_plus.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../rtl/matrix_plus.v" "" { Text "F:/Workspace/fpga_program/matrix_operations/rtl/matrix_plus.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1699085280916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699085280956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 04 16:08:00 2023 " "Processing ended: Sat Nov 04 16:08:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699085280956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699085280956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699085280956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699085280956 ""}
