
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC\SynplifyPro
OS: Windows 6.2

Hostname: ISHA-LENOVO

Implementation : synthesis

# Written on Wed Oct 18 10:22:57 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\Microsemi\projects\project2\Shift32\designer\shift_reg32\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start               Requested     Requested     Clock        Clock                   Clock
Level     Clock               Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------
0 -       shift_reg32|CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     32   
====================================================================================================


Clock Load Summary
******************

                    Clock     Source        Clock Pin         Non-clock Pin     Non-clock Pin
Clock               Load      Pin           Seq Example       Seq Example       Comb Example 
---------------------------------------------------------------------------------------------
shift_reg32|CLK     32        CLK(port)     Q_int[31:0].C     -                 -            
=============================================================================================
