VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN mem2 ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 116280 112000 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 0 0 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 0 2800 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 0 5600 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 0 8400 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 0 11200 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 0 14000 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 0 16800 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 0 19600 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 0 22400 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 0 25200 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 0 28000 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 0 30800 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 0 33600 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 0 36400 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 0 39200 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 0 42000 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 0 44800 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 0 47600 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 0 50400 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 0 53200 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 0 56000 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 0 58800 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 0 61600 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 0 64400 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 0 67200 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 0 70000 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 0 72800 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 0 75600 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 0 78400 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 0 81200 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 0 84000 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 0 86800 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 0 89600 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 0 92400 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 0 95200 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 0 98000 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 0 100800 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 0 103600 N DO 306 BY 1 STEP 380 0 ;
ROW ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 0 106400 FS DO 306 BY 1 STEP 380 0 ;
ROW ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 0 109200 N DO 306 BY 1 STEP 380 0 ;
TRACKS X 190 DO 306 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 400 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 306 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 400 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 306 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 400 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 208 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 200 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 208 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 200 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 208 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 200 STEP 560 LAYER metal6 ;
TRACKS X 190 DO 73 STEP 1600 LAYER metal7 ;
TRACKS Y 140 DO 70 STEP 1600 LAYER metal7 ;
TRACKS X 190 DO 73 STEP 1600 LAYER metal8 ;
TRACKS Y 140 DO 70 STEP 1600 LAYER metal8 ;
TRACKS X 190 DO 37 STEP 3200 LAYER metal9 ;
TRACKS Y 140 DO 35 STEP 3200 LAYER metal9 ;
TRACKS X 190 DO 37 STEP 3200 LAYER metal10 ;
TRACKS Y 140 DO 35 STEP 3200 LAYER metal10 ;
COMPONENTS 2 ;
    - mem0 fakeram45_64x7 + FIXED ( 91840 40880 ) N ;
    - mem1 fakeram45_64x7 + FIXED ( 1120 40880 ) N ;
END COMPONENTS
PINS 15 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 7980 ) N ;
    - mem_out0[0] + NET mem_out0[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 11900 ) N ;
    - mem_out0[1] + NET mem_out0[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 12460 ) N ;
    - mem_out0[2] + NET mem_out0[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 13020 ) N ;
    - mem_out0[3] + NET mem_out0[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 13580 ) N ;
    - mem_out0[4] + NET mem_out0[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 14140 ) N ;
    - mem_out0[5] + NET mem_out0[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 14700 ) N ;
    - mem_out0[6] + NET mem_out0[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 116500 15260 ) N ;
    - mem_out1[0] + NET mem_out1[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 7420 ) N ;
    - mem_out1[1] + NET mem_out1[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 15820 ) N ;
    - mem_out1[2] + NET mem_out1[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 9100 ) N ;
    - mem_out1[3] + NET mem_out1[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 9660 ) N ;
    - mem_out1[4] + NET mem_out1[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 10220 ) N ;
    - mem_out1[5] + NET mem_out1[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 10780 ) N ;
    - mem_out1[6] + NET mem_out1[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -70 -70 ) ( 70 70 )
        + PLACED ( 70 11340 ) N ;
END PINS
NETS 15 ;
    - clk ( PIN clk ) ( mem1 clk ) ( mem0 clk ) + USE SIGNAL ;
    - mem_out0[0] ( PIN mem_out0[0] ) ( mem0 rd_out[0] ) + USE SIGNAL ;
    - mem_out0[1] ( PIN mem_out0[1] ) ( mem0 rd_out[1] ) + USE SIGNAL ;
    - mem_out0[2] ( PIN mem_out0[2] ) ( mem0 rd_out[2] ) + USE SIGNAL ;
    - mem_out0[3] ( PIN mem_out0[3] ) ( mem0 rd_out[3] ) + USE SIGNAL ;
    - mem_out0[4] ( PIN mem_out0[4] ) ( mem0 rd_out[4] ) + USE SIGNAL ;
    - mem_out0[5] ( PIN mem_out0[5] ) ( mem0 rd_out[5] ) + USE SIGNAL ;
    - mem_out0[6] ( PIN mem_out0[6] ) ( mem0 rd_out[6] ) + USE SIGNAL ;
    - mem_out1[0] ( PIN mem_out1[0] ) ( mem1 rd_out[0] ) + USE SIGNAL ;
    - mem_out1[1] ( PIN mem_out1[1] ) ( mem1 rd_out[1] ) + USE SIGNAL ;
    - mem_out1[2] ( PIN mem_out1[2] ) ( mem1 rd_out[2] ) + USE SIGNAL ;
    - mem_out1[3] ( PIN mem_out1[3] ) ( mem1 rd_out[3] ) + USE SIGNAL ;
    - mem_out1[4] ( PIN mem_out1[4] ) ( mem1 rd_out[4] ) + USE SIGNAL ;
    - mem_out1[5] ( PIN mem_out1[5] ) ( mem1 rd_out[5] ) + USE SIGNAL ;
    - mem_out1[6] ( PIN mem_out1[6] ) ( mem1 rd_out[6] ) + USE SIGNAL ;
END NETS
END DESIGN
