create_project -force -part xc7a200t-sbg484-1 fpga
add_files -fileset sources_1 defines.v ../rtl/fpga.v ../rtl/fpga_core.v ../rtl/debounce_switch.v ../rtl/sync_signal.v ../../../../rtl/iddr.v ../../../../rtl/oddr.v ../../../../rtl/ssio_ddr_in.v ../../../../rtl/ssio_ddr_out.v ../../../../rtl/rgmii_phy_if.v ../../../../rtl/eth_mac_1g_rgmii_fifo.v ../../../../rtl/eth_mac_1g_rgmii.v ../../../../rtl/eth_mac_1g.v ../../../../rtl/axis_gmii_rx.v ../../../../rtl/axis_gmii_tx.v ../../../../rtl/lfsr.v ../../../../rtl/eth_axis_rx.v ../../../../rtl/eth_axis_tx.v ../../../../rtl/udp_complete.v ../../../../rtl/udp_checksum_gen.v ../../../../rtl/udp.v ../../../../rtl/udp_ip_rx.v ../../../../rtl/udp_ip_tx.v ../../../../rtl/ip_complete.v ../../../../rtl/ip.v ../../../../rtl/ip_eth_rx.v ../../../../rtl/ip_eth_tx.v ../../../../rtl/ip_arb_mux.v ../../../../rtl/arp.v ../../../../rtl/arp_cache.v ../../../../rtl/arp_eth_rx.v ../../../../rtl/arp_eth_tx.v ../../../../rtl/eth_arb_mux.v ../../../../lib/axis/rtl/arbiter.v ../../../../lib/axis/rtl/priority_encoder.v ../../../../lib/axis/rtl/axis_fifo.v ../../../../lib/axis/rtl/axis_async_fifo.v ../../../../lib/axis/rtl/axis_async_fifo_adapter.v ../../../../lib/axis/rtl/sync_reset.v
set_property top fpga [current_fileset]
add_files -fileset constrs_1 ../fpga.xdc ../eth.xdc ../../../../syn/vivado/rgmii_phy_if.tcl ../../../../syn/vivado/eth_mac_1g_rgmii.tcl ../../../../syn/vivado/eth_mac_fifo.tcl ../../../../lib/axis/syn/vivado/axis_async_fifo.tcl ../../../../lib/axis/syn/vivado/sync_reset.tcl
