

================================================================
== Vivado HLS Report for 'GenerationGenerator'
================================================================
* Date:           Wed Dec 19 16:40:18 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      5.30|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  143|    1|  144|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |                                                   |                                        |  Latency  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 | min | max | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |grp_GenerationGenerator_generateGeneration_fu_114  |GenerationGenerator_generateGeneration  |  142|  142|  142|  142|   none  |
        |grp_GenerationGenerator_consumeRandom_fu_144       |GenerationGenerator_consumeRandom       |    2|    2|    2|    2|   none  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    614|    632|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|      9|
|Register         |        -|      -|    153|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|    767|    641|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      0|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |grp_GenerationGenerator_consumeRandom_fu_144       |GenerationGenerator_consumeRandom       |        0|      0|   79|   75|
    |grp_GenerationGenerator_generateGeneration_fu_114  |GenerationGenerator_generateGeneration  |        0|      0|  535|  557|
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                              |                                        |        0|      0|  614|  632|
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |                 Memory                |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |GenerationGenerator_randomNumbers_V_U  |GenerationGeneratbkb  |        1|  0|   0|   160|   24|     1|         3840|
    +---------------------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                                  |                      |        1|  0|   0|   160|   24|     1|         3840|
    +---------------------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |GenerationGenerator_randomNumberIndex_V  |   9|          2|   24|         48|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |   9|          2|   24|         48|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |GenerationGenerator_randomNumberIndex_V  |  24|   0|   24|          0|
    |generatingDone                           |   1|   0|    1|          0|
    |generation_child1                        |  64|   0|   64|          0|
    |generation_child2                        |  64|   0|   64|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 153|   0|  153|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|clk                   |  in |    1| ap_ctrl_hs | GenerationGenerator::GenerationGenerator | return value |
|reset                 |  in |    1| ap_ctrl_hs | GenerationGenerator::GenerationGenerator | return value |
|startGenerating       |  in |    1|   ap_none  |              startGenerating             |    pointer   |
|generatingDone        | out |    1|   ap_vld   |              generatingDone              |    pointer   |
|generation_parent1    |  in |   64|   ap_none  |            generation_parent1            |    pointer   |
|generation_parent2    |  in |   64|   ap_none  |            generation_parent2            |    pointer   |
|generation_child1     | out |   64|   ap_vld   |             generation_child1            |    pointer   |
|generation_child2     | out |   64|   ap_vld   |             generation_child2            |    pointer   |
|mutation_probability  |  in |   24|   ap_none  |           mutation_probability           |    pointer   |
|random                |  in |   24|   ap_none  |                  random                  |    pointer   |
+----------------------+-----+-----+------------+------------------------------------------+--------------+

