Fitter report for Enigma
Mon May 06 23:05:17 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Non-Global High Fan-Out Signals
 21. Routing Usage Summary
 22. LAB Logic Elements
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon May 06 23:05:17 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Enigma                                     ;
; Top-level Entity Name              ; Enigma                                     ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX15BF14C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,498 / 14,400 ( 10 % )                    ;
;     Total combinational functions  ; 1,498 / 14,400 ( 10 % )                    ;
;     Dedicated logic registers      ; 0 / 14,400 ( 0 % )                         ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 31 / 81 ( 38 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                              ;
; Total PLLs                         ; 0 / 3 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+--------------------+-------------------------------+
; Pin Name           ; Reason                        ;
+--------------------+-------------------------------+
; signal_out[0]      ; Incomplete set of assignments ;
; signal_out[1]      ; Incomplete set of assignments ;
; signal_out[2]      ; Incomplete set of assignments ;
; signal_out[3]      ; Incomplete set of assignments ;
; signal_out[4]      ; Incomplete set of assignments ;
; signal_out[5]      ; Incomplete set of assignments ;
; signal_out[6]      ; Incomplete set of assignments ;
; signal_out[7]      ; Incomplete set of assignments ;
; signal_in[3]       ; Incomplete set of assignments ;
; signal_in[2]       ; Incomplete set of assignments ;
; signal_in[1]       ; Incomplete set of assignments ;
; signal_in[0]       ; Incomplete set of assignments ;
; signal_in[7]       ; Incomplete set of assignments ;
; signal_in[6]       ; Incomplete set of assignments ;
; signal_in[5]       ; Incomplete set of assignments ;
; signal_in[4]       ; Incomplete set of assignments ;
; position_rotor1[0] ; Incomplete set of assignments ;
; position_rotor1[1] ; Incomplete set of assignments ;
; position_rotor1[2] ; Incomplete set of assignments ;
; position_rotor1[4] ; Incomplete set of assignments ;
; position_rotor1[3] ; Incomplete set of assignments ;
; position_rotor2[4] ; Incomplete set of assignments ;
; position_rotor2[3] ; Incomplete set of assignments ;
; position_rotor2[2] ; Incomplete set of assignments ;
; position_rotor2[1] ; Incomplete set of assignments ;
; position_rotor2[0] ; Incomplete set of assignments ;
; position_rotor3[0] ; Incomplete set of assignments ;
; position_rotor3[1] ; Incomplete set of assignments ;
; position_rotor3[2] ; Incomplete set of assignments ;
; position_rotor3[4] ; Incomplete set of assignments ;
; position_rotor3[3] ; Incomplete set of assignments ;
+--------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1571 ) ; 0.00 % ( 0 / 1571 )        ; 0.00 % ( 0 / 1571 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1571 ) ; 0.00 % ( 0 / 1571 )        ; 0.00 % ( 0 / 1571 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1561 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/user/Desktop/electronic_enigma/output_files/Enigma.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,498 / 14,400 ( 10 % ) ;
;     -- Combinational with no register       ; 1498                    ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 0                       ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 485                     ;
;     -- 3 input functions                    ; 457                     ;
;     -- <=2 input functions                  ; 556                     ;
;     -- Register only                        ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 970                     ;
;     -- arithmetic mode                      ; 528                     ;
;                                             ;                         ;
; Total registers*                            ; 0 / 14,733 ( 0 % )      ;
;     -- Dedicated logic registers            ; 0 / 14,400 ( 0 % )      ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 102 / 900 ( 11 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 31 / 81 ( 38 % )        ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )          ;
;                                             ;                         ;
; Global signals                              ; 0                       ;
; M9Ks                                        ; 0 / 60 ( 0 % )          ;
; Total block memory bits                     ; 0 / 552,960 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 552,960 ( 0 % )     ;
; PLLs                                        ; 0 / 3 ( 0 % )           ;
; Global clocks                               ; 0 / 20 ( 0 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )           ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%            ;
; Peak interconnect usage (total/H/V)         ; 8% / 8% / 8%            ;
; Maximum fan-out                             ; 43                      ;
; Highest non-global fan-out                  ; 43                      ;
; Total fan-out                               ; 4332                    ;
; Average fan-out                             ; 2.76                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1498 / 14400 ( 10 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 1498                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;     -- Combinational with a register        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 485                   ; 0                              ;
;     -- 3 input functions                    ; 457                   ; 0                              ;
;     -- <=2 input functions                  ; 556                   ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 970                   ; 0                              ;
;     -- arithmetic mode                      ; 528                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 0                     ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 14400 ( 0 % )     ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 102 / 900 ( 11 % )    ; 0 / 900 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 31                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                     ; 0                              ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 4327                  ; 5                              ;
;     -- Registered Connections               ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 23                    ; 0                              ;
;     -- Output Ports                         ; 8                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; position_rotor1[0] ; E10   ; 6        ; 33           ; 27           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor1[1] ; D12   ; 6        ; 33           ; 28           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor1[2] ; D11   ; 6        ; 33           ; 28           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor1[3] ; A10   ; 7        ; 16           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor1[4] ; A9    ; 7        ; 16           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor2[0] ; E13   ; 6        ; 33           ; 25           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor2[1] ; F9    ; 6        ; 33           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor2[2] ; F12   ; 6        ; 33           ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor2[3] ; F13   ; 6        ; 33           ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor2[4] ; A8    ; 8        ; 12           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor3[0] ; B6    ; 8        ; 14           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor3[1] ; F11   ; 6        ; 33           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor3[2] ; A7    ; 8        ; 12           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor3[3] ; C6    ; 8        ; 14           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; position_rotor3[4] ; A6    ; 8        ; 10           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[0]       ; C11   ; 7        ; 31           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[1]       ; C12   ; 7        ; 31           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[2]       ; B11   ; 7        ; 24           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[3]       ; D13   ; 7        ; 29           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[4]       ; D10   ; 6        ; 33           ; 27           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[5]       ; B13   ; 7        ; 26           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[6]       ; F10   ; 6        ; 33           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; signal_in[7]       ; C13   ; 7        ; 29           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; signal_out[0] ; B8    ; 7        ; 22           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[1] ; A13   ; 7        ; 26           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[2] ; A11   ; 7        ; 20           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[3] ; C8    ; 7        ; 22           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[4] ; A12   ; 7        ; 20           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[5] ; L4    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[6] ; B10   ; 7        ; 24           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal_out[7] ; N8    ; 4        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+----------------------+--------------------------+--------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name   ; Pin Type                  ;
+----------+----------------------+--------------------------+--------------------+---------------------------+
; L3       ; MSEL2                ; -                        ; -                  ; Dedicated Programming Pin ;
; N3       ; MSEL1                ; -                        ; -                  ; Dedicated Programming Pin ;
; K5       ; MSEL0                ; -                        ; -                  ; Dedicated Programming Pin ;
; J5       ; CONF_DONE            ; -                        ; -                  ; Dedicated Programming Pin ;
; K6       ; nSTATUS              ; -                        ; -                  ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~      ; Dual Purpose Pin          ;
; D10      ; DIFFIO_R2n, DEV_CLRn ; Use as regular IO        ; signal_in[4]       ; Dual Purpose Pin          ;
; A6       ; CLKUSR               ; Use as regular IO        ; position_rotor3[4] ; Dual Purpose Pin          ;
; A5       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~     ; Dual Purpose Pin          ;
; B5       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~      ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~      ; Dual Purpose Pin          ;
; A4       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~      ; Dual Purpose Pin          ;
; D5       ; nCONFIG              ; -                        ; -                  ; Dedicated Programming Pin ;
; C4       ; nCE                  ; -                        ; -                  ; Dedicated Programming Pin ;
+----------+----------------------+--------------------------+--------------------+---------------------------+


+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+----------+-------------------+---------------+--------------+------------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-------------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )     ; --            ; --           ; --               ;
; 3        ; 2 / 8 ( 25 % )    ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )     ; --            ; --           ; 2.5V             ;
; 4        ; 1 / 14 ( 7 % )    ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; --               ;
; 6        ; 10 / 12 ( 83 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )     ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % )   ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )   ; 2.5V          ; --           ; --               ;
+----------+-------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; position_rotor3[4]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; position_rotor3[2]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; position_rotor2[4]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; position_rotor1[4]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 82         ; 7        ; position_rotor1[3]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 79         ; 7        ; signal_out[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; signal_out[4]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 73         ; 7        ; signal_out[1]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; position_rotor3[0]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; signal_out[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; signal_out[6]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 75         ; 7        ; signal_in[2]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; signal_in[5]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; position_rotor3[3]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; signal_out[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; signal_in[0]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 70         ; 7        ; signal_in[1]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 71         ; 7        ; signal_in[7]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; signal_in[4]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D11      ; 68         ; 6        ; position_rotor1[2]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D12      ; 67         ; 6        ; position_rotor1[1]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D13      ; 72         ; 7        ; signal_in[3]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; position_rotor1[0]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; position_rotor2[0]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; position_rotor2[1]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F10      ; 62         ; 6        ; signal_in[6]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F11      ; 61         ; 6        ; position_rotor3[1]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 58         ; 6        ; position_rotor2[2]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F13      ; 57         ; 6        ; position_rotor2[3]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 30         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; signal_out[5]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; signal_out[7]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                    ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |Enigma                                  ; 1498 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 31   ; 0            ; 1498 (0)     ; 0 (0)             ; 0 (0)            ; |Enigma                                                                                                                ; work         ;
;    |first_pass:pass1|                    ; 215 (56)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 215 (56)     ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1                                                                                               ; work         ;
;       |lpm_divide:Mod0|                  ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1|lpm_divide:Mod0                                                                               ; work         ;
;          |lpm_divide_0uo:auto_generated| ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated                                                 ; work         ;
;             |abs_divider_ucg:divider|    ; 159 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider                         ; work         ;
;                |alt_u_div_kdf:divider|   ; 140 (140)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (140)    ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider   ; work         ;
;                |lpm_abs_94a:my_abs_num|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num  ; work         ;
;    |first_pass:pass2|                    ; 211 (52)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (52)     ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2                                                                                               ; work         ;
;       |lpm_divide:Mod0|                  ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2|lpm_divide:Mod0                                                                               ; work         ;
;          |lpm_divide_0uo:auto_generated| ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated                                                 ; work         ;
;             |abs_divider_ucg:divider|    ; 159 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider                         ; work         ;
;                |alt_u_div_kdf:divider|   ; 140 (140)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (140)    ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider   ; work         ;
;                |lpm_abs_94a:my_abs_num|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num  ; work         ;
;    |first_pass:pass3|                    ; 213 (54)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 213 (54)     ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3                                                                                               ; work         ;
;       |lpm_divide:Mod0|                  ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3|lpm_divide:Mod0                                                                               ; work         ;
;          |lpm_divide_0uo:auto_generated| ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated                                                 ; work         ;
;             |abs_divider_ucg:divider|    ; 159 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider                         ; work         ;
;                |alt_u_div_kdf:divider|   ; 140 (140)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (140)    ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider   ; work         ;
;                |lpm_abs_94a:my_abs_num|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Enigma|first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num  ; work         ;
;    |reflecteur:pass4|                    ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |Enigma|reflecteur:pass4                                                                                               ; work         ;
;    |second_pass:pass5|                   ; 279 (68)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 279 (68)     ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5|lpm_divide:Mod0                                                                              ; work         ;
;          |lpm_divide_2uo:auto_generated| ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated                                                ; work         ;
;             |abs_divider_0dg:divider|    ; 211 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider                        ; work         ;
;                |alt_u_div_odf:divider|   ; 190 (190)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 190 (190)    ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider  ; work         ;
;                |lpm_abs_a4a:my_abs_num|  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num ; work         ;
;    |second_pass:pass6|                   ; 279 (68)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 279 (68)     ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6|lpm_divide:Mod0                                                                              ; work         ;
;          |lpm_divide_2uo:auto_generated| ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated                                                ; work         ;
;             |abs_divider_0dg:divider|    ; 211 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider                        ; work         ;
;                |alt_u_div_odf:divider|   ; 190 (190)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 190 (190)    ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider  ; work         ;
;                |lpm_abs_a4a:my_abs_num|  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num ; work         ;
;    |second_pass:pass7|                   ; 281 (70)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 281 (70)     ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7|lpm_divide:Mod0                                                                              ; work         ;
;          |lpm_divide_2uo:auto_generated| ; 211 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (0)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated                                                ; work         ;
;             |abs_divider_0dg:divider|    ; 211 (9)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 211 (9)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider                        ; work         ;
;                |alt_u_div_odf:divider|   ; 190 (190)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 190 (190)    ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider  ; work         ;
;                |lpm_abs_a4a:my_abs_num|  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |Enigma|second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; signal_out[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_out[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal_in[3]       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; signal_in[2]       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; signal_in[1]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; signal_in[0]       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; signal_in[7]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; signal_in[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; signal_in[5]       ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; signal_in[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; position_rotor1[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor1[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; position_rotor1[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor1[4] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; position_rotor1[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; position_rotor2[4] ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor2[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; position_rotor2[2] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; position_rotor2[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor2[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor3[0] ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor3[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor3[2] ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; position_rotor3[4] ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; position_rotor3[3] ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                   ;
+------------------------------------+-------------------+---------+
; Source Pin / Fanout                ; Pad To Core Index ; Setting ;
+------------------------------------+-------------------+---------+
; signal_in[3]                       ;                   ;         ;
;      - first_pass:pass1|Add0~6     ; 1                 ; 6       ;
;      - first_pass:pass1|test_bit~0 ; 1                 ; 6       ;
; signal_in[2]                       ;                   ;         ;
;      - first_pass:pass1|Add0~4     ; 1                 ; 6       ;
;      - first_pass:pass1|test_bit~0 ; 1                 ; 6       ;
; signal_in[1]                       ;                   ;         ;
;      - first_pass:pass1|Add0~2     ; 0                 ; 6       ;
;      - first_pass:pass1|test_bit~0 ; 0                 ; 6       ;
; signal_in[0]                       ;                   ;         ;
;      - first_pass:pass1|Add0~0     ; 1                 ; 6       ;
;      - first_pass:pass1|test_bit~0 ; 1                 ; 6       ;
; signal_in[7]                       ;                   ;         ;
;      - first_pass:pass1|Add0~14    ; 0                 ; 6       ;
;      - first_pass:pass1|test_bit~1 ; 0                 ; 6       ;
; signal_in[6]                       ;                   ;         ;
;      - first_pass:pass1|Add0~12    ; 0                 ; 6       ;
;      - first_pass:pass1|test_bit~1 ; 0                 ; 6       ;
; signal_in[5]                       ;                   ;         ;
;      - first_pass:pass1|Add0~10    ; 0                 ; 6       ;
;      - first_pass:pass1|test_bit~1 ; 0                 ; 6       ;
; signal_in[4]                       ;                   ;         ;
;      - first_pass:pass1|Add0~8     ; 1                 ; 6       ;
;      - first_pass:pass1|test_bit~1 ; 1                 ; 6       ;
; position_rotor1[0]                 ;                   ;         ;
;      - second_pass:pass7|Add1~0    ; 0                 ; 6       ;
;      - first_pass:pass1|Add0~0     ; 0                 ; 6       ;
; position_rotor1[1]                 ;                   ;         ;
;      - first_pass:pass1|Add0~2     ; 1                 ; 6       ;
;      - second_pass:pass7|Add1~2    ; 1                 ; 6       ;
; position_rotor1[2]                 ;                   ;         ;
;      - first_pass:pass1|Add0~4     ; 0                 ; 6       ;
;      - second_pass:pass7|Add1~4    ; 0                 ; 6       ;
; position_rotor1[4]                 ;                   ;         ;
; position_rotor1[3]                 ;                   ;         ;
; position_rotor2[4]                 ;                   ;         ;
;      - first_pass:pass2|Add0~10    ; 0                 ; 6       ;
;      - second_pass:pass6|Add1~8    ; 0                 ; 6       ;
; position_rotor2[3]                 ;                   ;         ;
; position_rotor2[2]                 ;                   ;         ;
; position_rotor2[1]                 ;                   ;         ;
;      - first_pass:pass2|Add0~4     ; 0                 ; 6       ;
;      - second_pass:pass6|Add1~2    ; 0                 ; 6       ;
; position_rotor2[0]                 ;                   ;         ;
;      - second_pass:pass6|Add1~0    ; 0                 ; 6       ;
;      - first_pass:pass2|Add0~2     ; 0                 ; 6       ;
; position_rotor3[0]                 ;                   ;         ;
;      - second_pass:pass5|Add1~0    ; 0                 ; 6       ;
;      - first_pass:pass3|Add0~0     ; 0                 ; 6       ;
; position_rotor3[1]                 ;                   ;         ;
;      - first_pass:pass3|Add0~2     ; 0                 ; 6       ;
;      - second_pass:pass5|Add1~2    ; 0                 ; 6       ;
; position_rotor3[2]                 ;                   ;         ;
;      - first_pass:pass3|Add0~4     ; 0                 ; 6       ;
;      - second_pass:pass5|Add1~4    ; 0                 ; 6       ;
; position_rotor3[4]                 ;                   ;         ;
;      - first_pass:pass3|Add0~10    ; 1                 ; 6       ;
;      - second_pass:pass5|Add1~8    ; 1                 ; 6       ;
; position_rotor3[3]                 ;                   ;         ;
;      - first_pass:pass3|Add0~8     ; 0                 ; 6       ;
;      - second_pass:pass5|Add1~6    ; 0                 ; 6       ;
+------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                       ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; second_pass:pass6|Add2~20                                                                                                                  ; 43      ;
; second_pass:pass5|Add2~20                                                                                                                  ; 43      ;
; second_pass:pass7|Add2~20                                                                                                                  ; 42      ;
; first_pass:pass2|Add1~18                                                                                                                   ; 37      ;
; first_pass:pass3|Add1~18                                                                                                                   ; 35      ;
; first_pass:pass1|Add1~18                                                                                                                   ; 35      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[10]~18  ; 29      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[10]~18  ; 29      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[10]~18  ; 29      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[9]~16   ; 26      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[9]~16   ; 26      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[9]~16   ; 26      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[9]~16    ; 26      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[9]~16    ; 26      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[9]~16    ; 26      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[11]~20 ; 25      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[11]~20 ; 25      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[11]~20 ; 25      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[8]~14   ; 23      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[8]~14   ; 23      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[8]~14   ; 23      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[10]~18   ; 23      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[8]~14    ; 23      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[10]~18   ; 23      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[8]~14    ; 23      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[10]~18   ; 23      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[8]~14    ; 23      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[7]~12   ; 20      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[7]~12   ; 20      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[7]~12   ; 20      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[7]~12    ; 20      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[7]~12    ; 20      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[7]~12    ; 20      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[6]~10   ; 17      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[6]~10   ; 17      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[6]~10   ; 17      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[6]~10    ; 16      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[6]~10    ; 16      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[6]~10    ; 16      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[5]~8    ; 14      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[5]~8    ; 14      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[5]~8    ; 14      ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_11_result_int[12]~22 ; 11      ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_11_result_int[12]~22 ; 11      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_10_result_int[11]~20  ; 11      ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[0]~0                                      ; 10      ;
; first_pass:pass3|test_bit                                                                                                                  ; 10      ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_11_result_int[12]~22 ; 10      ;
; second_pass:pass6|Add1~0                                                                                                                   ; 10      ;
; second_pass:pass5|Add1~0                                                                                                                   ; 10      ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_10_result_int[11]~20  ; 10      ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_10_result_int[11]~20  ; 10      ;
; reflecteur:pass4|Add0~2                                                                                                                    ; 9       ;
; second_pass:pass7|Add1~0                                                                                                                   ; 9       ;
; first_pass:pass3|Add1~0                                                                                                                    ; 9       ;
; first_pass:pass2|Add1~0                                                                                                                    ; 9       ;
; first_pass:pass1|Add1~0                                                                                                                    ; 9       ;
; reflecteur:pass4|Add0~3                                                                                                                    ; 8       ;
; first_pass:pass3|signal_rotor~15                                                                                                           ; 8       ;
; reflecteur:pass4|Add0~1                                                                                                                    ; 8       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[0]~3                                     ; 7       ;
; second_pass:pass7|signal_rotor.raddr_a[4]~2                                                                                                ; 7       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[1]~2                                     ; 7       ;
; second_pass:pass7|signal_sortie~1                                                                                                          ; 7       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[1]~2                                     ; 7       ;
; second_pass:pass6|signal_sortie~1                                                                                                          ; 7       ;
; second_pass:pass6|test_bit~1                                                                                                               ; 7       ;
; second_pass:pass5|signal_rotor.raddr_a[4]~5                                                                                                ; 7       ;
; second_pass:pass5|signal_rotor.raddr_a[3]~0                                                                                                ; 7       ;
; second_pass:pass5|test_bit~1                                                                                                               ; 7       ;
; reflecteur:pass4|test_bit~2                                                                                                                ; 7       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[1]~1                                      ; 7       ;
; first_pass:pass3|signal_sortie~1                                                                                                           ; 7       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[0]~3                                      ; 7       ;
; first_pass:pass2|signal_rotor.raddr_a[4]~6                                                                                                 ; 7       ;
; first_pass:pass2|test_bit                                                                                                                  ; 7       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[0]~3                                      ; 7       ;
; first_pass:pass1|signal_rotor.raddr_a[4]~2                                                                                                 ; 7       ;
; first_pass:pass1|signal_sortie~1                                                                                                           ; 7       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[1]~1                                      ; 7       ;
; second_pass:pass7|Add2~12                                                                                                                  ; 7       ;
; second_pass:pass6|Add2~12                                                                                                                  ; 7       ;
; second_pass:pass5|Add2~12                                                                                                                  ; 7       ;
; first_pass:pass3|Add1~10                                                                                                                   ; 7       ;
; first_pass:pass2|Add1~10                                                                                                                   ; 7       ;
; first_pass:pass1|Add1~10                                                                                                                   ; 7       ;
; first_pass:pass2|signal_rotor.raddr_a[2]~9                                                                                                 ; 6       ;
; first_pass:pass2|signal_rotor.raddr_a[1]~8                                                                                                 ; 6       ;
; second_pass:pass7|signal_rotor.raddr_a[3]~5                                                                                                ; 6       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~2                   ; 6       ;
; second_pass:pass7|test_bit~1                                                                                                               ; 6       ;
; second_pass:pass6|signal_rotor.raddr_a[4]~5                                                                                                ; 6       ;
; second_pass:pass6|signal_rotor.raddr_a[3]~0                                                                                                ; 6       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[2]~1                                     ; 6       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~2                   ; 6       ;
; second_pass:pass5|signal_rotor.raddr_a[1]~1                                                                                                ; 6       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[1]~2                                     ; 6       ;
; second_pass:pass5|signal_sortie~1                                                                                                          ; 6       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~2                   ; 6       ;
; first_pass:pass3|signal_rotor.raddr_a[4]~5                                                                                                 ; 6       ;
; first_pass:pass3|signal_rotor.raddr_a[3]~2                                                                                                 ; 6       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[2]~2                                      ; 6       ;
; first_pass:pass3|signal_rotor.raddr_a[1]~0                                                                                                 ; 6       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~1                    ; 6       ;
; first_pass:pass2|signal_rotor.raddr_a[3]~7                                                                                                 ; 6       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~1                    ; 6       ;
; first_pass:pass1|signal_rotor.raddr_a[3]~5                                                                                                 ; 6       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~1                    ; 6       ;
; first_pass:pass1|test_bit                                                                                                                  ; 6       ;
; second_pass:pass7|Add2~8                                                                                                                   ; 6       ;
; second_pass:pass7|Add2~4                                                                                                                   ; 6       ;
; second_pass:pass7|Add2~0                                                                                                                   ; 6       ;
; second_pass:pass6|Add2~8                                                                                                                   ; 6       ;
; second_pass:pass6|Add2~4                                                                                                                   ; 6       ;
; second_pass:pass6|Add2~0                                                                                                                   ; 6       ;
; second_pass:pass5|Add2~8                                                                                                                   ; 6       ;
; second_pass:pass5|Add2~4                                                                                                                   ; 6       ;
; second_pass:pass5|Add2~0                                                                                                                   ; 6       ;
; first_pass:pass3|Add1~6                                                                                                                    ; 6       ;
; first_pass:pass3|Add1~2                                                                                                                    ; 6       ;
; first_pass:pass2|Add1~6                                                                                                                    ; 6       ;
; first_pass:pass2|Add1~2                                                                                                                    ; 6       ;
; first_pass:pass1|Add1~6                                                                                                                    ; 6       ;
; first_pass:pass1|Add1~2                                                                                                                    ; 6       ;
; second_pass:pass7|signal_rotor.raddr_a[2]~4                                                                                                ; 5       ;
; second_pass:pass7|signal_rotor.raddr_a[1]~3                                                                                                ; 5       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[2]~1                                     ; 5       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~1                   ; 5       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~0                   ; 5       ;
; second_pass:pass6|signal_rotor.raddr_a[1]~1                                                                                                ; 5       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[0]~0                                     ; 5       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~1                   ; 5       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~0                   ; 5       ;
; second_pass:pass5|signal_rotor.raddr_a[2]~2                                                                                                ; 5       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[2]~1                                     ; 5       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[0]~0                                     ; 5       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~1                   ; 5       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~0                   ; 5       ;
; first_pass:pass3|signal_rotor~8                                                                                                            ; 5       ;
; first_pass:pass3|signal_rotor~5                                                                                                            ; 5       ;
; first_pass:pass3|signal_rotor.raddr_a[2]~1                                                                                                 ; 5       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~0                    ; 5       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[1]~1                                      ; 5       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~0                    ; 5       ;
; first_pass:pass1|signal_rotor.raddr_a[2]~4                                                                                                 ; 5       ;
; first_pass:pass1|signal_rotor.raddr_a[1]~3                                                                                                 ; 5       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[2]~2                                      ; 5       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~0                    ; 5       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~11                  ; 4       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~10                  ; 4       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~9                   ; 4       ;
; second_pass:pass6|signal_rotor.raddr_a[2]~2                                                                                                ; 4       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~11                  ; 4       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~10                  ; 4       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~9                   ; 4       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[2]~11                  ; 4       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[4]~10                  ; 4       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[6]~9                   ; 4       ;
; first_pass:pass3|signal_rotor~11                                                                                                           ; 4       ;
; first_pass:pass3|signal_rotor~7                                                                                                            ; 4       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~9                    ; 4       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~8                    ; 4       ;
; first_pass:pass2|Equal0~2                                                                                                                  ; 4       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[2]~2                                      ; 4       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~9                    ; 4       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~8                    ; 4       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[2]~9                    ; 4       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[4]~8                    ; 4       ;
; second_pass:pass7|Add2~16                                                                                                                  ; 4       ;
; second_pass:pass7|Add2~14                                                                                                                  ; 4       ;
; second_pass:pass6|Add2~16                                                                                                                  ; 4       ;
; second_pass:pass6|Add2~14                                                                                                                  ; 4       ;
; second_pass:pass5|Add2~16                                                                                                                  ; 4       ;
; second_pass:pass5|Add2~14                                                                                                                  ; 4       ;
; first_pass:pass3|Add1~14                                                                                                                   ; 4       ;
; first_pass:pass3|Add1~12                                                                                                                   ; 4       ;
; first_pass:pass2|Add1~14                                                                                                                   ; 4       ;
; first_pass:pass2|Add1~12                                                                                                                   ; 4       ;
; first_pass:pass1|Add1~14                                                                                                                   ; 4       ;
; first_pass:pass1|Add1~12                                                                                                                   ; 4       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~237            ; 3       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~237            ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[102]~173             ; 3       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~8                   ; 3       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[9]~7                   ; 3       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~5                  ; 3       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~4                  ; 3       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[3]~3                                     ; 3       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~8                   ; 3       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[9]~7                   ; 3       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~5                  ; 3       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~4                  ; 3       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~8                   ; 3       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[9]~7                   ; 3       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~5                  ; 3       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[10]~4                  ; 3       ;
; reflecteur:pass4|Add0~4                                                                                                                    ; 3       ;
; reflecteur:pass4|Add0~0                                                                                                                    ; 3       ;
; first_pass:pass3|signal_rotor~6                                                                                                            ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[3]~3                                      ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~7                    ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[7]~6                    ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~4                    ; 3       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~3                    ; 3       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~7                    ; 3       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[7]~6                    ; 3       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~4                    ; 3       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~3                    ; 3       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~7                    ; 3       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[7]~6                    ; 3       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~4                    ; 3       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[8]~3                    ; 3       ;
; second_pass:pass7|Add2~18                                                                                                                  ; 3       ;
; second_pass:pass7|Add2~10                                                                                                                  ; 3       ;
; second_pass:pass7|Add2~6                                                                                                                   ; 3       ;
; second_pass:pass7|Add2~2                                                                                                                   ; 3       ;
; second_pass:pass7|Add0~16                                                                                                                  ; 3       ;
; second_pass:pass6|Add2~18                                                                                                                  ; 3       ;
; second_pass:pass6|Add2~10                                                                                                                  ; 3       ;
; second_pass:pass6|Add2~6                                                                                                                   ; 3       ;
; second_pass:pass6|Add2~2                                                                                                                   ; 3       ;
; second_pass:pass6|Add0~16                                                                                                                  ; 3       ;
; second_pass:pass5|Add2~18                                                                                                                  ; 3       ;
; second_pass:pass5|Add2~10                                                                                                                  ; 3       ;
; second_pass:pass5|Add2~6                                                                                                                   ; 3       ;
; second_pass:pass5|Add2~2                                                                                                                   ; 3       ;
; second_pass:pass5|Add0~16                                                                                                                  ; 3       ;
; first_pass:pass3|Add1~16                                                                                                                   ; 3       ;
; first_pass:pass3|Add1~8                                                                                                                    ; 3       ;
; first_pass:pass3|Add1~4                                                                                                                    ; 3       ;
; first_pass:pass2|Add1~16                                                                                                                   ; 3       ;
; first_pass:pass2|Add1~8                                                                                                                    ; 3       ;
; first_pass:pass2|Add1~4                                                                                                                    ; 3       ;
; first_pass:pass1|Add1~16                                                                                                                   ; 3       ;
; first_pass:pass1|Add1~8                                                                                                                    ; 3       ;
; first_pass:pass1|Add1~4                                                                                                                    ; 3       ;
; position_rotor3[3]~input                                                                                                                   ; 2       ;
; position_rotor3[4]~input                                                                                                                   ; 2       ;
; position_rotor3[2]~input                                                                                                                   ; 2       ;
; position_rotor3[1]~input                                                                                                                   ; 2       ;
; position_rotor3[0]~input                                                                                                                   ; 2       ;
; position_rotor2[0]~input                                                                                                                   ; 2       ;
; position_rotor2[1]~input                                                                                                                   ; 2       ;
; position_rotor2[2]~input                                                                                                                   ; 2       ;
; position_rotor2[3]~input                                                                                                                   ; 2       ;
; position_rotor2[4]~input                                                                                                                   ; 2       ;
; position_rotor1[3]~input                                                                                                                   ; 2       ;
; position_rotor1[4]~input                                                                                                                   ; 2       ;
; position_rotor1[2]~input                                                                                                                   ; 2       ;
; position_rotor1[1]~input                                                                                                                   ; 2       ;
; position_rotor1[0]~input                                                                                                                   ; 2       ;
; signal_in[4]~input                                                                                                                         ; 2       ;
; signal_in[5]~input                                                                                                                         ; 2       ;
; signal_in[6]~input                                                                                                                         ; 2       ;
; signal_in[7]~input                                                                                                                         ; 2       ;
; signal_in[0]~input                                                                                                                         ; 2       ;
; signal_in[1]~input                                                                                                                         ; 2       ;
; signal_in[2]~input                                                                                                                         ; 2       ;
; signal_in[3]~input                                                                                                                         ; 2       ;
; reflecteur:pass4|signal_reflector~13                                                                                                       ; 2       ;
; reflecteur:pass4|signal_reflector~11                                                                                                       ; 2       ;
; reflecteur:pass4|signal_reflector~9                                                                                                        ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~247            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~246            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[86]~245             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[62]~244             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[63]~243             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[64]~242             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[65]~241             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~247            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~246            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[86]~245             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[62]~244             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[63]~243             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[64]~242             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[65]~241             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~247            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~246            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[86]~245             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[62]~244             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[63]~243             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[64]~242             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[65]~241             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~182             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[90]~181              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[68]~180              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[69]~179              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[70]~178              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[71]~177              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~182             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[90]~181              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[68]~180              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[69]~179              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[70]~178              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[71]~177              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~182             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[90]~181              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[68]~180              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[69]~179              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[70]~178              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[71]~177              ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~240            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~239            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~238            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~237            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~229            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~228            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~227            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~226            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~225            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[116]~224            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[117]~223            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[98]~222             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[99]~221             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[100]~220            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[101]~219            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[102]~218            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[103]~217            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[104]~216            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[87]~215             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[88]~214             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[89]~213             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[90]~212             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[91]~211             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[74]~210             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[75]~209             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[76]~208             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[77]~207             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[78]~206             ; 2       ;
; second_pass:pass6|signal_rotor~16                                                                                                          ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~239            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~238            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~229            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~228            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~227            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~226            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~225            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[116]~224            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[117]~223            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[98]~222             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[99]~221             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[100]~220            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[101]~219            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[102]~218            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[103]~217            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[104]~216            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[87]~215             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[88]~214             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[89]~213             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[90]~212             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[91]~211             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[74]~210             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[75]~209             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[76]~208             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[77]~207             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[78]~206             ; 2       ;
; second_pass:pass5|signal_rotor~16                                                                                                          ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~239            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~238            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~229            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~228            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~227            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~226            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~225            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[116]~224            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[117]~223            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[98]~222             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[99]~221             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[100]~220            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[101]~219            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[102]~218            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[103]~217            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[104]~216            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[87]~215             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[88]~214             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[89]~213             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[90]~212             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[91]~211             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[74]~210             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[75]~209             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[76]~208             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[77]~207             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[78]~206             ; 2       ;
; reflecteur:pass4|signal_reflector~7                                                                                                        ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~175             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[101]~174             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[91]~166              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[92]~165              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[93]~164              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[94]~163              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[95]~162              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[96]~161              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[79]~160              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[80]~159              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[81]~158              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[82]~157              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[83]~156              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[84]~155              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[72]~154              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~176             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[114]~175             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[101]~174             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[102]~173             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[91]~166              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[92]~165              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[93]~164              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[94]~163              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[95]~162              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[96]~161              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[79]~160              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[80]~159              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[81]~158              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[82]~157              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[83]~156              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[84]~155              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[72]~154              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[114]~176             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~175             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[101]~174             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[102]~173             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[91]~166              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[92]~165              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[93]~164              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[94]~163              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[95]~162              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[96]~161              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[79]~160              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[80]~159              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[81]~158              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[82]~157              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[83]~156              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[84]~155              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[72]~154              ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~205            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[3]~0                                     ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~202            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~201            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~200            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~199            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~182            ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[85]~159             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[61]~140             ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~3                   ; 2       ;
; second_pass:pass6|signal_rotor~15                                                                                                          ; 2       ;
; second_pass:pass6|signal_rotor~13                                                                                                          ; 2       ;
; second_pass:pass6|signal_rotor~10                                                                                                          ; 2       ;
; second_pass:pass6|signal_rotor~9                                                                                                           ; 2       ;
; second_pass:pass6|signal_rotor~8                                                                                                           ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~204            ; 2       ;
; second_pass:pass6|signal_rotor~6                                                                                                           ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~203            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~202            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~201            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~193            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~182            ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[85]~159             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[61]~140             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~3                   ; 2       ;
; second_pass:pass5|signal_rotor~15                                                                                                          ; 2       ;
; second_pass:pass5|signal_rotor~13                                                                                                          ; 2       ;
; second_pass:pass5|signal_rotor~10                                                                                                          ; 2       ;
; second_pass:pass5|signal_rotor~9                                                                                                           ; 2       ;
; second_pass:pass5|signal_rotor~8                                                                                                           ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|remainder[3]~3                                     ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[135]~204            ; 2       ;
; second_pass:pass5|signal_rotor~6                                                                                                           ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~203            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[133]~202            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[134]~201            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~193            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~182            ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[85]~159             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[61]~140             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[8]~3                   ; 2       ;
; reflecteur:pass4|signal_reflector~6                                                                                                        ; 2       ;
; reflecteur:pass4|signal_reflector~5                                                                                                        ; 2       ;
; first_pass:pass3|signal_rotor~14                                                                                                           ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~152             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~151             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~150             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~149             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[102]~141             ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[89]~131              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[67]~110              ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~2                    ; 2       ;
; first_pass:pass2|signal_rotor~11                                                                                                           ; 2       ;
; first_pass:pass2|signal_rotor~10                                                                                                           ; 2       ;
; first_pass:pass2|signal_rotor~7                                                                                                            ; 2       ;
; first_pass:pass2|signal_rotor~5                                                                                                            ; 2       ;
; first_pass:pass2|signal_rotor~3                                                                                                            ; 2       ;
; first_pass:pass2|signal_rotor~1                                                                                                            ; 2       ;
; first_pass:pass2|signal_sortie~1                                                                                                           ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[3]~0                                      ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~151             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~150             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~149             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~148             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[114]~147             ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[89]~131              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[67]~110              ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~2                    ; 2       ;
; first_pass:pass1|signal_rotor~15                                                                                                           ; 2       ;
; first_pass:pass1|signal_rotor~14                                                                                                           ; 2       ;
; first_pass:pass1|signal_rotor~12                                                                                                           ; 2       ;
; first_pass:pass1|signal_rotor~11                                                                                                           ; 2       ;
; first_pass:pass1|signal_rotor~8                                                                                                            ; 2       ;
; first_pass:pass1|signal_rotor~6                                                                                                            ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[114]~153             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|remainder[3]~0                                      ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~150             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[111]~149             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[112]~148             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[113]~147             ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[89]~131              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[67]~110              ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|lpm_abs_94a:my_abs_num|cs1a[6]~2                    ; 2       ;
; first_pass:pass1|test_bit~1                                                                                                                ; 2       ;
; first_pass:pass1|test_bit~0                                                                                                                ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[3]~4   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[2]~2   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[1]~0   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[9]~16   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[8]~14   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[7]~12   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[6]~10   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[5]~8    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[1]~0    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[8]~14   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[7]~12   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[6]~10   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[5]~8    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[1]~0    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[7]~12   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[6]~10   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[5]~8    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[1]~0    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[6]~10   ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[5]~8    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[1]~0    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[5]~8    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[1]~0    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[4]~6    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[3]~4    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[2]~2    ; 2       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[1]~0    ; 2       ;
; second_pass:pass7|Add1~20                                                                                                                  ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|op_2~0                                             ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_11_result_int[4]~6   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[3]~4   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[2]~2   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[1]~0   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[9]~16   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[8]~14   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[7]~12   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[6]~10   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[5]~8    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[1]~0    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[8]~14   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[7]~12   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[6]~10   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[5]~8    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[1]~0    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[7]~12   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[6]~10   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[5]~8    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[1]~0    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[6]~10   ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[5]~8    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[1]~0    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[5]~8    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[1]~0    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[4]~6    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[3]~4    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[2]~2    ; 2       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[1]~0    ; 2       ;
; second_pass:pass6|Add1~20                                                                                                                  ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|op_2~0                                             ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_11_result_int[4]~6   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[3]~4   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[2]~2   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_10_result_int[1]~0   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[9]~16   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[8]~14   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[7]~12   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[6]~10   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[5]~8    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_9_result_int[1]~0    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[8]~14   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[7]~12   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[6]~10   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[5]~8    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_8_result_int[1]~0    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[7]~12   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[6]~10   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[5]~8    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_7_result_int[1]~0    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[6]~10   ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[5]~8    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_6_result_int[1]~0    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[5]~8    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_5_result_int[1]~0    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[4]~6    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[3]~4    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[2]~2    ; 2       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|add_sub_4_result_int[1]~0    ; 2       ;
; second_pass:pass5|Add1~20                                                                                                                  ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_10_result_int[4]~6    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[3]~4     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[2]~2     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[1]~0     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[8]~14    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[7]~12    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[6]~10    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[5]~8     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[4]~6     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[3]~4     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[2]~2     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[1]~0     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[7]~12    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[6]~10    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[5]~8     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[4]~6     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[3]~4     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[2]~2     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[1]~0     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[6]~10    ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[5]~8     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[4]~6     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[3]~4     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[2]~2     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[1]~0     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[5]~8     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[4]~6     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[3]~4     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[2]~2     ; 2       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[1]~0     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[3]~4     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[2]~2     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[1]~0     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[8]~14    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[7]~12    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[6]~10    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[5]~8     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[4]~6     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[3]~4     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[2]~2     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[1]~0     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[7]~12    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[6]~10    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[5]~8     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[4]~6     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[3]~4     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[2]~2     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[1]~0     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[6]~10    ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[5]~8     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[4]~6     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[3]~4     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[2]~2     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[1]~0     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[5]~8     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[4]~6     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[3]~4     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[2]~2     ; 2       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[1]~0     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[3]~4     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[2]~2     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_9_result_int[1]~0     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[8]~14    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[7]~12    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[6]~10    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[5]~8     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[4]~6     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[3]~4     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[2]~2     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_8_result_int[1]~0     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[7]~12    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[6]~10    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[5]~8     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[4]~6     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[3]~4     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[2]~2     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_7_result_int[1]~0     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[6]~10    ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[5]~8     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[4]~6     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[3]~4     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[2]~2     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_6_result_int[1]~0     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[5]~8     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[4]~6     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[3]~4     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[2]~2     ; 2       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|add_sub_5_result_int[1]~0     ; 2       ;
; reflecteur:pass4|signal_reflector~12                                                                                                       ; 1       ;
; reflecteur:pass4|signal_reflector~10                                                                                                       ; 1       ;
; reflecteur:pass4|signal_reflector~8                                                                                                        ; 1       ;
; second_pass:pass7|signal_rotor~17                                                                                                          ; 1       ;
; second_pass:pass6|signal_rotor~17                                                                                                          ; 1       ;
; second_pass:pass5|signal_rotor~17                                                                                                          ; 1       ;
; first_pass:pass3|signal_rotor~17                                                                                                           ; 1       ;
; first_pass:pass1|signal_rotor~16                                                                                                           ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~236            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~235            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~234            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~233            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~232            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~231            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~230            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~240            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~236            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~235            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~234            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~233            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~232            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~231            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~230            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~240            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~236            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~235            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~234            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~233            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~232            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~231            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~230            ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[114]~176             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[103]~172             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[104]~171             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[105]~170             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[106]~169             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[107]~168             ; 1       ;
; first_pass:pass3|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[108]~167             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[103]~172             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[104]~171             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[105]~170             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[106]~169             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[107]~168             ; 1       ;
; first_pass:pass2|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[108]~167             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[103]~172             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[104]~171             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[105]~170             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[106]~169             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[107]~168             ; 1       ;
; first_pass:pass1|lpm_divide:Mod0|lpm_divide_0uo:auto_generated|abs_divider_ucg:divider|alt_u_div_kdf:divider|StageOut[108]~167             ; 1       ;
; second_pass:pass7|signal_rotor~16                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~15                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~14                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~13                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~12                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~11                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~10                                                                                                          ; 1       ;
; second_pass:pass7|signal_rotor~9                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor~8                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor~7                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor~6                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor~5                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor~4                                                                                                           ; 1       ;
; second_pass:pass7|signal_rotor.raddr_a[4]~1                                                                                                ; 1       ;
; second_pass:pass7|signal_rotor.raddr_a[4]~0                                                                                                ; 1       ;
; second_pass:pass7|Equal0~2                                                                                                                 ; 1       ;
; second_pass:pass7|Equal0~1                                                                                                                 ; 1       ;
; second_pass:pass7|Equal0~0                                                                                                                 ; 1       ;
; second_pass:pass7|signal_sortie~0                                                                                                          ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~204            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~203            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~198            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~197            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~196            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~195            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~194            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[123]~193            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~192            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~191            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~190            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~189            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~188            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~187            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~186            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~185            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~184            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~183            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~181            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~180            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~179            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~178            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~177            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~176            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[116]~175            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[117]~174            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[96]~173             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[96]~172             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[97]~171             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[97]~170             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[98]~169             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[99]~168             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[100]~167            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[101]~166            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[102]~165            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[103]~164            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[104]~163            ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[84]~162             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[84]~161             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[85]~160             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[86]~158             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[87]~157             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[88]~156             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[89]~155             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[90]~154             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[91]~153             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[72]~152             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[72]~151             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[73]~150             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[73]~149             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[74]~148             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[75]~147             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[76]~146             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[77]~145             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[78]~144             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[60]~143             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[60]~142             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[61]~141             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[62]~139             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[63]~138             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[64]~137             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[65]~136             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[48]~135             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[48]~134             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[49]~133             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[49]~132             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[50]~131             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[50]~130             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[51]~129             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[51]~128             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[52]~127             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[52]~126             ; 1       ;
; second_pass:pass7|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[9]~6                   ; 1       ;
; second_pass:pass6|signal_rotor~14                                                                                                          ; 1       ;
; second_pass:pass6|signal_rotor~12                                                                                                          ; 1       ;
; second_pass:pass7|test_bit~0                                                                                                               ; 1       ;
; second_pass:pass6|signal_rotor~11                                                                                                          ; 1       ;
; second_pass:pass6|signal_rotor~7                                                                                                           ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~205            ; 1       ;
; second_pass:pass6|signal_rotor.raddr_a[4]~4                                                                                                ; 1       ;
; second_pass:pass6|signal_rotor.raddr_a[4]~3                                                                                                ; 1       ;
; second_pass:pass6|Equal0~2                                                                                                                 ; 1       ;
; second_pass:pass6|Equal0~1                                                                                                                 ; 1       ;
; second_pass:pass6|Equal0~0                                                                                                                 ; 1       ;
; second_pass:pass6|signal_sortie~0                                                                                                          ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~200            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~199            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~198            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~197            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~196            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~195            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~194            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~192            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~191            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~190            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~189            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~188            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~187            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~186            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~185            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~184            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~183            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~181            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~180            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~179            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~178            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~177            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~176            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[116]~175            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[117]~174            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[96]~173             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[96]~172             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[97]~171             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[97]~170             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[98]~169             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[99]~168             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[100]~167            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[101]~166            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[102]~165            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[103]~164            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[104]~163            ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[84]~162             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[84]~161             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[85]~160             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[86]~158             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[87]~157             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[88]~156             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[89]~155             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[90]~154             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[91]~153             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[72]~152             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[72]~151             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[73]~150             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[73]~149             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[74]~148             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[75]~147             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[76]~146             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[77]~145             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[78]~144             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[60]~143             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[60]~142             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[61]~141             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[62]~139             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[63]~138             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[64]~137             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[65]~136             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[48]~135             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[48]~134             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[49]~133             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[49]~132             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[50]~131             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[50]~130             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[51]~129             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[51]~128             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[52]~127             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[52]~126             ; 1       ;
; second_pass:pass6|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|lpm_abs_a4a:my_abs_num|cs1a[9]~6                   ; 1       ;
; second_pass:pass5|signal_rotor~14                                                                                                          ; 1       ;
; second_pass:pass5|signal_rotor~12                                                                                                          ; 1       ;
; second_pass:pass6|test_bit~0                                                                                                               ; 1       ;
; second_pass:pass5|signal_rotor~11                                                                                                          ; 1       ;
; second_pass:pass5|signal_rotor~7                                                                                                           ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[136]~205            ; 1       ;
; second_pass:pass5|signal_rotor.raddr_a[4]~4                                                                                                ; 1       ;
; second_pass:pass5|signal_rotor.raddr_a[4]~3                                                                                                ; 1       ;
; second_pass:pass5|Equal0~2                                                                                                                 ; 1       ;
; second_pass:pass5|Equal0~1                                                                                                                 ; 1       ;
; second_pass:pass5|Equal0~0                                                                                                                 ; 1       ;
; second_pass:pass5|signal_sortie~0                                                                                                          ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~200            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[132]~199            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~198            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[120]~197            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~196            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[121]~195            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[122]~194            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[124]~192            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[125]~191            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[126]~190            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[127]~189            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[128]~188            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[129]~187            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[130]~186            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~185            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[108]~184            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[109]~183            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[110]~181            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[111]~180            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[112]~179            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[113]~178            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[114]~177            ; 1       ;
; second_pass:pass5|lpm_divide:Mod0|lpm_divide_2uo:auto_generated|abs_divider_0dg:divider|alt_u_div_odf:divider|StageOut[115]~176            ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 1,503 / 42,960 ( 3 % ) ;
; C16 interconnects                 ; 7 / 1,518 ( < 1 % )    ;
; C4 interconnects                  ; 499 / 26,928 ( 2 % )   ;
; Direct links                      ; 491 / 42,960 ( 1 % )   ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 0 / 20 ( 0 % )         ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 551 / 14,400 ( 4 % )   ;
; R24 interconnects                 ; 12 / 1,710 ( < 1 % )   ;
; R4 interconnects                  ; 679 / 37,740 ( 2 % )   ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.69) ; Number of LABs  (Total = 102) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 0                             ;
; 2                                           ; 0                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 8                             ;
; 12                                          ; 2                             ;
; 13                                          ; 1                             ;
; 14                                          ; 7                             ;
; 15                                          ; 11                            ;
; 16                                          ; 67                            ;
+---------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.30) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 2                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 6                             ;
; 10                                           ; 3                             ;
; 11                                           ; 8                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 7                             ;
; 15                                           ; 10                            ;
; 16                                           ; 62                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.25) ; Number of LABs  (Total = 102) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 3                             ;
; 2                                                ; 1                             ;
; 3                                                ; 4                             ;
; 4                                                ; 1                             ;
; 5                                                ; 5                             ;
; 6                                                ; 9                             ;
; 7                                                ; 3                             ;
; 8                                                ; 3                             ;
; 9                                                ; 5                             ;
; 10                                               ; 12                            ;
; 11                                               ; 14                            ;
; 12                                               ; 11                            ;
; 13                                               ; 9                             ;
; 14                                               ; 5                             ;
; 15                                               ; 10                            ;
; 16                                               ; 7                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.24) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 8                             ;
; 8                                            ; 3                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 9                             ;
; 12                                           ; 13                            ;
; 13                                           ; 8                             ;
; 14                                           ; 9                             ;
; 15                                           ; 8                             ;
; 16                                           ; 7                             ;
; 17                                           ; 5                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 5                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ; 31        ; 31        ; 0            ; 8            ; 0            ; 0            ; 23           ; 0            ; 8            ; 23           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ; 0         ; 0         ; 31           ; 23           ; 31           ; 31           ; 8            ; 31           ; 23           ; 8            ; 31           ; 31           ; 31           ; 23           ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; signal_out[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_out[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal_in[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor1[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor1[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor1[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor1[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor1[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor2[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor2[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor2[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor2[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor2[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor3[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor3[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor3[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor3[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; position_rotor3[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX15BF14C6 for design Enigma
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 31 pins of 31 total pins
    Info (169086): Pin signal_out[0] not assigned to an exact location on the device
    Info (169086): Pin signal_out[1] not assigned to an exact location on the device
    Info (169086): Pin signal_out[2] not assigned to an exact location on the device
    Info (169086): Pin signal_out[3] not assigned to an exact location on the device
    Info (169086): Pin signal_out[4] not assigned to an exact location on the device
    Info (169086): Pin signal_out[5] not assigned to an exact location on the device
    Info (169086): Pin signal_out[6] not assigned to an exact location on the device
    Info (169086): Pin signal_out[7] not assigned to an exact location on the device
    Info (169086): Pin signal_in[3] not assigned to an exact location on the device
    Info (169086): Pin signal_in[2] not assigned to an exact location on the device
    Info (169086): Pin signal_in[1] not assigned to an exact location on the device
    Info (169086): Pin signal_in[0] not assigned to an exact location on the device
    Info (169086): Pin signal_in[7] not assigned to an exact location on the device
    Info (169086): Pin signal_in[6] not assigned to an exact location on the device
    Info (169086): Pin signal_in[5] not assigned to an exact location on the device
    Info (169086): Pin signal_in[4] not assigned to an exact location on the device
    Info (169086): Pin position_rotor1[0] not assigned to an exact location on the device
    Info (169086): Pin position_rotor1[1] not assigned to an exact location on the device
    Info (169086): Pin position_rotor1[2] not assigned to an exact location on the device
    Info (169086): Pin position_rotor1[4] not assigned to an exact location on the device
    Info (169086): Pin position_rotor1[3] not assigned to an exact location on the device
    Info (169086): Pin position_rotor2[4] not assigned to an exact location on the device
    Info (169086): Pin position_rotor2[3] not assigned to an exact location on the device
    Info (169086): Pin position_rotor2[2] not assigned to an exact location on the device
    Info (169086): Pin position_rotor2[1] not assigned to an exact location on the device
    Info (169086): Pin position_rotor2[0] not assigned to an exact location on the device
    Info (169086): Pin position_rotor3[0] not assigned to an exact location on the device
    Info (169086): Pin position_rotor3[1] not assigned to an exact location on the device
    Info (169086): Pin position_rotor3[2] not assigned to an exact location on the device
    Info (169086): Pin position_rotor3[4] not assigned to an exact location on the device
    Info (169086): Pin position_rotor3[3] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Enigma.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 23 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/electronic_enigma/output_files/Enigma.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Mon May 06 23:05:17 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/electronic_enigma/output_files/Enigma.fit.smsg.


