/************************************************************************************
 * arch/sh/include/sh1/irq.h
 *
 *   Copyright (C) 2008 Gregory Nutt. All rights reserved.
 *   Author: Gregory Nutt <spudmonkey@racsa.co.cr>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name NuttX nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ************************************************************************************/

/* This file should never be included directed but, rather,
 * only indirectly through nuttx/irq.h
 */

#ifndef __ARCH_SH_INCLUDE_SH1_IRQ_H
#define __ARCH_SH_INCLUDE_SH1_IRQ_H

/************************************************************************************
 * Included Files
 ************************************************************************************/

#include <nuttx/config.h>
#include <sys/types.h>

/************************************************************************************
 * Definitions
 ************************************************************************************/

/* IRQ channels */

/* Illegal instructions / Address errors */

#define SH1_INVINSTR_IRQ    (0)                  /* General invalid instruction */
#define SH1_INVSLOT_IRQ     (1)                  /* Invalid slot instruction */
#define SH1_BUSERR_IRQ      (2)                  /* CPU bus error */
#define SH1_DMAERR_IRQ      (3)                  /* DMA bus error */
#define SH1_NMI_IRQ         (4)                  /* NMI */
#define SH1_USRBRK_IRQ      (6)                  /* User break */

/* Support for traps can be provided by simply enabling the following and
 * implementing the stubs to catch the interrupts
 */

#if 0
#  define SH1_TRAP_IRQ      (7)                  /* TRAPA instruction (user break) */
#  define SH1_TRAP0_IRQ     (SH1_TRAP_IRQ+0)     /* TRAPA instruction (user break) */
#  define SH1_TRAP1_IRQ     (SH1_TRAP_IRQ+1)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP2_IRQ     (SH1_TRAP_IRQ+2)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP3_IRQ     (SH1_TRAP_IRQ+3)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP4_IRQ     (SH1_TRAP_IRQ+4)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP5_IRQ     (SH1_TRAP_IRQ+5)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP6_IRQ     (SH1_TRAP_IRQ+6)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP7_IRQ     (SH1_TRAP_IRQ+7)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP8_IRQ     (SH1_TRAP_IRQ+8)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP9_IRQ     (SH1_TRAP_IRQ+9)     /* "   " "         "  "  " "   " */
#  define SH1_TRAP10_IRQ    (SH1_TRAP_IRQ+10)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP11_IRQ    (SH1_TRAP_IRQ+11)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP12_IRQ    (SH1_TRAP_IRQ+12)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP13_IRQ    (SH1_TRAP_IRQ+13)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP14_IRQ    (SH1_TRAP_IRQ+14)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP15_IRQ    (SH1_TRAP_IRQ+15)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP16_IRQ    (SH1_TRAP_IRQ+16)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP17_IRQ    (SH1_TRAP_IRQ+17)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP18_IRQ    (SH1_TRAP_IRQ+18)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP19_IRQ    (SH1_TRAP_IRQ+19)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP20_IRQ    (SH1_TRAP_IRQ+20)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP21_IRQ    (SH1_TRAP_IRQ+21)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP22_IRQ    (SH1_TRAP_IRQ+22)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP23_IRQ    (SH1_TRAP_IRQ+23)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP24_IRQ    (SH1_TRAP_IRQ+24)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP25_IRQ    (SH1_TRAP_IRQ+25)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP26_IRQ    (SH1_TRAP_IRQ+26)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP27_IRQ    (SH1_TRAP_IRQ+27)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP28_IRQ    (SH1_TRAP_IRQ+28)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP29_IRQ    (SH1_TRAP_IRQ+29)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP30_IRQ    (SH1_TRAP_IRQ+30)    /* "   " "         "  "  " "   " */
#  define SH1_TRAP31_IRQ    (SH1_TRAP_IRQ+31)    /* "   " "         "  "  " "   " */
#  define SH1_LASTTRAP_IRQ  SH1_TRAP31_IRQ
#else
#  define SH1_LASTTRAP_IRQ   (6)
#endif

/* Interrupts */

#define SH1_IRQ_IRQ         (SH1_LASTTRAP_IRQ+1) /* IRQ0-7 */
#define SH1_IRQ0_IRQ        (SH1_IRQ_IRQ+0)      /* IRQ0 */
#define SH1_IRQ1_IRQ        (SH1_IRQ_IRQ+1)      /* IRQ1 */
#define SH1_IRQ2_IRQ        (SH1_IRQ_IRQ+2)      /* IRQ2 */
#define SH1_IRQ3_IRQ        (SH1_IRQ_IRQ+3)      /* IRQ3 */
#define SH1_IRQ4_IRQ        (SH1_IRQ_IRQ+4)      /* IRQ4 */
#define SH1_IRQ5_IRQ        (SH1_IRQ_IRQ+5)      /* IRQ5 */
#define SH1_IRQ6_IRQ        (SH1_IRQ_IRQ+6)      /* IRQ6 */
#define SH1_IRQ7_IRQ        (SH1_IRQ_IRQ+7)      /* IRQ7 */
#define SH1_LASTIRQ_IRQ     SH1_IRQ7_IRQ

/* On-chip modules -- The following may be unique to the 7032 */

#ifdef CONFIG_ARCH_SH7032

/* DMAC */

#define SH1_DMAC0_IRQ      (SH1_LASTIRQ_IRQ+1)   /* DMAC0 */
#define SH1_DEI0_IRQ       SH1_DMAC0_IRQ         /*   DEI0 */
#define SH1_DMAC1_IRQ      (SH1_LASTIRQ_IRQ+2)   /* DMAC1 */
#define SH1_DEI1_IRQ       SH1_DMAC1_IRQ         /*   DEI1 */
#define SH1_DMAC2_IRQ      (SH1_LASTIRQ_IRQ+3)   /* DMAC2 */
#define SH1_DEI2_IRQ       SH1_DMAC2_IRQ         /*   DEI2 */
#define SH1_DMAC3_IRQ      (SH1_LASTIRQ_IRQ+4)   /* DMAC3 */
#define SH1_DEI3_IRQ       SH1_DMAC3_IRQ         /*   DEI3 */
#define SH1_LASTDMAC_IRQ   SH1_DEI3_IRQ

/* ITU */

#define SH1_ITU0_IRQ       (SH1_LASTDMAC_IRQ+1)  /* ITU0 */
#define SH1_IMIA0_IRQ      (SH1_ITU0_IRQ+0)      /*   IMIA0 */
#define SH1_IMIBO_IRQ      (SH1_ITU0_IRQ+1)      /*   IMIB0 */
#define SH1_OVI0_IRQ       (SH1_ITU0_IRQ+2)      /*   OVI0 */

#define SH1_ITU1_IRQ       (SH1_LASTDMAC_IRQ+4)  /* ITU1 */
#define SH1_IMIA1_IRQ      (SH1_ITU1_IRQ+0)      /*   IMIA1 */
#define SH1_IMIB1_IRQ      (SH1_ITU1_IRQ+1)      /*   IMIB1 */
#define SH1_OVI1_IRQ       (SH1_ITU1_IRQ+2)      /*   OVI1 */

#define SH1_ITU2_IRQ       (SH1_LASTDMAC_IRQ+7)  /* ITU2 */
#define SH1_IMIA2_IRQ      (SH1_ITU2_IRQ+0)      /*   IMIA2 */
#define SH1_IMIB2_IRQ      (SH1_ITU2_IRQ+1)      /*   IMIB2 */
#define SH1_OVI2_IRQ       (SH1_ITU2_IRQ+2)      /*   OVI2 */

#define SH1_ITU3_IRQ       (SH1_LASTDMAC_IRQ+10) /* ITU3 */
#define SH1_IMIA3_IRQ      (SH1_ITU3_IRQ+0)      /*   IMIA3 */
#define SH1_IMIB3_IRQ      (SH1_ITU3_IRQ+1)      /*   IMIB3 */
#define SH1_OVI3_IRQ       (SH1_ITU3_IRQ+2)      /*   OVI3 */

#define SH1_ITU4_IRQ       (SH1_LASTDMAC_IRQ+13) /* ITU4 */
#define SH1_IMIA4_IRQ      (SH1_ITU4_IRQ+0)      /*   IMIA4 */
#define SH1_IMIB4_IRQ      (SH1_ITU4_IRQ+1)      /*   IMIB4 */
#define SH1_OVI4_IRQ       (SH1_ITU4_IRQ+2)      /*   OVI4 */

#define SH1_LASTITU_IRQ    (SH1_LASTDMAC_IRQ+15)

/* SCI */

#define SH1_ERI_IRQ_OFFSET (0)                               /* ERI0 */
#define SH1_RXI_IRQ_OFFSET (1)                               /* RxI0 */
#define SH1_TXI_IRQ_OFFSET (2)                               /* TxI0 */
#define SH1_TEI_IRQ_OFFSET (3)                               /* TEI0 */
#define SH1_SCI_NIRQS      (4)

#define SH1_SCI0_IRQ       (SH1_LASTITU_IRQ+1)               /* SCI0 */
#define SH1_ERI0_IRQ       (SH1_SCI0_IRQ+SH1_ERI_IRQ_OFFSET) /*  ERI0 */
#define SH1_RXI0_IRQ       (SH1_SCI0_IRQ+SH1_RXI_IRQ_OFFSET) /*  RxI0 */
#define SH1_TXI0_IRQ       (SH1_SCI0_IRQ+SH1_TXI_IRQ_OFFSET) /*  TxI0 */
#define SH1_TEI0_IRQ       (SH1_SCI0_IRQ+SH1_TEI_IRQ_OFFSET) /*  TEI0 */

#define SH1_SCI1_IRQ       (SH1_SCI0_IRQ+SH1_SCI_NIRQS)      /* SCI1 */
#define SH1_ERI1_IRQ       (SH1_SCI1_IRQ+SH1_ERI_IRQ_OFFSET) /*   ERI1 */
#define SH1_RXI1_IRQ       (SH1_SCI1_IRQ+SH1_RXI_IRQ_OFFSET) /*   RxI1 */
#define SH1_TXI1_IRQ       (SH1_SCI1_IRQ+SH1_TXI_IRQ_OFFSET) /*   TxI1 */
#define SH1_TEI1_IRQ       (SH1_SCI1_IRQ+SH1_TEI_IRQ_OFFSET) /*   TEI1 */

#define SH1_LASTSCI_IRQ    (SH1_SCI1_IRQ+SH1_SCI_NIRQS)

#define SH1_PEI_IRQ        (SH1_LASTSCI_IRQ+1)  /* Parity control unit PEI */
#define SH1_ADITI_IRQ      (SH1_LASTSCI_IRQ+2)  /* A/D ITI */
#define SH1_WDTITI_IRQ     (SH1_LASTSCI_IRQ+3)  /* WDT ITI */
#define SH1_CMI_IRQ        (SH1_LASTSCI_IRQ+4)  /* REF CMI */

#define STR71X_IRQ_SYSTIMER STR71X_IRQ_T0TIMI
#define NR_IRQS            (SH1_CMI_IRQ+1)

#endif

/* Vector table offets **************************************************************/

/* Resets */

#define SH1_PWRONPC_VECOFFSET  (0*4)   /* 0: Power-on reset (hard, NMI high) PC*/
#define SH1_PWRONSP_VECOFFSET  (1*4)   /* 1: Power-on reset (hard, NMI high) SP */
#define SH1_MRESETPC_VECOFFSET (2*4)   /* 2: Power-on reset (hard, NMI high) PC*/
#define SH1_MRESETSP_VECOFFSET (3*4)   /* 3: Power-on reset (hard, NMI high) SP */

/* Illegal instructions / Address errors */

#define SH1_INVINSTR_VECOFFSET (4*4)   /* 4: General invalid instruction */
                                       /* 5: Reserved for system */
#define SH1_INVSLOT_VECOFFSET  (6*4)   /* 6: Invalid slot instruction */
                                       /* 7-8: Reserved for system */
#define SH1_BUSERR_VECOFFSET   (9*4)   /* 9: CPU bus error */
#define SH1_DMAERR_VECOFFSET   (10*4)  /* 10: DMA bus error */

/* NMI, user break */

#define SH1_NMI_VECOFFSET      (11*4)  /* 11: NMI */
#define SH1_USRBRK_VECOFFSET   (12*4)  /* 12: User break */
                                       /* 13-31: Reserved for system */
/* Trap instruction */

#define SH1_TRAP_VECOFFSET     (32*4)  /* 32-63: TRAPA instruction (user break) */
#define SH1_TRAP0_VECOFFSET    (32*4)  /* 32: TRAPA instruction (user break) */
#define SH1_TRAP1_VECOFFSET    (33*4)  /* 33: "   " "         "  "  " "   "  */
#define SH1_TRAP2_VECOFFSET    (34*4)  /* 34: "   " "         "  "  " "   "  */
#define SH1_TRAP3_VECOFFSET    (35*4)  /* 35: "   " "         "  "  " "   "  */
#define SH1_TRAP4_VECOFFSET    (36*4)  /* 36: "   " "         "  "  " "   "  */
#define SH1_TRAP5_VECOFFSET    (37*4)  /* 37: "   " "         "  "  " "   "  */
#define SH1_TRAP6_VECOFFSET    (38*4)  /* 38: "   " "         "  "  " "   "  */
#define SH1_TRAP7_VECOFFSET    (39*4)  /* 39: "   " "         "  "  " "   "  */
#define SH1_TRAP8_VECOFFSET    (40*4)  /* 40: "   " "         "  "  " "   "  */
#define SH1_TRAP9_VECOFFSET    (41*4)  /* 41: "   " "         "  "  " "   "  */
#define SH1_TRAP10_VECOFFSET   (42*4)  /* 42: "   " "         "  "  " "   "  */
#define SH1_TRAP11_VECOFFSET   (43*4)  /* 43: "   " "         "  "  " "   "  */
#define SH1_TRAP12_VECOFFSET   (44*4)  /* 44: "   " "         "  "  " "   "  */
#define SH1_TRAP13_VECOFFSET   (45*4)  /* 45: "   " "         "  "  " "   "  */
#define SH1_TRAP14_VECOFFSET   (46*4)  /* 46: "   " "         "  "  " "   "  */
#define SH1_TRAP15_VECOFFSET   (47*4)  /* 47: "   " "         "  "  " "   "  */
#define SH1_TRAP16_VECOFFSET   (48*4)  /* 48: "   " "         "  "  " "   "  */
#define SH1_TRAP17_VECOFFSET   (49*4)  /* 49: "   " "         "  "  " "   "  */
#define SH1_TRAP18_VECOFFSET   (50*4)  /* 50: "   " "         "  "  " "   "  */
#define SH1_TRAP19_VECOFFSET   (51*4)  /* 51: "   " "         "  "  " "   "  */
#define SH1_TRAP20_VECOFFSET   (52*4)  /* 52: "   " "         "  "  " "   "  */
#define SH1_TRAP21_VECOFFSET   (53*4)  /* 53: "   " "         "  "  " "   "  */
#define SH1_TRAP22_VECOFFSET   (54*4)  /* 54: "   " "         "  "  " "   "  */
#define SH1_TRAP23_VECOFFSET   (55*4)  /* 55: "   " "         "  "  " "   "  */
#define SH1_TRAP24_VECOFFSET   (56*4)  /* 56: "   " "         "  "  " "   "  */
#define SH1_TRAP25_VECOFFSET   (57*4)  /* 57: "   " "         "  "  " "   "  */
#define SH1_TRAP26_VECOFFSET   (58*4)  /* 58: "   " "         "  "  " "   "  */
#define SH1_TRAP27_VECOFFSET   (59*4)  /* 59: "   " "         "  "  " "   "  */
#define SH1_TRAP28_VECOFFSET   (60*4)  /* 60: "   " "         "  "  " "   "  */
#define SH1_TRAP29_VECOFFSET   (61*4)  /* 61: "   " "         "  "  " "   "  */
#define SH1_TRAP30_VECOFFSET   (62*4)  /* 62: "   " "         "  "  " "   "  */
#define SH1_TRAP31_VECOFFSET   (63*4)  /* 63: "   " "         "  "  " "   "  */

/* Interrupts */

#define SH1_IRQ_VECOFFSET      (64*4)  /* 64-71: IRQ0-7 */
#define SH1_IRQ0_VECOFFSET     (64*4)  /* 64: IRQ0 */
#define SH1_IRQ1_VECOFFSET     (65*4)  /* 65: IRQ1 */
#define SH1_IRQ2_VECOFFSET     (66*4)  /* 66: IRQ2 */
#define SH1_IRQ3_VECOFFSET     (67*4)  /* 67: IRQ3 */
#define SH1_IRQ4_VECOFFSET     (68*4)  /* 68: IRQ4 */
#define SH1_IRQ5_VECOFFSET     (69*4)  /* 69: IRQ5 */
#define SH1_IRQ6_VECOFFSET     (70*4)  /* 70: IRQ6 */
#define SH1_IRQ7_VECOFFSET     (71*4)  /* 71: IRQ7 */

/* On-chip modules -- The following may be unique to the 7032 */

#ifdef CONFIG_ARCH_SH7032

/* DMAC */

#define SH1_DMAC0_VECOFFSET    (72*4)  /* 72-73: DMAC0 */
#define SH1_DEI0_VECOFFSET     (72*4)  /* 72: DMAC0 DEI0 */
                                       /* 73: Reserved */
#define SH1_DMAC1_VECOFFSET    (74*4)  /* 74-75: DMAC1 */
#define SH1_DEI1_VECOFFSET     (74*4)  /* 74: DMAC1 DEI1 */
                                       /* 75: Reserved */
#define SH1_DMAC2_VECOFFSET    (76*4)  /* 76-77: DMAC2 */
#define SH1_DEI2_VECOFFSET     (76*4)  /* 76: DMAC2 DEI2 */
                                       /* 77: Reserved */
#define SH1_DMAC3_VECOFFSET    (78*4)  /* 78-79: DMAC3 */
#define SH1_DEI3_VECOFFSET     (78*4)  /* 78: DMAC3 DEI3 */
                                       /* 79: Reserved */
/* ITU */

#define SH1_IMIA0_VECOFFSET    (80*4)  /* 80: ITU0 IMIA0 */
#define SH1_IMIBO_VECOFFSET    (81*4)  /* 81:      IMIB0 */
#define SH1_OVI0_VECOFFSET     (82*4)  /* 82:      OVI0 */
                                       /* 83:      Reserved */
#define SH1_IMIA1_VECOFFSET    (84*4)  /* 84: ITU1 IMIA1 */
#define SH1_IMIB1_VECOFFSET    (85*4)  /* 85:      IMIB1 */
#define SH1_OVI1_VECOFFSET     (86*4)  /* 86:      OVI1 */
                                       /* 87:      Reserved */
#define SH1_IMIA2_VECOFFSET    (88*4)  /* 88: ITU2 IMIA2 */
#define SH1_IMIB2_VECOFFSET    (89*4)  /* 89:      IMIB2 */
#define SH1_OVI2_VECOFFSET     (90*4)  /* 90:      OVI2 */
                                       /* 91:      Reserved */
#define SH1_IMIA3_VECOFFSET    (92*4)  /* 92: ITU3 IMIA3 */
#define SH1_IMIB3_VECOFFSET    (93*4)  /* 93:      IMIB3 */
#define SH1_OVI3_VECOFFSET     (94*4)  /* 94:      OVI3 */
                                       /* 95:      Reserved */
#define SH1_IMIA4_VECOFFSET    (96*4)  /* 96: ITU4 IMIA4 */
#define SH1_IMIB4_VECOFFSET    (97*4)  /* 97:      IMIB4 */
#define SH1_OVI4_VECOFFSET     (98*4)  /* 98:      OVI4 */
                                       /* 99:      Reserved */
/* SCI */

#define SH1_ERI0_VECOFFSET     (100*4) /* 100: SCI0 ERI0 */
#define SH1_RXI0_VECOFFSET     (101*4) /* 101:      RxI0 */
#define SH1_TXI0_VECOFFSET     (102*4) /* 102:      TxI0 */
#define SH1_TEI0_VECOFFSET     (103*4) /* 103:      TEI0 */

#define SH1_ERI1_VECOFFSET     (104*4) /* 104: SCI1 ERI1 */
#define SH1_RXI1_VECOFFSET     (105*4) /* 105:      RxI1 */
#define SH1_TXI1_VECOFFSET     (106*4) /* 106:      TxI1 */
#define SH1_TEI1_VECOFFSET     (107*4) /* 107:      TEI1 */

#define SH1_PEI_VECOFFSET      (108*4) /* 108: Parity control unit PEI */
#define SH1_ADITI_VECOFFSET    (109*4) /* 109: A/D ITI */
                                       /* 110-111: Reserved */
#define SH1_WDTITI_VECOFFSET   (112*4) /* 112: WDT ITI */
#define SH1_CMI_VECOFFSET      (113*4) /* 113: REF CMI */
                                       /* 114-115: Reserved */
/* 116-255 reserved */
#endif

/* IRQ Stack Frame Format.  The SH-1 has a push down stack.  The PC
 * and SR are pushed by hardware at the time an IRQ is taken.
 */

/* Saved to the stacked by up_vector */

#define REG_R0              (0)
#define REG_R1              (1)
#define REG_R2              (2)
#define REG_R3              (3)
#define REG_R5              (5)
#define REG_R6              (6)
#define REG_R7              (7)
#define REG_R8              (8)
#define REG_R9              (9)
#define REG_R10             (10)
#define REG_R11             (11)
#define REG_R12             (12)
#define REG_R13             (13)
#define REG_R14             (14)

#define REG_PR              (15)
#define REG_GBR             (16)
#define REG_MACH            (17)
#define REG_MACL            (18)

/* Saved to the stack by the trampoline logic */

#define REG_R4              (19)
#define REG_R15             (20)
#define REG_SP              REG_R15

/* Pushed by hardware when the exception is taken */

#define REG_PC              (21)
#define REG_SR              (22)

#define XCPTCONTEXT_REGS    (23)
#define XCPTCONTEXT_SIZE    (4 * XCPTCONTEXT_REGS)

/************************************************************************************
 * Public Types
 ************************************************************************************/

/************************************************************************************
 * Public Data
 ************************************************************************************/

#ifndef __ASSEMBLY__
#ifdef __cplusplus
#define EXTERN extern "C"
extern "C" {
#else
#define EXTERN extern
#endif

/************************************************************************************
 * Inline Functions
 ************************************************************************************/

#ifndef __ASSEMBLY__

/* Return the current interrupt enable state & disable IRQs */

static inline irqstate_t irqsave(void)
{
  irqstate_t flags;
  uint32 tmp;

  __asm__ __volatile__
    (
      "stc     sr, %1\n\t"
      "mov     %1, %0\n\t"
      "or      #0xf0, %0\n\t"
      "ldc     %0, sr\n\t"
      "mov     %1, %0\n\t"
      "and     #0xf0, %0"
      : "=&z" (flags), "=&r" (tmp)
      :
      : "memory"
    );
  return flags;
}

/* Disable IRQs */

static inline void irqdisable(void)
{
  unsigned long tmp;

  __asm__ __volatile__
    (
      "stc     sr, %0\n\t"
      "or      #0xf0, %0\n\t"
      "ldc     %0, sr"
      : "=&z" (tmp)
      :
      : "memory"
    );
}
/* Enable IRQs */

static inline void irqenable(void)
{
  uint32 tmp1;
  uint32 tmp2;

  __asm__ __volatile__
    (
      "stc     sr, %0\n\t"
      "and     %1, %0\n\t"
      "stc     r6_bank, %1\n\t"
      "or      %1, %0\n\t"
      "ldc     %0, sr"
      : "=&r" (tmp1), "=r" (tmp2)
      : "1" (~0x000000f0)
      : "memory"
    );
}

/* Restore saved IRQ state */

static inline void irqrestore(irqstate_t flags)
{
  if ((flags & 0x000000f0) != 0x000000f0)
    {
      irqenable();
    }
  else
    {
      irqdisable();
    }
}
#endif

/************************************************************************************
 * Public Functions
 ************************************************************************************/

#undef EXTERN
#ifdef __cplusplus
}
#endif
#endif

#endif /* __ARCH_SH_INCLUDE_SH1_IRQ_H */

