
*** Running vivado
    with args -log cp_const.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cp_const.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cp_const.tcl -notrace
Command: synth_design -top cp_const -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8737 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1248.043 ; gain = 84.836 ; free physical = 1207 ; free virtual = 12217
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cp_const' [/home/colindrewes/dev/GPCP/designs/ip/cp_const/cp_const.v:1]
WARNING: [Synth 8-3848] Net pcpi_wr in module/entity cp_const does not have driver. [/home/colindrewes/dev/GPCP/designs/ip/cp_const/cp_const.v:8]
WARNING: [Synth 8-3848] Net pcpi_wait in module/entity cp_const does not have driver. [/home/colindrewes/dev/GPCP/designs/ip/cp_const/cp_const.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cp_const' (1#1) [/home/colindrewes/dev/GPCP/designs/ip/cp_const/cp_const.v:1]
WARNING: [Synth 8-3917] design cp_const has port pcpi_ready driven by constant 1
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[31]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[30]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[29]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[28]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[27]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[26]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[25]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[24]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[23]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[22]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[21]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[20]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[19]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[18]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[17]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[16]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[15]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[14]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[13]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[12]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[11]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[10]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[9]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[8]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[7]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[6]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[5]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[4]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[3]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[2]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[1]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[0]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[31]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[30]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[29]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[28]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[27]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[26]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[25]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[24]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[23]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[22]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[21]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[20]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[19]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[18]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[17]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[16]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[15]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[14]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[13]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[12]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[11]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[10]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[9]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[8]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[7]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[6]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[5]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[4]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[3]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[2]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[1]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs2[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.668 ; gain = 129.461 ; free physical = 1220 ; free virtual = 12230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.668 ; gain = 129.461 ; free physical = 1219 ; free virtual = 12229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.672 ; gain = 137.465 ; free physical = 1219 ; free virtual = 12229
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.680 ; gain = 145.473 ; free physical = 1216 ; free virtual = 12227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cp_const 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design cp_const has port pcpi_ready driven by constant 1
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[31]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[30]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[29]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[28]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[27]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[26]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[25]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[24]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[23]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[22]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[21]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[20]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[19]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[18]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[17]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[16]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[15]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[14]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[13]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[12]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[11]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[10]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[9]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[8]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[7]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[6]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[5]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[4]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[3]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[2]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[1]
WARNING: [Synth 8-3331] design cp_const has unconnected port pcpi_rs1[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1049 ; free virtual = 12060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |FDRE  |    32|
|3     |IBUF  |    34|
|4     |OBUF  |    33|
|5     |OBUFT |     2|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   102|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.250 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1412.258 ; gain = 249.043 ; free physical = 1047 ; free virtual = 12058
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1508.320 ; gain = 356.730 ; free physical = 1008 ; free virtual = 12019
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/colindrewes/dev/temp_cp.runs/synth_1/cp_const.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cp_const_utilization_synth.rpt -pb cp_const_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1532.332 ; gain = 0.000 ; free physical = 1007 ; free virtual = 12019
INFO: [Common 17-206] Exiting Vivado at Fri Sep 24 19:10:45 2021...
