<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/Library/IoLib.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_3fa03858bde791330d1815c06c24866a.html">Library</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">IoLib.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="IoLib_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8147b2d8026e2ef6bec4f309e9948b58" id="r_a8147b2d8026e2ef6bec4f309e9948b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a8147b2d8026e2ef6bec4f309e9948b58">IO_LIB_ADDRESS</a>(Segment,  Port)&#160;&#160;&#160;  ( ((Port) &amp; 0xffff) | (((Segment) &amp; 0xffff) &lt;&lt; 16) )</td></tr>
<tr class="separator:a8147b2d8026e2ef6bec4f309e9948b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab45c4f9a33ea6a68d5084ee36f6a9546" id="r_ab45c4f9a33ea6a68d5084ee36f6a9546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ab45c4f9a33ea6a68d5084ee36f6a9546">IoRead8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port)</td></tr>
<tr class="separator:ab45c4f9a33ea6a68d5084ee36f6a9546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a35b09db9edb2d39245800d38ffe4b" id="r_a02a35b09db9edb2d39245800d38ffe4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a02a35b09db9edb2d39245800d38ffe4b">IoWrite8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> Value)</td></tr>
<tr class="separator:a02a35b09db9edb2d39245800d38ffe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9d4b1f7e851d6df2f0f01e40f6285b" id="r_a3a9d4b1f7e851d6df2f0f01e40f6285b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3a9d4b1f7e851d6df2f0f01e40f6285b">IoReadFifo8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:a3a9d4b1f7e851d6df2f0f01e40f6285b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb746faf9305f7ed53262b11ac73cd14" id="r_acb746faf9305f7ed53262b11ac73cd14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#acb746faf9305f7ed53262b11ac73cd14">IoWriteFifo8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:acb746faf9305f7ed53262b11ac73cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0085032e7505b1bd037c9d26b617bf7" id="r_ae0085032e7505b1bd037c9d26b617bf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ae0085032e7505b1bd037c9d26b617bf7">IoOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:ae0085032e7505b1bd037c9d26b617bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5add9fa8e3254e80e15cd756536c66c2" id="r_a5add9fa8e3254e80e15cd756536c66c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a5add9fa8e3254e80e15cd756536c66c2">IoAnd8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:a5add9fa8e3254e80e15cd756536c66c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ae69ca8b81ff1f7019b4f37604fe12" id="r_ad5ae69ca8b81ff1f7019b4f37604fe12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ad5ae69ca8b81ff1f7019b4f37604fe12">IoAndThenOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:ad5ae69ca8b81ff1f7019b4f37604fe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab40edc8e1acf0a04d2b951a1f56294a" id="r_aab40edc8e1acf0a04d2b951a1f56294a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aab40edc8e1acf0a04d2b951a1f56294a">IoBitFieldRead8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:aab40edc8e1acf0a04d2b951a1f56294a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ca2c757dcb61f63aa7f3e930abcb32" id="r_a16ca2c757dcb61f63aa7f3e930abcb32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a16ca2c757dcb61f63aa7f3e930abcb32">IoBitFieldWrite8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> Value)</td></tr>
<tr class="separator:a16ca2c757dcb61f63aa7f3e930abcb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59409bc673219a2986085a95816037df" id="r_a59409bc673219a2986085a95816037df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a59409bc673219a2986085a95816037df">IoBitFieldOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a59409bc673219a2986085a95816037df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d32fc2a97ee5ceb052f6d913137c775" id="r_a5d32fc2a97ee5ceb052f6d913137c775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a5d32fc2a97ee5ceb052f6d913137c775">IoBitFieldAnd8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:a5d32fc2a97ee5ceb052f6d913137c775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1d7443d6108fd90f0088c0c8cc8e1c" id="r_a1d1d7443d6108fd90f0088c0c8cc8e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a1d1d7443d6108fd90f0088c0c8cc8e1c">IoBitFieldAndThenOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a1d1d7443d6108fd90f0088c0c8cc8e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7358a55e94a290cd3e1289c94923305" id="r_ae7358a55e94a290cd3e1289c94923305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ae7358a55e94a290cd3e1289c94923305">IoRead16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port)</td></tr>
<tr class="separator:ae7358a55e94a290cd3e1289c94923305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01cae4453b37cb86e91a0e945a135e" id="r_afb01cae4453b37cb86e91a0e945a135e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#afb01cae4453b37cb86e91a0e945a135e">IoWrite16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> Value)</td></tr>
<tr class="separator:afb01cae4453b37cb86e91a0e945a135e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f88286d664913b71241710f7d0d6352" id="r_a4f88286d664913b71241710f7d0d6352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a4f88286d664913b71241710f7d0d6352">IoReadFifo16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:a4f88286d664913b71241710f7d0d6352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ca0ae4277d49a3eda08c8d00974aec" id="r_a72ca0ae4277d49a3eda08c8d00974aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a72ca0ae4277d49a3eda08c8d00974aec">IoWriteFifo16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:a72ca0ae4277d49a3eda08c8d00974aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e59636bae7258ec3c24d1e3e93a88c9" id="r_a2e59636bae7258ec3c24d1e3e93a88c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2e59636bae7258ec3c24d1e3e93a88c9">IoOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a2e59636bae7258ec3c24d1e3e93a88c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e8a12c868d8c275f44f20e07063283" id="r_aa8e8a12c868d8c275f44f20e07063283"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aa8e8a12c868d8c275f44f20e07063283">IoAnd16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:aa8e8a12c868d8c275f44f20e07063283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2001f6b2bf8695c1f44d9b8ff2dde73c" id="r_a2001f6b2bf8695c1f44d9b8ff2dde73c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2001f6b2bf8695c1f44d9b8ff2dde73c">IoAndThenOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a2001f6b2bf8695c1f44d9b8ff2dde73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e6842a9d6a4dc35a79fbb2f0d5730a" id="r_a70e6842a9d6a4dc35a79fbb2f0d5730a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a70e6842a9d6a4dc35a79fbb2f0d5730a">IoBitFieldRead16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a70e6842a9d6a4dc35a79fbb2f0d5730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4d8b1bd282872d7b49f923180f887e" id="r_a6b4d8b1bd282872d7b49f923180f887e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a6b4d8b1bd282872d7b49f923180f887e">IoBitFieldWrite16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> Value)</td></tr>
<tr class="separator:a6b4d8b1bd282872d7b49f923180f887e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e52b78ca8462b1c62dccd7bc3b914c" id="r_a45e52b78ca8462b1c62dccd7bc3b914c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a45e52b78ca8462b1c62dccd7bc3b914c">IoBitFieldOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a45e52b78ca8462b1c62dccd7bc3b914c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d91682fb9a8cbfcaf575a07e0f60192" id="r_a3d91682fb9a8cbfcaf575a07e0f60192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3d91682fb9a8cbfcaf575a07e0f60192">IoBitFieldAnd16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:a3d91682fb9a8cbfcaf575a07e0f60192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93856742ea17910a008c228db4c8137" id="r_ad93856742ea17910a008c228db4c8137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ad93856742ea17910a008c228db4c8137">IoBitFieldAndThenOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:ad93856742ea17910a008c228db4c8137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9c88b341eaacabde36b96c631efb07" id="r_aec9c88b341eaacabde36b96c631efb07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aec9c88b341eaacabde36b96c631efb07">IoRead32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port)</td></tr>
<tr class="separator:aec9c88b341eaacabde36b96c631efb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee769df51e799f1b8c4f25a22c46d7f" id="r_aeee769df51e799f1b8c4f25a22c46d7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aeee769df51e799f1b8c4f25a22c46d7f">IoWrite32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> Value)</td></tr>
<tr class="separator:aeee769df51e799f1b8c4f25a22c46d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b92028d65d64f7115ee4e00408dc10" id="r_a93b92028d65d64f7115ee4e00408dc10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a93b92028d65d64f7115ee4e00408dc10">IoReadFifo32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:a93b92028d65d64f7115ee4e00408dc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3854c1735a8b579f56b673e3c42a6bbd" id="r_a3854c1735a8b579f56b673e3c42a6bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3854c1735a8b579f56b673e3c42a6bbd">IoWriteFifo32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Count, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *Buffer)</td></tr>
<tr class="separator:a3854c1735a8b579f56b673e3c42a6bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbbde0b70cbee4ae3ba71a4dcaa8ad2" id="r_a5fbbde0b70cbee4ae3ba71a4dcaa8ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a5fbbde0b70cbee4ae3ba71a4dcaa8ad2">IoOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a5fbbde0b70cbee4ae3ba71a4dcaa8ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad78f9ae53575dbfdc6d68f3284d155c" id="r_aad78f9ae53575dbfdc6d68f3284d155c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aad78f9ae53575dbfdc6d68f3284d155c">IoAnd32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData)</td></tr>
<tr class="separator:aad78f9ae53575dbfdc6d68f3284d155c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75616e1405cfbbd34f89a7bc5befd257" id="r_a75616e1405cfbbd34f89a7bc5befd257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a75616e1405cfbbd34f89a7bc5befd257">IoAndThenOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a75616e1405cfbbd34f89a7bc5befd257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efec158a207de0b20d9dcebe532dfe8" id="r_a7efec158a207de0b20d9dcebe532dfe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a7efec158a207de0b20d9dcebe532dfe8">IoBitFieldRead32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a7efec158a207de0b20d9dcebe532dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2593b5bd500367d5fd5699d443ae7ce7" id="r_a2593b5bd500367d5fd5699d443ae7ce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2593b5bd500367d5fd5699d443ae7ce7">IoBitFieldWrite32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> Value)</td></tr>
<tr class="separator:a2593b5bd500367d5fd5699d443ae7ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa320566ee4ab1f68022f1887c2c50766" id="r_aa320566ee4ab1f68022f1887c2c50766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aa320566ee4ab1f68022f1887c2c50766">IoBitFieldOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:aa320566ee4ab1f68022f1887c2c50766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229decb4a188db3f0b4266546ca240e9" id="r_a229decb4a188db3f0b4266546ca240e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a229decb4a188db3f0b4266546ca240e9">IoBitFieldAnd32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData)</td></tr>
<tr class="separator:a229decb4a188db3f0b4266546ca240e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc6bccb8bf930b14ad1db58b5a47a9c" id="r_a8cc6bccb8bf930b14ad1db58b5a47a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a8cc6bccb8bf930b14ad1db58b5a47a9c">IoBitFieldAndThenOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a8cc6bccb8bf930b14ad1db58b5a47a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4540b146023ed01a9a868902a0a406" id="r_a4b4540b146023ed01a9a868902a0a406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a4b4540b146023ed01a9a868902a0a406">IoRead64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port)</td></tr>
<tr class="separator:a4b4540b146023ed01a9a868902a0a406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697a679888e07187d84d0eb190e1599d" id="r_a697a679888e07187d84d0eb190e1599d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a697a679888e07187d84d0eb190e1599d">IoWrite64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> Value)</td></tr>
<tr class="separator:a697a679888e07187d84d0eb190e1599d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402b39dd8dda2d9e1f5ef2abf8992a67" id="r_a402b39dd8dda2d9e1f5ef2abf8992a67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a402b39dd8dda2d9e1f5ef2abf8992a67">IoOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:a402b39dd8dda2d9e1f5ef2abf8992a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba590d12d4bd0384474a6a22f4912782" id="r_aba590d12d4bd0384474a6a22f4912782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aba590d12d4bd0384474a6a22f4912782">IoAnd64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData)</td></tr>
<tr class="separator:aba590d12d4bd0384474a6a22f4912782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad598c08295b719ae70150682e48a87a8" id="r_ad598c08295b719ae70150682e48a87a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ad598c08295b719ae70150682e48a87a8">IoAndThenOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:ad598c08295b719ae70150682e48a87a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e8d840b67cc9f151a54ec4accc64ac" id="r_a86e8d840b67cc9f151a54ec4accc64ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a86e8d840b67cc9f151a54ec4accc64ac">IoBitFieldRead64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a86e8d840b67cc9f151a54ec4accc64ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4431696eb1638f76302e3420dc2d9f79" id="r_a4431696eb1638f76302e3420dc2d9f79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a4431696eb1638f76302e3420dc2d9f79">IoBitFieldWrite64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> Value)</td></tr>
<tr class="separator:a4431696eb1638f76302e3420dc2d9f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad47503fa40d2f494307ab30996b3bb7" id="r_aad47503fa40d2f494307ab30996b3bb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aad47503fa40d2f494307ab30996b3bb7">IoBitFieldOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:aad47503fa40d2f494307ab30996b3bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf84bda3644a0f4f38d7b0723a9e3962" id="r_aaf84bda3644a0f4f38d7b0723a9e3962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aaf84bda3644a0f4f38d7b0723a9e3962">IoBitFieldAnd64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData)</td></tr>
<tr class="separator:aaf84bda3644a0f4f38d7b0723a9e3962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3412fc5efbf1ed33d17d14bb63ebe2ef" id="r_a3412fc5efbf1ed33d17d14bb63ebe2ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3412fc5efbf1ed33d17d14bb63ebe2ef">IoBitFieldAndThenOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> Port, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:a3412fc5efbf1ed33d17d14bb63ebe2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37293002a803762a408787c75aa2269" id="r_aa37293002a803762a408787c75aa2269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aa37293002a803762a408787c75aa2269">MmioRead8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>)</td></tr>
<tr class="separator:aa37293002a803762a408787c75aa2269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1cba7e2adfd1cd1d172095eda92cf3" id="r_aad1cba7e2adfd1cd1d172095eda92cf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aad1cba7e2adfd1cd1d172095eda92cf3">MmioWrite8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> Value)</td></tr>
<tr class="separator:aad1cba7e2adfd1cd1d172095eda92cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44d224ac24e90f974e7fe0c36e1b8ed" id="r_aa44d224ac24e90f974e7fe0c36e1b8ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aa44d224ac24e90f974e7fe0c36e1b8ed">MmioOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:aa44d224ac24e90f974e7fe0c36e1b8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4267fd41c731d687c04d166b4c85d6" id="r_a2c4267fd41c731d687c04d166b4c85d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2c4267fd41c731d687c04d166b4c85d6">MmioAnd8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:a2c4267fd41c731d687c04d166b4c85d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b8492a4952cc50f5faa0d7dc67b1c9" id="r_a96b8492a4952cc50f5faa0d7dc67b1c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a96b8492a4952cc50f5faa0d7dc67b1c9">MmioAndThenOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a96b8492a4952cc50f5faa0d7dc67b1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6c49228df20d85891ce3e9dd90a758" id="r_a0d6c49228df20d85891ce3e9dd90a758"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a0d6c49228df20d85891ce3e9dd90a758">MmioBitFieldRead8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a0d6c49228df20d85891ce3e9dd90a758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1828b7819a891c700091acda109f8d54" id="r_a1828b7819a891c700091acda109f8d54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a1828b7819a891c700091acda109f8d54">MmioBitFieldWrite8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> Value)</td></tr>
<tr class="separator:a1828b7819a891c700091acda109f8d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118367b58e3b8abc42ee7c710b701596" id="r_a118367b58e3b8abc42ee7c710b701596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a118367b58e3b8abc42ee7c710b701596">MmioBitFieldOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a118367b58e3b8abc42ee7c710b701596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7855cd33bdd8362f9b7f20a0b752fa9" id="r_ac7855cd33bdd8362f9b7f20a0b752fa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ac7855cd33bdd8362f9b7f20a0b752fa9">MmioBitFieldAnd8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:ac7855cd33bdd8362f9b7f20a0b752fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1b0eae704af18063c99a65d9dba838" id="r_a3d1b0eae704af18063c99a65d9dba838"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3d1b0eae704af18063c99a65d9dba838">MmioBitFieldAndThenOr8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a3d1b0eae704af18063c99a65d9dba838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9945b8e3bcfc20d70c57d7e60ae30471" id="r_a9945b8e3bcfc20d70c57d7e60ae30471"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a9945b8e3bcfc20d70c57d7e60ae30471">MmioRead16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>)</td></tr>
<tr class="separator:a9945b8e3bcfc20d70c57d7e60ae30471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae7d8db58811cc1133285cf0696c85c" id="r_aeae7d8db58811cc1133285cf0696c85c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aeae7d8db58811cc1133285cf0696c85c">MmioWrite16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> Value)</td></tr>
<tr class="separator:aeae7d8db58811cc1133285cf0696c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef2b872dff344303e725cbcccef7f68" id="r_adef2b872dff344303e725cbcccef7f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#adef2b872dff344303e725cbcccef7f68">MmioOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:adef2b872dff344303e725cbcccef7f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf34c0a7748fab58e85d611628851892" id="r_abf34c0a7748fab58e85d611628851892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#abf34c0a7748fab58e85d611628851892">MmioAnd16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:abf34c0a7748fab58e85d611628851892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9afd293f1c07c4ba7295f145c83082" id="r_a2e9afd293f1c07c4ba7295f145c83082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2e9afd293f1c07c4ba7295f145c83082">MmioAndThenOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a2e9afd293f1c07c4ba7295f145c83082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9942ef1011c5cdb49c8efdd4b8033d26" id="r_a9942ef1011c5cdb49c8efdd4b8033d26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a9942ef1011c5cdb49c8efdd4b8033d26">MmioBitFieldRead16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a9942ef1011c5cdb49c8efdd4b8033d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c65fe8089d5a3195b4cc52b3a99aba4" id="r_a4c65fe8089d5a3195b4cc52b3a99aba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a4c65fe8089d5a3195b4cc52b3a99aba4">MmioBitFieldWrite16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> Value)</td></tr>
<tr class="separator:a4c65fe8089d5a3195b4cc52b3a99aba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633164419819291fc3c1f7326ba8c856" id="r_a633164419819291fc3c1f7326ba8c856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a633164419819291fc3c1f7326ba8c856">MmioBitFieldOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a633164419819291fc3c1f7326ba8c856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b4af8a304bc9e67427e4589ec27fb8" id="r_a57b4af8a304bc9e67427e4589ec27fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a57b4af8a304bc9e67427e4589ec27fb8">MmioBitFieldAnd16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:a57b4af8a304bc9e67427e4589ec27fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00dd285b20fbb75751172f1788955bb6" id="r_a00dd285b20fbb75751172f1788955bb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a00dd285b20fbb75751172f1788955bb6">MmioBitFieldAndThenOr16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a00dd285b20fbb75751172f1788955bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6765eea44be0003846190ae813624c" id="r_abc6765eea44be0003846190ae813624c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#abc6765eea44be0003846190ae813624c">MmioRead32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>)</td></tr>
<tr class="separator:abc6765eea44be0003846190ae813624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4f2592341e33b506faeffe8b2cd42f" id="r_afe4f2592341e33b506faeffe8b2cd42f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#afe4f2592341e33b506faeffe8b2cd42f">MmioWrite32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> Value)</td></tr>
<tr class="separator:afe4f2592341e33b506faeffe8b2cd42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939c25bd6fb90b3d4f3f952753cc396d" id="r_a939c25bd6fb90b3d4f3f952753cc396d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a939c25bd6fb90b3d4f3f952753cc396d">MmioOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a939c25bd6fb90b3d4f3f952753cc396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897bddbb622a6177fb7d5ce4d089e92b" id="r_a897bddbb622a6177fb7d5ce4d089e92b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a897bddbb622a6177fb7d5ce4d089e92b">MmioAnd32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData)</td></tr>
<tr class="separator:a897bddbb622a6177fb7d5ce4d089e92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11911fb4378a6a8d2bcc12c6e0ef401" id="r_af11911fb4378a6a8d2bcc12c6e0ef401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#af11911fb4378a6a8d2bcc12c6e0ef401">MmioAndThenOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:af11911fb4378a6a8d2bcc12c6e0ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5d2bebe3d8e4d02b5fde92fee30a69" id="r_a5b5d2bebe3d8e4d02b5fde92fee30a69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a5b5d2bebe3d8e4d02b5fde92fee30a69">MmioBitFieldRead32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a5b5d2bebe3d8e4d02b5fde92fee30a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1038bdf67e8a3ff563f1da3ff470f69b" id="r_a1038bdf67e8a3ff563f1da3ff470f69b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a1038bdf67e8a3ff563f1da3ff470f69b">MmioBitFieldWrite32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> Value)</td></tr>
<tr class="separator:a1038bdf67e8a3ff563f1da3ff470f69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b935f68ebdfa23494770c93d56a816" id="r_a51b935f68ebdfa23494770c93d56a816"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a51b935f68ebdfa23494770c93d56a816">MmioBitFieldOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a51b935f68ebdfa23494770c93d56a816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90877ba793375cfecc097bf1c690c96" id="r_af90877ba793375cfecc097bf1c690c96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#af90877ba793375cfecc097bf1c690c96">MmioBitFieldAnd32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData)</td></tr>
<tr class="separator:af90877ba793375cfecc097bf1c690c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ad31e443881890ad1eacf404bc1af5" id="r_a33ad31e443881890ad1eacf404bc1af5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a33ad31e443881890ad1eacf404bc1af5">MmioBitFieldAndThenOr32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> OrData)</td></tr>
<tr class="separator:a33ad31e443881890ad1eacf404bc1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bfe8b3b154d1987c5d0dbec10f3471e" id="r_a7bfe8b3b154d1987c5d0dbec10f3471e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a7bfe8b3b154d1987c5d0dbec10f3471e">MmioRead64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>)</td></tr>
<tr class="separator:a7bfe8b3b154d1987c5d0dbec10f3471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ebea488db02bf1634e7f1b4eb52993" id="r_a07ebea488db02bf1634e7f1b4eb52993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a07ebea488db02bf1634e7f1b4eb52993">MmioWrite64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> Value)</td></tr>
<tr class="separator:a07ebea488db02bf1634e7f1b4eb52993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635923f9e71647d4878342d50562e93d" id="r_a635923f9e71647d4878342d50562e93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a635923f9e71647d4878342d50562e93d">MmioOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:a635923f9e71647d4878342d50562e93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901cb95668f36f3847b30eb57d3bba0d" id="r_a901cb95668f36f3847b30eb57d3bba0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a901cb95668f36f3847b30eb57d3bba0d">MmioAnd64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData)</td></tr>
<tr class="separator:a901cb95668f36f3847b30eb57d3bba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7e5811658565da23d90b563d187746" id="r_aff7e5811658565da23d90b563d187746"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aff7e5811658565da23d90b563d187746">MmioAndThenOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:aff7e5811658565da23d90b563d187746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1206b07d68b28f59d87099a4681272" id="r_a3e1206b07d68b28f59d87099a4681272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a3e1206b07d68b28f59d87099a4681272">MmioBitFieldRead64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit)</td></tr>
<tr class="separator:a3e1206b07d68b28f59d87099a4681272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0fa22ddd785488cd0fc8b71f0b6ae7" id="r_aef0fa22ddd785488cd0fc8b71f0b6ae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#aef0fa22ddd785488cd0fc8b71f0b6ae7">MmioBitFieldWrite64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> Value)</td></tr>
<tr class="separator:aef0fa22ddd785488cd0fc8b71f0b6ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ddac4d15bff4d3f18d04a7b1327557" id="r_a19ddac4d15bff4d3f18d04a7b1327557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a19ddac4d15bff4d3f18d04a7b1327557">MmioBitFieldOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:a19ddac4d15bff4d3f18d04a7b1327557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4952005be31e87e663c9f0c379e2907" id="r_af4952005be31e87e663c9f0c379e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#af4952005be31e87e663c9f0c379e2907">MmioBitFieldAnd64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData)</td></tr>
<tr class="separator:af4952005be31e87e663c9f0c379e2907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67db7229d84f6b199f2681bbf49fe68" id="r_ab67db7229d84f6b199f2681bbf49fe68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ab67db7229d84f6b199f2681bbf49fe68">MmioBitFieldAndThenOr64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#a5c9068e87bdb7dd28aaf9b2565a0cc3c">Address</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> EndBit, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> AndData, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> OrData)</td></tr>
<tr class="separator:ab67db7229d84f6b199f2681bbf49fe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09b73978d261088f32417da647f8576" id="r_ae09b73978d261088f32417da647f8576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#ae09b73978d261088f32417da647f8576">MmioReadBuffer8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *Buffer)</td></tr>
<tr class="separator:ae09b73978d261088f32417da647f8576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1479230fa5b366e3c6a7d185ba8bed03" id="r_a1479230fa5b366e3c6a7d185ba8bed03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a1479230fa5b366e3c6a7d185ba8bed03">MmioReadBuffer16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *Buffer)</td></tr>
<tr class="separator:a1479230fa5b366e3c6a7d185ba8bed03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbb913acd8d7590d1b9db0793b91cb0" id="r_abcbb913acd8d7590d1b9db0793b91cb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#abcbb913acd8d7590d1b9db0793b91cb0">MmioReadBuffer32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *Buffer)</td></tr>
<tr class="separator:abcbb913acd8d7590d1b9db0793b91cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f887125be6f8d9fb7041e67c01685c" id="r_a20f887125be6f8d9fb7041e67c01685c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a20f887125be6f8d9fb7041e67c01685c">MmioReadBuffer64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *Buffer)</td></tr>
<tr class="separator:a20f887125be6f8d9fb7041e67c01685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f101774a4fc7a6eb4bc104cfb5c97e" id="r_af6f101774a4fc7a6eb4bc104cfb5c97e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#af6f101774a4fc7a6eb4bc104cfb5c97e">MmioWriteBuffer8</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *Buffer)</td></tr>
<tr class="separator:af6f101774a4fc7a6eb4bc104cfb5c97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392a2ad5751ae9d4627857d80ad8bff4" id="r_a392a2ad5751ae9d4627857d80ad8bff4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a392a2ad5751ae9d4627857d80ad8bff4">MmioWriteBuffer16</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *Buffer)</td></tr>
<tr class="separator:a392a2ad5751ae9d4627857d80ad8bff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2726d9db1ae6a4e8cb982835df505f52" id="r_a2726d9db1ae6a4e8cb982835df505f52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a2726d9db1ae6a4e8cb982835df505f52">MmioWriteBuffer32</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *Buffer)</td></tr>
<tr class="separator:a2726d9db1ae6a4e8cb982835df505f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea104175cf527ca1a6916a9f4ecea70" id="r_a0ea104175cf527ca1a6916a9f4ecea70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IoLib_8h.html#a0ea104175cf527ca1a6916a9f4ecea70">MmioWriteBuffer64</a> (<a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> StartAddress, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a> <a class="el" href="acpixf_8h.html#ae3fd8d99fcc80ca965448e11e29dc7ba">Length</a>, <a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *Buffer)</td></tr>
<tr class="separator:a0ea104175cf527ca1a6916a9f4ecea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provide services to access I/O Ports and MMIO registers.</p>
<p>Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<br  />
 Copyright (c) 2017, AMD Incorporated. All rights reserved.<br  />
</p>
<p>This program and the accompanying materials are licensed and made available under the terms and conditions of the BSD License which accompanies this distribution. The full text of the license may be found at <a href="http://opensource.org/licenses/bsd-license.php">http://opensource.org/licenses/bsd-license.php</a></p>
<p>THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a8147b2d8026e2ef6bec4f309e9948b58" name="a8147b2d8026e2ef6bec4f309e9948b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8147b2d8026e2ef6bec4f309e9948b58">&#9670;&#160;</a></span>IO_LIB_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_LIB_ADDRESS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Segment, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Port&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;  ( ((Port) &amp; 0xffff) | (((Segment) &amp; 0xffff) &lt;&lt; 16) )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro that converts PCI Segment and I/O Port to an address that can be passed to the I/O Library functions.</p>
<p>Computes an address that is compatible with the I/O Library functions. The unused upper bits of Segment, and Port are stripped prior to the generation of the address.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Segment</td><td>PCI Segment number. Range 0..65535. </td></tr>
    <tr><td class="paramname">Port</td><td>I/O Port number. Range 0..65535.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An address that the I/o Library functions need. </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa8e8a12c868d8c275f44f20e07063283" name="aa8e8a12c868d8c275f44f20e07063283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e8a12c868d8c275f44f20e07063283">&#9670;&#160;</a></span>IoAnd16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit I/O port, performs a bitwise AND, and writes the result back to the 16-bit I/O port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="aad78f9ae53575dbfdc6d68f3284d155c" name="aad78f9ae53575dbfdc6d68f3284d155c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad78f9ae53575dbfdc6d68f3284d155c">&#9670;&#160;</a></span>IoAnd32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit I/O port, performs a bitwise AND, and writes the result back to the 32-bit I/O port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="aba590d12d4bd0384474a6a22f4912782" name="aba590d12d4bd0384474a6a22f4912782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba590d12d4bd0384474a6a22f4912782">&#9670;&#160;</a></span>IoAnd64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAnd64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit I/O port, performs a bitwise AND, and writes the result back to the 64-bit I/O port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a5add9fa8e3254e80e15cd756536c66c2" name="a5add9fa8e3254e80e15cd756536c66c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5add9fa8e3254e80e15cd756536c66c2">&#9670;&#160;</a></span>IoAnd8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit I/O port, performs a bitwise AND, and writes the result back to the 8-bit I/O port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a2001f6b2bf8695c1f44d9b8ff2dde73c" name="a2001f6b2bf8695c1f44d9b8ff2dde73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2001f6b2bf8695c1f44d9b8ff2dde73c">&#9670;&#160;</a></span>IoAndThenOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit I/O port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 16-bit I/O port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a75616e1405cfbbd34f89a7bc5befd257" name="a75616e1405cfbbd34f89a7bc5befd257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75616e1405cfbbd34f89a7bc5befd257">&#9670;&#160;</a></span>IoAndThenOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit I/O port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 32-bit I/O port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="ad598c08295b719ae70150682e48a87a8" name="ad598c08295b719ae70150682e48a87a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad598c08295b719ae70150682e48a87a8">&#9670;&#160;</a></span>IoAndThenOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAndThenOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit I/O port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 64-bit I/O port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="ad5ae69ca8b81ff1f7019b4f37604fe12" name="ad5ae69ca8b81ff1f7019b4f37604fe12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ae69ca8b81ff1f7019b4f37604fe12">&#9670;&#160;</a></span>IoAndThenOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit I/O port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 8-bit I/O port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a3d91682fb9a8cbfcaf575a07e0f60192" name="a3d91682fb9a8cbfcaf575a07e0f60192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d91682fb9a8cbfcaf575a07e0f60192">&#9670;&#160;</a></span>IoBitFieldAnd16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit port, performs a bitwise AND, and writes the result back to the bit field in the 16-bit port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a229decb4a188db3f0b4266546ca240e9" name="a229decb4a188db3f0b4266546ca240e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229decb4a188db3f0b4266546ca240e9">&#9670;&#160;</a></span>IoBitFieldAnd32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit port, performs a bitwise AND, and writes the result back to the bit field in the 32-bit port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="aaf84bda3644a0f4f38d7b0723a9e3962" name="aaf84bda3644a0f4f38d7b0723a9e3962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf84bda3644a0f4f38d7b0723a9e3962">&#9670;&#160;</a></span>IoBitFieldAnd64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAnd64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit port, performs a bitwise AND, and writes the result back to the bit field in the 64-bit port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a5d32fc2a97ee5ceb052f6d913137c775" name="a5d32fc2a97ee5ceb052f6d913137c775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d32fc2a97ee5ceb052f6d913137c775">&#9670;&#160;</a></span>IoBitFieldAnd8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit port, performs a bitwise AND, and writes the result back to the bit field in the 8-bit port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="ad93856742ea17910a008c228db4c8137" name="ad93856742ea17910a008c228db4c8137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93856742ea17910a008c228db4c8137">&#9670;&#160;</a></span>IoBitFieldAndThenOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 16-bit port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a8cc6bccb8bf930b14ad1db58b5a47a9c" name="a8cc6bccb8bf930b14ad1db58b5a47a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc6bccb8bf930b14ad1db58b5a47a9c">&#9670;&#160;</a></span>IoBitFieldAndThenOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 32-bit port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a3412fc5efbf1ed33d17d14bb63ebe2ef" name="a3412fc5efbf1ed33d17d14bb63ebe2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3412fc5efbf1ed33d17d14bb63ebe2ef">&#9670;&#160;</a></span>IoBitFieldAndThenOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAndThenOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 64-bit port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a1d1d7443d6108fd90f0088c0c8cc8e1c" name="a1d1d7443d6108fd90f0088c0c8cc8e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1d7443d6108fd90f0088c0c8cc8e1c">&#9670;&#160;</a></span>IoBitFieldAndThenOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 8-bit port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the I/O port. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a45e52b78ca8462b1c62dccd7bc3b914c" name="a45e52b78ca8462b1c62dccd7bc3b914c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e52b78ca8462b1c62dccd7bc3b914c">&#9670;&#160;</a></span>IoBitFieldOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit port, performs a bitwise OR, and writes the result back to the bit field in the 16-bit port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="aa320566ee4ab1f68022f1887c2c50766" name="aa320566ee4ab1f68022f1887c2c50766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa320566ee4ab1f68022f1887c2c50766">&#9670;&#160;</a></span>IoBitFieldOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit port, performs a bitwise OR, and writes the result back to the bit field in the 32-bit port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="aad47503fa40d2f494307ab30996b3bb7" name="aad47503fa40d2f494307ab30996b3bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad47503fa40d2f494307ab30996b3bb7">&#9670;&#160;</a></span>IoBitFieldOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit port, performs a bitwise OR, and writes the result back to the bit field in the 64-bit port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a59409bc673219a2986085a95816037df" name="a59409bc673219a2986085a95816037df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59409bc673219a2986085a95816037df">&#9670;&#160;</a></span>IoBitFieldOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit port, performs a bitwise OR, and writes the result back to the bit field in the 8-bit port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a70e6842a9d6a4dc35a79fbb2f0d5730a" name="a70e6842a9d6a4dc35a79fbb2f0d5730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e6842a9d6a4dc35a79fbb2f0d5730a">&#9670;&#160;</a></span>IoBitFieldRead16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of an I/O register.</p>
<p>Reads the bit field in a 16-bit I/O register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a7efec158a207de0b20d9dcebe532dfe8" name="a7efec158a207de0b20d9dcebe532dfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7efec158a207de0b20d9dcebe532dfe8">&#9670;&#160;</a></span>IoBitFieldRead32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of an I/O register.</p>
<p>Reads the bit field in a 32-bit I/O register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a86e8d840b67cc9f151a54ec4accc64ac" name="a86e8d840b67cc9f151a54ec4accc64ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e8d840b67cc9f151a54ec4accc64ac">&#9670;&#160;</a></span>IoBitFieldRead64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldRead64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of an I/O register.</p>
<p>Reads the bit field in a 64-bit I/O register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="aab40edc8e1acf0a04d2b951a1f56294a" name="aab40edc8e1acf0a04d2b951a1f56294a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab40edc8e1acf0a04d2b951a1f56294a">&#9670;&#160;</a></span>IoBitFieldRead8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of an I/O register.</p>
<p>Reads the bit field in an 8-bit I/O register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a6b4d8b1bd282872d7b49f923180f887e" name="a6b4d8b1bd282872d7b49f923180f887e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4d8b1bd282872d7b49f923180f887e">&#9670;&#160;</a></span>IoBitFieldWrite16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to an I/O register.</p>
<p>Writes Value to the bit field of the I/O register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination I/O register are preserved. The value written to the I/O port is returned. Extra left bits in Value are stripped.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a2593b5bd500367d5fd5699d443ae7ce7" name="a2593b5bd500367d5fd5699d443ae7ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2593b5bd500367d5fd5699d443ae7ce7">&#9670;&#160;</a></span>IoBitFieldWrite32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to an I/O register.</p>
<p>Writes Value to the bit field of the I/O register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination I/O register are preserved. The value written to the I/O port is returned. Extra left bits in Value are stripped.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a4431696eb1638f76302e3420dc2d9f79" name="a4431696eb1638f76302e3420dc2d9f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4431696eb1638f76302e3420dc2d9f79">&#9670;&#160;</a></span>IoBitFieldWrite64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldWrite64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to an I/O register.</p>
<p>Writes Value to the bit field of the I/O register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination I/O register are preserved. The value written to the I/O port is returned. Extra left bits in Value are stripped.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a16ca2c757dcb61f63aa7f3e930abcb32" name="a16ca2c757dcb61f63aa7f3e930abcb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ca2c757dcb61f63aa7f3e930abcb32">&#9670;&#160;</a></span>IoBitFieldWrite8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoBitFieldWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to an I/O register.</p>
<p>Writes Value to the bit field of the I/O register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination I/O register are preserved. The value written to the I/O port is returned.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a2e59636bae7258ec3c24d1e3e93a88c9" name="a2e59636bae7258ec3c24d1e3e93a88c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e59636bae7258ec3c24d1e3e93a88c9">&#9670;&#160;</a></span>IoOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit I/O port, performs a bitwise OR, and writes the result back to the 16-bit I/O port.</p>
<p>Reads the 16-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a5fbbde0b70cbee4ae3ba71a4dcaa8ad2" name="a5fbbde0b70cbee4ae3ba71a4dcaa8ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbbde0b70cbee4ae3ba71a4dcaa8ad2">&#9670;&#160;</a></span>IoOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit I/O port, performs a bitwise OR, and writes the result back to the 32-bit I/O port.</p>
<p>Reads the 32-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="a402b39dd8dda2d9e1f5ef2abf8992a67" name="a402b39dd8dda2d9e1f5ef2abf8992a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402b39dd8dda2d9e1f5ef2abf8992a67">&#9670;&#160;</a></span>IoOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit I/O port, performs a bitwise OR, and writes the result back to the 64-bit I/O port.</p>
<p>Reads the 64-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 64-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="ae0085032e7505b1bd037c9d26b617bf7" name="ae0085032e7505b1bd037c9d26b617bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0085032e7505b1bd037c9d26b617bf7">&#9670;&#160;</a></span>IoOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit I/O port, performs a bitwise OR, and writes the result back to the 8-bit I/O port.</p>
<p>Reads the 8-bit I/O port specified by Port, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit I/O port specified by Port. The value written to the I/O port is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the I/O port. </dd></dl>

</div>
</div>
<a id="ae7358a55e94a290cd3e1289c94923305" name="ae7358a55e94a290cd3e1289c94923305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7358a55e94a290cd3e1289c94923305">&#9670;&#160;</a></span>IoRead16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit I/O port.</p>
<p>Reads the 16-bit I/O port specified by Port. The 16-bit read value is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="aec9c88b341eaacabde36b96c631efb07" name="aec9c88b341eaacabde36b96c631efb07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9c88b341eaacabde36b96c631efb07">&#9670;&#160;</a></span>IoRead32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit I/O port.</p>
<p>Reads the 32-bit I/O port specified by Port. The 32-bit read value is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a4b4540b146023ed01a9a868902a0a406" name="a4b4540b146023ed01a9a868902a0a406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4540b146023ed01a9a868902a0a406">&#9670;&#160;</a></span>IoRead64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoRead64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit I/O port.</p>
<p>Reads the 64-bit I/O port specified by Port. The 64-bit read value is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="ab45c4f9a33ea6a68d5084ee36f6a9546" name="ab45c4f9a33ea6a68d5084ee36f6a9546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45c4f9a33ea6a68d5084ee36f6a9546">&#9670;&#160;</a></span>IoRead8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit I/O port.</p>
<p>Reads the 8-bit I/O port specified by Port. The 8-bit read value is returned. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a4f88286d664913b71241710f7d0d6352" name="a4f88286d664913b71241710f7d0d6352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f88286d664913b71241710f7d0d6352">&#9670;&#160;</a></span>IoReadFifo16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoReadFifo16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit I/O port fifo into a block of memory.</p>
<p>Reads the 16-bit I/O fifo port specified by Port. The port is read Count times, and the read data is stored in the provided Buffer.</p>
<p>This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to read I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to store the read data into. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a93b92028d65d64f7115ee4e00408dc10" name="a93b92028d65d64f7115ee4e00408dc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b92028d65d64f7115ee4e00408dc10">&#9670;&#160;</a></span>IoReadFifo32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoReadFifo32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit I/O port fifo into a block of memory.</p>
<p>Reads the 32-bit I/O fifo port specified by Port. The port is read Count times, and the read data is stored in the provided Buffer.</p>
<p>This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to read I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to store the read data into. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3a9d4b1f7e851d6df2f0f01e40f6285b" name="a3a9d4b1f7e851d6df2f0f01e40f6285b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9d4b1f7e851d6df2f0f01e40f6285b">&#9670;&#160;</a></span>IoReadFifo8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoReadFifo8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit I/O port fifo into a block of memory.</p>
<p>Reads the 8-bit I/O fifo port specified by Port. The port is read Count times, and the read data is stored in the provided Buffer.</p>
<p>This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to read. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to read I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to store the read data into. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afb01cae4453b37cb86e91a0e945a135e" name="afb01cae4453b37cb86e91a0e945a135e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb01cae4453b37cb86e91a0e945a135e">&#9670;&#160;</a></span>IoWrite16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 16-bit I/O port.</p>
<p>Writes the 16-bit I/O port specified by Port with the value specified by Value and returns Value. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written the I/O port. </dd></dl>

</div>
</div>
<a id="aeee769df51e799f1b8c4f25a22c46d7f" name="aeee769df51e799f1b8c4f25a22c46d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee769df51e799f1b8c4f25a22c46d7f">&#9670;&#160;</a></span>IoWrite32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 32-bit I/O port.</p>
<p>Writes the 32-bit I/O port specified by Port with the value specified by Value and returns Value. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written the I/O port. </dd></dl>

</div>
</div>
<a id="a697a679888e07187d84d0eb190e1599d" name="a697a679888e07187d84d0eb190e1599d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697a679888e07187d84d0eb190e1599d">&#9670;&#160;</a></span>IoWrite64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWrite64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 64-bit I/O port.</p>
<p>Writes the 64-bit I/O port specified by Port with the value specified by Value and returns Value. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 64-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Port is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written the I/O port. </dd></dl>

</div>
</div>
<a id="a02a35b09db9edb2d39245800d38ffe4b" name="a02a35b09db9edb2d39245800d38ffe4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a35b09db9edb2d39245800d38ffe4b">&#9670;&#160;</a></span>IoWrite8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes an 8-bit I/O port.</p>
<p>Writes the 8-bit I/O port specified by Port with the value specified by Value and returns Value. This function must guarantee that all I/O read and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the I/O port.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written the I/O port. </dd></dl>

</div>
</div>
<a id="a72ca0ae4277d49a3eda08c8d00974aec" name="a72ca0ae4277d49a3eda08c8d00974aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ca0ae4277d49a3eda08c8d00974aec">&#9670;&#160;</a></span>IoWriteFifo16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWriteFifo16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a block of memory into a 16-bit I/O port fifo.</p>
<p>Writes the 16-bit I/O fifo port specified by Port. The port is written Count times, and the write data is retrieved from the provided Buffer.</p>
<p>This function must guarantee that all I/O write and write operations are serialized.</p>
<p>If 16-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to write I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to retrieve the write data from. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3854c1735a8b579f56b673e3c42a6bbd" name="a3854c1735a8b579f56b673e3c42a6bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3854c1735a8b579f56b673e3c42a6bbd">&#9670;&#160;</a></span>IoWriteFifo32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWriteFifo32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a block of memory into a 32-bit I/O port fifo.</p>
<p>Writes the 32-bit I/O fifo port specified by Port. The port is written Count times, and the write data is retrieved from the provided Buffer.</p>
<p>This function must guarantee that all I/O write and write operations are serialized.</p>
<p>If 32-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to write I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to retrieve the write data from. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb746faf9305f7ed53262b11ac73cd14" name="acb746faf9305f7ed53262b11ac73cd14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb746faf9305f7ed53262b11ac73cd14">&#9670;&#160;</a></span>IoWriteFifo8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> IoWriteFifo8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="acefi_8h.html#a7f319bfc2492a2136964194204e7a8cf">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a block of memory into an 8-bit I/O port fifo.</p>
<p>Writes the 8-bit I/O fifo port specified by Port. The port is written Count times, and the write data is retrieved from the provided Buffer.</p>
<p>This function must guarantee that all I/O write and write operations are serialized.</p>
<p>If 8-bit I/O port operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Port</td><td>The I/O port to write. </td></tr>
    <tr><td class="paramname">Count</td><td>The number of times to write I/O port. </td></tr>
    <tr><td class="paramname">Buffer</td><td>The buffer to retrieve the write data from. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abf34c0a7748fab58e85d611628851892" name="abf34c0a7748fab58e85d611628851892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf34c0a7748fab58e85d611628851892">&#9670;&#160;</a></span>MmioAnd16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit MMIO register, performs a bitwise AND, and writes the result back to the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a897bddbb622a6177fb7d5ce4d089e92b" name="a897bddbb622a6177fb7d5ce4d089e92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897bddbb622a6177fb7d5ce4d089e92b">&#9670;&#160;</a></span>MmioAnd32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit MMIO register, performs a bitwise AND, and writes the result back to the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a901cb95668f36f3847b30eb57d3bba0d" name="a901cb95668f36f3847b30eb57d3bba0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901cb95668f36f3847b30eb57d3bba0d">&#9670;&#160;</a></span>MmioAnd64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAnd64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit MMIO register, performs a bitwise AND, and writes the result back to the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a2c4267fd41c731d687c04d166b4c85d6" name="a2c4267fd41c731d687c04d166b4c85d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4267fd41c731d687c04d166b4c85d6">&#9670;&#160;</a></span>MmioAnd8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit MMIO register, performs a bitwise AND, and writes the result back to the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a2e9afd293f1c07c4ba7295f145c83082" name="a2e9afd293f1c07c4ba7295f145c83082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9afd293f1c07c4ba7295f145c83082">&#9670;&#160;</a></span>MmioAndThenOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="af11911fb4378a6a8d2bcc12c6e0ef401" name="af11911fb4378a6a8d2bcc12c6e0ef401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11911fb4378a6a8d2bcc12c6e0ef401">&#9670;&#160;</a></span>MmioAndThenOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="aff7e5811658565da23d90b563d187746" name="aff7e5811658565da23d90b563d187746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7e5811658565da23d90b563d187746">&#9670;&#160;</a></span>MmioAndThenOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAndThenOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a96b8492a4952cc50f5faa0d7dc67b1c9" name="a96b8492a4952cc50f5faa0d7dc67b1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b8492a4952cc50f5faa0d7dc67b1c9">&#9670;&#160;</a></span>MmioAndThenOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a57b4af8a304bc9e67427e4589ec27fb8" name="a57b4af8a304bc9e67427e4589ec27fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b4af8a304bc9e67427e4589ec27fb8">&#9670;&#160;</a></span>MmioBitFieldAnd16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit MMIO register, performs a bitwise AND, and writes the result back to the bit field in the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="af90877ba793375cfecc097bf1c690c96" name="af90877ba793375cfecc097bf1c690c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90877ba793375cfecc097bf1c690c96">&#9670;&#160;</a></span>MmioBitFieldAnd32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit MMIO register, performs a bitwise AND, and writes the result back to the bit field in the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="af4952005be31e87e663c9f0c379e2907" name="af4952005be31e87e663c9f0c379e2907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4952005be31e87e663c9f0c379e2907">&#9670;&#160;</a></span>MmioBitFieldAnd64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAnd64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit MMIO register, performs a bitwise AND, and writes the result back to the bit field in the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="ac7855cd33bdd8362f9b7f20a0b752fa9" name="ac7855cd33bdd8362f9b7f20a0b752fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7855cd33bdd8362f9b7f20a0b752fa9">&#9670;&#160;</a></span>MmioBitFieldAnd8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit MMIO register, performs a bitwise AND, and writes the result back to the bit field in the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a00dd285b20fbb75751172f1788955bb6" name="a00dd285b20fbb75751172f1788955bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00dd285b20fbb75751172f1788955bb6">&#9670;&#160;</a></span>MmioBitFieldAndThenOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a33ad31e443881890ad1eacf404bc1af5" name="a33ad31e443881890ad1eacf404bc1af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ad31e443881890ad1eacf404bc1af5">&#9670;&#160;</a></span>MmioBitFieldAndThenOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="ab67db7229d84f6b199f2681bbf49fe68" name="ab67db7229d84f6b199f2681bbf49fe68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67db7229d84f6b199f2681bbf49fe68">&#9670;&#160;</a></span>MmioBitFieldAndThenOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAndThenOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a3d1b0eae704af18063c99a65d9dba838" name="a3d1b0eae704af18063c99a65d9dba838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1b0eae704af18063c99a65d9dba838">&#9670;&#160;</a></span>MmioBitFieldAndThenOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit MMIO register, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with read value from the MMIO register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a633164419819291fc3c1f7326ba8c856" name="a633164419819291fc3c1f7326ba8c856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633164419819291fc3c1f7326ba8c856">&#9670;&#160;</a></span>MmioBitFieldOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit MMIO register, performs a bitwise OR, and writes the result back to the bit field in the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a51b935f68ebdfa23494770c93d56a816" name="a51b935f68ebdfa23494770c93d56a816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b935f68ebdfa23494770c93d56a816">&#9670;&#160;</a></span>MmioBitFieldOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit MMIO register, performs a bitwise OR, and writes the result back to the bit field in the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a19ddac4d15bff4d3f18d04a7b1327557" name="a19ddac4d15bff4d3f18d04a7b1327557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ddac4d15bff4d3f18d04a7b1327557">&#9670;&#160;</a></span>MmioBitFieldOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 64-bit MMIO register, performs a bitwise OR, and writes the result back to the bit field in the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a118367b58e3b8abc42ee7c710b701596" name="a118367b58e3b8abc42ee7c710b701596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118367b58e3b8abc42ee7c710b701596">&#9670;&#160;</a></span>MmioBitFieldOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit MMIO register, performs a bitwise OR, and writes the result back to the bit field in the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a9942ef1011c5cdb49c8efdd4b8033d26" name="a9942ef1011c5cdb49c8efdd4b8033d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9942ef1011c5cdb49c8efdd4b8033d26">&#9670;&#160;</a></span>MmioBitFieldRead16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a MMIO register.</p>
<p>Reads the bit field in a 16-bit MMIO register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a5b5d2bebe3d8e4d02b5fde92fee30a69" name="a5b5d2bebe3d8e4d02b5fde92fee30a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5d2bebe3d8e4d02b5fde92fee30a69">&#9670;&#160;</a></span>MmioBitFieldRead32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a MMIO register.</p>
<p>Reads the bit field in a 32-bit MMIO register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a3e1206b07d68b28f59d87099a4681272" name="a3e1206b07d68b28f59d87099a4681272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1206b07d68b28f59d87099a4681272">&#9670;&#160;</a></span>MmioBitFieldRead64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldRead64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a MMIO register.</p>
<p>Reads the bit field in a 64-bit MMIO register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a0d6c49228df20d85891ce3e9dd90a758" name="a0d6c49228df20d85891ce3e9dd90a758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6c49228df20d85891ce3e9dd90a758">&#9670;&#160;</a></span>MmioBitFieldRead8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a MMIO register.</p>
<p>Reads the bit field in an 8-bit MMIO register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a4c65fe8089d5a3195b4cc52b3a99aba4" name="a4c65fe8089d5a3195b4cc52b3a99aba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c65fe8089d5a3195b4cc52b3a99aba4">&#9670;&#160;</a></span>MmioBitFieldWrite16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a MMIO register.</p>
<p>Writes Value to the bit field of the MMIO register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination MMIO register are preserved. The new value of the 16-bit register is returned.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a1038bdf67e8a3ff563f1da3ff470f69b" name="a1038bdf67e8a3ff563f1da3ff470f69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1038bdf67e8a3ff563f1da3ff470f69b">&#9670;&#160;</a></span>MmioBitFieldWrite32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a MMIO register.</p>
<p>Writes Value to the bit field of the MMIO register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination MMIO register are preserved. The new value of the 32-bit register is returned.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="aef0fa22ddd785488cd0fc8b71f0b6ae7" name="aef0fa22ddd785488cd0fc8b71f0b6ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0fa22ddd785488cd0fc8b71f0b6ae7">&#9670;&#160;</a></span>MmioBitFieldWrite64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldWrite64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a MMIO register.</p>
<p>Writes Value to the bit field of the MMIO register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination MMIO register are preserved. The new value of the 64-bit register is returned.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 63, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..63. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a1828b7819a891c700091acda109f8d54" name="a1828b7819a891c700091acda109f8d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1828b7819a891c700091acda109f8d54">&#9670;&#160;</a></span>MmioBitFieldWrite8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioBitFieldWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a MMIO register.</p>
<p>Writes Value to the bit field of the MMIO register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination MMIO register are preserved. The new value of the 8-bit register is returned.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>MMIO register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="adef2b872dff344303e725cbcccef7f68" name="adef2b872dff344303e725cbcccef7f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef2b872dff344303e725cbcccef7f68">&#9670;&#160;</a></span>MmioOr16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit MMIO register, performs a bitwise OR, and writes the result back to the 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a939c25bd6fb90b3d4f3f952753cc396d" name="a939c25bd6fb90b3d4f3f952753cc396d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939c25bd6fb90b3d4f3f952753cc396d">&#9670;&#160;</a></span>MmioOr32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit MMIO register, performs a bitwise OR, and writes the result back to the 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a635923f9e71647d4878342d50562e93d" name="a635923f9e71647d4878342d50562e93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a635923f9e71647d4878342d50562e93d">&#9670;&#160;</a></span>MmioOr64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioOr64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit MMIO register, performs a bitwise OR, and writes the result back to the 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 64-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="aa44d224ac24e90f974e7fe0c36e1b8ed" name="aa44d224ac24e90f974e7fe0c36e1b8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44d224ac24e90f974e7fe0c36e1b8ed">&#9670;&#160;</a></span>MmioOr8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit MMIO register, performs a bitwise OR, and writes the result back to the 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit MMIO register specified by Address. The value written to the MMIO register is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the read value from the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the MMIO register. </dd></dl>

</div>
</div>
<a id="a9945b8e3bcfc20d70c57d7e60ae30471" name="a9945b8e3bcfc20d70c57d7e60ae30471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9945b8e3bcfc20d70c57d7e60ae30471">&#9670;&#160;</a></span>MmioRead16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit MMIO register.</p>
<p>Reads the 16-bit MMIO register specified by Address. The 16-bit read value is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="abc6765eea44be0003846190ae813624c" name="abc6765eea44be0003846190ae813624c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6765eea44be0003846190ae813624c">&#9670;&#160;</a></span>MmioRead32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit MMIO register.</p>
<p>Reads the 32-bit MMIO register specified by Address. The 32-bit read value is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a7bfe8b3b154d1987c5d0dbec10f3471e" name="a7bfe8b3b154d1987c5d0dbec10f3471e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bfe8b3b154d1987c5d0dbec10f3471e">&#9670;&#160;</a></span>MmioRead64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioRead64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 64-bit MMIO register.</p>
<p>Reads the 64-bit MMIO register specified by Address. The 64-bit read value is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="aa37293002a803762a408787c75aa2269" name="aa37293002a803762a408787c75aa2269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37293002a803762a408787c75aa2269">&#9670;&#160;</a></span>MmioRead8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit MMIO register.</p>
<p>Reads the 8-bit MMIO register specified by Address. The 8-bit read value is returned. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read. </dd></dl>

</div>
</div>
<a id="a1479230fa5b366e3c6a7d185ba8bed03" name="a1479230fa5b366e3c6a7d185ba8bed03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1479230fa5b366e3c6a7d185ba8bed03">&#9670;&#160;</a></span>MmioReadBuffer16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioReadBuffer16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from MMIO region to system memory by using 16-bit access.</p>
<p>Copy data from MMIO region specified by starting address StartAddress to system memory specified by Buffer by using 16-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS - Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Buffer is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied from. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer receiving the data read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="abcbb913acd8d7590d1b9db0793b91cb0" name="abcbb913acd8d7590d1b9db0793b91cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbb913acd8d7590d1b9db0793b91cb0">&#9670;&#160;</a></span>MmioReadBuffer32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioReadBuffer32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from MMIO region to system memory by using 32-bit access.</p>
<p>Copy data from MMIO region specified by starting address StartAddress to system memory specified by Buffer by using 32-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS - Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Buffer is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied from. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer receiving the data read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="a20f887125be6f8d9fb7041e67c01685c" name="a20f887125be6f8d9fb7041e67c01685c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f887125be6f8d9fb7041e67c01685c">&#9670;&#160;</a></span>MmioReadBuffer64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioReadBuffer64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from MMIO region to system memory by using 64-bit access.</p>
<p>Copy data from MMIO region specified by starting address StartAddress to system memory specified by Buffer by using 64-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS - Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Buffer is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied from. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer receiving the data read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="ae09b73978d261088f32417da647f8576" name="ae09b73978d261088f32417da647f8576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09b73978d261088f32417da647f8576">&#9670;&#160;</a></span>MmioReadBuffer8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioReadBuffer8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from MMIO region to system memory by using 8-bit access.</p>
<p>Copy data from MMIO region specified by starting address StartAddress to system memory specified by Buffer by using 8-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS - Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied from. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer receiving the data read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="aeae7d8db58811cc1133285cf0696c85c" name="aeae7d8db58811cc1133285cf0696c85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae7d8db58811cc1133285cf0696c85c">&#9670;&#160;</a></span>MmioWrite16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 16-bit MMIO register.</p>
<p>Writes the 16-bit MMIO register specified by Address with the value specified by Value and returns Value. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 16-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value. </dd></dl>

</div>
</div>
<a id="afe4f2592341e33b506faeffe8b2cd42f" name="afe4f2592341e33b506faeffe8b2cd42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4f2592341e33b506faeffe8b2cd42f">&#9670;&#160;</a></span>MmioWrite32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 32-bit MMIO register.</p>
<p>Writes the 32-bit MMIO register specified by Address with the value specified by Value and returns Value. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 32-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value. </dd></dl>

</div>
</div>
<a id="a07ebea488db02bf1634e7f1b4eb52993" name="a07ebea488db02bf1634e7f1b4eb52993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ebea488db02bf1634e7f1b4eb52993">&#9670;&#160;</a></span>MmioWrite64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWrite64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 64-bit MMIO register.</p>
<p>Writes the 64-bit MMIO register specified by Address with the value specified by Value and returns Value. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 64-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the MMIO register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aad1cba7e2adfd1cd1d172095eda92cf3" name="aad1cba7e2adfd1cd1d172095eda92cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1cba7e2adfd1cd1d172095eda92cf3">&#9670;&#160;</a></span>MmioWrite8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes an 8-bit MMIO register.</p>
<p>Writes the 8-bit MMIO register specified by Address with the value specified by Value and returns Value. This function must guarantee that all MMIO read and write operations are serialized.</p>
<p>If 8-bit MMIO register operations are not supported, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>The MMIO register to write. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write to the MMIO register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value. </dd></dl>

</div>
</div>
<a id="a392a2ad5751ae9d4627857d80ad8bff4" name="a392a2ad5751ae9d4627857d80ad8bff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392a2ad5751ae9d4627857d80ad8bff4">&#9670;&#160;</a></span>MmioWriteBuffer16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWriteBuffer16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from system memory to MMIO region by using 16-bit access.</p>
<p>Copy data from system memory specified by Buffer to MMIO region specified by starting address StartAddress by using 16-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS -Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Buffer is not aligned on a 16-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied to. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer containing the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="a2726d9db1ae6a4e8cb982835df505f52" name="a2726d9db1ae6a4e8cb982835df505f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2726d9db1ae6a4e8cb982835df505f52">&#9670;&#160;</a></span>MmioWriteBuffer32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWriteBuffer32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from system memory to MMIO region by using 32-bit access.</p>
<p>Copy data from system memory specified by Buffer to MMIO region specified by starting address StartAddress by using 32-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS -Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Buffer is not aligned on a 32-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied to. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer containing the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="a0ea104175cf527ca1a6916a9f4ecea70" name="a0ea104175cf527ca1a6916a9f4ecea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea104175cf527ca1a6916a9f4ecea70">&#9670;&#160;</a></span>MmioWriteBuffer64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWriteBuffer64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from system memory to MMIO region by using 64-bit access.</p>
<p>Copy data from system memory specified by Buffer to MMIO region specified by starting address StartAddress by using 64-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If StartAddress is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS -Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Length is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<p>If Buffer is not aligned on a 64-bit boundary, then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied to. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer containing the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
<a id="af6f101774a4fc7a6eb4bc104cfb5c97e" name="af6f101774a4fc7a6eb4bc104cfb5c97e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f101774a4fc7a6eb4bc104cfb5c97e">&#9670;&#160;</a></span>MmioWriteBuffer8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *<a class="el" href="AArch64_2ProcessorBind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> MmioWriteBuffer8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="AArch64_2ProcessorBind_8h.html#a4a2fc3b6f740e9cca9f895579c167560">UINTN</a>&#160;</td>
          <td class="paramname"><em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="Base_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copy data from system memory to MMIO region by using 8-bit access.</p>
<p>Copy data from system memory specified by Buffer to MMIO region specified by starting address StartAddress by using 8-bit access. The total number of byte to be copied is specified by Length. Buffer is returned.</p>
<p>If Length is greater than (MAX_ADDRESS - StartAddress + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Length is greater than (MAX_ADDRESS -Buffer + 1), then <a class="el" href="DebugLib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address for the MMIO region to be copied to. </td></tr>
    <tr><td class="paramname">Length</td><td>The size, in bytes, of Buffer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a system memory buffer containing the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Buffer </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
