// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2017-2018 NXP
 * Copyright 2019-2022 Variscite Ltd.
 */

/dts-v1/;

#include "imx8qxp-var-som.dtsi"

/ {
	model = "Variscite VAR-SOM-MX8X";
	compatible = "variscite,var-som-mx8x", "fsl,imx8qxp";

	aliases {
		gpio8 = &pca9534;
	};

	chosen {
		stdout-path = &lpuart3;
	};

	regulators {
		reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "reg_sd_pwr";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			startup-delay-us = <100>;
			off-on-delay-us = <12000>;
		};
	};
};

&dpu1 {
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-rxid";
	phy-handle = <&ethphy1>;
	fsl,ar8031-phy-fixup;
	fsl,magic-packet;
	status = "okay";
	phy-reset-gpios = <&pca9534 5 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>;
	phy-reset-post-delay = <100>;
};

&gpio1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_backlight>;

	lvds_backlight_hog {
		gpio-hog;
		gpios = <27 0>;
		output-high;
		line-name = "lvds_backlight";
	};
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	status = "okay";

	/* GPIO expander */
	pca9534: gpio@20 {
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";

		usb3_sel_hog {
			gpio-hog;
			gpios = <4 0>;
			output-low;
			line-name = "usb3_sel";
		};

		eth1_phy_vsel_hog {
			gpio-hog;
			gpios = <6 0>;
			output-high;
			line-name = "eth1_phy_vsel";
		};

		eth1_phy_pwr_hog {
			gpio-hog;
			gpios = <7 0>;
			output-high;
			line-name = "eth1_phy_pwr";
		};
	};
};

&iomuxc {
	imx8qxp-var-som {
		pinctrl_backlight: backlightgrp {
			fsl,pins = <
				SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO27		0x00000020
			>;
		};

		pinctrl_fec2: fec2grp {
			fsl,pins = <
				SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL		0x00000060
				SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x00000060
				SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x00000060
				SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x00000060
				SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x00000060
				SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3		0x00000060
				SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x00000060
				SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL		0x00000060
				SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x00000060
				SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x00000060
				SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x00000060
				SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x00000060
			>;
		};

		pinctrl_lpi2c1: lpi2c1grp {
			fsl,pins = <
				SC_P_USB_SS3_TC0_ADMA_I2C1_SCL			0x06000021
				SC_P_USB_SS3_TC2_ADMA_I2C1_SDA			0x06000021
			>;
		};

		pinctrl_lpuart3: lpuart3grp {
			fsl,pins = <
				SC_P_SCU_GPIO0_00_ADMA_UART3_RX			0x06000020
				SC_P_SCU_GPIO0_01_ADMA_UART3_TX			0x06000020
			>;
		};

		pinctrl_usb1otg: usb1otggrp {
			fsl,pins = <
				SC_P_USDHC1_WP_LSIO_GPIO4_IO21			0xC0000041
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
			fsl,pins = <
				SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22		0x00000021
				SC_P_SPI0_CS1_LSIO_GPIO1_IO07			0x00000021
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000021
			>;
		};
	};
};

&ldb1_phy {
	status = "okay";
};

&ldb1 {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <29232000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
			};
		};
	};
};

/* Console */
&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart3>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb1otg>;
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-polarity-active-high;
	disable-over-current;
	status = "okay";
};

&usbotg3 {
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	no-1-8-v;
	status = "okay";
};
