

================================================================
== Vivado HLS Report for 'sha512_update_32'
================================================================
* Date:           Mon Sep 25 21:40:50 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_sha512_compress_32_1_fu_344  |sha512_compress_32_1  |  1279|  1279|  1279|  1279|   none  |
        |grp_sha512_compress_128_fu_356   |sha512_compress_128   |  1199|  1199|  1199|  1199|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     394|     331|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       20|      -|    2969|   14503|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     513|    -|
|Register         |        -|      -|     662|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       21|      0|    4025|   15347|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_sha512_compress_128_fu_356   |sha512_compress_128   |       10|      0|  1450|  7210|
    |grp_sha512_compress_32_1_fu_344  |sha512_compress_32_1  |       10|      0|  1519|  7293|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |       20|      0|  2969| 14503|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_buf_U  |sha512_update_32_hbi  |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+-----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+-----+----+------------+------------+
    |grp_fu_220_p2      |     +    |      0|  197|  70|          64|          64|
    |grp_fu_297_p2      |     -    |      0|  197|  70|          64|          64|
    |or_cond_fu_384_p2  |    and   |      0|    0|   2|           1|           1|
    |grp_fu_322_p2      |   icmp   |      0|    0|  32|          64|          64|
    |icmp_fu_328_p2     |   icmp   |      0|    0|  29|          57|           1|
    |tmp_7_fu_333_p2    |   icmp   |      0|    0|  32|          64|          64|
    |tmp_fu_316_p2      |   icmp   |      0|    0|  32|          64|           8|
    |n_fu_389_p3        |  select  |      0|    0|  64|           1|          64|
    +-------------------+----------+-------+-----+----+------------+------------+
    |Total              |          |      0|  394| 331|         379|         330|
    +-------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  89|         18|    1|         18|
    |grp_fu_220_p0         |  55|         10|   64|        640|
    |grp_fu_220_p1         |  49|          9|   64|        576|
    |grp_fu_297_p0         |  13|          3|   64|        192|
    |grp_fu_297_p1         |  13|          3|   64|        192|
    |grp_fu_322_p0         |  33|          7|   64|        448|
    |grp_fu_322_p1         |  25|          5|   64|        320|
    |i_reg_176             |   9|          2|   64|        128|
    |in_r_address0         |  13|          3|    5|         15|
    |in_r_ce0              |  13|          3|    1|          3|
    |in_r_ce1              |   9|          2|    1|          2|
    |inlen_fu_72           |  13|          3|   64|        192|
    |md_buf_address0       |  17|          4|    7|         28|
    |md_buf_d0             |  13|          3|    8|         24|
    |md_curlen_o           |  13|          3|   64|        192|
    |md_length_o           |   9|          2|   64|        128|
    |md_state_address0     |  13|          3|    3|          9|
    |md_state_ce0          |  13|          3|    1|          3|
    |md_state_d0           |  13|          3|   64|        192|
    |md_state_we0          |  13|          3|    1|          3|
    |p_01_idx_reg_164      |   9|          2|   64|        128|
    |p_pn_reg_209          |   9|          2|   64|        128|
    |temp_buf_address0     |  17|          4|    7|         28|
    |temp_buf_ce0          |  13|          3|    1|          3|
    |temp_buf_ce1          |   9|          2|    1|          2|
    |temp_index_1_reg_198  |   9|          2|    8|         16|
    |temp_index_reg_187    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 513|        109|  885|       3626|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  17|   0|   17|          0|
    |ap_reg_grp_sha512_compress_128_fu_356_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_sha512_compress_32_1_fu_344_ap_start  |   1|   0|    1|          0|
    |i_1_reg_233                                      |  64|   0|   64|          0|
    |i_reg_176                                        |  64|   0|   64|          0|
    |inlen_2_reg_282                                  |  64|   0|   64|          0|
    |inlen_fu_72                                      |  64|   0|   64|          0|
    |inlen_load_reg_456                               |  64|   0|   64|          0|
    |md_curlen_read_7_reg_468                         |  64|   0|   64|          0|
    |n_reg_481                                        |  64|   0|   64|          0|
    |p_01_idx_reg_164                                 |  64|   0|   64|          0|
    |p_pn_reg_209                                     |  64|   0|   64|          0|
    |temp_index_1_reg_198                             |   8|   0|    8|          0|
    |temp_index_2_reg_244                             |   8|   0|    8|          0|
    |temp_index_3_reg_247                             |   8|   0|    8|          0|
    |temp_index_reg_187                               |   8|   0|    8|          0|
    |tmp_11_reg_527                                   |   8|   0|   64|         56|
    |tmp_22_reg_489                                   |   9|   0|    9|          0|
    |tmp_23_reg_494                                   |   7|   0|    7|          0|
    |tmp_2_reg_473                                    |   1|   0|    1|          0|
    |tmp_9_reg_514                                    |   8|   0|   64|         56|
    |tmp_reg_444                                      |   1|   0|    1|          0|
    |tmp_s_reg_507                                    |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 662|   0|  774|        112|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_done             | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | sha512_update_32 | return value |
|md_length_i         |  in |   64|   ap_ovld  |     md_length    |    pointer   |
|md_length_o         | out |   64|   ap_ovld  |     md_length    |    pointer   |
|md_length_o_ap_vld  | out |    1|   ap_ovld  |     md_length    |    pointer   |
|md_state_address0   | out |    3|  ap_memory |     md_state     |     array    |
|md_state_ce0        | out |    1|  ap_memory |     md_state     |     array    |
|md_state_we0        | out |    1|  ap_memory |     md_state     |     array    |
|md_state_d0         | out |   64|  ap_memory |     md_state     |     array    |
|md_state_q0         |  in |   64|  ap_memory |     md_state     |     array    |
|md_curlen_i         |  in |   64|   ap_ovld  |     md_curlen    |    pointer   |
|md_curlen_o         | out |   64|   ap_ovld  |     md_curlen    |    pointer   |
|md_curlen_o_ap_vld  | out |    1|   ap_ovld  |     md_curlen    |    pointer   |
|md_buf_address0     | out |    7|  ap_memory |      md_buf      |     array    |
|md_buf_ce0          | out |    1|  ap_memory |      md_buf      |     array    |
|md_buf_we0          | out |    1|  ap_memory |      md_buf      |     array    |
|md_buf_d0           | out |    8|  ap_memory |      md_buf      |     array    |
|md_buf_q0           |  in |    8|  ap_memory |      md_buf      |     array    |
|in_r_address0       | out |    5|  ap_memory |       in_r       |     array    |
|in_r_ce0            | out |    1|  ap_memory |       in_r       |     array    |
|in_r_q0             |  in |    8|  ap_memory |       in_r       |     array    |
|in_r_address1       | out |    5|  ap_memory |       in_r       |     array    |
|in_r_ce1            | out |    1|  ap_memory |       in_r       |     array    |
|in_r_q1             |  in |    8|  ap_memory |       in_r       |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	16  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	9  / (exitcond3)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	15  / (!tmp_s)
	10  / (tmp_s)
10 --> 
	11  / (!exitcond2)
	12  / (exitcond2)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
	15  / (exitcond)
14 --> 
	13  / true
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.64ns
ST_1: temp_buf (7)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:310
:0  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_19 (8)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:299
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str44, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_20 (9)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:300
:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str246, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_21 (10)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:301
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str347, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_22 (11)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:302
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str448, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_23 (12)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:303
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str549, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_24 (13)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:304
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str650, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_25 (14)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:305
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str751, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: md_curlen_read (15)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:8  %md_curlen_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_1: tmp (16)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:314
:9  %tmp = icmp ugt i64 %md_curlen_read, 128

ST_1: StgValue_28 (17)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:10  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: inlen (19)  [1/1] 0.00ns
.backedge.preheader:0  %inlen = alloca i64

ST_1: StgValue_30 (20)  [1/1] 0.41ns
.backedge.preheader:1  store i64 32, i64* %inlen

ST_1: StgValue_31 (21)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:317
.backedge.preheader:2  br label %.backedge


 <State 2>: 0.64ns
ST_2: p_01_idx (23)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:334
.backedge:0  %p_01_idx = phi i64 [ %p_01_idx_be, %.backedge.backedge ], [ 0, %.backedge.preheader ]

ST_2: inlen_load (24)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:324
.backedge:1  %inlen_load = load i64* %inlen

ST_2: tmp_1 (25)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:317
.backedge:2  %tmp_1 = icmp eq i64 %inlen_load, 0

ST_2: StgValue_35 (26)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
.backedge:3  br i1 %tmp_1, label %.loopexit.loopexit, label %1

ST_2: StgValue_36 (119)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: StgValue_37 (121)  [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 0.64ns
ST_3: md_curlen_read_7 (28)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:0  %md_curlen_read_7 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_3: tmp_2 (29)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:318
:1  %tmp_2 = icmp eq i64 %md_curlen_read_7, 0


 <State 4>: 0.85ns
ST_4: tmp_21 (30)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:2  %tmp_21 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (31)  [1/1] 0.80ns  loc: ed25519/src/sha512.cpp:318
:3  %icmp = icmp ne i57 %tmp_21, 0

ST_4: or_cond (32)  [1/1] 0.05ns  loc: ed25519/src/sha512.cpp:318
:4  %or_cond = and i1 %tmp_2, %icmp

ST_4: StgValue_43 (33)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:5  br i1 %or_cond, label %2, label %._crit_edge

ST_4: StgValue_44 (107)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:0  call fastcc void @sha512_compress_32.1([8 x i64]* nocapture %md_state, [32 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_4: md_length_read (108)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:1  %md_length_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_4: tmp_4 (109)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:322
:2  %tmp_4 = add i64 %md_length_read, 1024

ST_4: StgValue_47 (110)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_4)


 <State 5>: 1.54ns
ST_5: tmp_6 (35)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:0  %tmp_6 = sub i64 128, %md_curlen_read_7

ST_5: tmp_7 (36)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:1  %tmp_7 = icmp ult i64 %inlen_load, %tmp_6

ST_5: n (37)  [1/1] 0.08ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:2  %n = select i1 %tmp_7, i64 %inlen_load, i64 %tmp_6

ST_5: StgValue_51 (38)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:328
._crit_edge:3  br label %3


 <State 6>: 0.82ns
ST_6: i (40)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_1, %4 ]

ST_6: tmp_22 (41)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:1  %tmp_22 = trunc i64 %i to i9

ST_6: tmp_23 (42)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:2  %tmp_23 = trunc i64 %i to i7

ST_6: exitcond3 (43)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:328
:3  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_1 (44)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:328
:4  %i_1 = add i64 1, %i

ST_6: StgValue_57 (45)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:5  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.47ns
ST_7: tmp_24 (47)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
:0  %tmp_24 = trunc i64 %p_01_idx to i7

ST_7: sum2 (48)  [1/1] 0.79ns  loc: ed25519/src/sha512.cpp:317
:1  %sum2 = add i7 %tmp_24, %tmp_23

ST_7: sum2_cast (49)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
:2  %sum2_cast = zext i7 %sum2 to i64

ST_7: in_addr (50)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:3  %in_addr = getelementptr [32 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_7: in_load (51)  [2/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:4  %in_load = load i8* %in_addr, align 1


 <State 8>: 1.43ns
ST_8: in_load (51)  [1/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:4  %in_load = load i8* %in_addr, align 1

ST_8: md_curlen_read_9 (52)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:5  %md_curlen_read_9 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_8: tmp_25 (53)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:6  %tmp_25 = trunc i64 %md_curlen_read_9 to i9

ST_8: tmp_5 (54)  [1/1] 0.86ns  loc: ed25519/src/sha512.cpp:329
:7  %tmp_5 = add i9 %tmp_25, %tmp_22

ST_8: tmp_5_cast (55)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:8  %tmp_5_cast = zext i9 %tmp_5 to i64

ST_8: md_buf_addr (56)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:9  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_5_cast

ST_8: StgValue_69 (57)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:329
:10  store i8 %in_load, i8* %md_buf_addr, align 1

ST_8: StgValue_70 (58)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:11  br label %3


 <State 9>: 1.46ns
ST_9: md_curlen_read_8 (60)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:0  %md_curlen_read_8 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_9: tmp_8 (61)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:333
:1  %tmp_8 = add i64 %md_curlen_read_8, %n

ST_9: StgValue_73 (62)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_8)

ST_9: inlen_2 (63)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:335
:3  %inlen_2 = sub i64 %inlen_load, %n

ST_9: tmp_s (64)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:336
:4  %tmp_s = icmp eq i64 %tmp_8, 128

ST_9: StgValue_76 (65)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:336
:5  br i1 %tmp_s, label %.preheader5.preheader, label %._crit_edge7

ST_9: StgValue_77 (67)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:337
.preheader5.preheader:0  br label %.preheader5


 <State 10>: 0.82ns
ST_10: temp_index (69)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_2, %6 ], [ 0, %.preheader5.preheader ]

ST_10: exitcond2 (70)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:337
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_10: empty (71)  [1/1] 0.00ns
.preheader5:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_10: temp_index_2 (72)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:337
.preheader5:3  %temp_index_2 = add i8 %temp_index, 1

ST_10: StgValue_82 (73)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_10: tmp_9 (75)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:0  %tmp_9 = zext i8 %temp_index to i64

ST_10: md_buf_addr_5 (76)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:1  %md_buf_addr_5 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_9

ST_10: md_buf_load (77)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_5, align 1

ST_10: StgValue_86 (82)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 11>: 1.14ns
ST_11: md_buf_load (77)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_5, align 1

ST_11: temp_buf_addr_1 (78)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:3  %temp_buf_addr_1 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_9

ST_11: StgValue_89 (79)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:338
:4  store i8 %md_buf_load, i8* %temp_buf_addr_1, align 1

ST_11: StgValue_90 (80)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
:5  br label %.preheader5


 <State 12>: 0.43ns
ST_12: StgValue_91 (82)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_12: StgValue_92 (83)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:340
:1  br label %.preheader


 <State 13>: 0.82ns
ST_13: temp_index_1 (85)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_3, %8 ], [ 0, %7 ]

ST_13: exitcond (86)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:343
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_13: empty_85 (87)  [1/1] 0.00ns
.preheader:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_13: temp_index_3 (88)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:343
.preheader:3  %temp_index_3 = add i8 %temp_index_1, 1

ST_13: StgValue_97 (89)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
.preheader:4  br i1 %exitcond, label %9, label %8

ST_13: tmp_11 (91)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:0  %tmp_11 = zext i8 %temp_index_1 to i64

ST_13: temp_buf_addr (92)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:1  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_11

ST_13: temp_buf_load (93)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr, align 1


 <State 14>: 1.14ns
ST_14: temp_buf_load (93)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr, align 1

ST_14: md_buf_addr_6 (94)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:3  %md_buf_addr_6 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_11

ST_14: StgValue_103 (95)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:344
:4  store i8 %temp_buf_load, i8* %md_buf_addr_6, align 1

ST_14: StgValue_104 (96)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
:5  br label %.preheader


 <State 15>: 0.82ns
ST_15: md_length_read_3 (98)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:0  %md_length_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_15: tmp_10 (99)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:346
:1  %tmp_10 = add i64 %md_length_read_3, 1024

ST_15: StgValue_107 (100)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_10)

ST_15: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:347
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 0)

ST_15: StgValue_109 (102)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:348
:4  br label %._crit_edge7

ST_15: StgValue_110 (104)  [1/1] 0.41ns  loc: ed25519/src/sha512.cpp:335
._crit_edge7:0  store i64 %inlen_2, i64* %inlen

ST_15: StgValue_111 (105)  [1/1] 0.43ns
._crit_edge7:1  br label %.backedge.backedge


 <State 16>: 1.23ns
ST_16: StgValue_112 (107)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:0  call fastcc void @sha512_compress_32.1([8 x i64]* nocapture %md_state, [32 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_16: inlen_1 (111)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:324
:4  %inlen_1 = add i64 %inlen_load, -128

ST_16: StgValue_114 (112)  [1/1] 0.41ns  loc: ed25519/src/sha512.cpp:324
:5  store i64 %inlen_1, i64* %inlen

ST_16: StgValue_115 (113)  [1/1] 0.43ns  loc: ed25519/src/sha512.cpp:325
:6  br label %.backedge.backedge


 <State 17>: 0.82ns
ST_17: p_pn (115)  [1/1] 0.00ns (grouped into LUT with out node p_01_idx_be)
.backedge.backedge:0  %p_pn = phi i64 [ 128, %2 ], [ %n, %._crit_edge7 ]

ST_17: p_01_idx_be (116)  [1/1] 0.82ns  loc: ed25519/src/sha512.cpp:334 (out node of the LUT)
.backedge.backedge:1  %p_01_idx_be = add i64 %p_pn, %p_01_idx

ST_17: StgValue_118 (117)  [1/1] 0.00ns
.backedge.backedge:2  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ md_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ md_curlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_buf         (alloca           ) [ 001111111111111111]
StgValue_19      (specresourcelimit) [ 000000000000000000]
StgValue_20      (specresourcelimit) [ 000000000000000000]
StgValue_21      (specresourcelimit) [ 000000000000000000]
StgValue_22      (specresourcelimit) [ 000000000000000000]
StgValue_23      (specresourcelimit) [ 000000000000000000]
StgValue_24      (specresourcelimit) [ 000000000000000000]
StgValue_25      (specresourcelimit) [ 000000000000000000]
md_curlen_read   (read             ) [ 000000000000000000]
tmp              (icmp             ) [ 011111111111111111]
StgValue_28      (br               ) [ 000000000000000000]
inlen            (alloca           ) [ 011111111111111111]
StgValue_30      (store            ) [ 000000000000000000]
StgValue_31      (br               ) [ 011111111111111111]
p_01_idx         (phi              ) [ 001111111111111111]
inlen_load       (load             ) [ 000111111100000010]
tmp_1            (icmp             ) [ 001111111111111111]
StgValue_35      (br               ) [ 000000000000000000]
StgValue_36      (br               ) [ 000000000000000000]
StgValue_37      (ret              ) [ 000000000000000000]
md_curlen_read_7 (read             ) [ 000011000000000000]
tmp_2            (icmp             ) [ 000010000000000000]
tmp_21           (partselect       ) [ 000000000000000000]
icmp             (icmp             ) [ 000000000000000000]
or_cond          (and              ) [ 001111111111111111]
StgValue_43      (br               ) [ 000000000000000000]
md_length_read   (read             ) [ 000000000000000000]
tmp_4            (add              ) [ 000000000000000000]
StgValue_47      (write            ) [ 000000000000000000]
tmp_6            (sub              ) [ 000000000000000000]
tmp_7            (icmp             ) [ 000000000000000000]
n                (select           ) [ 001110111111111111]
StgValue_51      (br               ) [ 001111111111111111]
i                (phi              ) [ 000000100000000000]
tmp_22           (trunc            ) [ 000000011000000000]
tmp_23           (trunc            ) [ 000000010000000000]
exitcond3        (icmp             ) [ 001111111111111111]
i_1              (add              ) [ 001111111111111111]
StgValue_57      (br               ) [ 000000000000000000]
tmp_24           (trunc            ) [ 000000000000000000]
sum2             (add              ) [ 000000000000000000]
sum2_cast        (zext             ) [ 000000000000000000]
in_addr          (getelementptr    ) [ 000000001000000000]
in_load          (load             ) [ 000000000000000000]
md_curlen_read_9 (read             ) [ 000000000000000000]
tmp_25           (trunc            ) [ 000000000000000000]
tmp_5            (add              ) [ 000000000000000000]
tmp_5_cast       (zext             ) [ 000000000000000000]
md_buf_addr      (getelementptr    ) [ 000000000000000000]
StgValue_69      (store            ) [ 000000000000000000]
StgValue_70      (br               ) [ 001111111111111111]
md_curlen_read_8 (read             ) [ 000000000000000000]
tmp_8            (add              ) [ 000000000000000000]
StgValue_73      (write            ) [ 000000000000000000]
inlen_2          (sub              ) [ 000000000011111100]
tmp_s            (icmp             ) [ 001111111111111111]
StgValue_76      (br               ) [ 000000000000000000]
StgValue_77      (br               ) [ 001111111111111111]
temp_index       (phi              ) [ 000000000010000000]
exitcond2        (icmp             ) [ 001111111111111111]
empty            (speclooptripcount) [ 000000000000000000]
temp_index_2     (add              ) [ 001111111111111111]
StgValue_82      (br               ) [ 000000000000000000]
tmp_9            (zext             ) [ 000000000001000000]
md_buf_addr_5    (getelementptr    ) [ 000000000001000000]
md_buf_load      (load             ) [ 000000000000000000]
temp_buf_addr_1  (getelementptr    ) [ 000000000000000000]
StgValue_89      (store            ) [ 000000000000000000]
StgValue_90      (br               ) [ 001111111111111111]
StgValue_91      (call             ) [ 000000000000000000]
StgValue_92      (br               ) [ 001111111111111111]
temp_index_1     (phi              ) [ 000000000000010000]
exitcond         (icmp             ) [ 001111111111111111]
empty_85         (speclooptripcount) [ 000000000000000000]
temp_index_3     (add              ) [ 001111111111111111]
StgValue_97      (br               ) [ 000000000000000000]
tmp_11           (zext             ) [ 000000000000001000]
temp_buf_addr    (getelementptr    ) [ 000000000000001000]
temp_buf_load    (load             ) [ 000000000000000000]
md_buf_addr_6    (getelementptr    ) [ 000000000000000000]
StgValue_103     (store            ) [ 000000000000000000]
StgValue_104     (br               ) [ 001111111111111111]
md_length_read_3 (read             ) [ 000000000000000000]
tmp_10           (add              ) [ 000000000000000000]
StgValue_107     (write            ) [ 000000000000000000]
StgValue_108     (write            ) [ 000000000000000000]
StgValue_109     (br               ) [ 000000000000000000]
StgValue_110     (store            ) [ 000000000000000000]
StgValue_111     (br               ) [ 001111111111111111]
StgValue_112     (call             ) [ 000000000000000000]
inlen_1          (add              ) [ 000000000000000000]
StgValue_114     (store            ) [ 000000000000000000]
StgValue_115     (br               ) [ 001111111111111111]
p_pn             (phi              ) [ 000000000000000001]
p_01_idx_be      (add              ) [ 011111111111111111]
StgValue_118     (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="md_length">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_length"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="md_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="md_curlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_curlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="md_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str448"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str650"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str751"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_32.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="temp_buf_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="inlen_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inlen/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_curlen_read/1 md_curlen_read_7/3 md_curlen_read_9/8 md_curlen_read_8/9 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_length_read/4 md_length_read_3/15 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/4 StgValue_107/15 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/9 StgValue_108/15 "/>
</bind>
</comp>

<comp id="103" class="1004" name="in_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="md_buf_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/8 md_buf_load/10 StgValue_103/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="md_buf_addr_5_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_5/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_buf_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="1"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_1/11 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_89/11 temp_buf_load/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="temp_buf_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/13 "/>
</bind>
</comp>

<comp id="155" class="1004" name="md_buf_addr_6_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="1"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_6/14 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_01_idx_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_01_idx_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_idx/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="temp_index_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="temp_index_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index/10 "/>
</bind>
</comp>

<comp id="198" class="1005" name="temp_index_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index_1 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="temp_index_1_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index_1/13 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_pn_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="7"/>
<pin id="211" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_pn_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="7"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="64" slack="7"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/17 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 i_1/6 sum2/7 tmp_5/8 tmp_8/9 temp_index_2/10 temp_index_3/13 tmp_10/15 inlen_1/16 p_01_idx_be/17 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="temp_index_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="temp_index_3_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_01_idx_be_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx_be "/>
</bind>
</comp>

<comp id="282" class="1005" name="inlen_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="4"/>
<pin id="284" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="inlen_2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="2"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/5 inlen_2/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 tmp_2/3 exitcond3/6 tmp_s/9 exitcond2/10 exitcond/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="57" slack="0"/>
<pin id="330" dir="0" index="1" bw="57" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="3"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_sha512_compress_32_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="0" index="3" bw="64" slack="2"/>
<pin id="349" dir="0" index="4" bw="64" slack="0"/>
<pin id="350" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_sha512_compress_128_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="64" slack="0"/>
<pin id="361" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_86/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_30_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="inlen_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inlen_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_21_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="57" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="2"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="0" index="3" bw="7" slack="0"/>
<pin id="379" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_cond_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="n_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="3"/>
<pin id="392" dir="0" index="2" bw="64" slack="0"/>
<pin id="393" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_22_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_24_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="5"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sum2_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_25_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_5_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_11_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="434" class="1004" name="StgValue_110_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="4"/>
<pin id="436" dir="0" index="1" bw="64" slack="10"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="StgValue_114_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="4"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/16 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="448" class="1005" name="inlen_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inlen "/>
</bind>
</comp>

<comp id="456" class="1005" name="inlen_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="2"/>
<pin id="458" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inlen_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="md_curlen_read_7_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_curlen_read_7 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="n_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_22_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="2"/>
<pin id="491" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_23_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="1"/>
<pin id="496" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="502" class="1005" name="in_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="4"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_9_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="519" class="1005" name="md_buf_addr_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="1"/>
<pin id="521" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="md_buf_addr_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_11_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="532" class="1005" name="temp_buf_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="110" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="122" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="142" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="230"><net_src comp="82" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="239"><net_src comp="180" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="242"><net_src comp="220" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="252"><net_src comp="76" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="253"><net_src comp="220" pin="2"/><net_sink comp="95" pin=2"/></net>

<net id="259"><net_src comp="191" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="267"><net_src comp="220" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="268"><net_src comp="244" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="270"><net_src comp="202" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="275"><net_src comp="220" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="276"><net_src comp="247" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="287"><net_src comp="213" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="288"><net_src comp="164" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="295"><net_src comp="220" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="296"><net_src comp="254" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="320"><net_src comp="76" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="327"><net_src comp="76" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="297" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="338"><net_src comp="180" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="339"><net_src comp="220" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="341"><net_src comp="191" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="343"><net_src comp="202" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="2" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="164" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="383"><net_src comp="374" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="388"><net_src comp="328" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="333" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="297" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="180" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="180" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="164" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="412"><net_src comp="220" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="417"><net_src comp="76" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="422"><net_src comp="220" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="427"><net_src comp="191" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="432"><net_src comp="202" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="438"><net_src comp="282" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="220" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="316" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="72" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="459"><net_src comp="370" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="471"><net_src comp="76" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="476"><net_src comp="322" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="484"><net_src comp="389" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="492"><net_src comp="396" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="497"><net_src comp="400" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="505"><net_src comp="103" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="510"><net_src comp="322" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="424" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="522"><net_src comp="128" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="530"><net_src comp="429" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="535"><net_src comp="148" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: md_length | {4 15 }
	Port: md_state | {4 10 12 16 }
	Port: md_curlen | {9 15 }
	Port: md_buf | {8 14 }
	Port: in_r | {}
	Port: K | {}
 - Input state : 
	Port: sha512_update_32 : md_length | {4 15 }
	Port: sha512_update_32 : md_state | {4 10 12 16 }
	Port: sha512_update_32 : md_curlen | {1 3 8 9 }
	Port: sha512_update_32 : md_buf | {10 11 }
	Port: sha512_update_32 : in_r | {4 7 8 16 }
	Port: sha512_update_32 : K | {4 10 12 16 }
  - Chain level:
	State 1
		StgValue_28 : 1
		StgValue_30 : 1
	State 2
		tmp_1 : 1
		StgValue_35 : 2
	State 3
	State 4
		icmp : 1
		or_cond : 2
		StgValue_43 : 2
		StgValue_47 : 1
	State 5
		tmp_7 : 1
		n : 2
	State 6
		tmp_22 : 1
		tmp_23 : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_57 : 2
	State 7
		sum2 : 1
		sum2_cast : 2
		in_addr : 3
		in_load : 4
	State 8
		tmp_5 : 1
		tmp_5_cast : 2
		md_buf_addr : 3
		StgValue_69 : 4
	State 9
		StgValue_73 : 1
		tmp_s : 1
		StgValue_76 : 2
	State 10
		exitcond2 : 1
		temp_index_2 : 1
		StgValue_82 : 2
		tmp_9 : 1
		md_buf_addr_5 : 2
		md_buf_load : 3
	State 11
		StgValue_89 : 1
	State 12
	State 13
		exitcond : 1
		temp_index_3 : 1
		StgValue_97 : 2
		tmp_11 : 1
		temp_buf_addr : 2
		temp_buf_load : 3
	State 14
		StgValue_103 : 1
	State 15
		StgValue_107 : 1
	State 16
		StgValue_114 : 1
	State 17
		p_01_idx_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_sha512_compress_32_1_fu_344 |    8    | 9.52886 |   2008  |   6786  |
|          |  grp_sha512_compress_128_fu_356 |    8    | 9.22142 |   1896  |   6729  |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |            grp_fu_220           |    0    |    0    |   197   |    70   |
|----------|---------------------------------|---------|---------|---------|---------|
|    sub   |            grp_fu_297           |    0    |    0    |   197   |    70   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_316           |    0    |    0    |    0    |    32   |
|   icmp   |            grp_fu_322           |    0    |    0    |    0    |    32   |
|          |           icmp_fu_328           |    0    |    0    |    0    |    29   |
|          |           tmp_7_fu_333          |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|  select  |             n_fu_389            |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|
|    and   |          or_cond_fu_384         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |          grp_read_fu_76         |    0    |    0    |    0    |    0    |
|          |          grp_read_fu_82         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_88         |    0    |    0    |    0    |    0    |
|          |         grp_write_fu_95         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          tmp_21_fu_374          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_22_fu_396          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_23_fu_400          |    0    |    0    |    0    |    0    |
|          |          tmp_24_fu_404          |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_414          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sum2_cast_fu_409        |    0    |    0    |    0    |    0    |
|   zext   |        tmp_5_cast_fu_419        |    0    |    0    |    0    |    0    |
|          |           tmp_9_fu_424          |    0    |    0    |    0    |    0    |
|          |          tmp_11_fu_429          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    16   | 18.7503 |   4298  |  13846  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_buf|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_233      |   64   |
|        i_reg_176       |   64   |
|     in_addr_reg_502    |    5   |
|     inlen_2_reg_282    |   64   |
|   inlen_load_reg_456   |   64   |
|      inlen_reg_448     |   64   |
|  md_buf_addr_5_reg_519 |    7   |
|md_curlen_read_7_reg_468|   64   |
|        n_reg_481       |   64   |
|   p_01_idx_be_reg_254  |   64   |
|    p_01_idx_reg_164    |   64   |
|      p_pn_reg_209      |   64   |
|  temp_buf_addr_reg_532 |    7   |
|  temp_index_1_reg_198  |    8   |
|  temp_index_2_reg_244  |    8   |
|  temp_index_3_reg_247  |    8   |
|   temp_index_reg_187   |    8   |
|     tmp_11_reg_527     |   64   |
|     tmp_22_reg_489     |    9   |
|     tmp_23_reg_494     |    7   |
|      tmp_2_reg_473     |    1   |
|      tmp_9_reg_514     |   64   |
|       tmp_reg_444      |    1   |
|      tmp_s_reg_507     |    1   |
+------------------------+--------+
|          Total         |   838  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_95  |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_110 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_122 |  p0  |   4  |   7  |   28   ||    17   |
| grp_access_fu_122 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_142 |  p0  |   3  |   7  |   21   ||    13   |
|  p_01_idx_reg_164 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_220    |  p0  |   9  |  64  |   576  ||    49   |
|     grp_fu_220    |  p1  |   8  |  64  |   512  ||    33   |
|     grp_fu_297    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_297    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_322    |  p0  |   6  |  64  |   384  ||    33   |
|     grp_fu_322    |  p1  |   4  |  64  |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2315  ||  5.6975 ||   208   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   18   |  4298  |  13846 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   208  |
|  Register |    -   |    -   |   838  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   24   |  5136  |  14054 |
+-----------+--------+--------+--------+--------+
