[
  {
    "job_id": "i6x-XhIHti4wQemHAAAAAA==",
    "job_title": "FPGA Design Engineer (Active Secret Clearance required)",
    "employer_name": "RedBeard Solutions",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSqbtfyyv6V_XkcXIQjre-4GvbFvgw2WTV760LR&s=0",
    "employer_website": "https://redbeardsol.com",
    "job_publisher": "Careers-Page.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.careers-page.com/redbeard-solutions/job/4RV8677V?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Careers-Page.com",
        "apply_link": "https://www.careers-page.com/redbeard-solutions/job/4RV8677V?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/RedBeard-Solutions/Job/FPGA-Design-Engineer-(Active-Secret-Clearance-required)/-in-Reston,VA?jid=bfc6db526269791f&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=96cd1a6d3a92&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Jobrapido",
        "apply_link": "https://us.jobrapido.com/jobpreview/633587693548208128?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Location: Reston VA and Camden NJ, fully onsite (No relocation assistance)\n\nNumber of openings: 2-4\n\nPay Rate to candidates: $85-90 - 95 for STRONG candidates/hr *Negotiate best rate!\n\nBill Rate: $95-105/hr\n\nBenefits: None/Contract\n\nStart Date: 2 weeks after offer\n\nClearance Level: Active Secret\n\nSchedule: 9/80 (80 hours over 9 days with every other Friday off)\n\nMust- Haves (Hard Skills):\n• Experience with Xilinx FPGAs and Vivado\n• Experience with Revision control system\n• 4-6 years of minimum experience with VHDL experience\n• Extensive FPGA design going through design and verification process\n• Ethernet framing and protocol experience in FPGA (Primarily working on the Ethernet side but if they can demonstrate the PCIe that would suffice) – Looking for the actual interface experience than just the algorithims\n\nNice -To- Haves:\n• Experience with mapping algorithms to architecture\n• Experience in C++ (OOP)\nExperience with any of protocols : Ethernet, TCP/IP, PCIe, NVMe, USB\nExperience with Xilinx SoC design with SDKs and PetaLinux OS\nExperience with High-Level Synthesis (HLS) with Vivado HLX or Mentor Catapult\n• Experience with Earned Value Management (EVM) – understanding of the schedule, scope, time etc. from an Agile environment\n• Must- Haves (Soft Skills)\n• Good written, verbal, and presentation skills\n• Strong leader, able to lead design teams\n• Active Secret Clearance required\n\nDegree/Certification Requirements\n• Bachelor of Science (BS) -Four year degree or Masters (MS) or PhD from an accredited course of study in engineering, engineering technology (chemistry, physics, mathematics, data science, or Electrical/Electronics/Computer Engineering/Computer Science)",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Reston, VA",
    "job_city": "Reston",
    "job_state": "Virginia",
    "job_country": "US",
    "job_latitude": 38.9586307,
    "job_longitude": -77.35700279999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Di6x-XhIHti4wQemHAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Experience with Xilinx FPGAs and Vivado",
        "Experience with Revision control system",
        "4-6 years of minimum experience with VHDL experience",
        "Extensive FPGA design going through design and verification process",
        "Ethernet framing and protocol experience in FPGA (Primarily working on the Ethernet side but if they can demonstrate the PCIe that would suffice) – Looking for the actual interface experience than just the algorithims",
        "Experience with mapping algorithms to architecture",
        "Experience in C++ (OOP)",
        "Experience with any of protocols : Ethernet, TCP/IP, PCIe, NVMe, USB",
        "Experience with Xilinx SoC design with SDKs and PetaLinux OS",
        "Experience with High-Level Synthesis (HLS) with Vivado HLX or Mentor Catapult",
        "Experience with Earned Value Management (EVM) – understanding of the schedule, scope, time etc",
        "from an Agile environment",
        "Must- Haves (Soft Skills)",
        "Good written, verbal, and presentation skills",
        "Strong leader, able to lead design teams",
        "Active Secret Clearance required",
        "Bachelor of Science (BS) -Four year degree or Masters (MS) or PhD from an accredited course of study in engineering, engineering technology (chemistry, physics, mathematics, data science, or Electrical/Electronics/Computer Engineering/Computer Science)"
      ],
      "Benefits": [
        "Pay Rate to candidates: $85-90 - 95 for STRONG candidates/hr *Negotiate best rate!",
        "Bill Rate: $95-105/hr",
        "Benefits: None/Contract",
        "Start Date: 2 weeks after offer"
      ],
      "Responsibilities": [
        "Schedule: 9/80 (80 hours over 9 days with every other Friday off)"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-careers-page-com-redbeard-solutions-job-4rv8677v",
    "_source": "new_jobs"
  },
  {
    "job_id": "rMlNJXKPEDWILO47AAAAAA==",
    "job_title": "FPGA Engineer",
    "employer_name": "Impulse Space",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTpkxuMeNuvRli8Zx7ZkicztekMSwDDShhlysFE&s=0",
    "employer_website": "https://www.impulsespace.com",
    "job_publisher": "Impulse Space Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://impulsespace.pinpointhq.com/en/postings/5835a508-2f54-4fef-9650-58c33f7ec6f6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Impulse Space Careers",
        "apply_link": "https://impulsespace.pinpointhq.com/en/postings/5835a508-2f54-4fef-9650-58c33f7ec6f6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=f79313f036378d82&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Impulse-Space/Job/FPGA-Engineer/-in-Redondo-Beach,CA?jid=4a6282a4b1792e7f&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Monster",
        "apply_link": "https://www.monster.com/job-openings/fpga-engineer-redondo-beach-ca--02bd2bd3-0eef-4fa1-a8f3-433e582ec130?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/fpga-engineer-impulse-space-redondo-beach-ca_85681547?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-engineer-at-impulse-space-4372159633?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/fpga-engineer_7ea1a427836e8f469af0e10b127acd7b52305?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Space Crew",
        "apply_link": "https://spacecrew.com/space-jobs/mlkkg59j-impulse-space-fpga-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "FPGA Engineer\n\nDepartment: Software\n\nEmployment Type: Full Time\n\nLocation: Redondo Beach\n\nCompensation: $125,000 - $170,000 / year\n\nDescription\nAs an FPGA engineer at Impulse Space, you will be responsible for taking complex protocols and algorithms and accelerating them into high throughput FPGA blocks. Working closely with RF software engineers you will write libraries to help bridge the gap between fabric acceleration and high-level applications. Your code will not only fly in space but become the backbone for ground systems that will push millions of mission packets per second.\n\nResponsibilities\n• Design and implement all layers of satellite communication modems from DSP blocks to network protocols.\n• Analyze timing and resource requirements for existing and next generation RF products.\n• Create end-to-end test harnesses with integrations into CI/CD pipelines.\n• Work closely with RF software engineers as you design high performance libraries to bridge the gap between FPGA and SOC.\n\nMinimum Qualifications\n• Bachelor’s degree in computer science, electrical engineering, math or other engineering discipline.\n• 2+ years of professional FPGA development experience.\n• Experience using Verilog, SystemVerilog, or VHDL.\n• Experience developing for Xilinx FPGA/SOC products.\n\nPreferred Skills and Experience\n• Experience with Xilinx Vivado and Petalinux tooling.\n• Demonstrated experience of DSP fundamentals such as filters, and PLLs.\n• Exposure to fundamentals of satellite communications, encoders, PSK, symbol synchronization.\n• Experience developing software for embedded systems in C++ or C.\n• Experience with FPGA block stimulation and test benching.\n• Familiarity with satellite communication standards (DVB-S2X, CCSDS).\n\nAdditional Information:\n\nCompensation bands are determined by role, level, location, and alignment with market data. Individual level and base pay is determined on a case-by-case basis and may vary based on job-related skills, education, experience, technical capabilities and internal equity. In addition to base salary, for full-time hires, you may also be eligible for long-term incentives, in the form of stock options, and access to medical, vision & dental coverage as well as access to a 401(k) retirement plan.\n\nImpulse Space’s spacecraft manufacturing business is subject to U.S. export regulations including the International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR). This position requires applicants to be either U.S. Persons (i.e., U.S. citizen, U.S. national, lawful permanent U.S. resident (green card holder), an individual granted asylum in the U.S., or an individual admitted in U.S. refugee status) or persons eligible to obtain an export license from the U.S. Departments of State, Commerce, or other applicable U.S. government agencies. Learn more about the ITAR here.\n\nImpulse Space is an Equal Opportunity Employer; employment with Impulse Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Redondo Beach, CA",
    "job_city": "Redondo Beach",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.8491816,
    "job_longitude": -118.3884078,
    "job_benefits": [
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DrMlNJXKPEDWILO47AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 125000,
    "job_max_salary": 170000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s degree in computer science, electrical engineering, math or other engineering discipline",
        "2+ years of professional FPGA development experience",
        "Experience using Verilog, SystemVerilog, or VHDL",
        "Experience developing for Xilinx FPGA/SOC products",
        "This position requires applicants to be either U.S. Persons (i.e., U.S. citizen, U.S. national, lawful permanent U.S. resident (green card holder), an individual granted asylum in the U.S., or an individual admitted in U.S. refugee status) or persons eligible to obtain an export license from the U.S",
        "Departments of State, Commerce, or other applicable U.S. government agencies"
      ],
      "Benefits": [
        "Compensation: $125,000 - $170,000 / year",
        "Individual level and base pay is determined on a case-by-case basis and may vary based on job-related skills, education, experience, technical capabilities and internal equity",
        "In addition to base salary, for full-time hires, you may also be eligible for long-term incentives, in the form of stock options, and access to medical, vision & dental coverage as well as access to a 401(k) retirement plan"
      ],
      "Responsibilities": [
        "As an FPGA engineer at Impulse Space, you will be responsible for taking complex protocols and algorithms and accelerating them into high throughput FPGA blocks",
        "Working closely with RF software engineers you will write libraries to help bridge the gap between fabric acceleration and high-level applications",
        "Your code will not only fly in space but become the backbone for ground systems that will push millions of mission packets per second",
        "Design and implement all layers of satellite communication modems from DSP blocks to network protocols",
        "Analyze timing and resource requirements for existing and next generation RF products",
        "Create end-to-end test harnesses with integrations into CI/CD pipelines",
        "Work closely with RF software engineers as you design high performance libraries to bridge the gap between FPGA and SOC"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "impulsespace-pinpointhq-com-en-postings-5835a508-2f54-4fef-9650-58c33f7ec6f6",
    "_source": "new_jobs"
  },
  {
    "job_id": "kQImm6qaplaz_3W1AAAAAA==",
    "job_title": "FPGA Design Engineer -- Early-Career",
    "employer_name": "Lockheed Martin",
    "employer_logo": null,
    "employer_website": "https://www.lockheedmartin.com",
    "job_publisher": "Lockheed Martin Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.lockheedmartinjobs.com/job/colorado/fpga-design-engineer-early-career/694/91440228000?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Lockheed Martin Careers",
        "apply_link": "https://www.lockheedmartinjobs.com/job/colorado/fpga-design-engineer-early-career/694/91440228000?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/fpga-design-engineer-early-career-lockheed-martin-JV_IC1164304_KO0,33_KE34,49.htm?jl=1010026337872&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=99a34ab5f76a3380&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/2b41b006-14da-405f-9d43-1176eafb7340?q=Graduate+Engineer&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/UIx5t_9agSQXs5aHyoRh1w1Hj3agAzHMzF5fUgdpaVZvEvASowkU1Q?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Lockheed-Martin/Job/FPGA-Design-Engineer--Early-Career/-in-Littleton,CO?jid=6836984a52099799&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "JSfirm.com",
        "apply_link": "https://www.jsfirm.com/job/Engineering-FPGA-Design-Engineer----Early-Career/Highlands+Ranch-Colorado/jobID_1850004?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description:By bringing together people that use their\npassion for purposeful innovation, at\nLockheed Martin we keep people safe and\nsolve the world's most complex challenges.\nOur people are some of the greatest minds\nin the industry and truly make Lockheed\nMartin a great place to work.\n\nWith our employees as our priority, we\nprovide diverse career opportunities\ndesigned to propel development and boost\nagility. Our flexible schedules, competitive\npay, and comprehensive benefits enable\nour employees to live a healthy, fulfilling\nlife at and outside of work.\n\nAt Lockheed Martin, we place an emphasis\non empowering our employees by\nfostering innovation, integrity, and\nexemplifying the epitome of corporate\nresponsibility.\n\nYour Mission is Ours.\n\nThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Engineers who has a passion for microchip design and space.\n\nJoin Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.\nBasic Qualifications:\nBachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, from an accredited school.\nExperience or coursework in the design of FPGA and/or ASIC devices.\nHDL programming experience with VHDL, Verilog, and/or SystemVerilog.\nWilling and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position.\nDesired Skills:\nExperience or coursework in the design of FPGA and/or ASIC devices.\nExperience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).\nKnowledge of digital design, development, and simulation.\nSecurity Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration.\nClearance Level: Secret\nOther Important Information You Should Know\nExpression of Interest: By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.\nAbility to Work Remotely: Onsite Full-time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.\nWork Schedules: Lockheed Martin supports a variety of alternate work schedules that provide additional flexibility to our employees. Schedules range from standard 40 hours over a five day work week while others may be condensed. These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits.\nSchedule for this Position: 9x80 every other Friday off\nPay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $68,000 - $119,830. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\n(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.\nThis position is incentive plan eligible.\nLockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.\nThe application window will close in 90 days; applicants are encouraged to apply within 5 - 30 days of the requisition posting date in order to receive optimal consideration.\nAt Lockheed Martin, we use our passion for purposeful innovation to help keep people safe and solve the world's most complex challenges. Our people are some of the greatest minds in the industry and truly make Lockheed Martin a great place to work.\n\nWith our employees as our priority, we provide diverse career opportunities designed to propel, develop, and boost agility. Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work. We place an emphasis on empowering our employees by fostering an inclusive environment built upon integrity and corporate responsibility.\n\nIf this sounds like a culture you connect with, you’re invited to apply for this role. Or, if you are unsure whether your experience aligns with the requirements of this position, we encourage you to search on Lockheed Martin Jobs, and apply for roles that align with your qualifications.\nExperience Level: 4 yr and up College\nBusiness Unit: SPACE\nRelocation Available: Possible\nCareer Area: Electrical Engineering\nType: Full-Time\nShift: First",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770336000,
    "job_posted_at_datetime_utc": "2026-02-06T00:00:00.000Z",
    "job_location": "Highlands Ranch, CO",
    "job_city": "Highlands Ranch",
    "job_state": "Colorado",
    "job_country": "US",
    "job_latitude": 39.5480789,
    "job_longitude": -104.9739333,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DkQImm6qaplaz_3W1AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, from an accredited school",
        "Experience or coursework in the design of FPGA and/or ASIC devices",
        "HDL programming experience with VHDL, Verilog, and/or SystemVerilog",
        "Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position",
        "Experience or coursework in the design of FPGA and/or ASIC devices",
        "Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test)",
        "Knowledge of digital design, development, and simulation",
        "Security Clearance Statement: This position requires a government security clearance, you must be a US Citizen for consideration",
        "Experience Level: 4 yr and up College"
      ],
      "Benefits": [
        "Our flexible schedules, competitive",
        "pay, and comprehensive benefits enable",
        "our employees to live a healthy, fulfilling",
        "Schedules range from standard 40 hours over a five day work week while others may be condensed",
        "These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits",
        "Schedule for this Position: 9x80 every other Friday off",
        "Pay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $68,000 - $119,830",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays",
        "Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays",
        "PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year",
        "This position is incentive plan eligible",
        "Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work",
        "Relocation Available: Possible"
      ],
      "Responsibilities": [
        "designed to propel development and boost"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-lockheedmartinjobs-com-job-colorado-fpga-design-engineer-early-career-694-91440228000",
    "_source": "new_jobs"
  },
  {
    "job_id": "3tZ26LmX52o6BCBBAAAAAA==",
    "job_title": "Senior Engineer- FPGA",
    "employer_name": "AST SpaceMobile",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTmqX6_amq_1TuNVN6A_uZv3NjaO1OFYNnusDnq&s=0",
    "employer_website": null,
    "job_publisher": "Space Crew",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://spacecrew.com/space-jobs/mlga5ujw-ast-spacemobile-senior-engineer-fpga?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Space Crew",
        "apply_link": "https://spacecrew.com/space-jobs/mlga5ujw-ast-spacemobile-senior-engineer-fpga?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/senior-engineer-fpga-lanham-ast-space-mobile-65549ef31ec9b320765a083e53ed104f?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/f4ca892e780a37ee6460f7fa2a8d45a7?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-engineer-fpga-at-ast-spacemobile-4371213519?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Monster",
        "apply_link": "https://www.monster.com/job-openings/senior-engineer-fpga-lanham-md--aa097453-37b2-40f8-88e3-9aba049dcaf1?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/AST-SpaceMobile/Job/Senior-Engineer-FPGA/-in-Lanham,MD?jid=dd31299731726a9b&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/senior-engineer-fpga_7ea1a460be7605735126f90f67c9bd66579f3?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SpaceTalent Job Board",
        "apply_link": "https://jobs.spacetalent.org/companies/ast-spacemobile/jobs/67288083-senior-engineer-fpga?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "AST SpaceMobile is building the first and only global cellular broadband network in space to operate directly with standard, unmodified mobile devices based on our extensive IP and patent portfolio and designed for both commercial and government applications. Our engineers and space scientists are on a mission to eliminate the connectivity gaps faced by today’s five billion mobile subscribers and finally bring broadband to the billions who remain unconnected.\n\nPosition Overview\n\nWe are seeking a highly skilled Senior Engineer- FPGA to support test and development across radar and communications systems for the AST SpaceMobile Defense Team. The role focuses on maintaining, testing, and implementing high‑performance digital signal processing (DSP), high‑speed data paths, timing‑critical logic, and advanced waveform processing on modern FPGA platforms. You will collaborate closely with systems, RF/microwave, hardware, and software engineering teams to deliver next‑generation radar and communications capabilities that directly support the mission.\n\nIn this role, you will directly influence the performance and resilience of next‑generation radar and communications systems supporting the warfighter. Your FPGA expertise will enable advanced sensing, secure data links, and high‑confidence situational awareness essential to national defense.\n\nKey Responsibilities\n• Design and implement FPGA logic for radar signal processing, including beamforming, pulse compression, MTI/MTD, and high‑rate data acquisition pipelines.\n• Develop firmware modules for software‑defined radio (SDR) and digital communications (e.g., modulation/demodulation, filtering, channelization, timing recovery, and error correction).\n• Implement and integrate high‑speed interfaces (SERDES, JESD204B/C, LVDS, 10/40/100G Ethernet) and custom communication links.\n• Create HDL testbenches and perform simulation using tools such as QuestaSim/ModelSim and Vivado.\n• Execute timing closure, static timing analysis, and hardware‑in‑the‑loop verification.\n• Integrate FPGA logic with mixed‑signal front ends, ADC/DAC interfaces, embedded processors, and high‑speed digital boards.\n• Support lab testing using oscilloscopes, spectrum analyzers, vector signal analyzers, and radar/communications test equipment.\n• Troubleshoot issues from fielded assets and perform root‑cause analysis and corrective actions.\n• Maintain FPGA images for build configurations and partner with DevOps for FPGA build deliveries.\n• Develop engineering documentation (e.g., ICDs, verification plans, test reports) that meets federal program and customer standards.\n\nQualifications\n\nEducation\n\nBachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a closely related field.\n\nExperience\n\nA minimum of 10 years of FPGA development experience in radar, communications, or high‑performance DSP applications.\n\nRequired Qualifications\n• Strong proficiency in VHDL/Verilog and FPGA platforms such as Xilinx/AMD (Zynq, UltraScale, RFSoC) or Intel/Altera devices.\n• Hands‑on experience with high‑speed interfaces, DSP architectures, timing analysis, and verification workflows.\n• Demonstrated ability to produce customer‑ready technical documentation.\n• Active security clearance or the ability to obtain a U.S. security clearance\n\nPreferred Qualifications\n• Experience supporting DoD radar or tactical communications programs.\n• Experience with RFSoC, multi‑channel ADC/DAC architectures, or mixed‑signal integration.\n• Familiarity with high‑speed switching and transceiver technologies (e.g., Xilinx GTX/GTY).\n• Knowledge of DO‑254, MIL‑STD frameworks, or other government design assurance standards.\n• Experience scripting or automating workflows in Python, MATLAB, or TCL.\n\nSoft Skills\n• Strong analytical and problem‑solving abilities.\n• Excellent written and verbal communication skills; able to interface effectively with radar, RF, and systems engineering teams.\n• Proven ability to work independently on complex tasks while coordinating across multi‑disciplinary groups.\n• Meticulous attention to detail and a commitment to producing high‑quality, review‑ready engineering artifacts.\n\nTechnology Stack\n• Xilinx/AMD tool suites including Vivado and Vitis\n• Mentor Graphics ModelSim/Questa, Synopsys Synplify (or Synplicity)\n• Xilinx/AMD Zynq UltraScale RFSoC and MPSoC\n• AXI streaming and control buses\n• MATLAB and Python\n• Git\n• Signal generators, spectrum analyzers, oscilloscopes, and vector signal analyzers\n\nPhysical Requirements\n• Ability to work in a standard office environment and use a computer for extended periods.\n• Ability to work in an ESD‑safe lab environment and operate common RF/digital test equipment (e.g., oscilloscopes, spectrum analyzers).\n• Fine motor skills for handling and connecting lab instrumentation and development boards.\n\nThis job description may not be inclusive to the duties and responsibilities listed. Additional tasks may be assigned to the employee from time to time or the scope of the job may change as needed by business demands.\n\nAST SpaceMobile is an Equal Opportunity, at will Employer; employment is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Lanham, MD",
    "job_city": "Lanham",
    "job_state": "Maryland",
    "job_country": "US",
    "job_latitude": 38.9614131,
    "job_longitude": -76.8432663,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D3tZ26LmX52o6BCBBAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a closely related field",
        "A minimum of 10 years of FPGA development experience in radar, communications, or high‑performance DSP applications",
        "Strong proficiency in VHDL/Verilog and FPGA platforms such as Xilinx/AMD (Zynq, UltraScale, RFSoC) or Intel/Altera devices",
        "Hands‑on experience with high‑speed interfaces, DSP architectures, timing analysis, and verification workflows",
        "Demonstrated ability to produce customer‑ready technical documentation",
        "Active security clearance or the ability to obtain a U.S. security clearance",
        "Strong analytical and problem‑solving abilities",
        "Excellent written and verbal communication skills; able to interface effectively with radar, RF, and systems engineering teams",
        "Proven ability to work independently on complex tasks while coordinating across multi‑disciplinary groups",
        "Meticulous attention to detail and a commitment to producing high‑quality, review‑ready engineering artifacts",
        "Technology Stack",
        "Mentor Graphics ModelSim/Questa, Synopsys Synplify (or Synplicity)",
        "MATLAB and Python",
        "Git",
        "Ability to work in a standard office environment and use a computer for extended periods",
        "Ability to work in an ESD‑safe lab environment and operate common RF/digital test equipment (e.g., oscilloscopes, spectrum analyzers)",
        "Fine motor skills for handling and connecting lab instrumentation and development boards"
      ],
      "Responsibilities": [
        "The role focuses on maintaining, testing, and implementing high‑performance digital signal processing (DSP), high‑speed data paths, timing‑critical logic, and advanced waveform processing on modern FPGA platforms",
        "You will collaborate closely with systems, RF/microwave, hardware, and software engineering teams to deliver next‑generation radar and communications capabilities that directly support the mission",
        "In this role, you will directly influence the performance and resilience of next‑generation radar and communications systems supporting the warfighter",
        "Your FPGA expertise will enable advanced sensing, secure data links, and high‑confidence situational awareness essential to national defense",
        "Design and implement FPGA logic for radar signal processing, including beamforming, pulse compression, MTI/MTD, and high‑rate data acquisition pipelines",
        "Develop firmware modules for software‑defined radio (SDR) and digital communications (e.g., modulation/demodulation, filtering, channelization, timing recovery, and error correction)",
        "Implement and integrate high‑speed interfaces (SERDES, JESD204B/C, LVDS, 10/40/100G Ethernet) and custom communication links",
        "Create HDL testbenches and perform simulation using tools such as QuestaSim/ModelSim and Vivado",
        "Execute timing closure, static timing analysis, and hardware‑in‑the‑loop verification",
        "Integrate FPGA logic with mixed‑signal front ends, ADC/DAC interfaces, embedded processors, and high‑speed digital boards",
        "Support lab testing using oscilloscopes, spectrum analyzers, vector signal analyzers, and radar/communications test equipment",
        "Troubleshoot issues from fielded assets and perform root‑cause analysis and corrective actions",
        "Maintain FPGA images for build configurations and partner with DevOps for FPGA build deliveries",
        "Develop engineering documentation (e.g., ICDs, verification plans, test reports) that meets federal program and customer standards",
        "Xilinx/AMD tool suites including Vivado and Vitis",
        "Xilinx/AMD Zynq UltraScale RFSoC and MPSoC",
        "AXI streaming and control buses",
        "Signal generators, spectrum analyzers, oscilloscopes, and vector signal analyzers"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "spacecrew-com-space-jobs-mlga5ujw-ast-spacemobile-senior-engineer-fpga",
    "_source": "new_jobs"
  },
  {
    "job_id": "-E2K_ZlveXd0J4LDAAAAAA==",
    "job_title": "Senior FPGA Engineer / DSP Engineer (RF Telemetry)",
    "employer_name": "Delta Information Systems, Inc.",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTX0RIRukRlaCr4XQc_PzzIvJP99USi9ET8WJHn&s=0",
    "employer_website": "https://www.delta-info.com",
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-engineer-dsp-engineer-rf-telemetry-at-delta-information-systems-inc-4370721056?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-engineer-dsp-engineer-rf-telemetry-at-delta-information-systems-inc-4370721056?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "About the Role\n\nDelta Information Systems is seeking a hands-on Senior FPGA Engineer with strong RF communications and DSP experience under our GDP division to design and develop real-world aerospace telemetry hardware.\n\nThis role focuses on FPGA/DSP design for RF receivers, taking designs from MATLAB modeling through FPGA implementation, board bring-up, and system integration. You’ll work on mission-critical products used in flight test, missile test, range safety, and space applications.\n\nThis is a hardware focused engineering role, not a software only position. Candidates should have hands-on FPGA and board-level experience.\n\nWhat You’ll Be Doing\n• FPGA/DSP design and debug for telemetry RF receivers\n• VHDL-based FPGA design, simulation, and verification\n• MATLAB modeling to support DSP and system architecture\n• Board-level development, PCB oversight, and lab bring-up\n• Integration of embedded CPU and FPGA designs\n• Cross-functional collaboration with engineering and marketing\n• Documentation: requirements, test plans, design reviews\n• Jira-based issue tracking and design reviews\n\nWhat We Look For\n• BS in Electrical Engineering\n• 5+ years in DSP-based product development\n• Hands-on FPGA design experience (VHDL)\n• RF receiver signal processing experience\n• Familiarity with modulation schemes (PCM/FM, SOQPSK)\n• Familiarity with FEC techniques (LDPC, Viterbi)\n• FPGA simulation + MATLAB experience\n• Lab experience with test equipment\n• Embedded C/C++ a plus\n• U.S. Persons Only (ITAR/EAR)\n\nThis position may require exposure to information, which is subject to US export control regulations, i.e. the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). All applicants must be “U.S. persons” within the meaning of U.S. regulations.\n\nThis is a 100% onsite role based in Horsham, PA, working closely with hardware, lab equipment, and cross-functional engineering teams.\n\nCompensation\n• Salary Range: $135,000-$165,000 (based on experience)\n• 100% PAID COVERAGE for Medical, Dental, and Vision for the Employee and Dependents\n• 401(k) Employer Match\n• Employee Stock Ownership Program (company funded)\n• Life Insurance (company funded)\n• Short-Term Disability (company funded)\n• Long-Term Disability (company funded)\n• 80 hours (Vacation)\n• 40 hours (Sick Leave)\n• 11 days (Paid Holidays\n• HealthCare FSA\n• Dependent Care FSA\n\nWhat We Offer\n• Opportunities for training, certifications, and career growth.\n• A mission-driven culture where your work contributes to national security.\n• Exposure to advanced technologies and programs critical to the aerospace and defense sector.\n\nWhy Join Delta\n• 50+ years in aerospace telemetry\n• Engineers own designs end-to-end\n• Small, experienced team with minimal bureaucracy\n• Hardware that ships, flies, and is used in the field\n\nAbout Delta Information Systems, Inc.®\n\nDelta Information Systems (DIS) is an industry-leading supplier of high-quality aerospace telemetry products for Flight Test, Missile Test, Range Safety, Launch Support and Satellite Command and Control applications. Their products address the complete telemetry chain from Data Acquisition, Storage, Transport and Distribution to Telemetry Processing and Display. DIS customers include all DoD entities, all Major Primes, Integrators, Gov Labs, Aircraft & Missile Manufacturers, & Launch Facilities.\n\nIn addition, Delta Information Systems (DIS) designs and develops sophisticated electronic equipment that is specifically designed to reliably operate in harsh environments. They deliver critical video communications capability for manned and unmanned Intelligence, Surveillance and Reconnaissance (ISR) programs.",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Horsham, PA",
    "job_city": "Horsham",
    "job_state": "Pennsylvania",
    "job_country": "US",
    "job_latitude": 40.1784422,
    "job_longitude": -75.1285061,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D-E2K_ZlveXd0J4LDAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 135000,
    "job_max_salary": 165000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Candidates should have hands-on FPGA and board-level experience",
        "BS in Electrical Engineering",
        "5+ years in DSP-based product development",
        "Hands-on FPGA design experience (VHDL)",
        "RF receiver signal processing experience",
        "Familiarity with modulation schemes (PCM/FM, SOQPSK)",
        "Familiarity with FEC techniques (LDPC, Viterbi)",
        "FPGA simulation + MATLAB experience",
        "Lab experience with test equipment",
        "U.S. Persons Only (ITAR/EAR)",
        "This position may require exposure to information, which is subject to US export control regulations, i.e",
        "All applicants must be “U.S. persons” within the meaning of U.S. regulations",
        "Small, experienced team with minimal bureaucracy",
        "Hardware that ships, flies, and is used in the field"
      ],
      "Benefits": [
        "Salary Range: $135,000-$165,000 (based on experience)",
        "100% PAID COVERAGE for Medical, Dental, and Vision for the Employee and Dependents",
        "401(k) Employer Match",
        "Employee Stock Ownership Program (company funded)",
        "Life Insurance (company funded)",
        "Short-Term Disability (company funded)",
        "Long-Term Disability (company funded)",
        "80 hours (Vacation)",
        "40 hours (Sick Leave)",
        "11 days (Paid Holidays",
        "HealthCare FSA",
        "Dependent Care FSA",
        "Opportunities for training, certifications, and career growth",
        "A mission-driven culture where your work contributes to national security",
        "Exposure to advanced technologies and programs critical to the aerospace and defense sector",
        "50+ years in aerospace telemetry",
        "Engineers own designs end-to-end"
      ],
      "Responsibilities": [
        "This role focuses on FPGA/DSP design for RF receivers, taking designs from MATLAB modeling through FPGA implementation, board bring-up, and system integration",
        "You’ll work on mission-critical products used in flight test, missile test, range safety, and space applications",
        "FPGA/DSP design and debug for telemetry RF receivers",
        "VHDL-based FPGA design, simulation, and verification",
        "MATLAB modeling to support DSP and system architecture",
        "Board-level development, PCB oversight, and lab bring-up",
        "Integration of embedded CPU and FPGA designs",
        "Cross-functional collaboration with engineering and marketing",
        "Documentation: requirements, test plans, design reviews",
        "Jira-based issue tracking and design reviews",
        "the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR)",
        "They deliver critical video communications capability for manned and unmanned Intelligence, Surveillance and Reconnaissance (ISR) programs"
      ]
    },
    "job_onet_soc": "17207200",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-senior-fpga-engineer-dsp-engineer-rf-telemetry-at-delta-information-systems-inc-4370721056",
    "_source": "new_jobs"
  },
  {
    "job_id": "ma8Ml1E0SvGlMEHRAAAAAA==",
    "job_title": "Senior Engineer - FPGA Design",
    "employer_name": "GE Aerospace",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQ3iRcWQHpHkwnn0LS0v9plLwDo5g4FP7sj86GA&s=0",
    "employer_website": "https://www.geaerospace.com",
    "job_publisher": "GE Aerospace Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.geaerospace.com/global/en/job/GAOGAYGLOBALR5028280EXTERNALENGLOBAL/Senior-Engineer-FPGA-Design?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "GE Aerospace Careers",
        "apply_link": "https://careers.geaerospace.com/global/en/job/GAOGAYGLOBALR5028280EXTERNALENGLOBAL/Senior-Engineer-FPGA-Design?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=abd31d96b7dc770f&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description Summary\nAre you ready to see your career take flight? At GE Aerospace, we believe the world works better when it flies. We are a world-leading provider of jet engines, components, and integrated systems for commercial and military aircraft. We have a relentless dedication to the future of safe and more sustainable flight and believe in our talented people to make it happen.\n\nAs a Senior FPGA Design Engineer, you will provide leadership and support to the development of commercial and military projects for the Aerospace Power business. This role will focus on advancing digital design and FPGA capabilities to create innovative solutions to meet customer requirements and expectation during NPI execution.\n\nAt GE Aerospace in Dayton, OH the EPISCenter is the headquarters for all of Aerospace Power Engineering. At this facility you have an opportunity to put your engineering training and skills to use. Our Engineers are focused and challenged on developing new technologies and delivering state of the art products such as Hybrid Electric aircraft, the latest military platforms, and SiC technology to name a few. If you like hands-on work, there is a 155,000 sq ft lab that includes 6 high power test cells totaling 15 MW, an EMI chamber, an electronics lab, a rapid build prototype lab, and a real time simulator lab with all the latest equipment.\n\nJob Description\n\nRoles and Responsibilities:\n• Lead the design, development, analysis, evaluation, simulation, verification, integration/test of Field Programmable Gate Arrays (FPGAs).\n• Lead the planning and execution of DO-254 objectives for complex logic lifecycle projects.\n• Lead the design, analysis, or evaluation of both electrical sub-systems and power conversion systems using sound engineering principles and adhering to business standards, practices, procedures, and product / program requirements.\n• Develop and test algorithms for signal processing and control of power systems and power electronics components including high frequency switching components.\n• Work closely with embedded software and controls teams to develop architectures, interfaces, and designs for custom logic devices.\n• Perform the analysis and decomposition of systems, software, and hardware requirements to complex logic device level requirements, architecture, and detailed design.\n• Support the development of embedded software and firmware.\n• Design, test, and troubleshoot digital electronics circuits and FPGA implementations.\n• Digital circuits designs include micro controllers, FPGA, communication interface circuits, logic families and digital memory.\n• Create EMI compliant designs and follow EMC best practices as they apply to digital designs.\n• Provide guidance to less experienced team members.\n• Effectively and timely communicate with project team and leadership to enable quick issue resolution.\n• Facilitate reuse strategies and Product Line Engineering (PLE) practices.\n• Assure proper documentation of technical data generated for the assigned projects and or tasks consistent with engineering policies and procedures.\n• Work in a lab environment and follow all site policies and procedures.\n\nRequired Qualifications\n• Bachelor's degree in Engineering, Computer Science or related field from an accredited university or college (or a high school diploma / GED with at least 15 years of experience of relevant electrical design experience).\n• Minimum of 10 years of professional experience in digital hardware design, and FPGA development us VHDL or Verilog.\n\nAdditional Information\n• This position requires U.S. citizenship status.\n• Ability to sit on-site at the EPISCenter located in Dayton, OH.\n\nPreferred Qualifications\n• Master’s degree in Engineering, Computer Science, or related field from an accredited university or college.\n• Demonstrated experience with FPGA design tools (Xilinx Vivado/ISE, Intel Quartus, or equivalent) and simulation tools (ModelSim, QuestaSim, or equivalent).\n• Demonstrated experience with AMD Xilinx and Intel FPGAs with VHDL firmware language\n• Demonstrated DO-254 lifecycle experience with complex logic devices.\n• Demonstrated experience with FPGA simulation tools.\n• Experience with timing closure, clock domain crossing, and FPGA optimization techniques.\n• Experience with high-speed interfaces (PCIe, Gigabit Ethernet, etc.), signal processing implementations, or data streaming architectures\n• Experience with high reliability electronic systems design and fault-tolerant design techniques\n• Lab hands-on experience with FPGA debug tools (ChipScope, ILA, SignalTap) and test equipment\n• Python or scripting experience for test automation and tool development\n• Experience with embedded software development and programming in C.\n• Experience with Mathworks suite of tools such as MATLAB, Simulink, Stateflow, HDL Coder, System Composer, and Requirements Toolbox\n• Experience with ARP-4754, RTCA DO-178, DO-331, and DO-254\n• PTC Windchill experience\n• IBM DOORS experience\n• Cameo Systems Modeler experience\n• Experience with Power Systems architecture and design, including power generation, power conversion, and power distribution on aircraft and aerospace platforms.\n• Understanding of power electronics control algorithms and high-frequency switching systems\n• Effective communication skills and strong interpersonal skills.\n• High degree of accountability to program deliverables, including quality, reliability, performance, and cost.\n• Clear thinker and ability to work with limited information and ambiguous problem definitions.\n• Proven ability to manage risk and uncertainty for self and team within a dynamic priority-setting environment.\n• Strong technical acumen paired with the ability to understand a wide range of technology domains.\n• Ability to drive innovation across organizations and influence indirect teams.\n\nSome of our competitive benefits package includes:\n• Medical, dental, and vision insurance that begins on the first day of employment\n• Permissive time off policy for newly hired employees\n• Generous 401(k) plan\n• Tuition Reimbursement\n• Life insurance and disability coverage\n• And more!\n\nThis role requires access to U.S. export-controlled information. Therefore, employment will be contingent upon the ability to prove that you meet the status of a U.S. Person as one of the following: U.S. lawful permanent resident, U.S. Citizen, have been granted asylee or refugee status (i.e., a protected individual under the Immigration and Naturalization Act, 8 U.S.C. 1324b(a)(3)).\n\nAdditional Information\n\nGE Aerospace offers a great work environment, professional development, challenging careers, and competitive compensation. GE Aerospace is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, protected veteran status or other characteristics protected by law.\n\nGE Aerospace will only employ those who are legally authorized to work in the United States for this opening. Any offer of employment is conditioned upon the successful completion of a drug screen (as applicable).\n\nRelocation Assistance Provided: Yes",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Dayton, OH",
    "job_city": "Dayton",
    "job_state": "Ohio",
    "job_country": "US",
    "job_latitude": 39.7592225,
    "job_longitude": -84.1936144,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dma8Ml1E0SvGlMEHRAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor's degree in Engineering, Computer Science or related field from an accredited university or college (or a high school diploma / GED with at least 15 years of experience of relevant electrical design experience)",
        "Minimum of 10 years of professional experience in digital hardware design, and FPGA development us VHDL or Verilog",
        "This position requires U.S. citizenship status",
        "Ability to sit on-site at the EPISCenter located in Dayton, OH",
        "Therefore, employment will be contingent upon the ability to prove that you meet the status of a U.S. Person as one of the following: U.S. lawful permanent resident, U.S. Citizen, have been granted asylee or refugee status (i.e., a protected individual under the Immigration and Naturalization Act, 8 U.S.C"
      ],
      "Benefits": [
        "Medical, dental, and vision insurance that begins on the first day of employment",
        "Permissive time off policy for newly hired employees",
        "Generous 401(k) plan",
        "Tuition Reimbursement",
        "Life insurance and disability coverage"
      ],
      "Responsibilities": [
        "This role will focus on advancing digital design and FPGA capabilities to create innovative solutions to meet customer requirements and expectation during NPI execution",
        "Lead the design, development, analysis, evaluation, simulation, verification, integration/test of Field Programmable Gate Arrays (FPGAs)",
        "Lead the planning and execution of DO-254 objectives for complex logic lifecycle projects",
        "Lead the design, analysis, or evaluation of both electrical sub-systems and power conversion systems using sound engineering principles and adhering to business standards, practices, procedures, and product / program requirements",
        "Develop and test algorithms for signal processing and control of power systems and power electronics components including high frequency switching components",
        "Work closely with embedded software and controls teams to develop architectures, interfaces, and designs for custom logic devices",
        "Perform the analysis and decomposition of systems, software, and hardware requirements to complex logic device level requirements, architecture, and detailed design",
        "Support the development of embedded software and firmware",
        "Design, test, and troubleshoot digital electronics circuits and FPGA implementations",
        "Digital circuits designs include micro controllers, FPGA, communication interface circuits, logic families and digital memory",
        "Create EMI compliant designs and follow EMC best practices as they apply to digital designs",
        "Provide guidance to less experienced team members",
        "Effectively and timely communicate with project team and leadership to enable quick issue resolution",
        "Facilitate reuse strategies and Product Line Engineering (PLE) practices",
        "Assure proper documentation of technical data generated for the assigned projects and or tasks consistent with engineering policies and procedures",
        "Work in a lab environment and follow all site policies and procedures"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-geaerospace-com-global-en-job-gaogayglobalr5028280externalenglobal-senior-engineer-fpga-design",
    "_source": "new_jobs"
  },
  {
    "job_id": "k8X7UmL_I68JcpkDAAAAAA==",
    "job_title": "Senior FPGA Engineer, Xilinx Development",
    "employer_name": "CACI",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQl8tQdq7ZytYyB8Uw1_ipSYgZgY_QM4JZ7YD80&s=0",
    "employer_website": null,
    "job_publisher": "CACI Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.caci.com/global/en/job/CACIGLOBAL321769EXTERNALENGLOBAL/Senior-FPGA-Engineer-Xilinx-Development?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "CACI Careers",
        "apply_link": "https://careers.caci.com/global/en/job/CACIGLOBAL321769EXTERNALENGLOBAL/Senior-FPGA-Engineer-Xilinx-Development?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/CACI/Job/Senior-FPGA-Engineer,-Xilinx-Development/-in-Dulles,VA?jid=250c68856444ec57&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "ClearedJobs.Net",
        "apply_link": "https://clearedjobs.net/job/senior-fpga-engineer-xilinx-development-dulles-virginia-1852125?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Tech Jobs Personalized",
        "apply_link": "https://builtin.com/job/senior-fpga-engineer-xilinx-development/8403945?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=0ac2e8b0c028cf0a&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Hispanic Today",
        "apply_link": "https://hispanic-today.com/dulles-va/senior-fpga-engineer-xilinx-development/84B19E2005474BCC99B8C922FA483D77/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/senior-fpga-engineer-xilinx-development-dulles-caci-international-inc-4b705a99321d2922d6b52e46c5c88783?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-engineer-xilinx-development-at-caci-international-inc-4369266648?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Title: Senior FPGA Engineer, Xilinx Development\n\nJob Category: Engineering\n\nTime Type: Full time\n\nMinimum Clearance Required to Start: Top Secret\n\nEmployee Type: Regular\n\nPercentage of Travel Required: Up to 10%\n\nType of Travel: Local\n• * *\n\nThe Senior FPGA Engineer is responsible for the architecture, design and development of digital signal processing applications utilizing Xilinx devices to be deployed on CACI designed tactical SIGINT/EW solutions. Designs include signal processing algorithms to support radio frequency (RF) software defined radio functionality, Signal Intelligence (SIGINT) applications, data communication with peripheral devices, and other capabilities as required. They will work closely with other hardware and software teams to define system specifications and architectures, to document detailed designs, and to implement, troubleshoot, and verify designs.\n\nDuties and Responsibilities:\n• Work within a team of scientists and engineers to architect and implement FPGA solutions for wideband RF signal collection and processing systems.\n• Design and Implement FGPA algorithms and techniques for signal detection, processing, and engagement in current generation FPGA devices.\n\nYou’ll Bring These Qualifications:\n• Bachelor's degree or equivalent, with 5+ years of related experience\n• Recent experience with design and implementation of software defined radio capabilities for FPGAs (e.g., Peak Detectors, Digital Filters, Modulation, Demodulation, CORDIC, FFT).\n• Experience with Xilinx Ultrascale and/or Versal FPGA families within an RFSOC architecture.\n• Experience with VHDL design entry, constraint, simulation, and synthesis tools using Xilinx Vivado.\n• Experience debugging FPGA-based systems using test equipment such as oscilloscopes, spectrum analyzers, network analyzers, signal generators, etc…\n• Experience with RF transceiver design, in a multitude of frequency ranges.\n• Active Top Secret clearance (US citizenship required) able to obtain SCI.\n\nThese Qualifications Would be Nice to Have:\n• Experience with interfacing FPGAs to ARM processors/microcontrollers.\n• Experience with C/C++ in either software or embedded firmware environments.\n• Experience with Embedded Linux on Single Board Computer (SBC) environments or PetaLinux on Xilinx platforms.\n• Experience with MATLAB, particularly with the HDL Coder or Embedded Coder product lines.\n• Experience with Altera FPGAs and their respective toolchains (Quartus, Signal Tap, etc…)\n\n-\n\n_________________________________________________________________________\n\nWhat You Can Expect:\n\nA culture of integrity.\n\nAt CACI, we place character and innovation at the center of everything we do. As a valued team member, you’ll be part of a high-performing group dedicated to our customer’s missions and driven by a higher purpose – to ensure the safety of our nation.\n\nAn environment of trust.\n\nCACI values the unique contributions that every employee brings to our company and our customers - every day. You’ll have the autonomy to take the time you need through a unique flexible time off benefit and have access to robust learning resources to make your ambitions a reality.\n\nA focus on continuous growth.\n\nTogether, we will advance our nation's most critical missions, build on our lengthy track record of business success, and find opportunities to break new ground — in your career and in our legacy.\n\nYour potential is limitless. So is ours.\n\n_________________________________________________________________________\n\nPay Range: There are a host of factors that can influence final salary including, but not limited to, geographic location, Federal Government contract labor categories and contract wage rates, relevant prior work experience, specific skills and competencies, education, and certifications. Our employees value the flexibility at CACI that allows them to balance quality work and their personal lives. We offer competitive compensation, benefits and learning and development opportunities. Our broad and competitive mix of benefits options is designed to support and protect employees and their families. At CACI, you will receive comprehensive benefits such as; healthcare, wellness, financial, retirement, family support, continuing education, and time off benefits.\n\nThe proposed salary range for this position is:\n$94,400 - $198,200\n\nCACI is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, pregnancy, sexual orientation, age, national origin, disability, status as a protected veteran, or any other protected characteristic.",
    "job_is_remote": false,
    "job_posted_at": "7 days ago",
    "job_posted_at_timestamp": 1770508800,
    "job_posted_at_datetime_utc": "2026-02-08T00:00:00.000Z",
    "job_location": "Dulles, VA",
    "job_city": "Dulles",
    "job_state": "Virginia",
    "job_country": "US",
    "job_latitude": 38.9639112,
    "job_longitude": -77.4496269,
    "job_benefits": [
      "paid_time_off",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dk8X7UmL_I68JcpkDAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Minimum Clearance Required to Start: Top Secret",
        "Bachelor's degree or equivalent, with 5+ years of related experience",
        "Recent experience with design and implementation of software defined radio capabilities for FPGAs (e.g., Peak Detectors, Digital Filters, Modulation, Demodulation, CORDIC, FFT)",
        "Experience with Xilinx Ultrascale and/or Versal FPGA families within an RFSOC architecture",
        "Experience with VHDL design entry, constraint, simulation, and synthesis tools using Xilinx Vivado",
        "Experience debugging FPGA-based systems using test equipment such as oscilloscopes, spectrum analyzers, network analyzers, signal generators, etc…",
        "Experience with RF transceiver design, in a multitude of frequency ranges",
        "Active Top Secret clearance (US citizenship required) able to obtain SCI",
        "Experience with interfacing FPGAs to ARM processors/microcontrollers",
        "Experience with C/C++ in either software or embedded firmware environments",
        "Experience with Embedded Linux on Single Board Computer (SBC) environments or PetaLinux on Xilinx platforms",
        "Experience with MATLAB, particularly with the HDL Coder or Embedded Coder product lines",
        "Experience with Altera FPGAs and their respective toolchains (Quartus, Signal Tap, etc…)"
      ],
      "Benefits": [
        "CACI values the unique contributions that every employee brings to our company and our customers - every day",
        "You’ll have the autonomy to take the time you need through a unique flexible time off benefit and have access to robust learning resources to make your ambitions a reality",
        "A focus on continuous growth",
        "Pay Range: There are a host of factors that can influence final salary including, but not limited to, geographic location, Federal Government contract labor categories and contract wage rates, relevant prior work experience, specific skills and competencies, education, and certifications",
        "Our employees value the flexibility at CACI that allows them to balance quality work and their personal lives",
        "We offer competitive compensation, benefits and learning and development opportunities",
        "Our broad and competitive mix of benefits options is designed to support and protect employees and their families",
        "At CACI, you will receive comprehensive benefits such as; healthcare, wellness, financial, retirement, family support, continuing education, and time off benefits",
        "$94,400 - $198,200"
      ],
      "Responsibilities": [
        "Percentage of Travel Required: Up to 10%",
        "The Senior FPGA Engineer is responsible for the architecture, design and development of digital signal processing applications utilizing Xilinx devices to be deployed on CACI designed tactical SIGINT/EW solutions",
        "Designs include signal processing algorithms to support radio frequency (RF) software defined radio functionality, Signal Intelligence (SIGINT) applications, data communication with peripheral devices, and other capabilities as required",
        "They will work closely with other hardware and software teams to define system specifications and architectures, to document detailed designs, and to implement, troubleshoot, and verify designs",
        "Work within a team of scientists and engineers to architect and implement FPGA solutions for wideband RF signal collection and processing systems",
        "Design and Implement FGPA algorithms and techniques for signal detection, processing, and engagement in current generation FPGA devices"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-caci-com-global-en-job-caciglobal321769externalenglobal-senior-fpga-engineer-xilinx-development",
    "_source": "new_jobs"
  },
  {
    "job_id": "VA_0IVQBnyoGpstyAAAAAA==",
    "job_title": "Hardware FPGA Design Engineer - Acacia (Hybrid)",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2000435EXTERNALENGLOBAL/Hardware-FPGA-Design-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2000435EXTERNALENGLOBAL/Hardware-FPGA-Design-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=81e2b89f75e0bb56&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco-Systems,-Inc./Job/Power-Design-Hardware-Engineer-Acacia/-in-Maynard,MA?jid=e1c46eb891480e9b&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/hardware-fpga-design-engineer-acacia-hybrid-cisco-systems-JV_IC1154615_KO0,43_KE44,57.htm?jl=1009965721073&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/2PrLeDL90cL6F10lk_hntwFoupyuxeX_PO6-rB4mSNNu2b6WY9u84g?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/hardware-fpga-design-engineer-acacia-hybrid-at-cisco-4343103481?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/power-design-hardware-engineer-acacia-hybrid-cisco-maynard-ma_84651982?ir=1&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobs",
        "apply_link": "https://ciscocareers.dejobs.org/maynard-ma/hardware-fpga-design-engineer-acacia-hybrid/3D4EC54689BF47F2A6EF1D21A2CB13E1/job/?vs=8008&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "The application window is expected to close on: 02/12/2026\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nThe application window is expected to close on: 3/31/26.\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nThis is a hybrid role with three days per week at Cisco's Maynard, MA office.\n\nMeet the Team\n\nAcacia, now part of Cisco, designs intelligent optical transceivers using sophisticated signal processing and photonic integration for >1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. The team is a versatile and upbeat team of enthusiastic engineers in an environment where team members experience mutual enhancement and improvement. You will have the opportunity to collaborate cross-functionally with our Hardware, Software, Optics, and manufacturing teams.\n\nYour Impact\n\nYou are a high-energy FGPA Design engineer who loves to work on complex communications products. You are a team player with a startup mentality who loves to challenge the status quo with creation and innovation. You can figure things out by yourself, but you are comfortable to participate in our friendly and team-oriented collaboration approach to learn from others. You are not shy to point out how we can be more effective as a team, and yet you are open to similar suggestions by your team members to foster mutual growth for all.\n• Design/Verify FGPAs For Acacia's Product and Evaluation platform\n• Write Python routines for Test Development and Automation\n• Contribute to FPGA Emulation of ASIC Blocks\n• Contribute to our custom ASIC RTL code\n\nMinimum Qualifications:\n• Bachelors +8 years of experience, or Masters +6 years of experience, or PHD +3 years of experience of related experience or higher with minimum\n• 5+ years of FPGA design and verification experience\n• Experience in Verilog RTL coding and synthesis for FPGAs\n• Experience with Python and Linux\n• Experience designing interfaces with Processors, SPI & I2C devices, MDIO, high speed SERDES, etc.\n• Experience in Xilinx® design tool chain for design, place, and route (ISE®, Vivado® suite)\n\nPreferred Qualifications:\n• C/C++ and experience coding with embedded MCUs\n• Experience in designs and timing closure with multiple clock domains\n• Experience work in labs and experience with test equipment to help with board level and FPGA bring up\n• Experience with analog components (OpAmps, DACs/ADCs, etc.)\n• Experience implementing digital control loops and DSP functions\n• Experience with Xilinx FPGA families such as Ultrascale+\n• Experience with Synopsys VCS simulation and Synplify® synthesis tools for FPGAs\n• Expertise in creating FPGA implementations from ASIC RTL code\n• Expertise in digital design of standard cell ASICs\n• Experience presenting technical information to technical and non-technical audiences.\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nThe starting salary range posted for this position is $148,800.00 to $212,900.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$168,800.00 - $277,400.00\n\nNon-Metro New York state & Washington state:\n$148,800.00 - $248,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DVA_0IVQBnyoGpstyAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "You are a high-energy FGPA Design engineer who loves to work on complex communications products",
        "You are a team player with a startup mentality who loves to challenge the status quo with creation and innovation",
        "You can figure things out by yourself, but you are comfortable to participate in our friendly and team-oriented collaboration approach to learn from others",
        "Bachelors +8 years of experience, or Masters +6 years of experience, or PHD +3 years of experience of related experience or higher with minimum",
        "5+ years of FPGA design and verification experience",
        "Experience in Verilog RTL coding and synthesis for FPGAs",
        "Experience with Python and Linux",
        "Experience designing interfaces with Processors, SPI & I2C devices, MDIO, high speed SERDES, etc",
        "Experience in Xilinx® design tool chain for design, place, and route (ISE®, Vivado® suite)"
      ],
      "Benefits": [
        "The starting salary range posted for this position is $148,800.00 to $212,900.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits",
        "Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "Design/Verify FGPAs For Acacia's Product and Evaluation platform",
        "Write Python routines for Test Development and Automation",
        "Contribute to FPGA Emulation of ASIC Blocks",
        "Contribute to our custom ASIC RTL code"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2000435externalenglobal-hardware-fpga-design-engineer-acacia-hybrid",
    "_source": "new_jobs"
  },
  {
    "job_id": "VQ5VfbVcMREanKbYAAAAAA==",
    "job_title": "FPGA Design Engineer -- Early-Career",
    "employer_name": "Lockheed Martin",
    "employer_logo": null,
    "employer_website": "https://www.lockheedmartin.com",
    "job_publisher": "Lockheed Martin Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.lockheedmartinjobs.com/job/sunnyvale/fpga-design-engineer-early-career/694/91421454976?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Lockheed Martin Careers",
        "apply_link": "https://www.lockheedmartinjobs.com/job/sunnyvale/fpga-design-engineer-early-career/694/91421454976?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Lockheed-Martin/Job/FPGA-Design-Engineer--Early-Career/-in-Sunnyvale,CA?jid=5cb851f7862c47fa&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=817287f598e9dd33&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/3fe527e1-fccf-44a3-bd7f-55849f8c6fd6?q=Verilog&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/o2eftlc7duYICMT9B3LaPiKoZen0JfL6_LuluO6atIy5gsdihZcSaw?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Iitjobs",
        "apply_link": "https://www.iitjobs.com/job/design-engineer-iii-pcb-layout-engineer-sunnyvale-ca-usa-59886?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JSfirm.com",
        "apply_link": "https://www.jsfirm.com/job/Engineering-FPGA-Design-Engineer----Early-Career/Sunnyvale-California/jobID_1850044?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/fpga-design-engineer_7ea1ae8e2945cf6e64de988f9c3dee1eed6ff?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description:By bringing together people that use their\npassion for purposeful innovation, at\nLockheed Martin we keep people safe and\nsolve the world's most complex challenges.\nOur people are some of the greatest minds\nin the industry and truly make Lockheed\nMartin a great place to work.\n\nWith our employees as our priority, we\nprovide diverse career opportunities\ndesigned to propel development and boost\nagility. Our flexible schedules, competitive\npay, and comprehensive benefits enable\nour employees to live a healthy, fulfilling\nlife at and outside of work.\n\nAt Lockheed Martin, we place an emphasis\non empowering our employees by\nfostering innovation, integrity, and\nexemplifying the epitome of corporate\nresponsibility.\n\nYour Mission is Ours.\n\nThe Silicon Solutions team of Lockheed Martin Space is building the best ASIC/FPGA team in the world, and are seeking a highly talented and motivated ASIC & FPGA Engineers who has a passion for microchip design and space.\n\nJoin Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.\nBasic Qualifications:\nBachelor of Science or higher from an accredited college in Electrical Engineering or related discipline from accredited school.\nExperience or coursework in the design of FPGA and/or ASIC devices.\nHDL programming experience with VHDL, Verilog, and/or SystemVerilog.\nWilling and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position.\nDesired Skills:\nExperience or coursework in the design of FPGA and/or ASIC devices.\nExperience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).\nKnowledge of digital design, development, and simulation.\nClearance Level: None\nOther Important Information You Should Know\nExpression of Interest: By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.\nAbility to Work Remotely: Onsite Full-time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.\nWork Schedules: Lockheed Martin supports a variety of alternate work schedules that provide additional flexibility to our employees. Schedules range from standard 40 hours over a five day work week while others may be condensed. These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits.\nSchedule for this Position: 9x80 every other Friday off\nPay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $68,000 - $119,830. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\n(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.\nThis position is incentive plan eligible.\nPay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $78,200 - $135,470. For states not referenced above, the salary range for this position will reflect the candidate’s final work location. Please note that the salary information is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays.\nThis position is incentive plan eligible.\nLockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.\nThe application window will close in 90 days; applicants are encouraged to apply within 5 - 30 days of the requisition posting date in order to receive optimal consideration.\nAt Lockheed Martin, we use our passion for purposeful innovation to help keep people safe and solve the world's most complex challenges. Our people are some of the greatest minds in the industry and truly make Lockheed Martin a great place to work.\n\nWith our employees as our priority, we provide diverse career opportunities designed to propel, develop, and boost agility. Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work. We place an emphasis on empowering our employees by fostering an inclusive environment built upon integrity and corporate responsibility.\n\nIf this sounds like a culture you connect with, you’re invited to apply for this role. Or, if you are unsure whether your experience aligns with the requirements of this position, we encourage you to search on Lockheed Martin Jobs, and apply for roles that align with your qualifications.\nExperience Level: 4 yr and up College\nBusiness Unit: SPACE\nRelocation Available: Possible\nCareer Area: Electrical Engineering\nType: Full-Time\nShift: First",
    "job_is_remote": false,
    "job_posted_at": "10 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Sunnyvale, CA",
    "job_city": "Sunnyvale",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.368829999999996,
    "job_longitude": -122.0363496,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DVQ5VfbVcMREanKbYAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline from accredited school",
        "Experience or coursework in the design of FPGA and/or ASIC devices",
        "HDL programming experience with VHDL, Verilog, and/or SystemVerilog",
        "Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position",
        "Experience or coursework in the design of FPGA and/or ASIC devices",
        "Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test)",
        "Knowledge of digital design, development, and simulation",
        "Experience Level: 4 yr and up College"
      ],
      "Benefits": [
        "Our flexible schedules, competitive",
        "pay, and comprehensive benefits enable",
        "our employees to live a healthy, fulfilling",
        "Schedules range from standard 40 hours over a five day work week while others may be condensed",
        "These condensed schedules provide employees with additional time away from the office and are in addition to our Paid Time off benefits",
        "Schedule for this Position: 9x80 every other Friday off",
        "Pay Rate: The annual base salary range for this position in California, Massachusetts, and New York (excluding most major metropolitan areas), Colorado, Hawaii, Illinois, Maryland, Minnesota, New Jersey, Vermont, Washington or Washington DC is $68,000 - $119,830",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "(Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays",
        "Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays",
        "PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year",
        "This position is incentive plan eligible",
        "Pay Rate: The annual base salary range for this position in most major metropolitan areas in California, Massachusetts, and New York is $78,200 - $135,470",
        "Benefits offered: Medical, Dental, Vision, Life Insurance, Short-Term Disability, Long-Term Disability, 401(k) match, Flexible Spending Accounts, EAP, Education Assistance, Parental Leave, Paid time off, and Holidays",
        "This position is incentive plan eligible",
        "Our flexible schedules, competitive pay, and comprehensive benefits enable our employees to live a healthy, fulfilling life at and outside of work",
        "Relocation Available: Possible"
      ],
      "Responsibilities": [
        "designed to propel development and boost"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-lockheedmartinjobs-com-job-sunnyvale-fpga-design-engineer-early-career-694-91421454976",
    "_source": "new_jobs"
  },
  {
    "job_id": "5PH5u_ghsAC24Pc2AAAAAA==",
    "job_title": "Senior Engineer - FPGA/ASIC Design (Hybrid)",
    "employer_name": "BAE Systems",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQC7mSp-X7rzAfSjAKzmxJnQCkTSdHmmuFkuo0W&s=0",
    "employer_website": "https://www.baesystems.com",
    "job_publisher": "BAE Systems",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://jobs.baesystems.com/global/en/job/120742BR/Senior-Engineer-FPGA-ASIC-Design-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "BAE Systems",
        "apply_link": "https://jobs.baesystems.com/global/en/job/120742BR/Senior-Engineer-FPGA-ASIC-Design-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=2091e9388f97a509&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Clearance Jobs",
        "apply_link": "https://www.clearancejobs.com/jobs/8744070/senior-engineer-fpgaasic-design-hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-engineer-fpga-asic-design-hybrid-at-bae-systems-inc-4361416606?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Built In",
        "apply_link": "https://builtin.com/job/senior-engineer-fpga-asic-design-hybrid/8435639?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/senior-engineer-fpga-asic-design-hybrid-hudson-nh-usa-56079460?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Nexxt",
        "apply_link": "https://www.nexxt.com/jobs/senior-engineer-fpga-asic-design-hybrid-hudson-nh-3157110890-job.html?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/6986c7928ca8121a3a693f65?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description You don’t see it, but it’s there. Our employees work on the world’s most advanced electronics – from saving emissions in the City of Lights to powering the Mars Rover to protecting the F35 fighter jet. At Electronic Systems, you’ll be among the brightest minds, working on the aerospace and defense industry’s most difficult problems. Drawing strength from our differences, we’re innovating for the future. And you can, too. Our flexible work environment provides you a chance to change the world without giving up your personal life. We put our customers first – exemplified by our missions: “We Protect Those Who Protect Us®” and “We Innovate For Those Who Move The WorldTM.” Sound like a team you want to be a part of? Come build your career with BAE Systems\n\nIn Navigation and Sensor Systems, we design and manufacture state-of-the-art systems and technology that enable our customers to execute their precision navigation missions.\n\nBAE Systems is seeking highly skilled and experienced Senior Design Engineers to play a key role in the development of complex FPGA-based systems for Department of Defense (DoD) applications. As a Senior Design Engineer, you will have the opportunity to work on cross-functional teams, mentor junior engineers, and contribute to the advancement of the company's FPGA development processes and methodologies.\n\nBecause this role involves a combination of collaborative/in-person and independent work, it will take the form of a hybrid work format, with time split between working onsite and remote.\n\nWhile in this job you will:\n• Plan, architect, develop, and deploy complex FPGA-based designs using RTL languages such as VHDL and Verilog\n• Collaborate with stakeholders to capture requirements and develop digital design architectures to meet the system needs\n• Design, code, and verify FPGA modules while ensuring compliance with design standards and best practices\n• Perform static timing analysis, simulations, and integration testing to ensure design functionality and performance\n• Develop and maintain comprehensive documentation of FPGA designs, including design descriptions, test plans, and verification results\n• Work closely with cross-functional teams, including hardware, software, and systems engineering, to ensure seamless integration of FPGA designs with other system components\n• Provide technical guidance and mentorship to junior engineers and contribute to the growth and development of the FPGA design team\nRequired Education, Experience, & Skills\n• BS degree or higher in Engineering or a related technical field is required plus 6 or more years related experience.\n• Experience with VHDL/Verilog or System Verilog.\n• Familiarity with industry-standard design and verification tools: Vivado/Vitis, Quartus, Libero, Synplify, Questasim, Xcellium, etc…\n• Electronic systems or embedded systems background.\n• Good communication skills as well as excellent presentation skills.\nPreferred Education, Experience, & Skills\n• Demonstrated technical leadership skills in FPGA design.\n• Experience leading small to medium teams with accountability for cost, schedule, and quality\n• Experience with agile development and version control systems (Jira/Git/BitBucket/SVN)\n• Experience with cybersecurity topics/techniques.\n• Experience with Signal Processing algorithms and DSP techniques (Matlab/Simulink)\n\nPay Information\nFull-Time Salary Range: $118095 - $200762\n\nPlease note: This range is based on our market pay structures. However, individual salaries are determined by a variety of factors including, but not limited to: business considerations, local market conditions, and internal equity, as well as candidate qualifications, such as skills, education, and experience.\n\nEmployee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being. Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance. We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance. Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave. Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards. Other incentives may be available based on position level and/or job specifics.\nAbout BAE Systems Electronic Systems BAE Systems, Inc. is the U.S. subsidiary of BAE Systems plc, an international defense, aerospace and security company which delivers a full range of products and services for air, land and naval forces, as well as advanced electronics, security, information technology solutions and customer support services. Improving the future and protecting lives is an ambitious mission, but it’s what we do at BAE Systems. Working here means using your passion and ingenuity where it counts – defending national security with breakthrough technology, superior products, and intelligence solutions. As you develop the latest technology and defend national security, you will continually hone your skills on a team—making a big impact on a global scale. At BAE Systems, you’ll find a rewarding career that truly makes a difference. Electronic Systems (ES) is the global innovator behind BAE Systems’ game-changing defense and commercial electronics. Exploiting every electron, we push the limits of what is possible, giving our customers the edge and our employees opportunities to change the world. Our products and capabilities can be found everywhere – from the depths of the ocean to the far reaches of space. At our core are more than 14,000 highly talented Electronic Systems employees with the brightest minds in the industry, we make an impact – for our customers and the communities we serve.\n\nThis position will be posted for at least 5 calendar days. The posting will remain active until the position is filled, or a qualified pool of candidates is identified.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Hudson, NH",
    "job_city": "Hudson",
    "job_state": "New Hampshire",
    "job_country": "US",
    "job_latitude": 42.7647763,
    "job_longitude": -71.43980739999999,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D5PH5u_ghsAC24Pc2AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "BS degree or higher in Engineering or a related technical field is required plus 6 or more years related experience",
        "Experience with VHDL/Verilog or System Verilog",
        "Familiarity with industry-standard design and verification tools: Vivado/Vitis, Quartus, Libero, Synplify, Questasim, Xcellium, etc…",
        "Electronic systems or embedded systems background",
        "Good communication skills as well as excellent presentation skills"
      ],
      "Benefits": [
        "Full-Time Salary Range: $118095 - $200762",
        "Please note: This range is based on our market pay structures",
        "Employee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being",
        "Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance",
        "We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance",
        "Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave",
        "Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards",
        "Other incentives may be available based on position level and/or job specifics"
      ],
      "Responsibilities": [
        "As a Senior Design Engineer, you will have the opportunity to work on cross-functional teams, mentor junior engineers, and contribute to the advancement of the company's FPGA development processes and methodologies",
        "Because this role involves a combination of collaborative/in-person and independent work, it will take the form of a hybrid work format, with time split between working onsite and remote",
        "Plan, architect, develop, and deploy complex FPGA-based designs using RTL languages such as VHDL and Verilog",
        "Collaborate with stakeholders to capture requirements and develop digital design architectures to meet the system needs",
        "Design, code, and verify FPGA modules while ensuring compliance with design standards and best practices",
        "Perform static timing analysis, simulations, and integration testing to ensure design functionality and performance",
        "Develop and maintain comprehensive documentation of FPGA designs, including design descriptions, test plans, and verification results",
        "Work closely with cross-functional teams, including hardware, software, and systems engineering, to ensure seamless integration of FPGA designs with other system components",
        "Provide technical guidance and mentorship to junior engineers and contribute to the growth and development of the FPGA design team"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "jobs-baesystems-com-global-en-job-120742br-senior-engineer-fpga-asic-design-hybrid",
    "_source": "new_jobs"
  },
  {
    "job_id": "uEkKd0w24vlB8wUfAAAAAA==",
    "job_title": "FPGA Design - Lead Research Engineer \"CLEARANCE REQUIRED\"",
    "employer_name": "GE Vernova",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSpGN-UL04guDxaKDmitRLx-yMPrA7ZpK-y_SGX&s=0",
    "employer_website": "https://www.gevernova.com",
    "job_publisher": "GE Vernova Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.gevernova.com/fr/fpga-design-lead-research-engineer-clearance-required/job/R5031219?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "GE Vernova Careers",
        "apply_link": "https://careers.gevernova.com/fr/fpga-design-lead-research-engineer-clearance-required/job/R5031219?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Zealogics.com - JazzHR",
        "apply_link": "https://zealogicsllc.applytojob.com/apply/ylGqa89HSo/Sr-FPGA-Design-Engineer-Fully-RemoteWFH?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Workday",
        "apply_link": "https://ciena.wd5.myworkdayjobs.com/it-IT/Careers/job/Atlanta/America-s-Network-Engineer---New-Grad_R026441?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/asic-clocks-design-engineer-new-college-grad-2026_7ea1a3622ffed373a5a020c08c24cf6de5f5a?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/e4844568fc8c5dd7b51643d6ad739333?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "AI Job Board",
        "apply_link": "https://www.aijobs.com/jobs/200103332-ai-engineer-new-grad-2025-2026-poe-remote?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Talentify",
        "apply_link": "https://www.talentify.io/job/associate-network-engineer-new-grad-ciena-r028464?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Hello.cv",
        "apply_link": "https://hello.cv/jobs/share/402251485644722176?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description Summary\nAs an FPGA Design Research Engineer, you will have the opportunity to architect and develop state-of-the-art embedded systems for real-time controls and industrial communication applications. You will lead and contribute to R&D projects that are aligned with GE Vernova’s energy businesses such as Renewables, Gas Power, Power Conversion, Hydro, and Grid Solutions. Moreover, you will have the opportunity to shape, pursue, and execute R&D efforts in partnership with U.S. Government Agencies such as the Department of Energy (DOE) and the Department of Defense (DOD), universities, and national labs. Technologies developed under these programs will be matured and transitioned into GE business products. Are you ready to join our team of technology enthusiasts to drive the energy transition for a more sustainable future?\n\nAs a GE Vernova accelerator, GE Vernova Advanced Research is driving strategy and leading research & development efforts to execute on the business’s mission to power the energy transition. We forge the partnerships and invent the technologies required to electrify and decarbonize for a zero-carbon future.\n\nRepresenting virtually every major scientific and engineering discipline, our researchers are collaborating with GE Vernova’s businesses, the U.S. government, and more than 420 technology partners to execute on 150+ energy-focused projects. Collectively, these research programs and initiatives aim to solve near term technical challenges, deliver next generation product advances, and drive long term breakthrough innovation to enable more affordable, reliable, sustainable, and secure energy.\n\nJob Description\n\nRoles and Responsibilities\n• Develop FPGA solutions for embedded systems and industrial control systems (ICS).\n• Leverage FPGA design tools to develop, simulate, test, and optimize real-time embedded systems.\n• Shape and pursue external opportunities with U.S. government agencies such as the DOE and DOD.\n• Work with GE businesses to help transition real-time embedded controls and communication systems from early-stage lab demonstrations to fieldable prototypes.\n• Collaborate with universities, industrial consortiums, commercial partners, and others to advance the state of the art in embedded systems.\n• Publish technical papers, file patents, and contribute to open-source communities.\n\nQualifications/Requirements\n• Ph.D. in Computer Science, Electrical Engineering, or related disciplines OR Master’s degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 2 years of industry experience OR Bachelor’s degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 5 years of industry experience.\n• 2-5 years of strong FPGA and SoC design experience using Verilog, SystemVerilog and VHDL\n• 2-5 years of hands-on experience with Xilinx and/or Intel (Altera) FPGA devices, tools, and ecosystems\n(e.g., ModelSim, Intel Quartus, Xilinx Vivado)\n• 2-5 years of solid understanding of digital logic design, including FSMs, pipelining, and resource optimization.\n• 2-5 years of experience with RTL simulation, synthesis, place-and-route, and timing closure\n• 2-5 years of knowledge of clock domain crossing (CDC) techniques and metastability mitigation\n• 2-5 years of familiarity with high-speed and standard interfaces (UART, SPI, I²C, Ethernet, PCIe, DDR)\n• 2-5 years of experience developing testbenches and performing functional verification.\n• 2-5 years of proficiency with on-chip debugging tools (e.g., ILA, SignalTap)\n• 2-5 years of ability to read and interpret schematics, timing diagrams, and hardware datasheets\n• 2-5 years of experience using version control systems (Git preferred)\n• 2-5 years of experience with high-level synthesis (HLS) tools and algorithm-to-hardware workflows, including Vitis HLS and integration with MathWorks MATLAB/Simulink for model-based design and verification.\n\nDesired Characteristics:\n• Experience with the development of real-time embedded applications and systems on microcontrollers, FPGAs, x86, and/or ARM processors.\n• Strong embedded programming skills (e.g., C/C++, C#, Python, etc.).\n• Experience with Linux build systems (e.g., Yocto).\n• Working knowledge of Linux driver and/or kernel development\n• Experience writing firmware and with low-level programming (e.g., microcontrollers).\n• Working knowledge of real-time operating systems (e.g., QNX, RTLinux, or VxWorks).\n• Familiarity with virtualization technologies such as hypervisors, Docker containers, etc.\n• Experience with CI/CD technologies (e.g., GitLab, Jenkins, etc.).\n\nEligibility Requirements\n• Legal authorization to work in the US is required. We will not sponsor individuals at the Bachelor's level for employment visas, now or in the future, for this job opening.\n• Must be willing to work out of an office located in Niskayuna, NY\n\nThis role requires access to U.S. export-controlled information. If applicable, final offers will be contingent on ability to obtain authorization for access to U.S. export-controlled information from the U.S. Government.\n\nAdditional Information\n\nGE Vernova offers a great work environment, professional development, challenging careers, and competitive compensation. GE Vernova is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, protected veteran status or other characteristics protected by law.\n\nGE Vernova will only employ those who are legally authorized to work in the United States for this opening. Any offer of employment is conditioned upon the successful completion of a drug screen (as applicable).\n\nRelocation Assistance Provided: Yes\n\nFor candidates applying to a U.S. based position, the pay range for this position is between $98,400.00 and $164,000.00. The Company pays a geographic differential of 110%, 120% or 130% of salary in certain areas. The specific pay offered may be influenced by a variety of factors, including the candidate’s experience, education, and skill set.\n\nBonus eligibility: ineligible.\n\nThis posting is expected to remain open for at least seven days after it was posted on February 03, 2026.\n\nAvailable benefits include medical, dental, vision, and prescription drug coverage; access to Health Coach from GE Vernova, a 24/7 nurse-based resource; and access to the Employee Assistance Program, providing 24/7 confidential assessment, counseling and referral services. Retirement benefits include the GE Vernova Retirement Savings Plan, a tax-advantaged 401(k) savings opportunity with company matching contributions and company retirement contributions, as well as access to Fidelity resources and financial planning consultants. Other benefits include tuition assistance, adoption assistance, paid parental leave, disability benefits, life insurance, 12 paid holidays, and permissive time off.\n\nGE Vernova Inc. or its affiliates (collectively or individually, “GE Vernova”) sponsor certain employee benefit plans or programs GE Vernova reserves the right to terminate, amend, suspend, replace, or modify its benefit plans and programs at any time and for any reason, in its sole discretion. No individual has a vested right to any benefit under a GE Vernova welfare benefit plan or program. This document does not create a contract of employment with any individual.",
    "job_is_remote": true,
    "job_posted_at": "10 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Niskayuna",
    "job_city": "Niskayuna",
    "job_state": "New York",
    "job_country": "US",
    "job_latitude": 42.8000049,
    "job_longitude": -73.89144069999999,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DuEkKd0w24vlB8wUfAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Ph.D. in Computer Science, Electrical Engineering, or related disciplines OR Master’s degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 2 years of industry experience OR Bachelor’s degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 5 years of industry experience",
        "2-5 years of strong FPGA and SoC design experience using Verilog, SystemVerilog and VHDL",
        "2-5 years of hands-on experience with Xilinx and/or Intel (Altera) FPGA devices, tools, and ecosystems",
        "(e.g., ModelSim, Intel Quartus, Xilinx Vivado)",
        "2-5 years of solid understanding of digital logic design, including FSMs, pipelining, and resource optimization",
        "2-5 years of experience with RTL simulation, synthesis, place-and-route, and timing closure",
        "2-5 years of knowledge of clock domain crossing (CDC) techniques and metastability mitigation",
        "2-5 years of familiarity with high-speed and standard interfaces (UART, SPI, I²C, Ethernet, PCIe, DDR)",
        "2-5 years of experience developing testbenches and performing functional verification",
        "2-5 years of proficiency with on-chip debugging tools (e.g., ILA, SignalTap)",
        "2-5 years of ability to read and interpret schematics, timing diagrams, and hardware datasheets",
        "2-5 years of experience with high-level synthesis (HLS) tools and algorithm-to-hardware workflows, including Vitis HLS and integration with MathWorks MATLAB/Simulink for model-based design and verification",
        "Legal authorization to work in the US is required",
        "We will not sponsor individuals at the Bachelor's level for employment visas, now or in the future, for this job opening",
        "Must be willing to work out of an office located in Niskayuna, NY",
        "This role requires access to U.S. export-controlled information"
      ],
      "Benefits": [
        "For candidates applying to a U.S. based position, the pay range for this position is between $98,400.00 and $164,000.00",
        "The Company pays a geographic differential of 110%, 120% or 130% of salary in certain areas",
        "The specific pay offered may be influenced by a variety of factors, including the candidate’s experience, education, and skill set",
        "Available benefits include medical, dental, vision, and prescription drug coverage; access to Health Coach from GE Vernova, a 24/7 nurse-based resource; and access to the Employee Assistance Program, providing 24/7 confidential assessment, counseling and referral services",
        "Retirement benefits include the GE Vernova Retirement Savings Plan, a tax-advantaged 401(k) savings opportunity with company matching contributions and company retirement contributions, as well as access to Fidelity resources and financial planning consultants",
        "Other benefits include tuition assistance, adoption assistance, paid parental leave, disability benefits, life insurance, 12 paid holidays, and permissive time off",
        "GE Vernova Inc. or its affiliates (collectively or individually, “GE Vernova”) sponsor certain employee benefit plans or programs GE Vernova reserves the right to terminate, amend, suspend, replace, or modify its benefit plans and programs at any time and for any reason, in its sole discretion"
      ],
      "Responsibilities": [
        "As an FPGA Design Research Engineer, you will have the opportunity to architect and develop state-of-the-art embedded systems for real-time controls and industrial communication applications",
        "You will lead and contribute to R&D projects that are aligned with GE Vernova’s energy businesses such as Renewables, Gas Power, Power Conversion, Hydro, and Grid Solutions",
        "Moreover, you will have the opportunity to shape, pursue, and execute R&D efforts in partnership with U.S. Government Agencies such as the Department of Energy (DOE) and the Department of Defense (DOD), universities, and national labs",
        "Develop FPGA solutions for embedded systems and industrial control systems (ICS)",
        "Leverage FPGA design tools to develop, simulate, test, and optimize real-time embedded systems",
        "Shape and pursue external opportunities with U.S. government agencies such as the DOE and DOD",
        "Work with GE businesses to help transition real-time embedded controls and communication systems from early-stage lab demonstrations to fieldable prototypes",
        "Collaborate with universities, industrial consortiums, commercial partners, and others to advance the state of the art in embedded systems",
        "Publish technical papers, file patents, and contribute to open-source communities"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-gevernova-com-fr-fpga-design-lead-research-engineer-clearance-required-job-r5031219",
    "_source": "new_jobs"
  },
  {
    "job_id": "U3Dw7yE8FDZ6jD2EAAAAAA==",
    "job_title": "Senior FPGA Engineer - Up to $600k 1st Year Total Compensation - Leading Fintech Firm - New York (Hybrid Working)",
    "employer_name": "Hunter Bond",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQxgqf5DgpCX6Ql6O9h7qJZbMNAzeB-yWjfsIfG&s=0",
    "employer_website": "https://www.hunterbond.com",
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-engineer-up-to-%24600k-1st-year-total-compensation-leading-fintech-firm-new-york-hybrid-working-at-hunter-bond-4363169380?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-fpga-engineer-up-to-%24600k-1st-year-total-compensation-leading-fintech-firm-new-york-hybrid-working-at-hunter-bond-4363169380?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Title: Senior FPGA Engineer\n\nLocation: New York City (Hybrid)\n\nFirm: Elite FinTech Firm\n\nCompensation: Up to $600k 1st Year Total Compensation\n\nI'm headhunting for the top 1% of FPGA Engineers for a top quant fund!\n\nThey are an Elite Tech Driven Firm who combine data, research, technology, and trading expertise to achieve industry-leading returns! They hire the best candidates in the country who all work for an elite team (they hire from the likes of HRT, Jump Trading, and Two Sigma).\n\nThey are a leading global quantitative trading firm built on a high-performance technology platform and a fast-paced engineering culture. The firm combines advanced research, world-class engineering, and systematic trading expertise to identify and execute unique market opportunities across global markets!\n\nThey foster a meritocratic, engineering-driven culture where small, entrepreneurial teams are empowered to innovate. With a strong focus on low-latency systems, FPGA acceleration, and scalable trading infrastructure, they provide the resources of a global organisation while maintaining a collaborative, no-ego environment.\n\nRequirements:\n• Bachelor's degree in Electrical/Electronic Engineering or related field.\n• 4+ years of experience in RTL design and verification for FPGAs using Verilog, SystemVerilog, or VHDL.\n• Experience with FPGA toolchains\n\nDesirable Skills:\n• Knowledge of networking protocols, such as Ethernet, UDP, TCP, etc.\n• Expertise within a Linux environment\n• Exposure to continuous integration and automated test tools.\n• Knowledge of Market Data protocols is a huge plus",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "United States",
    "job_city": null,
    "job_state": null,
    "job_country": "US",
    "job_latitude": 38.794595199999996,
    "job_longitude": -106.5348379,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DU3Dw7yE8FDZ6jD2EAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor's degree in Electrical/Electronic Engineering or related field",
        "4+ years of experience in RTL design and verification for FPGAs using Verilog, SystemVerilog, or VHDL",
        "Experience with FPGA toolchains",
        "Knowledge of networking protocols, such as Ethernet, UDP, TCP, etc",
        "Expertise within a Linux environment",
        "Exposure to continuous integration and automated test tools",
        "Knowledge of Market Data protocols is a huge plus"
      ],
      "Benefits": [
        "Compensation: Up to $600k 1st Year Total Compensation"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-senior-fpga-engineer-up-to-24600k-1st-year-total-compensation-leading-fintech-firm-new-york-hybrid-working-at-hunter-bond-4363169380",
    "_source": "new_jobs"
  },
  {
    "job_id": "ubHbPAUjVzu6YNIJAAAAAA==",
    "job_title": "FPGA Test Engineer",
    "employer_name": "Intuitive Surgical",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRMEnQfc5v8O_TIGnAOVJ-e_I3n5nc-F6ZQNqmp&s=0",
    "employer_website": "https://www.intuitive.com",
    "job_publisher": "Intuitive Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.intuitive.com/en/jobs/744000108285845/JOB211846/fpga-test-engineer/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Intuitive Careers",
        "apply_link": "https://careers.intuitive.com/en/jobs/744000108285845/JOB211846/fpga-test-engineer/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Smart Recruiters Jobs",
        "apply_link": "https://jobs.smartrecruiters.com/Intuitive/744000108285845-fpga-test-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=b63ac029f269ca83&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Google/Job/GPU-Performance-Engineer/-in-Sunnyvale,CA?jid=fac85df2abe7e14c&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/gpu-performance-engineer-google-JV_IC1147442_KO0,24_KE25,31.htm?jl=1010012154748&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/1e2b5d0d-a87d-49d9-8b44-e6c0579d44fd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Built In NYC",
        "apply_link": "https://www.builtinnyc.com/job/hpc-performance-engineer/7136868?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/gpu-performance-engineer_7ea1adb1594337211639b4a00e8d377490f57?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description\n\nPrimary Function of Position\n\nThe Ion™ endoluminal system is Intuitive's robotic platform for minimally invasive biopsy in the peripheral lung, with an initial goal of improving the early diagnosis of lung cancer. We are seeking a candidate with an analytical mind and familiarity with logic design to support test and development of new designs for our robotic platform. Working closely with the FPGA Design and Electrical Engineering teams, this position will implement testing of complex FPGA solutions for communications, video, control processing and other advanced capabilities. In this position, you will be part of a team of talented engineers in a focused, high energy, collaborative work environment, challenged to make sound decisions when faced with the time pressures and ambiguous or incomplete information typical of research and development.\n\nEssential Job Duties\n• Define and develop test architecture in collaboration with cross-functional partners in Electrical Engineering and FPGA Design\n• Understand the implementation of video signal processing, DMA, high-speed communications, sensor integration, motor control, and modern embedded computing modules and develop test procedures for them\n• Triage issues discovered during test and contribute to root cause analysis with the FPGA Design team\n• Follow rigorous design control methodology during design verification\n• Write detailed test documentation, including verification protocols and reports\n• Develop skills in FPGA Design by contributing to selected design projects",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Sunnyvale, CA",
    "job_city": "Sunnyvale",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.368829999999996,
    "job_longitude": -122.0363496,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DubHbPAUjVzu6YNIJAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Responsibilities": [
        "Working closely with the FPGA Design and Electrical Engineering teams, this position will implement testing of complex FPGA solutions for communications, video, control processing and other advanced capabilities",
        "In this position, you will be part of a team of talented engineers in a focused, high energy, collaborative work environment, challenged to make sound decisions when faced with the time pressures and ambiguous or incomplete information typical of research and development",
        "Define and develop test architecture in collaboration with cross-functional partners in Electrical Engineering and FPGA Design",
        "Understand the implementation of video signal processing, DMA, high-speed communications, sensor integration, motor control, and modern embedded computing modules and develop test procedures for them",
        "Triage issues discovered during test and contribute to root cause analysis with the FPGA Design team",
        "Follow rigorous design control methodology during design verification",
        "Write detailed test documentation, including verification protocols and reports",
        "Develop skills in FPGA Design by contributing to selected design projects"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-intuitive-com-en-jobs-744000108285845-job211846-fpga-test-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "DgQfIfRAl2sUVxWaAAAAAA==",
    "job_title": "FPGA Engineer, LEO Payload FPGA",
    "employer_name": "Amazon Kuiper Manufacturing Enterprises LLC",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSJpHPsPCtT7v0dsfLzY7WalItl5ZK269S36ESB&s=0",
    "employer_website": null,
    "job_publisher": "Indeed",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.indeed.com/viewjob?jk=a1f359bdb7459227&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=a1f359bdb7459227&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Amazon/Job/FPGA-Engineer,-LEO-Payload-FPGA/-in-Redmond,WA?jid=ebed6d0c53f7df61&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/fpga-engineer_7ea1ab0a676f7b0f368611633df436286039d?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/IVA5Ct0sIE-Q6mmanO6M6p19j46aOQDkIoRzTdj-V3IRO8YjerEW5Q?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "AnitaB.org Job Board",
        "apply_link": "https://jobs.anitab.org/companies/amazon-3-60ad394d-c673-4474-9694-344b0cae748f/jobs/66841479-fpga-engineer-leo-payload-fpga?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-engineer-leo-payload-fpga-at-amazon-4369457286?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/fpga-engineer-leo-payload-fpga-amazon-JV_IC1150499_KO0,30_KE31,37.htm?jl=1010023960800&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "MyGwork",
        "apply_link": "https://mygwork.com/jobs/amazon-fpga-engineer-leo-payload-fpga--1?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "DESCRIPTION\n\nLEO is Amazon’s low Earth orbit satellite broadband network. Its mission is to deliver fast, reliable internet to customers and communities around the world, and we’ve designed the system with the capacity, flexibility, and performance to serve a wide range of customers, from individual households to schools, hospitals, businesses, government agencies, and other organizations operating in locations without reliable connectivity.\n\nExport Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.\n\nKey job responsibilities\nThe Role:\n\nCreate FPGA solutions to support LEO's satellite communication system. This is a unique opportunity to define a new system with few legacy constraints. The FPGA design engineer will work with systems teams to define/develop/implement/test/release FPGA based solutions to enable LEO. This will focus on creating digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes and tools.\n\nIn this role you will:\n\nHave ownership of one or more FPGA bitstreams. - Create and release FPGAs through the development phases of uArchitecture-RTL Design-Physical Implementation-Timing Closure–Simulation Validation– Lab Based Silicon Validation\n\nCollaborate with network communication system architects to define and design/implement/test/release/support networking functions targeted to FPGA technology\n\nCollaborate with Digital Communications/Networking system architects and design engineers to implement digital logic functions in FPGAs.\n\nCollaborate with system architects and design engineers to implement digital logic functions in FPGA prototypes to validate/tradeoff architecture & design alternatives\n\nCollaborate with systems architects, HW engineering design teams & FW/SW design teams to bring up and test systems combining FPGA, firmware, RF, and Networking functions.\n\nDrive trade-off analysis to benefit customer experience and optimization of target technology resources for cost/size/power/performance/features\n\nBASIC QUALIFICATIONS\n• Bachelor's degree in Electrical Engineering or a related field\n• Experience with modern ASIC/FPGA design and verification tools\n• Experience in writing test scripts (Python preferred) to validate FPGA images in HW.\n• 7+ years experience in FPGA design and Implementation using System Verilog.\n• Experience with Xilinx/AMD (or Altera) FPGAs.\n• Experience with uArchitecture, RTL coding, FPGA optimization for timing & power, simulation, and validation\n\nPREFERRED QUALIFICATIONS\n• Experience developing python tests for both HW testing and Cocotb simulation enviroments.\n• Experience with high speed networking, SerDes, 50G/100G Ethernet or Interlaken.\n• Familiarity with AXI4 and AXI Streaming interfaces.\n• Proven track record of successfully fielding and supporting FPGA and ASIC products\n\nAmazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.\n\nOur inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.\n\nThe base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.\n\nUSA, WA, Redmond - 159,200.00 - 215,300.00 USD annually",
    "job_is_remote": false,
    "job_posted_at": "10 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Redmond, WA",
    "job_city": "Redmond",
    "job_state": "Washington",
    "job_country": "US",
    "job_latitude": 47.673988099999995,
    "job_longitude": -122.121512,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DDgQfIfRAl2sUVxWaAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 159000,
    "job_max_salary": 215000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Export Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum",
        "Bachelor's degree in Electrical Engineering or a related field",
        "Experience with modern ASIC/FPGA design and verification tools",
        "7+ years experience in FPGA design and Implementation using System Verilog",
        "Experience with Xilinx/AMD (or Altera) FPGAs",
        "Experience with uArchitecture, RTL coding, FPGA optimization for timing & power, simulation, and validation"
      ],
      "Benefits": [
        "Your Amazon package will include sign-on payments and restricted stock units (RSUs)",
        "Final compensation will be determined based on factors including experience, qualifications, and location",
        "Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave"
      ],
      "Responsibilities": [
        "Create FPGA solutions to support LEO's satellite communication system",
        "The FPGA design engineer will work with systems teams to define/develop/implement/test/release FPGA based solutions to enable LEO",
        "This will focus on creating digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes and tools",
        "Have ownership of one or more FPGA bitstreams",
        "Create and release FPGAs through the development phases of uArchitecture-RTL Design-Physical Implementation-Timing Closure–Simulation Validation– Lab Based Silicon Validation",
        "Collaborate with network communication system architects to define and design/implement/test/release/support networking functions targeted to FPGA technology",
        "Collaborate with Digital Communications/Networking system architects and design engineers to implement digital logic functions in FPGAs",
        "Collaborate with system architects and design engineers to implement digital logic functions in FPGA prototypes to validate/tradeoff architecture & design alternatives",
        "Collaborate with systems architects, HW engineering design teams & FW/SW design teams to bring up and test systems combining FPGA, firmware, RF, and Networking functions",
        "Drive trade-off analysis to benefit customer experience and optimization of target technology resources for cost/size/power/performance/features"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-indeed-com-viewjob",
    "_source": "new_jobs"
  },
  {
    "job_id": "DPWG_DFIFo14hIEnAAAAAA==",
    "job_title": "FPGA Hardware Engineer",
    "employer_name": "Qualcomm",
    "employer_logo": null,
    "employer_website": "https://www.qualcomm.com",
    "job_publisher": "Qualcomm",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.qualcomm.com/careers/job/446715199568-fpga-hardware-engineer-san-diego-california-united-states-of-america?domain=qualcomm.com&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Qualcomm",
        "apply_link": "https://careers.qualcomm.com/careers/job/446715199568-fpga-hardware-engineer-san-diego-california-united-states-of-america?domain=qualcomm.com&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/hardware-engineer-boulder-qualcomm-37dcc55adbdd3c4b4e170a61283b2a35?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-hardware-engineer-at-qualcomm-4317950998?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Company:\nQualcomm Technologies, Inc.\n\nJob Area:\nEngineering Group, Engineering Group > Hardware Engineering\n\nGeneral Summary:\n\nQualcomm's Government Technologies (QGOV) division develops special products based on its wireless terrestrial and satellite communication technologies for the military, federal, local, and foreign governments. In this role as a Hardware Engineer, you will support government-sponsored research, development, integration and test of such systems, including adaptation and extension of commercial systems to novel applications and environments, as well as internal development efforts. The individual will work on a variety of projects crossing multiple disciplines from across the company to deliver timely results to Customers. You will be responsible for working closely with other engineering disciplines to design, develop, test, automate, and document communication capabilities. Excellent written and verbal communications skills are essential. Candidate must be willing to travel on occasion and be able to work well with others in a technical environment.\n\nApplicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information.\n• * Must be a U.S. citizen and eligible to receive a U.S. Government security clearance **\n\nMinimum Qualifications:\n• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.\nOR\nMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.\nOR\nPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.\n\nPreferred Qualifications:\n• 12+ years of Hardware Engineering or related work experience.\n• 8+ years of experience with FPGA design, embedded system architecture and DSP implementations for real-time embedded systems\n• System Verilog RTL design expertise across design and verification\n• Deep understanding of Xilinx FPGA architectures and design processes\n• Strong understanding of digital signal processing concepts (e.g., filtering, FFT, modulation).\n• Knowledge of communication protocols such as AXI4-x, DDRx, PCIe, etc.\n• Proficiency with Design Simulation tools like Modelsim, VCS, or Xcelium for behavioral simulation\n• Experience customizing and debugging make-based build flows and working with Xilinx’s Vivado tools\n• Hands-on experience on validation and debug methodologies, static timing analysis, and timing closure\n• Proficient with xdc placement and timing constraints\n• Experience with scripting languages such as Python and Tcl\n• Experience with Repository or Configuration Management Tools such as Git and Gerrit.\n• Linux OS proficiency\n• Experience developing or debugging UVM-based verification flows is a plus\n• Experience with FPGA tools like Synplicity and Certify is a plus\n• The ideal candidate would be a self-starter with strong initiative, discipline, motivation, and a focus on quality.\n• The candidate must be a team player and be flexible and open to a variety of task assignments within the team.\n\nQualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).\n\nTo all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.\n\nEEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.\n\nQualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.\n\nPay range and Other Compensation & Benefits:\n$121,400.00 - $202,200.00\n\nThe above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.\n\nIf you would like more information about this role, please contact Qualcomm Careers.",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Boulder, CO",
    "job_city": "Boulder",
    "job_state": "Colorado",
    "job_country": "US",
    "job_latitude": 40.0189728,
    "job_longitude": -105.2747406,
    "job_benefits": [
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DDPWG_DFIFo14hIEnAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Excellent written and verbal communications skills are essential",
        "Candidate must be willing to travel on occasion and be able to work well with others in a technical environment",
        "Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information",
        "Must be a U.S. citizen and eligible to receive a U.S. Government security clearance **",
        "Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience",
        "Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience",
        "PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience"
      ],
      "Benefits": [
        "$121,400.00 - $202,200.00",
        "We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus)",
        "In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play"
      ],
      "Responsibilities": [
        "Qualcomm's Government Technologies (QGOV) division develops special products based on its wireless terrestrial and satellite communication technologies for the military, federal, local, and foreign governments",
        "In this role as a Hardware Engineer, you will support government-sponsored research, development, integration and test of such systems, including adaptation and extension of commercial systems to novel applications and environments, as well as internal development efforts",
        "The individual will work on a variety of projects crossing multiple disciplines from across the company to deliver timely results to Customers",
        "You will be responsible for working closely with other engineering disciplines to design, develop, test, automate, and document communication capabilities"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-qualcomm-com-careers-job-446715199568-fpga-hardware-engineer-san-diego-california-united-states-of-america",
    "_source": "new_jobs"
  },
  {
    "job_id": "88IG6NjZsIGHabK1AAAAAA==",
    "job_title": "2026 Raytheon Full Time - FPGA Design Engineer II (Onsite)",
    "employer_name": "RTX",
    "employer_logo": null,
    "employer_website": null,
    "job_publisher": "RTX - Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.rtx.com/ca/fr/job/01823163/2026-Raytheon-Full-Time-FPGA-Design-Engineer-II-Onsite?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "RTX - Careers",
        "apply_link": "https://careers.rtx.com/ca/fr/job/01823163/2026-Raytheon-Full-Time-FPGA-Design-Engineer-II-Onsite?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JSfirm.com",
        "apply_link": "https://www.jsfirm.com/Engineering/2026+Raytheon+Full+Time+-+Effector+Power+Design+Engineer+I+(Onsite)/TUCSON-Arizona/jobID_1847096?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Energy Jobline",
        "apply_link": "https://www.energyjobline.com/job/2026-raytheon-full-time-electrical-engineer-i-onsite-tucson-29294364?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "IHireEngineering",
        "apply_link": "https://www.ihireengineering.com/jobs/view/509062116?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/effector-power-test-engineer-i_7ea1a2bbf1b61cff1804f68da5e04d94abbb6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Raytheon/Job/2026-Raytheon-Full-Time-FPGA-Design-Engineer-II-(Onsite)/-in-Tucson,AZ?jid=2ec5b4995ab89957&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/2026-raytheon-full-time-fpga-design-engineer-ii-onsite-at-raytheon-4371736703?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/a39de4bc-722f-4a5c-8404-47c003625090?q=2026+Full+Time++Raytheon+FPGA+Design+Engineer+I++Onsite&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Date Posted:\n2026-02-12\n\nCountry:\nUnited States of America\n\nLocation:\nUS-AZ-TUCSON-M02 1151 E Hermans Rd BLDG M02\n\nPosition Role Type:\nOnsite\n\nU.S. Citizen, U.S. Person, or Immigration Status Requirements:\nActive and transferable U.S. government issued security clearance is required prior to start date.​ U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance​\n\nSecurity Clearance Type:\nDoD Clearance: Secret\n\nSecurity Clearance Status:\nAbility to obtain INTERIM U.S. government issued security clearance is required prior to start date\n\nAt Raytheon, the foundation of everything we do is rooted in our values and a higher calling – to help our nation and allies defend freedoms and deter aggression. We bring the strength of more than 100 years of experience and renowned engineering expertise to meet the needs of today’s mission and stay ahead of tomorrow’s threat. Our team solves tough, meaningful problems that create a safer, more secure world.\n\nThe Digital Products department designs digital electronic circuit cards and electronic units, which are supported from proposal through transition to production. Our systems are subject to environments ranging from the frigid, sub-zero vacuum of space, to the blistering heat of the desert floor, to the high pressures of the ocean depths. We are seeking current college students willing to collaborate, innovate, and team with our engineers to generate and utilize today’s cutting-edge technology to design digital electronic circuits that implement missile guidance, video and digital signal processing. Our technology base includes high-speed digital electronics, configurable logic, and homogeneous / heterogeneous multiprocessor designs.\n\nQualifications You Must Have\n• Master’s degree in Electrical Engineering or related Science, Technology, Engineering and Mathematics (STEM) major.\n• Demonstrated experience with digital design and VHDL or Verilog coding.\n• Familiarity with Xilinx, Altera or Microsemi/Microchip FPGAs.\n• This position requires 12 months or less of relevant professional work experience (excluding internships).\n\nQualifications We Prefer\n• ABET is the preferred, although not required.\n• Demonstrated ability to work in a team.\n\nWhat We Offer\n• Our values drive our actions, behaviors, and performance with a vision for a safer, more connected world. At RTX we value: Safety, Trust, Respect, Accountability, Collaboration, and Innovation.\n• Relocation Eligibility\n\nLearn More & Apply Now!\n\nPlease consider the following role type definition as you apply for this role.\n• Onsite: Employees who are working in Onsite roles will work primarily onsite. This includes all production and maintenance employees, as they are essential to the development of our products.\n• Please upload a copy of your most recent transcripts with your resume when applying to this requisition. Include your cumulative GPA and projected graduation date on your resume.\n• This position requires a security clearance. DCSA Consolidated Adjudication Services (DCSA CAS), an agency of the Department of Defense, handles and adjudicates the security clearance process. More information about Security Clearances can be found on the US Department of State government website here: https://www.state.gov/m/ds/clearances/c10978.htm\n• Tucson, AZ: https://careers.rtx.com/global/en/raytheon-tucson,-az-location\n\nAs part of our commitment to maintaining a secure hiring process, candidates may be asked to attend select steps of the interview process in-person at one of our office locations, regardless of whether the role is designated as on-site, hybrid or remote.\n\nThe salary range for this role is 68,900 USD - 131,100 USD. The salary range provided is a good faith estimate representative of all experience levels. RTX considers several factors when extending an offer, including but not limited to, the role, function and associated responsibilities, a candidate’s work experience, location, education/training, and key skills.\n\nHired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays. Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement.\n\nHired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement. Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company’s performance.\n\nThis role is a U.S.-based role. If the successful candidate resides in a U.S. territory, the appropriate pay structure and benefits will apply.\n\nRTX anticipates the application window closing approximately 40 days from the date the notice was posted. However, factors such as candidate flow and business necessity may require RTX to shorten or extend the application window.\n\nRTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or veteran status, or any other applicable state or federal protected class. RTX provides affirmative action in employment for qualified Individuals with a Disability and Protected Veterans in compliance with Section 503 of the Rehabilitation Act and the Vietnam Era Veterans’ Readjustment Assistance Act.\n\nPrivacy Policy and Terms:\n\nClick on this link to read the Policy and Terms",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Tucson, AZ",
    "job_city": "Tucson",
    "job_state": "Arizona",
    "job_country": "US",
    "job_latitude": 32.2539787,
    "job_longitude": -110.97417689999999,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D88IG6NjZsIGHabK1AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Active and transferable U.S. government issued security clearance is required prior to start date.​ U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance​",
        "Ability to obtain INTERIM U.S. government issued security clearance is required prior to start date",
        "Master’s degree in Electrical Engineering or related Science, Technology, Engineering and Mathematics (STEM) major",
        "Demonstrated experience with digital design and VHDL or Verilog coding",
        "Familiarity with Xilinx, Altera or Microsemi/Microchip FPGAs",
        "This position requires 12 months or less of relevant professional work experience (excluding internships)",
        "Demonstrated ability to work in a team",
        "Include your cumulative GPA and projected graduation date on your resume",
        "This position requires a security clearance"
      ],
      "Benefits": [
        "The salary range provided is a good faith estimate representative of all experience levels",
        "Hired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays",
        "Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement",
        "Hired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement",
        "Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company’s performance"
      ],
      "Responsibilities": [
        "Onsite: Employees who are working in Onsite roles will work primarily onsite",
        "This includes all production and maintenance employees, as they are essential to the development of our products",
        "Please upload a copy of your most recent transcripts with your resume when applying to this requisition"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-rtx-com-ca-fr-job-01823163-2026-raytheon-full-time-fpga-design-engineer-ii-onsite",
    "_source": "new_jobs"
  },
  {
    "job_id": "FnuAREm5A55outxhAAAAAA==",
    "job_title": "FPGA Engineer",
    "employer_name": "Northwoodspace",
    "employer_logo": null,
    "employer_website": "https://www.northwoodspace.io",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/Northwoodspace/Job/FPGA-Engineer/-in-Torrance,CA?jid=99de45dbf80de0c0&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Northwoodspace/Job/FPGA-Engineer/-in-Torrance,CA?jid=99de45dbf80de0c0&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-engineer-at-northwood-4299026693?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Long Journey Ventures Job Board",
        "apply_link": "https://jobs.longjourney.vc/companies/northwood-space/jobs/57085758-fpga-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SpaceTalent Job Board",
        "apply_link": "https://jobs.spacetalent.org/companies/northwood-space/jobs/57085758-fpga-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/68c337d45adaee6c9bda851a?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/e17d5ae52a8b80f86b765cf01eadb1b8?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Lensa",
        "apply_link": "https://lensa.com/job-v1/northwoodspace/torrance-ca/fpga-engineer/b3757c1f7a3b7286459b2185bbead065?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "The Engine Job Board",
        "apply_link": "https://jobs.engine.xyz/companies/northwood-space/jobs/57085758-fpga-engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "About Northwood Space:\n\nNorthwood is on a mission to transform connectivity between earth and space and bring the benefits of space to the masses through innovations in space communications technologies. If you are energized by building at a high-velocity company and seeing your work deployed in locations around the globe with real impact, we want you at Northwood.\n\nRole:Northwood Space is looking for a FPGA Engineer to join our team in Torrance. This person will work on the digital design of our antenna systems, including data transport and signal processing chain. They will be designing, developing, and testing FPGA blocks to provide resilient and reliable communication links for our customers.\n\nResponsibilities:\n• Design, implement, and test networking and DSP blocks on FPGAs for high-rate, parallel data processing.\n• Lead complex multi-disciplinary projects to push product development from initial design and prototype to shipment and operations.\n• Drive system architectures, analyze trades, and scope system requirements.\n• Analyze performance data from in-the-field testing to diagnose and fix issues, and provide feedback for product improvements.\n\nBasic Qualifications:\n• 2-5+ years of professional experience\n• Bachelors Degree in Electrical Engineering or equivalent field\n• Expert in Verilog and SystemVerilog\n• Experience with Python\n• Experience with DSP and/or networking on FPGA\n• Experience with FPGA SoCs\n• Experience using lab equipment such as oscilloscopes and spectrum analyzers to debug high-speed FPGA designs\n• Onsite preferred, but mostly remote with some travel to the office is also acceptable\n\nPreferred Qualifications:\n• Experience in HLS\n• Experience with C++ or Rust\n• Experience with high-performance PCBA architecture and design, including use of FPGAs\n\nAdditional Information:\n\nTo conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.\n\nNorthwood is an Equal Opportunity Employer; employment with Northwood is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Torrance, CA",
    "job_city": "Torrance",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.8369217,
    "job_longitude": -118.34074509999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DFnuAREm5A55outxhAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 125000,
    "job_max_salary": 275000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "2-5+ years of professional experience",
        "Bachelors Degree in Electrical Engineering or equivalent field",
        "Expert in Verilog and SystemVerilog",
        "Experience with Python",
        "Experience with DSP and/or networking on FPGA",
        "Experience with FPGA SoCs",
        "Experience using lab equipment such as oscilloscopes and spectrum analyzers to debug high-speed FPGA designs",
        "To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C",
        "1324b(a)(3), or eligible to obtain the required authorizations from the U.S"
      ],
      "Responsibilities": [
        "This person will work on the digital design of our antenna systems, including data transport and signal processing chain",
        "They will be designing, developing, and testing FPGA blocks to provide resilient and reliable communication links for our customers",
        "Design, implement, and test networking and DSP blocks on FPGAs for high-rate, parallel data processing",
        "Lead complex multi-disciplinary projects to push product development from initial design and prototype to shipment and operations",
        "Drive system architectures, analyze trades, and scope system requirements",
        "Analyze performance data from in-the-field testing to diagnose and fix issues, and provide feedback for product improvements"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-ziprecruiter-com-c-northwoodspace-job-fpga-engineer-in-torrance-ca",
    "_source": "new_jobs"
  },
  {
    "job_id": "sG1IW2K2HHINMGEYAAAAAA==",
    "job_title": "FPGA Senior Design Engineer",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2000913EXTERNALENGLOBAL/FPGA-Senior-Design-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2000913EXTERNALENGLOBAL/FPGA-Senior-Design-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=5421c86bbbb78cd3&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/FPGA-Senior-Design-Engineer/-in-Milpitas,CA?jid=b579c7436d3d13a4&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/fpga-senior-design-engineer-milpitas-cisco-systems-inc-96f09622a4a77adb8d081dfa13cca0a3?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/fpga-senior-design-engineer-cisco-systems-JV_IC1147428_KO0,27_KE28,41.htm?jl=1009989366329&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/P8KzS9d3wDOP3MyXXTOkHm-0NlBeCVFY_jnRbN8yIJJmmVunbhF3ow?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Women In Business & Industry",
        "apply_link": "https://wib-i.com/milpitas-ca/fpga-senior-design-engineer/19921218338C4E9FBE3BB2AC51F2FE3F/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-senior-design-engineer-at-cisco-4358364925?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Meet the Team\n\nThe Firewall Hardware Team at Cisco is responsible for designing and developing high-performance, secure firewall hardware platforms that protect enterprise, data center, and cloud networks from evolving cyber threats. This team focuses on creating advanced hardware solutions, including FPGA-based crypto accelerators and network processing units, to deliver exceptional throughput, low latency, and robust security features.\n\nYour Impact\n\nWe are seeking a highly experienced and accomplished FPGA Senior Design Engineer to provide technical leadership and deep expertise in the architecture, design, and implementation of complex, high-speed digital systems. This pivotal role requires an individual who can own the end-to-end FPGA development process for critical, next-generation products, mentor junior staff, and drive key architectural decisions across cross-functional teams.\n• Module Ownership and Implementation: Take ownership of complex FPGA sub-modules, from micro-architecture definition to RTL implementation using Verilog/SystemVerilog or VHDL.\n• Design & Architecture: Define, architect, and implement high-performance digital logic using Hardware Description Languages (Verilog/SystemVerilog) for FPGAs.\n• Verification: Develop comprehensive, self-checking testbenches and environments to verify FPGA functionality at the block and system level using simulation tools (e.g., VCS).\n• Synthesis & Implementation: Manage the entire FPGA tool flow, including synthesis, placement, routing, and static timing analysis. Aggressively pursue timing closure to meet strict performance requirements.\n• IP Integration: Integrate and verify internal and third-party Intellectual Property (IP) cores, such as high-speed memory controllers (HBM/DDR5), PCIe endpoints, and specialized DSP functions.\n• System Integration: Collaborate closely with hardware, software, and systems engineers to define interfaces, perform board-level bring-up, and debug integrated systems using lab equipment (oscilloscopes, logic analyzers, spectrum analyzers).\n• Documentation: Create and maintain detailed design specifications, verification plans, and production release documentation.\n• Optimization: Analyze and optimize designs for efficiency, focusing on resource utilization, power consumption, and thermal performance.\n\nMinimum Qualifications:\n• 8+ years of experience with a Masters’ degree or 10+ years of experience with a Bachelors’ degree. Experience expected to be in ASIC/FPGA design.\n• Experience in end-to-end FPGA development process.\n• Hands-on experience with EDA tools such as VCS, Spyglass, and nLint.\n• Expertise in verifying complex blocks, clusters, and top-level designs.\n• Practical knowledge of System Verilog constraints, structures, and classes.\n• Familiarity with TCL and/or Python scripting for automation tasks.\n\nPreferred Qualifications:\n• Strong domain expertise in one or more protocols, including PCIe, Ethernet, DMA, and DDR.\n• In-depth knowledge of L2/L3/L4 networking protocols such as IPSec/DTLS, TLS, TCP/IP/UDP, and a deep understanding of cryptography technologies and algorithms such as AES-GCM/CBC, EDCHE RSA 2k, etc.\n• A structured approach to design and effective problem-solving skills.\n• Experience in x86 and ARM-based board design.\n• Expertise in Ethernet interface design across various speeds (1G/10G/40G/100G/400G).\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nThe starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$168,800.00 - $277,400.00\n\nNon-Metro New York state & Washington state:\n$148,800.00 - $248,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Milpitas, CA",
    "job_city": "Milpitas",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.4323341,
    "job_longitude": -121.8995741,
    "job_benefits": [
      "paid_time_off",
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DsG1IW2K2HHINMGEYAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "We are seeking a highly experienced and accomplished FPGA Senior Design Engineer to provide technical leadership and deep expertise in the architecture, design, and implementation of complex, high-speed digital systems",
        "8+ years of experience with a Masters’ degree or 10+ years of experience with a Bachelors’ degree",
        "Experience expected to be in ASIC/FPGA design",
        "Experience in end-to-end FPGA development process",
        "Hands-on experience with EDA tools such as VCS, Spyglass, and nLint",
        "Expertise in verifying complex blocks, clusters, and top-level designs",
        "Practical knowledge of System Verilog constraints, structures, and classes",
        "Familiarity with TCL and/or Python scripting for automation tasks"
      ],
      "Benefits": [
        "The starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits",
        "Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "This pivotal role requires an individual who can own the end-to-end FPGA development process for critical, next-generation products, mentor junior staff, and drive key architectural decisions across cross-functional teams",
        "Module Ownership and Implementation: Take ownership of complex FPGA sub-modules, from micro-architecture definition to RTL implementation using Verilog/SystemVerilog or VHDL",
        "Design & Architecture: Define, architect, and implement high-performance digital logic using Hardware Description Languages (Verilog/SystemVerilog) for FPGAs",
        "Verification: Develop comprehensive, self-checking testbenches and environments to verify FPGA functionality at the block and system level using simulation tools (e.g., VCS)",
        "Synthesis & Implementation: Manage the entire FPGA tool flow, including synthesis, placement, routing, and static timing analysis",
        "Aggressively pursue timing closure to meet strict performance requirements",
        "IP Integration: Integrate and verify internal and third-party Intellectual Property (IP) cores, such as high-speed memory controllers (HBM/DDR5), PCIe endpoints, and specialized DSP functions",
        "System Integration: Collaborate closely with hardware, software, and systems engineers to define interfaces, perform board-level bring-up, and debug integrated systems using lab equipment (oscilloscopes, logic analyzers, spectrum analyzers)",
        "Documentation: Create and maintain detailed design specifications, verification plans, and production release documentation",
        "Optimization: Analyze and optimize designs for efficiency, focusing on resource utilization, power consumption, and thermal performance"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2000913externalenglobal-fpga-senior-design-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "5iXLsRJv6OjF93JFAAAAAA==",
    "job_title": "FPGA Design Verification Engineer",
    "employer_name": "Actalent",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSNoSxJxYbmxN-G4xrVO8ggcCMX6SQ5wNhxEPnb&s=0",
    "employer_website": "https://www.actalentservices.com",
    "job_publisher": "Actalent Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.actalentservices.com/us/en/job/JP-005828683/FPGA-Design-Verification-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Actalent Careers",
        "apply_link": "https://careers.actalentservices.com/us/en/job/JP-005828683/FPGA-Design-Verification-Engineer?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Talentify",
        "apply_link": "https://www.talentify.io/job/fpga-design-verification-engineer-wayne-new-jersey-us-talentify-jp-005794307?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-design-verification-engineer-at-actalent-4372718005?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/76d92ceb3fcc8bcbee578ed07ca45345?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/fpga-design-verification-engineer-wayne-nj-usa-56080270?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Adzuna",
        "apply_link": "https://www.adzuna.com/details/5628788789?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobilize",
        "apply_link": "https://www.jobilize.com/job/us-nj-wayne-fpga-design-verification-engineer-actalent-hiring-now?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Trabajo.org",
        "apply_link": "https://us.trabajo.org/job-982-03fc2bfe63bc38545954da997eadedb9?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "FPGA Design Verification Engineer Supporting Next-Gen Radar & Avionics Systems for a Top Aerospace & Defense Client in the Country\n\nWe are seeking a skilled FPGA Design Verification Engineer to join our dynamic team. This role involves the design verification of VHDL for FPGA, including DV planning, testbench infrastructure creation, testcase development, testing, debugging, and coverage closure. The successful candidate will develop all DV code using SystemVerilog/UVM, adhering to industry best practices.\n\nResponsibilities\n• Create coverage and verification plan documents detailing verification flows, functionality to be verified, and testbench usage.\n• Develop a Work Breakdown Structure (WBS), Gantt charts, and plans showing task breakdown, duration estimates, milestones, and task assignments.\n• Build SV/UVM testbench infrastructure, including environment, UVCs, monitors, predictors, checkers, and coverage collectors, for verifying VHDL implementing FPGA functionality.\n• Develop SV/UVM testcases for configuring the testbench and generating stimulus to verify VHDL functionality as per FPGA specifications.\n• Create associated scripts and flows necessary for verification and simulation.\n• Track issues to ensure all problems are resolved satisfactorily.\n• Manage revision and release control of all design verification source code and documentation.\n• Generate code and functional coverage reports.\n\nJOB SKILLS & QUALIFICATIONS:\n• Proficiency in FPGA design verification.\n• Experience with SystemVerilog and Universal Verification Methodology (UVM).\n• Knowledge of VHDL and Verilog.\n• Familiarity with Xilinx tools.\n• Experience with SV/UVM testbench infrastructure, including environment, UVCs, monitors, and checkers.\n• Ability to develop scripts, constraints, and setup files related to the testbench.\n• Ability to produce coverage and verification plan documents.\n• Experience in generating code and functional coverage reports.\nJob Type & Location\n\nThis is a Permanent position based out of Wayne, NJ.\nPay and Benefits\n\nThe pay range for this position is $70.71 - $111.80/hr.\n\nEligibility requirements apply to some benefits and may depend on your job\nclassification and length of employment. Benefits are subject to change and may be\nsubject to specific elections, plan, or program terms. If eligible, the benefits\navailable for this temporary role may include the following:\n\n• Medical, dental & vision\n• Critical Illness, Accident, and Hospital\n• 401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available\n• Life Insurance (Voluntary Life & AD&D for the employee and dependents)\n• Short and long-term disability\n• Health Spending Account (HSA)\n• Transportation benefits\n• Employee Assistance Program\n• Time Off/Leave (PTO, Vacation or Sick Leave)\nWorkplace Type\n\nThis is a hybrid position in Wayne,NJ.\nApplication Deadline\n\nThis position is anticipated to close on Feb 26, 2026.\nAbout Actalent\n\nActalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 30,000 consultants and more than 4,500 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500.\n\nThe company is an equal opportunity employer and will consider all applications without regard to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.\n\nIf you would like to request a reasonable accommodation, such as the modification or adjustment of the job application process or interviewing due to a disability, please email actalentaccommodation@actalentservices.com for other accommodation options.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Wayne, NJ",
    "job_city": "Wayne",
    "job_state": "New Jersey",
    "job_country": "US",
    "job_latitude": 40.948903,
    "job_longitude": -74.273578,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D5iXLsRJv6OjF93JFAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 70.71,
    "job_max_salary": 111.8,
    "job_salary_period": "HOUR",
    "job_highlights": {
      "Qualifications": [
        "Proficiency in FPGA design verification",
        "Experience with SystemVerilog and Universal Verification Methodology (UVM)",
        "Knowledge of VHDL and Verilog",
        "Familiarity with Xilinx tools",
        "Experience with SV/UVM testbench infrastructure, including environment, UVCs, monitors, and checkers",
        "Ability to develop scripts, constraints, and setup files related to the testbench",
        "Ability to produce coverage and verification plan documents",
        "Experience in generating code and functional coverage reports"
      ],
      "Benefits": [
        "Pay and Benefits",
        "The pay range for this position is $70.71 - $111.80/hr",
        "Eligibility requirements apply to some benefits and may depend on your job",
        "subject to specific elections, plan, or program terms",
        "Medical, dental & vision",
        "Critical Illness, Accident, and Hospital",
        "401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available",
        "Life Insurance (Voluntary Life & AD&D for the employee and dependents)",
        "Short and long-term disability",
        "Health Spending Account (HSA)",
        "Transportation benefits",
        "Employee Assistance Program",
        "Time Off/Leave (PTO, Vacation or Sick Leave)"
      ],
      "Responsibilities": [
        "This role involves the design verification of VHDL for FPGA, including DV planning, testbench infrastructure creation, testcase development, testing, debugging, and coverage closure",
        "The successful candidate will develop all DV code using SystemVerilog/UVM, adhering to industry best practices",
        "Create coverage and verification plan documents detailing verification flows, functionality to be verified, and testbench usage",
        "Develop a Work Breakdown Structure (WBS), Gantt charts, and plans showing task breakdown, duration estimates, milestones, and task assignments",
        "Build SV/UVM testbench infrastructure, including environment, UVCs, monitors, predictors, checkers, and coverage collectors, for verifying VHDL implementing FPGA functionality",
        "Develop SV/UVM testcases for configuring the testbench and generating stimulus to verify VHDL functionality as per FPGA specifications",
        "Create associated scripts and flows necessary for verification and simulation",
        "Track issues to ensure all problems are resolved satisfactorily",
        "Manage revision and release control of all design verification source code and documentation",
        "Generate code and functional coverage reports"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "careers-actalentservices-com-us-en-job-jp-005828683-fpga-design-verification-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "8w3FrTaVQ1quTUZGAAAAAA==",
    "job_title": "Sr. FPGA Engineer (Starshield)",
    "employer_name": "SpaceX",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTjeIKqZ7cBPe5DUA4r3l_-_1wr2GLA5oIF6m2w&s=0",
    "employer_website": "https://www.spacex.com",
    "job_publisher": "Space Crew",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://spacecrew.com/space-jobs/ml6a2uzk-spacex-sr-fpga-engineer-starshield?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Space Crew",
        "apply_link": "https://spacecrew.com/space-jobs/ml6a2uzk-spacex-sr-fpga-engineer-starshield?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=b0513649276ee650&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/SpaceX/Job/Sr.-FPGA-Engineer-(Starshield)/-in-Hawthorne,CA?jid=6140f10f5c001bee&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Dice",
        "apply_link": "https://www.dice.com/job-detail/16df050f-d033-4195-86c0-b3d15f892e00?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/sr-fpga-engineer-starshield-spacex-JV_IC1146793_KO0,27_KE28,34.htm?jl=1010020773689&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SpaceTalent Job Board",
        "apply_link": "https://jobs.spacetalent.org/companies/spacex/jobs/66624823-sr-fpga-engineer-starshield?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Teal",
        "apply_link": "https://www.tealhq.com/job/sr-fpga-engineer-starshield_0fb60187-1fc9-44c0-af1d-b59b5882d9bd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "| USNLX Veterans Jobs - National Labor Exchange",
        "apply_link": "https://veterans.usnlx.com/hawthorne-ca/sr-fpga-engineer-starshield/A2AFFE9A9CA849319527BD552A75DA6E/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.\n\nSR. FPGA ENGINEER (STARSHIELD)\n\nStarshield leverages SpaceX’s launch capability and Starlink technology to support national security efforts. While Starlink is designed for consumer and commercial use, Starshield is designed for government use, with an initial focus on earth observation, communications, and hosted payloads.\n\nThe satellite engineering team is hiring for satellite programs that are pushing the boundaries of in-space capabilities. Our missions support scientific research, classified national security space and commercial opportunities. Software engineering and innovation is at the core of these programs.\n\nThe satellite software team is building highly reliable in-space networks, designing secure systems to guarantee access to space, and creating autonomous satellite operation systems, and more. Aerospace experience is not required to be successful here - we want our engineers to bring fresh ideas from all areas, love solving problems, and seek to make an impact on an inspiring mission. As we expand this team, we're looking for versatile, driven, and collaborative engineers. \n\nAs a Sr. FPGA Engineer on the satellite digital design team, you will be designing, developing, and testing FPGAs that supports safety critical logic, sensors, cryptography, and RF/optical communications systems for SpaceX’s satellite constellation. You will engage with other SpaceX engineers to discover the needs of the missions and code highly reliable digital designs which turn the mission into reality. You will be responsible for the complete lifecycle of the FPGA designs you create, including development, testing, and support.\n\nRESPONSIBILITIES: \n• Own the conceptual, architectural, and design components of digital, signal processing, and communication systems supporting various SpaceX satellite spacecraft \n• Implement logic designs and signals processing algorithms in RTL \n• Integrate designs onto FPGA/SoC platforms \n• Bring up and validate devices that communicate to and fly in space\n• Work in close collaboration with RF/antenna, software, and other DSP engineers to design and validate software-defined radio systems \n\nBASIC QUALIFICATIONS: \n• Bachelor’s degree in computer science, electrical engineering, math or other engineering discipline and 5+ years of professional software development experience; OR 7+ years of professional experience in software development in lieu of a degree\n• 2+ years experience developing for FPGA platforms\n• 2+ years experience using Verilog, SystemVerilog, or VHDL\n\nPREFERRED SKILLS AND EXPERIENCE: \n• Experience working with complex digital designs \n• Experience in different stages of FPGA development: RTL design, verification, synthesis, timing analysis, lab bring up/validation \n• Experience integrating logic onto SoC platforms and designing high-throughput PS/PL interfaces \n• Experience developing firmware for Xilinx FPGA platforms using the Xilinx toolchain\n• Experience interfacing with high-rate conversion interfaces (Xilinx RFSoC, AD9361)\n• Experience with common electronic components and comfortable reading circuit design schematics and contributing to hardware design discussions\n• Experience developing software for embedded systems in C or C++, or significant experience in another software language\n• Knowledge of DSP concepts including but not limited to spread spectrum, forward error correction, channel estimation, front end theory, impairment recovery, modulation schemes\n• Understanding of signal transformations and processing such as FFT, correlation, FIR filter, and IIR filter\n• Excellent leadership, communication and teamwork skills \n\nADDITIONAL REQUIREMENTS:\n• This position requires successfully obtaining and maintaining a Top Secret Security Clearance as a condition of employment. While the clearance may not be immediately necessary upon hire, we encourage you to initiate the application process promptly upon accepting this offer. Your ability to secure the necessary clearance is essential for fulfilling key responsibilities of the role. Should you be unable to obtain it, SpaceX reserves the right to modify or terminate your employment to align with operational needs\n• Must be willing to work extended hours and weekends as needed\n\nCOMPENSATION AND BENEFITS: \n\nPay Range:\n\nFPGA Engineer/Senior: $160,000.00 - $220,000.00/per year\n\nYour actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.\n\nBase salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.\n\nITAR REQUIREMENTS:\n• To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.\n\nSpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.\n\nApplicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com.",
    "job_is_remote": false,
    "job_posted_at": "12 days ago",
    "job_posted_at_timestamp": 1770076800,
    "job_posted_at_datetime_utc": "2026-02-03T00:00:00.000Z",
    "job_location": "Hawthorne, CA",
    "job_city": "Hawthorne",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.9164032,
    "job_longitude": -118.3525748,
    "job_benefits": [
      "paid_time_off",
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D8w3FrTaVQ1quTUZGAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 160000,
    "job_max_salary": 220000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s degree in computer science, electrical engineering, math or other engineering discipline and 5+ years of professional software development experience; OR 7+ years of professional experience in software development in lieu of a degree",
        "2+ years experience developing for FPGA platforms",
        "2+ years experience using Verilog, SystemVerilog, or VHDL",
        "This position requires successfully obtaining and maintaining a Top Secret Security Clearance as a condition of employment",
        "Should you be unable to obtain it, SpaceX reserves the right to modify or terminate your employment to align with operational needs",
        "Must be willing to work extended hours and weekends as needed",
        "To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S"
      ],
      "Benefits": [
        "COMPENSATION AND BENEFITS: ",
        "Pay Range:",
        "FPGA Engineer/Senior: $160,000.00 - $220,000.00/per year",
        "Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience",
        "Base salary is just one part of your total rewards package at SpaceX",
        "You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan",
        "You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks",
        "You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year",
        "Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law"
      ],
      "Responsibilities": [
        "Starshield leverages SpaceX’s launch capability and Starlink technology to support national security efforts",
        "FPGA Engineer on the satellite digital design team, you will be designing, developing, and testing FPGAs that supports safety critical logic, sensors, cryptography, and RF/optical communications systems for SpaceX’s satellite constellation",
        "You will engage with other SpaceX engineers to discover the needs of the missions and code highly reliable digital designs which turn the mission into reality",
        "You will be responsible for the complete lifecycle of the FPGA designs you create, including development, testing, and support",
        "Own the conceptual, architectural, and design components of digital, signal processing, and communication systems supporting various SpaceX satellite spacecraft ",
        "Implement logic designs and signals processing algorithms in RTL ",
        "Integrate designs onto FPGA/SoC platforms ",
        "Bring up and validate devices that communicate to and fly in space",
        "Work in close collaboration with RF/antenna, software, and other DSP engineers to design and validate software-defined radio systems "
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "spacecrew-com-space-jobs-ml6a2uzk-spacex-sr-fpga-engineer-starshield",
    "_source": "new_jobs"
  },
  {
    "job_id": "9e4owWg81N9x1_S5AAAAAA==",
    "job_title": "Principal Senior Engineer - FPGA Design - $15K Sign On Bonus",
    "employer_name": "BAE Systems",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQC7mSp-X7rzAfSjAKzmxJnQCkTSdHmmuFkuo0W&s=0",
    "employer_website": "https://www.baesystems.com",
    "job_publisher": "BAE Systems",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://jobs.baesystems.com/global/en/job/113105BR/Principal-Senior-Engineer-FPGA-Design-15K-Sign-On-Bonus?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "BAE Systems",
        "apply_link": "https://jobs.baesystems.com/global/en/job/113105BR/Principal-Senior-Engineer-FPGA-Design-15K-Sign-On-Bonus?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Built In",
        "apply_link": "https://builtin.com/job/senior-principal-engineer-antenna-design-engineer/7905301?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Built In Colorado",
        "apply_link": "https://www.builtincolorado.com/job/senior-principal-engineer-antenna-design-engineer/7905301?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "National Labor Exchange",
        "apply_link": "https://usnlx.com/westminster-co/senior-principal-fpga-verification-engineer-15k-sign-on-bonus/064BFD271155454E9C6DC7B216EDCFA9/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/bf7aaeb9e9fc241014e61987b382ce80?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/senior-fpga-design-engineer-10k-westminster-bae-systems-plc-f79573c84e40249ab8bea65682d847b6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/principal-senior-engineer-fpga-design-%2415k-sign-on-bonus-at-bae-systems-inc-4312434356?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JobzMall",
        "apply_link": "https://www.jobzmall.com/ball-corporation/job/engineer-principal-fpga-design?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      }
    ],
    "job_description": "Job Description US CITIZENSHIP REQUIRED\n#LI-LB3\n\nMinimum $15,000 Sign-On Bonus being offered for external hires.\n\nThe Engineering, Science and Analysis (ESA) Strategic Capabilities Unit comprises the technical talent and organizational leadership that enables the successful delivery of high-impact discriminating technologies for our customers’ missions. Our collaborative, cross-functional teams are committed to innovation, integrity, continual learning and strong execution.\n\nWhat You’ll Do:\n• Apply innovative design techniques to create cutting-edge electronic systems.\n• Work in a fast-paced team environment on a variety of R&D, proof of concept, and production programs.\n• FPGA development and digital IP integration for space systems, high reliability electronic systems. Assignments include designs which will include SOC architectures, digital filters, image processing algorithms, and communication interfaces/protocols.\n• Architect and lead complex FPGA SoC designs with AMD (Xilinx) software and IP.\n• Provide technical leadership and roadmaps for future products.\n• Maintain a regular and predictable work schedule.\n• Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company. Interact appropriately with others in order to maintain a positive and productive work environment.\n• Perform other duties as necessary.\n\nOn-Site Work Environment: This position requires regular in-person engagement by working on-site three or more days each normally scheduled week in the primary work location. Travel and local commute between company campuses and other possible non-company locations may be required.\n\nWorking Conditions:\n• Work is performed in an office, laboratory, production floor, or cleanroom, outdoors or remote research environment.\n• May occasionally work in production work centers where use of protective equipment and gear is required.\n• May access other facilities in various weather conditions.\nRequired Education, Experience, & Skills\n• BS degree or higher in Engineering or a related technical field is required plus 8 or more years related experience.\n• Each higher-level degree, i.e., Master’s Degree or Ph.D., may substitute for two years of experience. Related technical experience may be considered in lieu of education. Degree must be from a university, college, or school which is accredited by an agency recognized by the US Secretary of Education, US Department of Education.\n• Digital system partitioning and advanced function implementation in FPGAs.\n• Solid electronic circuit design and electronic systems background.\n• Expertise in VHDL/Verilog and System Verilog.\n• Experience with FPGA design tools including Xilinx Vivado/Vitis and Mentor Modelsim/Questasim.\n• Ability to work requirements and flow down for system/subsystem/box/board needs.\n• Good communication skills as well as excellent presentation skills.\nPreferred Education, Experience, & Skills\n• Solid design, documentation and implementation of high-speed digital electronics, FPGAs, and embedded processor systems.\n• Demonstrated technical leadership skills in FPGA design.\n• Experience with OVM/UVM Verification methodologies.\n• Experience developing specifications, cost, schedule, and resource requirements for digital/FPGA designs.\n• Familiarity with high-speed interfaces (PCIe, Ethernet).\n• Familiarity with Signal Processing algorithms and DSP techniques.\n• Experience with cybersecurity topics/techniques.\n• Familiarity with Mentor Graphic Hyperlynx for SI analysis.\n• Space or military experience.\n\nPay Information\nFull-Time Salary Range: $132962 - $226035\n\nPlease note: This range is based on our market pay structures. However, individual salaries are determined by a variety of factors including, but not limited to: business considerations, local market conditions, and internal equity, as well as candidate qualifications, such as skills, education, and experience.\n\nEmployee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being. Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance. We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance. Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave. Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards. Other incentives may be available based on position level and/or job specifics.\nAbout BAE Systems Space & Mission Systems BAE Systems, Inc. is the U.S. subsidiary of BAE Systems plc, an international defense, aerospace and security company which delivers a full range of products and services for air, land and naval forces, as well as advanced electronics, security, information technology solutions and customer support services. Improving the future and protecting lives is an ambitious mission, but it’s what we do at BAE Systems. Working here means using your passion and ingenuity where it counts – defending national security with breakthrough technology, superior products, and intelligence solutions. As you develop the latest technology and defend national security, you will continually hone your skills on a team—making a big impact on a global scale. At BAE Systems, you’ll find a rewarding career that truly makes a difference.\n\nHeadquartered in Boulder, Colorado, Space & Mission Systems is a leading provider of national defense and civil space applications, advanced remote sensing, scientific and tactical systems for government and commercial customers. We continually pioneer ways to innovate spacecraft, mission payloads, optical systems, and other defense and civil capabilities. Powered by endlessly curious people with an unwavering mission focus, we continually discover ways to enable our customers to perform beyond expectation and protect what matters most.\n\nThis position will be posted for at least 5 calendar days. The posting will remain active until the position is filled, or a qualified pool of candidates is identified.\n\nMultiple positions may be available on this opening.",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Westminster, CO",
    "job_city": "Westminster",
    "job_state": "Colorado",
    "job_country": "US",
    "job_latitude": 39.836652799999996,
    "job_longitude": -105.0372046,
    "job_benefits": [
      "dental_coverage",
      "health_insurance",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D9e4owWg81N9x1_S5AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "BS degree or higher in Engineering or a related technical field is required plus 8 or more years related experience",
        "Each higher-level degree, i.e., Master’s Degree or Ph.D., may substitute for two years of experience",
        "Related technical experience may be considered in lieu of education",
        "Degree must be from a university, college, or school which is accredited by an agency recognized by the US Secretary of Education, US Department of Education",
        "Digital system partitioning and advanced function implementation in FPGAs",
        "Solid electronic circuit design and electronic systems background",
        "Expertise in VHDL/Verilog and System Verilog",
        "Experience with FPGA design tools including Xilinx Vivado/Vitis and Mentor Modelsim/Questasim",
        "Ability to work requirements and flow down for system/subsystem/box/board needs",
        "Good communication skills as well as excellent presentation skills"
      ],
      "Benefits": [
        "Minimum $15,000 Sign-On Bonus being offered for external hires",
        "Full-Time Salary Range: $132962 - $226035",
        "Please note: This range is based on our market pay structures",
        "Employee Benefits: At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being",
        "Regular employees scheduled to work 20+ hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance",
        "We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance",
        "Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave",
        "Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards",
        "Other incentives may be available based on position level and/or job specifics"
      ],
      "Responsibilities": [
        "Apply innovative design techniques to create cutting-edge electronic systems",
        "Work in a fast-paced team environment on a variety of R&D, proof of concept, and production programs",
        "FPGA development and digital IP integration for space systems, high reliability electronic systems",
        "Assignments include designs which will include SOC architectures, digital filters, image processing algorithms, and communication interfaces/protocols",
        "Architect and lead complex FPGA SoC designs with AMD (Xilinx) software and IP",
        "Provide technical leadership and roadmaps for future products",
        "Maintain a regular and predictable work schedule",
        "Establish and maintain effective working relationships within the department, the Strategic Business Units, Strategic Capabilities Units and the Company",
        "Interact appropriately with others in order to maintain a positive and productive work environment",
        "Perform other duties as necessary",
        "On-Site Work Environment: This position requires regular in-person engagement by working on-site three or more days each normally scheduled week in the primary work location",
        "Travel and local commute between company campuses and other possible non-company locations may be required",
        "Work is performed in an office, laboratory, production floor, or cleanroom, outdoors or remote research environment",
        "May occasionally work in production work centers where use of protective equipment and gear is required",
        "May access other facilities in various weather conditions"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "jobs-baesystems-com-global-en-job-113105br-principal-senior-engineer-fpga-design-15k-sign-on-bonus",
    "_source": "new_jobs"
  },
  {
    "job_id": "LjqLtohCEfIDoQqtAAAAAA==",
    "job_title": "FPGA Development Engineer, Bespoke Solutions",
    "employer_name": "Amazon Web Services (AWS)",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRDhrsiwqZ87o_GbEtiPnJBd_9_wDeh86Wk6uMM&s=0",
    "employer_website": "https://aws.amazon.com",
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/fpga-development-engineer-bespoke-solutions-at-amazon-web-services-aws-4346169981?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/fpga-development-engineer-bespoke-solutions-at-amazon-web-services-aws-4346169981?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobs | National MS Society",
        "apply_link": "https://nationalmssociety.dejobs.org/jessup-md/fpga-development-engineer-bespoke-solutions/B0249868AEFB46C4A53A8DABA57EB5D2/job/?utm_source=.JOBS+Sitemap+Feed-DE&utm_medium=.JOBS+Universe&utm_campaign=.JOBS+Sitemap+Feed&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "USNLX Ability Jobs - National Labor Exchange",
        "apply_link": "https://ability.usnlx.com/jessup-md/fpga-development-engineer-bespoke-solutions/B0249868AEFB46C4A53A8DABA57EB5D2/job/?vs=28&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Lensa",
        "apply_link": "https://lensa.com/job-v1/amazon/jessup-md/fpga-design-engineer/bdce5128659b0cc72fbf87f906c11da1?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/694e47b7f5bef51c96eb9e38?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Description\n\nApplication deadline: Feb 20, 2026\n\nAre you interested in developing high speed digital logic using the highest speeds and latest technology? Amazon is expanding Amazon Web Services (AWS) connectivity and is looking for help.\n\nAWS seeks an FPGA Development Engineer with experience developing programmable logic on the most advanced FPGAs. They will help architect, develop, and integrate scalable FPGA systems in the AWS technology ecosystem.\n\nIf Arlington HQ (HQ2)\n\nThis role will sit in our new headquarters in Northern Virginia, where Amazon will invest $2.5 billion dollars, occupy 4 million square feet of energy efficient office space, and create at least 25,000 new full-time jobs. Our employees and the neighboring community will also benefit from the associated investments from the Commonwealth including infrastructure updates, public transportation improvements, and new access to Reagan National Airport.\n\nBy working together on behalf of our customers, we are building the future one innovative product, service, and idea at a time. Are you ready to embrace the challenge? Come build the future with us.\n\nThis position requires that the candidate selected must be a US Citizen and currently possess and maintain an active Secret security clearance. The position further requires that, after start, the selected candidate obtain and maintain an active TS/SCI security clearance with polygraph or commensurate clearance for each government agency for which they perform AWS work.\n\n10012\n\nKey job responsibilities\n• Develop custom RTL and integrate with third party libraries to build end to end 100G+ solutions.\n• Collaborate with design and system engineers to perform tradeoffs and architect new solutions for customers.\n• Own the interface between software and hardware by developing drivers, and providing software examples.\n• Participate in design meetings to plan development and review peer designs.\n• Help identify new opportunities and new technologies to improve the customer experience and add features.\n\nA day in the life\n\nYou will work on a cross-functional team of hardware and software developers, writing programmable logic and embedded software to interact with custom hardware. You will debug RTL in simulation, synthesize and implement ensuring it meets timing and performance requirements. You help deploy RTL onto hardware targets and help debug issues that come along in RTL, hardware, or software. You will provide subject matter expertise in architectural discussions, and strategic planning meetings.\n\nWe develop AWS owned hardware solutions in order to scale globally, minimize cost, and maximize value for our customers. We are a growing team of hardware, software and FPGA engineers with a dedicated product development lab in Arlington, VA.\n\nAbout The Team\n\nWhy AWS\n\nAmazon Web Services (AWS) is the world’s most comprehensive and broadly adopted cloud platform. We pioneered cloud computing and never stopped innovating — that’s why customers from the most successful startups to Global 500 companies trust our robust suite of products and services to power their businesses.\n\nUtility Computing (UC)\n\nAWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services and features apart in the industry. As a member of the UC organization, you’ll support the development and management of Compute, Database, Storage, Internet of Things (Iot), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services.\n\nInclusive Team Culture\n\nAWS values curiosity and connection. Our employee-led and company-sponsored affinity groups promote inclusion and empower our people to take pride in what makes us unique. Our inclusion events foster stronger, more collaborative teams. Our continual innovation is fueled by the bold ideas, fresh perspectives, and passionate voices our teams bring to everything we do.\n\nWork/Life Balance\n\nWe value work-life harmony. Achieving success at work should never come at the expense of sacrifices at home, which is why we strive for flexibility as part of our working culture. When we feel supported in the workplace and at home, there’s nothing we can’t achieve in the cloud.\n\nMentorship and Career Growth\n\nWe’re continuously raising our performance bar as we strive to become Earth’s Best Employer. That’s why you’ll find endless knowledge-sharing, mentorship and other career-advancing resources here to help you develop into a better-rounded professional.\n\nDiverse Experiences\n\nAmazon values diverse experiences. Even if you do not meet all of the preferred qualifications and skills listed in the job description, we encourage candidates to apply. If your career is just starting, hasn’t followed a traditional path, or includes alternative experiences, don’t let it stop you from applying.\n\nBasic Qualifications\n• Bachelor's degree in computer science or equivalent\n• 3+ years of non-internship professional software development experience\n• 2+ years of non-internship design or architecture (design patterns, reliability and scaling) of new and existing systems experience\n• Experience programming with at least one software programming language\n• 3+ years developing programmable logic in VHDL or Verilog for FPGA SOCs\n\nPreferred Qualifications\n• 3+ years of full software development life cycle, including coding standards, code reviews, source control management, build processes, testing, and operations experience\n• Experience developing programmable logic for FPGAs in VHDL or Verilog\n• Experience with Xilinx Ultrascale+ FPGAs, Versal ACAPs, and/or Intel Agilex SOCs\n• Experience developing programmable logic for 100G Networking Systems\n• Current, active US Government Security Clearance of Top Secret or above\n\nAmazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.\n\nOur inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.\n\nThe base salary range for this position is listed below. For salaried roles, your Amazon package will include listed sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits/us-benefits-and-stock.\n\nColorado $136,000 - $184,000 annually\n\nNational $129,800 - $212,800 annually\n\nCompany - Amazon Development Center U.S., Inc.\n\nJob ID: A2917774",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770336000,
    "job_posted_at_datetime_utc": "2026-02-06T00:00:00.000Z",
    "job_location": "Jessup, MD",
    "job_city": "Jessup",
    "job_state": "Maryland",
    "job_country": "US",
    "job_latitude": 39.1492746,
    "job_longitude": -76.7752493,
    "job_benefits": [
      "health_insurance",
      "dental_coverage",
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DLjqLtohCEfIDoQqtAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 130000,
    "job_max_salary": 213000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "This position requires that the candidate selected must be a US Citizen and currently possess and maintain an active Secret security clearance",
        "Bachelor's degree in computer science or equivalent",
        "3+ years of non-internship professional software development experience",
        "2+ years of non-internship design or architecture (design patterns, reliability and scaling) of new and existing systems experience",
        "Experience programming with at least one software programming language",
        "3+ years developing programmable logic in VHDL or Verilog for FPGA SOCs"
      ],
      "Benefits": [
        "Work/Life Balance",
        "We value work-life harmony",
        "For salaried roles, your Amazon package will include listed sign-on payments and restricted stock units (RSUs)",
        "Final compensation will be determined based on factors including experience, qualifications, and location",
        "Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave",
        "Colorado $136,000 - $184,000 annually",
        "National $129,800 - $212,800 annually"
      ],
      "Responsibilities": [
        "They will help architect, develop, and integrate scalable FPGA systems in the AWS technology ecosystem",
        "Develop custom RTL and integrate with third party libraries to build end to end 100G+ solutions",
        "Collaborate with design and system engineers to perform tradeoffs and architect new solutions for customers",
        "Own the interface between software and hardware by developing drivers, and providing software examples",
        "Participate in design meetings to plan development and review peer designs",
        "Help identify new opportunities and new technologies to improve the customer experience and add features",
        "You will work on a cross-functional team of hardware and software developers, writing programmable logic and embedded software to interact with custom hardware",
        "You will debug RTL in simulation, synthesize and implement ensuring it meets timing and performance requirements",
        "You help deploy RTL onto hardware targets and help debug issues that come along in RTL, hardware, or software",
        "You will provide subject matter expertise in architectural discussions, and strategic planning meetings"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-linkedin-com-jobs-view-fpga-development-engineer-bespoke-solutions-at-amazon-web-services-aws-4346169981",
    "_source": "new_jobs"
  }
]