<?xml version="1.0" encoding="ASCII"?>
<pcmmm:PCM xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:pcmmm="pcmmm">
  <matrices name="AMD-xxx">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: released" verbatim="Released" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: cpu support" verbatim="CPU support" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht (mhz)" verbatim="FSB/HT (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: southbridge" verbatim="Southbridge" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: features / notes" verbatim="Features / Notes" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: amd-640 chipset" verbatim="AMD-640 chipset" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: amd-640" verbatim="AMD-640" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: " verbatim="" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: k6, cyrix 6x86" verbatim="K6, Cyrix 6x86" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 66 (fsb)" verbatim="66 (FSB)" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: amd-645" verbatim="AMD-645" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: amd licensed via technologies' apollo vp2/97" verbatim="AMD licensed VIA Technologies' Apollo VP2/97" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: amd-750 chipset" verbatim="AMD-750 chipset" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: amd-751" verbatim="AMD-751" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 1999" verbatim="1999" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: athlon, duron&#xa0;(slot&amp;nbsp;a, socket&amp;nbsp;a), alpha&amp;" verbatim="Athlon, Duron&#xa0;(Slot&amp;nbsp;A, Socket&amp;nbsp;A), Alpha&amp;nbsp;21264" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 100 (fsb)" verbatim="100 (FSB)" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: amd-756, via-vt82c686a" verbatim="AMD-756, VIA-VT82C686A" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: agp&#xa0;2&#xd7;, sdram irongate chipset family; early stepp" verbatim="AGP&#xa0;2&#xd7;, SDRAM&#xA;Irongate chipset family; early steppings had issues with AGP&#xa0;2&#xd7;; drivers often limited support to AGP&#xa0;1&#xd7;; later fixed with &quot;super bypass&quot; memory access adjustment." row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: amd-760 chipset" verbatim="AMD-760 chipset" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: amd-761" verbatim="AMD-761" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: nov 2000" verbatim="Nov 2000" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: athlon, athlon&#xa0;xp, duron&#xa0;(socket&amp;nbsp;a), alpha&amp;nb" verbatim="Athlon, Athlon&#xa0;XP, Duron&#xa0;(Socket&amp;nbsp;A), Alpha&amp;nbsp;21264" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: 133 (fsb)" verbatim="133 (FSB)" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: amd-766, via-vt82c686b" verbatim="AMD-766, VIA-VT82C686B" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: agp&#xa0;4&#xd7;, ddr sdram" verbatim="AGP&#xa0;4&#xd7;, DDR SDRAM" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: amd-760mp chipset" verbatim="AMD-760MP chipset" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: amd-762" verbatim="AMD-762" row="4" rowspan="2" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: may 2001" verbatim="May 2001" row="4" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: athlon&amp;nbsp;mp" verbatim="Athlon&amp;nbsp;MP" row="4" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 133 (fsb)" verbatim="133 (FSB)" row="4" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: amd-766" verbatim="AMD-766" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: agp&#xa0;4&#xd7;" verbatim="AGP&#xa0;4&#xd7;" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="5,0: amd-760mpx chipset" verbatim="AMD-760MPX chipset" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: amd-768" verbatim="AMD-768" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: agp&#xa0;4&#xd7;, hardware rng most initial boards shipped w" verbatim="AGP&#xa0;4&#xd7;, Hardware RNG&#xA;Most initial boards shipped without USB headers due to a fault with the integrated USB controller. Manufacturers included PCI USB cards to cover this shortcoming. A later refresh of the chipset had the USB problem remedied." row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="6,0: amd-8000 series chipset" verbatim="AMD-8000 series chipset" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: amd-8111" verbatim="AMD-8111" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: apr 2004" verbatim="Apr 2004" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: opteron" verbatim="Opteron" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: 800 (ht&#xa0;1.x)" verbatim="800 (HT&#xa0;1.x)" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: amd-8131 amd-8132" verbatim="AMD-8131 AMD-8132" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: hardware rng" verbatim="Hardware RNG" row="6" rowspan="1" column="7" colspan="1"/>
  </matrices>
  <matrices name="A-Link Express II">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: codename" verbatim="Codename" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: released" verbatim="Released" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: cpu support" verbatim="CPU support" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: ht (mhz)" verbatim="HT (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: igp" verbatim="IGP" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: crossfire" verbatim="CrossFire" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: southbridge" verbatim="Southbridge" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: features / notes" verbatim="Features / Notes" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: amd 480x chipset (originally crossfire xpress 1600" verbatim="AMD 480X chipset&#xA;(originally CrossFire Xpress 1600)" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: rd480" verbatim="RD480" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: oct 2006" verbatim="Oct 2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon&amp;nbsp;64, sempron" verbatim="Athlon&amp;nbsp;64,&#xA;Sempron" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 110" verbatim="110" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1000 (ht&#xa0;2.0)" verbatim="1000 (HT&#xa0;2.0)" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: no" verbatim="No" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: x8 + x8" verbatim="x8 + x8" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: sb600, uli-m1575" verbatim="SB600,&#xA;ULi-M1575" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: " verbatim="" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: amd 570x/550x chipset (originally crossfire xpress" verbatim="AMD 570X/550X chipset&#xA;(originally CrossFire Xpress 3100)" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: rd570" verbatim="RD570" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: jun 2007" verbatim="Jun 2007" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: phenom, athlon&#xa0;64, sempron" verbatim="Phenom, Athlon&#xa0;64,&#xA;Sempron" row="2" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1000 ht&#xa0;2.0)" verbatim="1000 HT&#xa0;2.0)" row="2" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: no" verbatim="No" row="2" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: x16 + x8" verbatim="x16 + x8" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: sb600" verbatim="SB600" row="2" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: " verbatim="" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: amd 580x chipset (originally crossfire xpress 3200" verbatim="AMD 580X chipset&#xA;(originally CrossFire Xpress 3200)" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: rd580" verbatim="RD580" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: oct 2006" verbatim="Oct 2006" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: x16 + x16" verbatim="x16 + x16" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: " verbatim="" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: " verbatim="" row="4" rowspan="1" colspan="10"/>
    <cells xsi:type="pcmmm:Header" name="5,0: amd 690v chipset" verbatim="AMD 690V chipset" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: rs690c" verbatim="RS690C" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: feb 2007" verbatim="Feb 2007" row="5" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: athlon&#xa0;64, sempron" verbatim="Athlon&#xa0;64,&#xA;Sempron" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: 80" verbatim="80" row="5" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: 1000 (ht&#xa0;2.0)" verbatim="1000 (HT&#xa0;2.0)" row="5" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: radeon x1200 (350mhz)" verbatim="Radeon X1200&#xA;(350MHz)" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: no" verbatim="No" row="5" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: sb600" verbatim="SB600" row="5" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: directx 9.0, avivo, hdmi/hdcp, no&#xa0;lvds" verbatim="DirectX 9.0, AVIVO, HDMI/HDCP,&#xA;no&#xa0;LVDS" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="6,0: amd 690g chipset" verbatim="AMD 690G chipset" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: rs690" verbatim="RS690" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: phenom, athlon&#xa0;64, sempron" verbatim="Phenom, Athlon&#xa0;64,&#xA;Sempron" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: radeon x1250 (400mhz)" verbatim="Radeon X1250&#xA;(400MHz)" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: directx 9.0, avivo, hdmi/hdcp" verbatim="DirectX 9.0, AVIVO, HDMI/HDCP" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="7,0: amd m690v chipset" verbatim="AMD M690V chipset" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: rs690mc" verbatim="RS690MC" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: feb 2007" verbatim="Feb 2007" row="7" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: turion&amp;nbsp;64&amp;nbsp;x2, athlon&#xa0;64&#xa0;x2 mobile" verbatim="Turion&amp;nbsp;64&amp;nbsp;X2,&#xA;Athlon&#xa0;64&#xa0;X2 mobile" row="7" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: 80" verbatim="80" row="7" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,5: 800 (ht&#xa0;2.0)" verbatim="800 (HT&#xa0;2.0)" row="7" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,6: radeon x1200 (350 mhz)" verbatim="Radeon X1200&#xA;(350 MHz)" row="7" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: no" verbatim="No" row="7" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,8: sb600" verbatim="SB600" row="7" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,9: directx 9.0, avivo, dvi, hdmi/hdcp, no&#xa0;lvds, power" verbatim="DirectX 9.0, AVIVO, DVI, HDMI/HDCP,&#xA;no&#xa0;LVDS, Powerplay 7.0" row="7" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="8,0: amd m690 chipset" verbatim="AMD M690 chipset" row="8" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: rs690m" verbatim="RS690M" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,6: radeon x1250 (350 mhz)" verbatim="Radeon X1250&#xA;(350 MHz)" row="8" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,9: directx 9.0, avivo, dvi/hdcp, no hdmi, powerplay 7" verbatim="DirectX 9.0, AVIVO, DVI/HDCP,&#xA;no HDMI, Powerplay 7.0" row="8" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="9,0: amd m690e chipset" verbatim="AMD M690E chipset" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: rs690t" verbatim="RS690T" row="9" rowspan="2" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,2: feb 2007" verbatim="Feb 2007" row="9" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,3: athlon&#xa0;neo, mobile&#xa0;sempron" verbatim="Athlon&#xa0;Neo,&#xA;Mobile&#xa0;Sempron" row="9" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,4: 80" verbatim="80" row="9" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,5: 800 (ht&#xa0;2.0)" verbatim="800 (HT&#xa0;2.0)" row="9" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,6: radeon x1250 (350mhz)" verbatim="Radeon X1250&#xA;(350Mhz)" row="9" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,7: no" verbatim="No" row="9" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,8: sb600" verbatim="SB600" row="9" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,9: directx 9.0, avivo, 2&#xd7;&#xa0;hdmi/hdcp, powerplay 7.0" verbatim="DirectX 9.0, AVIVO, 2&#xd7;&#xa0;HDMI/HDCP,&#xA;Powerplay 7.0" row="9" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="10,0: amd m690t chipset" verbatim="AMD M690T chipset" row="10" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,3: turion&amp;nbsp;64&amp;nbsp;x2, athlon&#xa0;64&#xa0;x2 mobile" verbatim="Turion&amp;nbsp;64&amp;nbsp;X2,&#xA;Athlon&#xa0;64&#xa0;X2 mobile" row="10" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,6: radeon x1270 (400mhz)" verbatim="Radeon X1270&#xA;(400Mhz)" row="10" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,9: directx 9.0, avivo, hdmi/hdcp, powerplay 7.0" verbatim="DirectX 9.0, AVIVO, HDMI/HDCP,&#xA;Powerplay 7.0" row="10" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="11,0: " verbatim="" row="11" rowspan="1" colspan="10"/>
    <cells xsi:type="pcmmm:Header" name="12,0: amd 740 chipset" verbatim="AMD 740 chipset" row="12" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,1: rx740" verbatim="RX740" row="12" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,2: 2008" verbatim="2008" row="12" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="12" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,4: 55" verbatim="55" row="12" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,5: 1000 (ht&#xa0;2.0)" verbatim="1000 (HT&#xa0;2.0)" row="12" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,6: no" verbatim="No" row="12" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,7: no" verbatim="No" row="12" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,8: sb600, sb700, sb750" verbatim="SB600,&#xA;SB700,&#xA;SB750" row="12" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,9: single pcie 1.1 x16" verbatim="Single PCIe 1.1 x16" row="12" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="13,0: amd 740g chipset" verbatim="AMD 740G chipset" row="13" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,1: rs740" verbatim="RS740" row="13" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,6: radeon 2100" verbatim="Radeon 2100" row="13" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,9: directx 9.0, avivo, hdmi/hdcp, or single pcie 1.1 " verbatim="DirectX 9.0, AVIVO, HDMI/HDCP,&#xA;OR single PCIe 1.1 x16" row="13" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="14,0: amd 760g chipset" verbatim="AMD 760G chipset" row="14" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,1: rs780l" verbatim="RS780L" row="14" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,2: 2009" verbatim="2009" row="14" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="14" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,4: 55" verbatim="55" row="14" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="14" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,6: radeon 3000" verbatim="Radeon 3000" row="14" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,7: hybrid" verbatim="Hybrid" row="14" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,8: sb710" verbatim="SB710" row="14" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,9: directx 10, avivo hd, hdmi/hdcp, or single pcie 2." verbatim="DirectX 10, AVIVO HD, HDMI/HDCP,&#xA;OR single PCIe 2.0 x16" row="14" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="15,0: amd 770 chipset" verbatim="AMD 770 chipset" row="15" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,1: rx780" verbatim="RX780" row="15" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,2: 2008" verbatim="2008" row="15" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="15" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,4: 65" verbatim="65" row="15" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="15" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,6: no" verbatim="No" row="15" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,7: no" verbatim="No" row="15" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,8: sb600, sb700, sb710, sb750" verbatim="SB600,&#xA;SB700,&#xA;SB710,&#xA;SB750" row="15" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,9: single pcie 2.0 x16" verbatim="Single PCIe 2.0 x16" row="15" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,0: amd 780v chipset" verbatim="AMD 780V chipset" row="16" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,1: rs780c" verbatim="RS780C" row="16" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,2: 2008" verbatim="2008" row="16" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="16" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,4: 55" verbatim="55" row="16" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="16" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,6: radeon 3100" verbatim="Radeon 3100" row="16" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,7: no" verbatim="No" row="16" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,8: sb700, sb710, sb750" verbatim="SB700,&#xA;SB710,&#xA;SB750" row="16" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="16,9: directx 10, avivo hd, hdmi/hdcp, displayport/dpcp," verbatim="DirectX 10, AVIVO HD, HDMI/HDCP,&#xA;DisplayPort/DPCP,&#xA;OR single PCIe 2.0 x16" row="16" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="17,0: amd 780g chipset" verbatim="AMD 780G chipset" row="17" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="17,1: rs780i" verbatim="RS780I" row="17" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="17,6: radeon hd 3200" verbatim="Radeon HD 3200" row="17" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="17,7: hybrid" verbatim="Hybrid" row="17" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="17,9: directx 10, uvd+, hdmi/hdcp, displayport/dpcp, sid" verbatim="DirectX 10, UVD+, HDMI/HDCP, DisplayPort/DPCP, Side-port memory,&#xA;OR single PCIe 2.0 x16" row="17" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="18,0: amd m780v chipset" verbatim="AMD M780V chipset" row="18" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,1: rs780mc" verbatim="RS780MC" row="18" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,2: 2008" verbatim="2008" row="18" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,3: mobile&#xa0;turion, mobile&#xa0;athlon, athlon&#xa0;neo" verbatim="Mobile&#xa0;Turion,&#xA;Mobile&#xa0;Athlon,&#xA;Athlon&#xa0;Neo" row="18" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,4: 55" verbatim="55" row="18" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="18" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,6: radeon 3100" verbatim="Radeon 3100" row="18" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,7: powerxpress axiom/mxm module(s)" verbatim="PowerXpress&#xA;AXIOM/MXM&#xA;module(s)" row="18" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,8: sb600, sb700, sb710" verbatim="SB600,&#xA;SB700,&#xA;SB710" row="18" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="18,9: directx 10, uvd+, hdmi/hdcp, displayport, dvi, vga" verbatim="DirectX 10, UVD+,&#xA;HDMI/HDCP, DisplayPort, DVI, VGA,&#xA;OR single PCIe 2.0 x16Puma Platform, PowerXpress" row="18" rowspan="2" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="19,0: amd m780g chipset" verbatim="AMD M780G chipset" row="19" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="19,1: rs780m" verbatim="RS780M" row="19" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="19,6: radeon hd 3200" verbatim="Radeon HD 3200" row="19" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="20,0: amd 785g chipset" verbatim="AMD 785G chipset" row="20" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,1: rs880" verbatim="RS880" row="20" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,2: 2009" verbatim="2009" row="20" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="20" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,4: 55" verbatim="55" row="20" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="20" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,6: radeon hd 4200" verbatim="Radeon HD 4200" row="20" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,7: hybrid, x16 + x4" verbatim="Hybrid,&#xA;x16 + x4" row="20" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,8: sb710, sb750, sb810, sb850" verbatim="SB710,&#xA;SB750,&#xA;SB810,&#xA;SB850" row="20" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="20,9: directx 10.1, uvd2, side-port memory, hdmi/hdcp, d" verbatim="DirectX 10.1, UVD2,&#xA;Side-port memory,&#xA;HDMI/HDCP, DisplayPort/DPCP,&#xA;OR two PCIe 2.0 x16&#xA;TDP: 11 W (500&#xa0;MHz), 3 W in PowerPlay" row="20" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="21,0: amd 790gx chipset" verbatim="AMD 790GX chipset" row="21" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,1: rs780d" verbatim="RS780D" row="21" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,2: 2008" verbatim="2008" row="21" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="21" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,4: 55" verbatim="55" row="21" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="21" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,6: radeon hd 3300" verbatim="Radeon HD 3300" row="21" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,7: hybrid, x8 + x8" verbatim="Hybrid,&#xA;x8 + x8" row="21" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,8: sb750" verbatim="SB750" row="21" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="21,9: directx 10, uvd+, side-port memory, hdmi/hdcp, dis" verbatim="DirectX 10, UVD+,&#xA;Side-port memory,&#xA;HDMI/HDCP, DisplayPort/DPCP,&#xA;OR two PCIe 2.0 x16" row="21" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="22,0: amd 790x chipset" verbatim="AMD 790X chipset" row="22" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,1: rd780" verbatim="RD780" row="22" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,2: 2008" verbatim="2008" row="22" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="22" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,4: 65" verbatim="65" row="22" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="22" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,6: no" verbatim="No" row="22" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,7: x8 + x8" verbatim="x8 + x8" row="22" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,8: sb600, sb700, sb750, sb850" verbatim="SB600,&#xA;SB700,&#xA;SB750,&#xA;SB850" row="22" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="22,9: two pcie 2.0 x16" verbatim="Two PCIe 2.0 x16" row="22" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="23,0: amd 790fx chipset" verbatim="AMD 790FX chipset" row="23" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,1: rd790" verbatim="RD790" row="23" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,2: nov 2007" verbatim="Nov 2007" row="23" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,3: athlon&#xa0;64, phenom, sempron" verbatim="Athlon&#xa0;64,&#xA;Phenom,&#xA;Sempron" row="23" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,4: 65" verbatim="65" row="23" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="23" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,6: no" verbatim="No" row="23" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,7: crossfire x (dual x16 or quad x8)" verbatim="CrossFire X&#xA;(dual x16&#xA;or quad x8)" row="23" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,8: sb600, sb750, sb850" verbatim="SB600,&#xA;SB750,&#xA;SB850" row="23" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="23,9: up to four pcie 2.0 x16 support for amd quad fx pl" verbatim="Up to four PCIe 2.0 x16&#xA;Support for AMD Quad FX platform (FASN8),&#xA;Dual socket enthusiast platform with NUMA,&#xA;optional single socket variant,&#xA;720-pin 1.1 V FC-BGA" row="23" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,0: model" verbatim="Model" row="24" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,1: codename" verbatim="Codename" row="24" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,2: released" verbatim="Released" row="24" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,3: cpu support" verbatim="CPU support" row="24" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,4: fab (nm)" verbatim="Fab (nm)" row="24" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,5: ht (mhz)" verbatim="HT (MHz)" row="24" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,6: igp" verbatim="IGP" row="24" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,7: crossfire" verbatim="CrossFire" row="24" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,8: southbridge" verbatim="Southbridge" row="24" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="24,9: features / notes" verbatim="Features / Notes" row="24" rowspan="1" column="9" colspan="1"/>
  </matrices>
  <matrices name="A-Link Express III">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: released" verbatim="Released" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: cpu support" verbatim="CPU support" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: ht (mhz)" verbatim="HT (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: igp" verbatim="IGP" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: crossfire" verbatim="CrossFire" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: tdp (w)" verbatim="TDP (W)" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: southbridge" verbatim="Southbridge" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: features / notes" verbatim="Features / Notes" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: amd 870 chipset" verbatim="AMD 870 chipset" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: rx880" verbatim="RX880" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2010" verbatim="2010" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: phenom&#xa0;ii, athlon&#xa0;64, sempron" verbatim="Phenom&#xa0;II,&#xA;Athlon&#xa0;64,&#xA;Sempron" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 65" verbatim="65" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: no" verbatim="No" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: hybrid, x16 + x4" verbatim="Hybrid, x16 + x4" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: " verbatim="" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: sb850" verbatim="SB850" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: single pcie 2.0 x16" verbatim="Single PCIe 2.0 x16" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: amd 880g chipset" verbatim="AMD 880G chipset" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: rs880p" verbatim="RS880P" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: q4 2010" verbatim="Q4 2010" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: phenom&#xa0;ii, athlon&#xa0;ii, sempron" verbatim="Phenom&#xa0;II,&#xA;Athlon&#xa0;II,&#xA;Sempron" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 55" verbatim="55" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: radeon hd 4250" verbatim="Radeon HD 4250" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: hybrid" verbatim="Hybrid" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: no" verbatim="No" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: " verbatim="" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: sb710, sb750, sb810, sb850, sb920, sb950" verbatim="SB710,&#xA;SB750,&#xA;SB810,&#xA;SB850,&#xA;SB920,&#xA;SB950" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: directx 10.1, uvd2, hdmi/hdcp, displayport/dpcp, o" verbatim="DirectX 10.1, UVD2,&#xA;HDMI/HDCP, DisplayPort/DPCP,&#xA;OR single PCIe 2.0 x16&#xA;AM3+ socket support" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: amd 880m chipset" verbatim="AMD 880M chipset" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: rs880m" verbatim="RS880M" row="3" rowspan="3" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: q2 2010" verbatim="Q2 2010" row="3" rowspan="3" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: mobile&#xa0;turion&#xa0;ii, mobile&#xa0;athlon&#xa0;ii, mobile&#xa0;sempron" verbatim="Mobile&#xa0;Turion&#xa0;II,&#xA;Mobile&#xa0;Athlon&#xa0;II,&#xA;Mobile&#xa0;Sempron" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 55" verbatim="55" row="3" rowspan="3" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="3" rowspan="3" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: radeon hd 4200" verbatim="Radeon HD 4200" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: powerxpress axiom/mxm module(s)" verbatim="PowerXpress&#xA;AXIOM/MXM&#xA;module(s)" row="3" rowspan="3" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: no" verbatim="No" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: " verbatim="" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: sb820" verbatim="SB820" row="3" rowspan="3" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: directx 10.1, uvd2, hdmi/hdcp, displayport, dvi, v" verbatim="DirectX 10.1, UVD2,&#xA;HDMI/HDCP, DisplayPort, DVI, VGA,&#xA;sideport memory,&#xA;OR single PCI-E 2.0 x16Mobile Chipset, Tigris platform" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: amd 880m chipset" verbatim="AMD 880M chipset" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: athlon&#xa0;ii&#xa0;neo, turion&#xa0;ii&#xa0;neo" verbatim="Athlon&#xa0;II&#xa0;Neo,&#xA;Turion&#xa0;II&#xa0;Neo" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: radeon hd 4225" verbatim="Radeon HD 4225" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: no" verbatim="No" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: " verbatim="" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: directx 10.1, uvd2, hdmi/hdcp, displayport, dvi, v" verbatim="DirectX 10.1, UVD2,&#xA;HDMI/HDCP, DisplayPort, DVI, VGA,&#xA;OR Single PCI-E 2.0 x16Mobile Chipset, Nile platform" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="5,0: amd 880m chipset" verbatim="AMD 880M chipset" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: mobile&#xa0;phenom&#xa0;ii, mobile&#xa0;turion&#xa0;ii, mobile&#xa0;athlon&#xa0;" verbatim="Mobile&#xa0;Phenom&#xa0;II,&#xA;Mobile&#xa0;Turion&#xa0;II,&#xA;Mobile&#xa0;Athlon&#xa0;II,&#xA;Mobile&#xa0;Sempron&#xA;V-Series" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: radeon hd 4250 radeon hd 4270" verbatim="Radeon HD 4250&#xA;Radeon HD 4270" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: no" verbatim="No" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: " verbatim="" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: directx 10.1, uvd2, hdmi/hdcp, displayport, dvi, v" verbatim="DirectX 10.1, UVD2,&#xA;HDMI/HDCP, DisplayPort, DVI, VGA,&#xA;OR single PCI-E 2.0 x16Mobile Chipset, Danube platform" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="6,0: amd 890gx chipset" verbatim="AMD 890GX chipset" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: rs880d" verbatim="RS880D" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: q2 2010" verbatim="Q2 2010" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: phenom&#xa0;ii, athlon&#xa0;ii, sempron" verbatim="Phenom&#xa0;II,&#xA;Athlon&#xa0;II,&#xA;Sempron" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: 55" verbatim="55" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: radeon hd 4290" verbatim="Radeon HD 4290" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: hybrid, x8 + x8" verbatim="Hybrid,&#xA;x8 + x8" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: no" verbatim="No" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 22&#xa0;w" verbatim="22&#xa0;W" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: sb710, sb750, sb810, sb850" verbatim="SB710,&#xA;SB750,&#xA;SB810,&#xA;SB850" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: directx 10.1, uvd2, hdmi/hdcp, displayport/dpcp, s" verbatim="DirectX 10.1, UVD2,&#xA;HDMI/HDCP, DisplayPort/DPCP,&#xA;Side-port memory,&#xA;OR two PCIe 2.0 x16" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="7,0: amd 890fx chipset" verbatim="AMD 890FX chipset" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: rd890" verbatim="RD890" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: q2 2010" verbatim="Q2 2010" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: bulldozer, phenom&#xa0;ii, athlon&#xa0;ii, sempron" verbatim="Bulldozer,&#xA;Phenom&#xa0;II,&#xA;Athlon&#xa0;II,&#xA;Sempron" row="7" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: 65" verbatim="65" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,5: 2600 (ht&#xa0;3.0)" verbatim="2600 (HT&#xa0;3.0)" row="7" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,6: no" verbatim="No" row="7" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: x16 + x16 or x8 quad" verbatim="x16 + x16&#xA;or x8 quad" row="7" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,8: no" verbatim="No" row="7" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,9: 18&#xa0;w" verbatim="18&#xa0;W" row="7" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,10: sb710, sb750, sb810, sb850" verbatim="SB710,&#xA;SB750,&#xA;SB810,&#xA;SB850" row="7" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,11: four pcie 2.0 x16" verbatim="Four PCIe 2.0 x16" row="7" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="8,0: " verbatim="" row="8" rowspan="1" colspan="11"/>
    <cells xsi:type="pcmmm:Header" name="9,0: amd 970 chipset" verbatim="AMD 970 chipset" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: rd970" verbatim="RD970" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,2: q2 2011" verbatim="Q2 2011" row="9" rowspan="3" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,3: bulldozer, phenom&#xa0;ii, athlon&#xa0;ii, sempron" verbatim="Bulldozer,&#xA;Phenom&#xa0;II,&#xA;Athlon&#xa0;II,&#xA;Sempron" row="9" rowspan="3" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,4: 65" verbatim="65" row="9" rowspan="3" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,5: 2600 (ht&#xa0;3.0) 3200 (ht&#xa0;3.1)" verbatim="2600 (HT&#xa0;3.0)&#xA;3200 (HT&#xa0;3.1)" row="9" rowspan="3" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,6: no" verbatim="No" row="9" rowspan="3" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,7: x16 + x4" verbatim="x16 + x4" row="9" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,8: no" verbatim="No" row="9" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,9: 13.6w" verbatim="13.6W" row="9" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,10: sb710, sb750, sb810, sb850, sb920, sb950" verbatim="SB710,&#xA;SB750,&#xA;SB810,&#xA;SB850,&#xA;SB920,&#xA;SB950" row="9" rowspan="3" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,11: single pcie 2.0 x16, iommuam3+ socket support" verbatim="Single PCIe 2.0 x16, IOMMUAM3+ socket support" row="9" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="10,0: amd 990x chipset" verbatim="AMD 990X chipset" row="10" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,1: rd990" verbatim="RD990" row="10" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,7: x8 + x8" verbatim="x8 + x8" row="10" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,8: x8 + x8" verbatim="x8 + x8" row="10" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,9: 14w" verbatim="14W" row="10" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,11: two pcie 2.0 x16, iommuam3+ socket support" verbatim="Two PCIe 2.0 x16, IOMMUAM3+ socket support" row="10" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="11,0: amd 990fx chipset" verbatim="AMD 990FX chipset" row="11" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,1: rd990" verbatim="RD990" row="11" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,7: x16 + x16 or x8 quad" verbatim="x16 + x16&#xA;or x8 quad" row="11" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,8: x16 + x16 or x16 + x8 + x8 or x8 quad" verbatim="x16 + x16&#xA;or x16 + x8 + x8&#xA;or x8 quad" row="11" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,9: 19.6&#xa0;w" verbatim="19.6&#xa0;W" row="11" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,11: four pcie 2.0 x16, iommuam3+ socket support" verbatim="Four PCIe 2.0 x16, IOMMUAM3+ socket support" row="11" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,0: model" verbatim="Model" row="12" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,1: code name" verbatim="Code name" row="12" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,2: released" verbatim="Released" row="12" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,3: cpu support" verbatim="CPU support" row="12" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,4: fab (nm)" verbatim="Fab (nm)" row="12" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,5: ht (mhz)" verbatim="HT (MHz)" row="12" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,6: igp" verbatim="IGP" row="12" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,7: crossfire" verbatim="CrossFire" row="12" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,8: sli" verbatim="SLI" row="12" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,9: tdp (w)" verbatim="TDP (W)" row="12" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,10: southbridge" verbatim="Southbridge" row="12" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,11: features / notes" verbatim="Features / Notes" row="12" rowspan="1" column="11" colspan="1"/>
  </matrices>
  <matrices name="AMD-xxx">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: codename" verbatim="Codename" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: released" verbatim="Released" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: usb 2.0 + 1.1" verbatim="USB&#xA;2.0 + 1.1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: audio" verbatim="Audio" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: parallel ata" verbatim="Parallel ATA" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: features / notes" verbatim="Features / Notes" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: amd 640 chipset" verbatim="AMD 640 chipset" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: amd-645" verbatim="AMD-645" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: " verbatim="" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: " verbatim="" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: " verbatim="" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2 &#xd7; ata/33" verbatim="2 &#xd7; ATA/33" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: " verbatim="" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: amd 750 chipset" verbatim="AMD 750 chipset" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: amd-756" verbatim="AMD-756" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 1999" verbatim="1999" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: " verbatim="" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 0 + 4" verbatim="0 + 4" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: " verbatim="" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 2 &#xd7; ata/66" verbatim="2 &#xd7; ATA/66" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: " verbatim="" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: amd 760 chipset" verbatim="AMD 760 chipset" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: amd-766" verbatim="AMD-766" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2001" verbatim="2001" row="3" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: " verbatim="" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 0 + 4" verbatim="0 + 4" row="3" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: " verbatim="" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 2 &#xd7; ata/100" verbatim="2 &#xd7; ATA/100" row="3" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: " verbatim="" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: amd 760mpx chipset" verbatim="AMD 760MPX chipset" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: amd-768" verbatim="AMD-768" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: " verbatim="" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ac'97" verbatim="AC'97" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: " verbatim="" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="5,0: " verbatim="" row="5" rowspan="1" colspan="8"/>
    <cells xsi:type="pcmmm:Header" name="6,0: geode gx1" verbatim="Geode GX1" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: geode cs5530" verbatim="Geode CS5530" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: " verbatim="" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: " verbatim="" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: ac'97" verbatim="AC'97" row="6" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: 2 &#xd7; ata/33" verbatim="2 &#xd7; ATA/33" row="6" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: national semiconductor release" verbatim="National Semiconductor release" row="6" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="7,0: geode gxm geode gxlv" verbatim="Geode GXm&#xA;Geode GXLV" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: geode cs5530a" verbatim="Geode CS5530A" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: " verbatim="" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: " verbatim="" row="7" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: " verbatim="" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="8,0: geode gx" verbatim="Geode GX" row="8" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: geode cs5535" verbatim="Geode CS5535" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,2: " verbatim="" row="8" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,3: " verbatim="" row="8" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,4: 0 + 4" verbatim="0 + 4" row="8" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,5: ac'97" verbatim="AC'97" row="8" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,6: 2 &#xd7; ata/66" verbatim="2 &#xd7; ATA/66" row="8" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,7: " verbatim="" row="8" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="9,0: geode lx" verbatim="Geode LX" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: geode cs5536" verbatim="Geode CS5536" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,2: " verbatim="" row="9" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,3: " verbatim="" row="9" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,4: 4 + 0" verbatim="4 + 0" row="9" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,6: 2 &#xd7; ata/100" verbatim="2 &#xd7; ATA/100" row="9" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,7: " verbatim="" row="9" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="10,0: " verbatim="" row="10" rowspan="1" colspan="8"/>
    <cells xsi:type="pcmmm:Header" name="11,0: amd-8111 nforce professional uli-1563" verbatim="AMD-8111&#xA;nForce Professional&#xA;ULi-1563" row="11" rowspan="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,1: amd-8131" verbatim="AMD-8131" row="11" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,2: 2004" verbatim="2004" row="11" rowspan="3" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,3: " verbatim="" row="11" rowspan="3" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,4: 4 + 2" verbatim="4 + 2" row="11" rowspan="3" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,5: ac'97" verbatim="AC'97" row="11" rowspan="3" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,6: 2 &#xd7; ata/133" verbatim="2 &#xd7; ATA/133" row="11" rowspan="3" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,7: pci-x" verbatim="PCI-X" row="11" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,1: amd-8132" verbatim="AMD-8132" row="12" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,7: pci-x 2.0" verbatim="PCI-X 2.0" row="12" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="13,0: amd-8151" verbatim="AMD-8151" row="13" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,1: amd-8151" verbatim="AMD-8151" row="13" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,7: agp 8x" verbatim="AGP 8X" row="13" rowspan="1" column="7" colspan="1"/>
  </matrices>
  <matrices name="A-Link Express">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: codename" verbatim="Codename" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: released" verbatim="Released" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: sata" verbatim="SATA" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: usb 2.0&#xa0;+&#xa0;1.1" verbatim="USB&#xA;2.0&#xa0;+&#xa0;1.1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: parallel ata" verbatim="Parallel ATA" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: raid" verbatim="RAID" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: gb ethernet mac" verbatim="Gb Ethernet&#xA;MAC" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: package" verbatim="Package" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: tdp (w)" verbatim="TDP (W)" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: features / notes" verbatim="Features / Notes" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: amd 480/570/580/690 crossfire chipset" verbatim="AMD 480/570/580/690&#xA;CrossFire Chipset" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: sb600" verbatim="SB600" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2006" verbatim="2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: 130" verbatim="130" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 4&#xa0;&#xd7;&#xa0;3&#xa0;gbit/s ahci&#xa0;1.1 sata revision 2.0" verbatim="4&#xa0;&#xd7;&#xa0;3&#xa0;Gbit/s&#xA;AHCI&#xa0;1.1 SATA Revision 2.0" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 10 + 0" verbatim="10 + 0" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1 &#xd7; ata/133" verbatim="1 &#xd7; ATA/133" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 0,1,10" verbatim="0,1,10" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 548-pin fc-bga" verbatim="548-pin&#xA;FC-BGA" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 4.0" verbatim="4.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: " verbatim="" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: amd 700 chipset series" verbatim="AMD 700&#xA;chipset series" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: sb700" verbatim="SB700" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: q1 2008" verbatim="Q1 2008" row="2" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: 130" verbatim="130" row="2" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 6&#xa0;&#xd7;&#xa0;3&#xa0;gbit/s ahci&#xa0;1.1 sata revision 2.0" verbatim="6&#xa0;&#xd7;&#xa0;3&#xa0;Gbit/s&#xA;AHCI&#xa0;1.1 SATA Revision 2.0" row="2" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 12 + 2" verbatim="12 + 2" row="2" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1 &#xd7; ata/133" verbatim="1 &#xd7; ATA/133" row="2" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 0,1,10" verbatim="0,1,10" row="2" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: no" verbatim="No" row="2" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 548-pin fc-bga" verbatim="548-pin&#xA;FC-BGA" row="2" rowspan="2" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 4.5" verbatim="4.5" row="2" rowspan="2" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: dash 1.0" verbatim="DASH 1.0" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: amd 700s chipset series" verbatim="AMD 700S&#xA;chipset series" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: sb700s" verbatim="SB700S" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: dash 1.0 server southbridge" verbatim="DASH 1.0&#xA;Server southbridge" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: amd 700 chipset series" verbatim="AMD 700 chipset series" row="4" rowspan="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: sb710" verbatim="SB710" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: q4 2008" verbatim="Q4 2008" row="4" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: 130" verbatim="130" row="4" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: 6&#xa0;&#xd7;&#xa0;3&#xa0;gbit/s ahci&#xa0;1.1 sata revision 2.0" verbatim="6&#xa0;&#xd7;&#xa0;3&#xa0;Gbit/s&#xA;AHCI&#xa0;1.1 SATA Revision 2.0" row="4" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 12 + 2" verbatim="12 + 2" row="4" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 1 &#xd7; ata/133" verbatim="1 &#xd7; ATA/133" row="4" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 0,1,10" verbatim="0,1,10" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: no" verbatim="No" row="4" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 548-pin fc-bga" verbatim="548-pin&#xA;FC-BGA" row="4" rowspan="2" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 4.5" verbatim="4.5" row="4" rowspan="2" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: dash 1.0" verbatim="DASH 1.0" row="4" rowspan="2" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: sb750" verbatim="SB750" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: 0,1,5,10" verbatim="0,1,5,10" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="6,0: amd 800 chipset series" verbatim="AMD 800&#xA;chipset series" row="6" rowspan="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: sb810" verbatim="SB810" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: q1 2010" verbatim="Q1 2010" row="6" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: 65" verbatim="65" row="6" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: 6&#xa0;&#xd7;&#xa0;3&#xa0;gbit/s ahci&#xa0;1.2 sata revision 2.0" verbatim="6&#xa0;&#xd7;&#xa0;3&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2 SATA Revision 2.0" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: 14 + 2" verbatim="14 + 2" row="6" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: no" verbatim="No" row="6" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: 0,1,10" verbatim="0,1,10" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: 10/100/1000" verbatim="10/100/1000" row="6" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 605-pin fc-bga" verbatim="605-pin&#xA;FC-BGA" row="6" rowspan="2" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 6.0" verbatim="6.0" row="6" rowspan="2" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: " verbatim="" row="6" rowspan="2" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: sb850" verbatim="SB850" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: 6&#xa0;&#xd7;&#xa0;6&#xa0;gbps ahci&#xa0;1.2 sata revision 3.0" verbatim="6&#xa0;&#xd7;&#xa0;6&#xa0;Gbps&#xA;AHCI&#xa0;1.2 SATA Revision 3.0" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: 0,1,5,10" verbatim="0,1,5,10" row="7" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="8,0: amd 900 chipset series" verbatim="AMD 900&#xA;chipset series" row="8" rowspan="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: sb920" verbatim="SB920" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,2: may 30, 2011" verbatim="May 30, 2011" row="8" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,3: 65" verbatim="65" row="8" rowspan="2" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,4: 6&#xa0;&#xd7;&#xa0;6&#xa0;gbps ahci&#xa0;1.2 sata revision 3.0" verbatim="6&#xa0;&#xd7;&#xa0;6&#xa0;Gbps&#xA;AHCI&#xa0;1.2 SATA Revision 3.0" row="8" rowspan="2" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,5: 14 + 2" verbatim="14 + 2" row="8" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,6: no" verbatim="No" row="8" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,7: 0,1,10" verbatim="0,1,10" row="8" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,8: 10/100/1000" verbatim="10/100/1000" row="8" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,9: 605-pin fc-bga" verbatim="605-pin&#xA;FC-BGA" row="8" rowspan="2" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,10: 6.0" verbatim="6.0" row="8" rowspan="2" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,11: " verbatim="" row="8" rowspan="2" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: sb950" verbatim="SB950" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,7: 0,1,5,10" verbatim="0,1,5,10" row="9" rowspan="1" column="7" colspan="1"/>
  </matrices>
  <matrices name="Fusion controller hubs (FCH)">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: codename" verbatim="Codename" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: platform" verbatim="Platform" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: fab (nm)" verbatim="Fab (nm)" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: umi" verbatim="UMI" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: sata" verbatim="SATA" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: usb 3.0+2.0+1.1" verbatim="USB&#xA;3.0+2.0+1.1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: raid" verbatim="RAID" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: gb ethernet mac" verbatim="Gb Ethernet MAC" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: 33&#xa0;mhz pci" verbatim="33&#xa0;MHz PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: sd" verbatim="SD" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: vga dac" verbatim="VGA DAC" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: tdp (w)" verbatim="TDP (W)" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: features / notes" verbatim="Features / notes" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: part number" verbatim="Part number" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="1,0: a55t" verbatim="A55T" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: hudson-m2t" verbatim="Hudson-M2T" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: &quot;brazos&quot; t" verbatim="&quot;Brazos&quot; T" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: 65" verbatim="65" row="1" rowspan="5" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: &#xd7;2 gen.&#xa0;1" verbatim="&#xd7;2 Gen.&#xa0;1" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1&#xd7; 3&#xa0;gbit/s ahci 1.1" verbatim="1&#xd7; 3&#xa0;Gbit/s&#xA;AHCI 1.1" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 0 + 8 + 0" verbatim="0 + 8 + 0" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="2" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: no" verbatim="No" row="1" rowspan="5" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: sdio" verbatim="SDIO" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: no" verbatim="No" row="1" rowspan="2" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: " verbatim="" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: " verbatim="" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: " verbatim="" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="2,0: a50m" verbatim="A50M" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: hudson-m1" verbatim="Hudson-M1" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: &quot;brazos&quot;" verbatim="&quot;Brazos&quot;" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: &#xd7;4 gen.&#xa0;1" verbatim="&#xd7;4 Gen.&#xa0;1" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 6&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="6&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="2" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 0 + 14 + 2" verbatim="0 + 14 + 2" row="2" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: no" verbatim="No" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 5.9" verbatim="5.9" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: ~920&#xa0;mw idle" verbatim="~920&#xa0;mW idle" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: 100-cg2198" verbatim="100-CG2198" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="3,0: a60m" verbatim="A60M" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: hudson-m2" verbatim="Hudson-M2" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: &quot;sabine&quot;" verbatim="&quot;Sabine&quot;" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: &#xd7;4 gen.&#xa0;1 +dp" verbatim="&#xd7;4 Gen.&#xa0;1 +DP" row="3" rowspan="3" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 0,1" verbatim="0,1" row="3" rowspan="3" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 10/100/1000" verbatim="10/100/1000" row="3" rowspan="3" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: yes" verbatim="Yes" row="3" rowspan="3" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: yes" verbatim="Yes" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 4.7" verbatim="4.7" row="3" rowspan="3" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: " verbatim="" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="4,0: a68m" verbatim="A68M" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: hudson-m3l" verbatim="Hudson-M3L" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: &quot;brazos 2.0&quot;" verbatim="&quot;Brazos 2.0&quot;" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 2&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="2&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 2 + 8 + 0" verbatim="2 + 8 + 0" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: no" verbatim="No" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: ~750&#xa0;mw idle" verbatim="~750&#xa0;mW idle" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: " verbatim="" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="5,0: a70m" verbatim="A70M" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: hudson-m3" verbatim="Hudson-M3" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: &quot;indus&quot; &quot;comal&quot; &quot;sabine&quot;" verbatim="&quot;Indus&quot;&#xA;&quot;Comal&quot;&#xA;&quot;Sabine&quot;" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: 6&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="6&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: 4 + 10 + 2" verbatim="4 + 10 + 2" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: yes" verbatim="Yes" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: first native usb 3.0 controller" verbatim="First native&#xA;USB 3.0 controller" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: 100-cg2389" verbatim="100-CG2389" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="6,0: " verbatim="" row="6" rowspan="1" colspan="15"/>
    <cells xsi:type="pcmmm:Header" name="7,0: a45" verbatim="A45" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: hudson-d1" verbatim="Hudson-D1" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: " verbatim="" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: 65" verbatim="65" row="7" rowspan="6" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: &#xd7;4 gen.&#xa0;2" verbatim="&#xd7;4 Gen.&#xa0;2" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,5: 6&#xd7; 3&#xa0;gbit/s ahci&#xa0;1.1" verbatim="6&#xd7; 3&#xa0;Gbit/s&#xA;AHCI&#xa0;1.1" row="7" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,6: 0 + 14 + 2" verbatim="0 + 14 + 2" row="7" rowspan="2" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: no" verbatim="No" row="7" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,8: no" verbatim="No" row="7" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,9: up to 4 slots" verbatim="Up to 4 slots" row="7" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,10: no" verbatim="No" row="7" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,11: no" verbatim="No" row="7" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,12: " verbatim="" row="7" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,13: " verbatim="" row="7" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,14: " verbatim="" row="7" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="8,0: a55" verbatim="A55" row="8" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: hudson-d2" verbatim="Hudson-D2" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,2: &quot;lynx&quot; []" verbatim="&quot;Lynx&quot; []" row="8" rowspan="2" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,4: &#xd7;4 gen.&#xa0;2 +dp" verbatim="&#xd7;4 Gen.&#xa0;2 +DP" row="8" rowspan="4" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,7: 0,1,10" verbatim="0,1,10" row="8" rowspan="3" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,8: 10/100/1000" verbatim="10/100/1000" row="8" rowspan="5" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,9: up to 3 slots" verbatim="Up to 3 slots" row="8" rowspan="5" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,10: yes" verbatim="Yes" row="8" rowspan="4" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,11: yes" verbatim="Yes" row="8" rowspan="4" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,12: 7.6 []" verbatim="7.6 []" row="8" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,13: " verbatim="" row="8" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,14: " verbatim="" row="8" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="9,0: a75" verbatim="A75" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: hudson-d3" verbatim="Hudson-D3" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,5: 6&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="6&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="9" rowspan="2" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,6: 4 + 10 + 2" verbatim="4 + 10 + 2" row="9" rowspan="4" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,12: 7.8" verbatim="7.8" row="9" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,13: first native usb 3.0 controller" verbatim="First native&#xA;USB 3.0 controller" row="9" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,14: 100-cg2386" verbatim="100-CG2386" row="9" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="10,0: a78[]" verbatim="A78[]" row="10" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,1: bolton-d3" verbatim="Bolton-D3" row="10" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,2: " verbatim="" row="10" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,12: " verbatim="" row="10" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,13: " verbatim="" row="10" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,14: " verbatim="" row="10" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="11,0: a85x" verbatim="A85X" row="11" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,1: hudson-d4" verbatim="Hudson-D4" row="11" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,2: &quot;virgo&quot; []" verbatim="&quot;Virgo&quot; []" row="11" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,5: 8&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="8&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="11" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,7: 0,1,5,10" verbatim="0,1,5,10" row="11" rowspan="2" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,12: 7.8 []" verbatim="7.8 []" row="11" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,13: " verbatim="" row="11" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,14: " verbatim="" row="11" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="12,0: a88x" verbatim="A88X" row="12" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,1: bolton-d4" verbatim="Bolton-D4" row="12" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,2: " verbatim="" row="12" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,4: " verbatim="" row="12" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,5: 8&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.?" verbatim="8&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.?" row="12" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,10: ?" verbatim="?" row="12" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,11: ?" verbatim="?" row="12" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,12: ?" verbatim="?" row="12" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,13: " verbatim="" row="12" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,14: " verbatim="" row="12" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="13,0: " verbatim="" row="13" rowspan="1" colspan="15"/>
    <cells xsi:type="pcmmm:Header" name="14,0: a55e" verbatim="A55E" row="14" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,1: hudson-e1" verbatim="Hudson-E1" row="14" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,2: " verbatim="" row="14" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,3: 65" verbatim="65" row="14" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,4: &#xd7;4 gen.&#xa0;2" verbatim="&#xd7;4 Gen.&#xa0;2" row="14" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,5: 6&#xd7; 6&#xa0;gbit/s ahci&#xa0;1.2" verbatim="6&#xd7; 6&#xa0;Gbit/s&#xA;AHCI&#xa0;1.2" row="14" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,6: 0 + 14 + 2" verbatim="0 + 14 + 2" row="14" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,7: 0,1,5,10" verbatim="0,1,5,10" row="14" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,8: 10/100/1000" verbatim="10/100/1000" row="14" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,9: up to 4 slots" verbatim="Up to 4 slots" row="14" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,10: no" verbatim="No" row="14" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,11: no" verbatim="No" row="14" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,12: 5.9" verbatim="5.9" row="14" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,13: " verbatim="" row="14" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="14,14: 100-cg2293" verbatim="100-CG2293" row="14" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="15,0: a77e" verbatim="A77E" row="15" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,1: bolton-e4" verbatim="Bolton-E4" row="15" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,2: " verbatim="" row="15" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,3: " verbatim="" row="15" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,4: 1-, 2-, or 4-lane" verbatim="1-, 2-, or 4-lane" row="15" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,5: 6 6&#xa0;gb/s ahci&#xa0;1.3" verbatim="6 6&#xa0;Gb/s&#xA;AHCI&#xa0;1.3" row="15" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,6: 4 + 10 + 2" verbatim="4 + 10 + 2" row="15" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,7: " verbatim="" row="15" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,8: " verbatim="" row="15" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,9: up to 3 slots" verbatim="Up to 3 slots" row="15" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,10: yes" verbatim="Yes" row="15" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,11: yes" verbatim="Yes" row="15" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,12: " verbatim="" row="15" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,13: 4-lane pcie 2.0" verbatim="4-lane PCIe 2.0" row="15" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="15,14: 218-0844020-00" verbatim="218-0844020-00" row="15" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,0: model" verbatim="Model" row="16" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,1: codename" verbatim="Codename" row="16" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,2: platform" verbatim="Platform" row="16" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,3: fab (nm)" verbatim="Fab (nm)" row="16" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,4: umi" verbatim="UMI" row="16" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,5: sata" verbatim="SATA" row="16" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,6: usb 3.0+2.0+1.1" verbatim="USB&#xA;3.0+2.0+1.1" row="16" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,7: raid" verbatim="RAID" row="16" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,8: gb ethernet mac" verbatim="Gb Ethernet MAC" row="16" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,9: 33&#xa0;mhz pci" verbatim="33&#xa0;MHz PCI" row="16" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,10: sd" verbatim="SD" row="16" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,11: vga dac" verbatim="VGA DAC" row="16" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,12: tdp (w)" verbatim="TDP (W)" row="16" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,13: features / notes" verbatim="Features / notes" row="16" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="16,14: part number" verbatim="Part number" row="16" rowspan="1" column="14" colspan="1"/>
  </matrices>
</pcmmm:PCM>
