-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/keyscanner.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/slowclock.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/sevensegdisplay.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/synchronizer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/debouncer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/decoder.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/multiplex.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv' (VERI-1482)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(21): ERROR: syntax error near 'genvar' (VERI-1137)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(21): ERROR: SystemVerilog keyword 'genvar' used in incorrect context (VERI-2344)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: syntax error near 'tranif1' (VERI-1137)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: SystemVerilog keyword 'tranif1' used in incorrect context (VERI-2344)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(29): ERROR: syntax error near 'endgenerate' (VERI-1137)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(29): ERROR: SystemVerilog keyword 'endgenerate' used in incorrect context (VERI-2344)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(19): ERROR: 'unsyncrow' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(23): ERROR: 'r' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(23): ERROR: 'r' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(23): ERROR: 'r' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(24): ERROR: 'c' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(24): ERROR: 'c' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(24): ERROR: 'c' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'r' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'c' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'keys' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'r' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'c' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(33): ERROR: module 'top_tb' is ignored due to previous errors (VERI-1072)
-- Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv' ignored due to errors (VERI-1483)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/keyscanner.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/slowclock.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/sevensegdisplay.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/synchronizer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/debouncer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/decoder.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/multiplex.sv' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/keyscanner.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/slowclock.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/sevensegdisplay.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/synchronizer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/debouncer.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/decoder.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/multiplex.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv' (VERI-1482)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(21): ERROR: syntax error near 'tranif1' (VERI-1137)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(21): ERROR: SystemVerilog keyword 'tranif1' used in incorrect context (VERI-2344)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(25): ERROR: syntax error near 'tranif1' (VERI-1137)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(25): ERROR: SystemVerilog keyword 'tranif1' used in incorrect context (VERI-2344)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(19): ERROR: procedural assignment to a non-register 'row' is not permitted (VERI-1100)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(25): ERROR: 'ctrl2' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(26): ERROR: 'ctrl2' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(27): ERROR: 'ctrl2' is not declared (VERI-1128)
C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv(31): ERROR: module 'top_tb' is ignored due to previous errors (VERI-1072)
-- Verilog file 'C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/source/impl_1/top_tb.sv' ignored due to errors (VERI-1483)
