// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel3_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_A_PE_12_713991_dout,
        fifo_A_PE_12_713991_num_data_valid,
        fifo_A_PE_12_713991_fifo_cap,
        fifo_A_PE_12_713991_empty_n,
        fifo_A_PE_12_713991_read,
        fifo_B_PE_12_7251_dout,
        fifo_B_PE_12_7251_num_data_valid,
        fifo_B_PE_12_7251_fifo_cap,
        fifo_B_PE_12_7251_empty_n,
        fifo_B_PE_12_7251_read,
        fifo_B_PE_13_7252_din,
        fifo_B_PE_13_7252_num_data_valid,
        fifo_B_PE_13_7252_fifo_cap,
        fifo_B_PE_13_7252_full_n,
        fifo_B_PE_13_7252_write,
        fifo_A_PE_12_8140_din,
        fifo_A_PE_12_8140_num_data_valid,
        fifo_A_PE_12_8140_fifo_cap,
        fifo_A_PE_12_8140_full_n,
        fifo_A_PE_12_8140_write,
        fifo_C_drain_PE_12_7356_din,
        fifo_C_drain_PE_12_7356_num_data_valid,
        fifo_C_drain_PE_12_7356_fifo_cap,
        fifo_C_drain_PE_12_7356_full_n,
        fifo_C_drain_PE_12_7356_write,
        local_C_address0,
        local_C_ce0,
        local_C_q0,
        local_C_address1,
        local_C_ce1,
        local_C_we1,
        local_C_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_12_713991_dout;
input  [1:0] fifo_A_PE_12_713991_num_data_valid;
input  [1:0] fifo_A_PE_12_713991_fifo_cap;
input   fifo_A_PE_12_713991_empty_n;
output   fifo_A_PE_12_713991_read;
input  [255:0] fifo_B_PE_12_7251_dout;
input  [1:0] fifo_B_PE_12_7251_num_data_valid;
input  [1:0] fifo_B_PE_12_7251_fifo_cap;
input   fifo_B_PE_12_7251_empty_n;
output   fifo_B_PE_12_7251_read;
output  [255:0] fifo_B_PE_13_7252_din;
input  [1:0] fifo_B_PE_13_7252_num_data_valid;
input  [1:0] fifo_B_PE_13_7252_fifo_cap;
input   fifo_B_PE_13_7252_full_n;
output   fifo_B_PE_13_7252_write;
output  [255:0] fifo_A_PE_12_8140_din;
input  [1:0] fifo_A_PE_12_8140_num_data_valid;
input  [1:0] fifo_A_PE_12_8140_fifo_cap;
input   fifo_A_PE_12_8140_full_n;
output   fifo_A_PE_12_8140_write;
output  [31:0] fifo_C_drain_PE_12_7356_din;
input  [1:0] fifo_C_drain_PE_12_7356_num_data_valid;
input  [1:0] fifo_C_drain_PE_12_7356_fifo_cap;
input   fifo_C_drain_PE_12_7356_full_n;
output   fifo_C_drain_PE_12_7356_write;
output  [9:0] local_C_address0;
output   local_C_ce0;
input  [31:0] local_C_q0;
output  [9:0] local_C_address1;
output   local_C_ce1;
output   local_C_we1;
output  [31:0] local_C_d1;

reg ap_idle;
reg fifo_A_PE_12_713991_read;
reg fifo_B_PE_12_7251_read;
reg fifo_B_PE_13_7252_write;
reg fifo_A_PE_12_8140_write;
reg fifo_C_drain_PE_12_7356_write;
reg local_C_ce0;
reg local_C_ce1;
reg local_C_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln514_reg_717;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_state77_pp0_stage0_iter76;
wire    ap_block_state78_pp0_stage0_iter77;
wire    ap_block_state79_pp0_stage0_iter78;
wire    ap_block_state80_pp0_stage0_iter79;
wire    ap_block_state81_pp0_stage0_iter80;
wire    ap_block_state82_pp0_stage0_iter81;
wire    ap_block_state83_pp0_stage0_iter82;
wire    ap_block_state84_pp0_stage0_iter83;
wire    ap_block_state85_pp0_stage0_iter84;
wire    ap_block_state86_pp0_stage0_iter85;
wire    ap_block_state87_pp0_stage0_iter86;
reg   [0:0] select_ln514_1_reg_888;
reg   [0:0] select_ln514_1_reg_888_pp0_iter86_reg;
reg    ap_block_state88_pp0_stage0_iter87;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln514_fu_280_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_B_PE_13_7252_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_A_PE_12_8140_blk_n;
reg    fifo_A_PE_12_713991_blk_n;
reg    fifo_B_PE_12_7251_blk_n;
reg    fifo_C_drain_PE_12_7356_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln514_reg_717_pp0_iter1_reg;
reg   [0:0] icmp_ln514_reg_717_pp0_iter2_reg;
wire   [31:0] v2_V_7_fu_297_p1;
reg   [31:0] v2_V_7_reg_721;
reg   [31:0] v2_V_8_reg_726;
reg   [31:0] v2_V_9_reg_731;
reg   [31:0] v2_V_10_reg_736;
reg   [31:0] v2_V_11_reg_741;
reg   [31:0] v2_V_12_reg_746;
reg   [31:0] v2_V_13_reg_751;
reg   [31:0] v1_V_1_reg_756;
wire   [31:0] v2_V_fu_371_p1;
reg   [31:0] v2_V_reg_761;
reg   [31:0] v2_V_1_reg_766;
reg   [31:0] v2_V_2_reg_771;
reg   [31:0] v2_V_3_reg_776;
reg   [31:0] v2_V_4_reg_781;
reg   [31:0] v2_V_5_reg_786;
reg   [31:0] v2_V_6_reg_791;
reg   [31:0] v1_V_reg_796;
wire   [0:0] icmp_ln1039_fu_521_p2;
reg   [0:0] icmp_ln1039_reg_881;
wire   [0:0] select_ln514_1_fu_539_p3;
reg   [0:0] select_ln514_1_reg_888_pp0_iter4_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter5_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter6_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter7_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter8_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter9_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter10_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter11_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter12_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter13_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter14_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter15_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter16_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter17_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter18_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter19_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter20_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter21_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter22_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter23_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter24_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter25_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter26_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter27_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter28_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter29_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter30_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter31_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter32_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter33_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter34_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter35_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter36_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter37_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter38_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter39_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter40_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter41_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter42_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter43_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter44_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter45_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter46_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter47_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter48_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter49_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter50_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter51_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter52_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter53_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter54_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter55_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter56_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter57_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter58_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter59_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter60_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter61_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter62_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter63_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter64_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter65_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter66_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter67_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter68_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter69_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter70_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter71_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter72_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter73_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter74_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter75_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter76_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter77_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter78_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter79_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter80_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter81_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter82_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter83_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter84_reg;
reg   [0:0] select_ln514_1_reg_888_pp0_iter85_reg;
wire   [9:0] empty_564_fu_652_p2;
reg   [9:0] empty_564_reg_892;
reg   [9:0] local_C_addr_reg_897;
reg   [9:0] local_C_addr_reg_897_pp0_iter6_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter7_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter8_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter9_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter10_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter11_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter12_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter13_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter14_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter15_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter16_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter17_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter18_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter19_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter20_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter21_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter22_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter23_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter24_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter25_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter26_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter27_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter28_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter29_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter30_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter31_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter32_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter33_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter34_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter35_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter36_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter37_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter38_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter39_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter40_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter41_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter42_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter43_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter44_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter45_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter46_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter47_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter48_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter49_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter50_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter51_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter52_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter53_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter54_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter55_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter56_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter57_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter58_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter59_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter60_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter61_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter62_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter63_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter64_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter65_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter66_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter67_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter68_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter69_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter70_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter71_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter72_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter73_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter74_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter75_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter76_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter77_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter78_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter79_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter80_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter81_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter82_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter83_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter84_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter85_reg;
reg   [9:0] local_C_addr_reg_897_pp0_iter86_reg;
reg   [31:0] local_C_load_reg_903;
wire   [31:0] grp_fu_220_p2;
reg   [31:0] mul_reg_908;
wire   [31:0] grp_fu_224_p2;
reg   [31:0] mul_1_reg_913;
reg   [31:0] mul_1_reg_913_pp0_iter7_reg;
reg   [31:0] mul_1_reg_913_pp0_iter8_reg;
reg   [31:0] mul_1_reg_913_pp0_iter9_reg;
reg   [31:0] mul_1_reg_913_pp0_iter10_reg;
reg   [31:0] mul_1_reg_913_pp0_iter11_reg;
reg   [31:0] mul_1_reg_913_pp0_iter12_reg;
reg   [31:0] mul_1_reg_913_pp0_iter13_reg;
reg   [31:0] mul_1_reg_913_pp0_iter14_reg;
reg   [31:0] mul_1_reg_913_pp0_iter15_reg;
reg   [31:0] mul_1_reg_913_pp0_iter16_reg;
wire   [31:0] grp_fu_228_p2;
reg   [31:0] mul_2_reg_918;
reg   [31:0] mul_2_reg_918_pp0_iter7_reg;
reg   [31:0] mul_2_reg_918_pp0_iter8_reg;
reg   [31:0] mul_2_reg_918_pp0_iter9_reg;
reg   [31:0] mul_2_reg_918_pp0_iter10_reg;
reg   [31:0] mul_2_reg_918_pp0_iter11_reg;
reg   [31:0] mul_2_reg_918_pp0_iter12_reg;
reg   [31:0] mul_2_reg_918_pp0_iter13_reg;
reg   [31:0] mul_2_reg_918_pp0_iter14_reg;
reg   [31:0] mul_2_reg_918_pp0_iter15_reg;
reg   [31:0] mul_2_reg_918_pp0_iter16_reg;
reg   [31:0] mul_2_reg_918_pp0_iter17_reg;
reg   [31:0] mul_2_reg_918_pp0_iter18_reg;
reg   [31:0] mul_2_reg_918_pp0_iter19_reg;
reg   [31:0] mul_2_reg_918_pp0_iter20_reg;
reg   [31:0] mul_2_reg_918_pp0_iter21_reg;
reg   [31:0] mul_2_reg_918_pp0_iter22_reg;
reg   [31:0] mul_2_reg_918_pp0_iter23_reg;
reg   [31:0] mul_2_reg_918_pp0_iter24_reg;
reg   [31:0] mul_2_reg_918_pp0_iter25_reg;
reg   [31:0] mul_2_reg_918_pp0_iter26_reg;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] mul_3_reg_923;
reg   [31:0] mul_3_reg_923_pp0_iter7_reg;
reg   [31:0] mul_3_reg_923_pp0_iter8_reg;
reg   [31:0] mul_3_reg_923_pp0_iter9_reg;
reg   [31:0] mul_3_reg_923_pp0_iter10_reg;
reg   [31:0] mul_3_reg_923_pp0_iter11_reg;
reg   [31:0] mul_3_reg_923_pp0_iter12_reg;
reg   [31:0] mul_3_reg_923_pp0_iter13_reg;
reg   [31:0] mul_3_reg_923_pp0_iter14_reg;
reg   [31:0] mul_3_reg_923_pp0_iter15_reg;
reg   [31:0] mul_3_reg_923_pp0_iter16_reg;
reg   [31:0] mul_3_reg_923_pp0_iter17_reg;
reg   [31:0] mul_3_reg_923_pp0_iter18_reg;
reg   [31:0] mul_3_reg_923_pp0_iter19_reg;
reg   [31:0] mul_3_reg_923_pp0_iter20_reg;
reg   [31:0] mul_3_reg_923_pp0_iter21_reg;
reg   [31:0] mul_3_reg_923_pp0_iter22_reg;
reg   [31:0] mul_3_reg_923_pp0_iter23_reg;
reg   [31:0] mul_3_reg_923_pp0_iter24_reg;
reg   [31:0] mul_3_reg_923_pp0_iter25_reg;
reg   [31:0] mul_3_reg_923_pp0_iter26_reg;
reg   [31:0] mul_3_reg_923_pp0_iter27_reg;
reg   [31:0] mul_3_reg_923_pp0_iter28_reg;
reg   [31:0] mul_3_reg_923_pp0_iter29_reg;
reg   [31:0] mul_3_reg_923_pp0_iter30_reg;
reg   [31:0] mul_3_reg_923_pp0_iter31_reg;
reg   [31:0] mul_3_reg_923_pp0_iter32_reg;
reg   [31:0] mul_3_reg_923_pp0_iter33_reg;
reg   [31:0] mul_3_reg_923_pp0_iter34_reg;
reg   [31:0] mul_3_reg_923_pp0_iter35_reg;
reg   [31:0] mul_3_reg_923_pp0_iter36_reg;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] mul_4_reg_928;
reg   [31:0] mul_4_reg_928_pp0_iter7_reg;
reg   [31:0] mul_4_reg_928_pp0_iter8_reg;
reg   [31:0] mul_4_reg_928_pp0_iter9_reg;
reg   [31:0] mul_4_reg_928_pp0_iter10_reg;
reg   [31:0] mul_4_reg_928_pp0_iter11_reg;
reg   [31:0] mul_4_reg_928_pp0_iter12_reg;
reg   [31:0] mul_4_reg_928_pp0_iter13_reg;
reg   [31:0] mul_4_reg_928_pp0_iter14_reg;
reg   [31:0] mul_4_reg_928_pp0_iter15_reg;
reg   [31:0] mul_4_reg_928_pp0_iter16_reg;
reg   [31:0] mul_4_reg_928_pp0_iter17_reg;
reg   [31:0] mul_4_reg_928_pp0_iter18_reg;
reg   [31:0] mul_4_reg_928_pp0_iter19_reg;
reg   [31:0] mul_4_reg_928_pp0_iter20_reg;
reg   [31:0] mul_4_reg_928_pp0_iter21_reg;
reg   [31:0] mul_4_reg_928_pp0_iter22_reg;
reg   [31:0] mul_4_reg_928_pp0_iter23_reg;
reg   [31:0] mul_4_reg_928_pp0_iter24_reg;
reg   [31:0] mul_4_reg_928_pp0_iter25_reg;
reg   [31:0] mul_4_reg_928_pp0_iter26_reg;
reg   [31:0] mul_4_reg_928_pp0_iter27_reg;
reg   [31:0] mul_4_reg_928_pp0_iter28_reg;
reg   [31:0] mul_4_reg_928_pp0_iter29_reg;
reg   [31:0] mul_4_reg_928_pp0_iter30_reg;
reg   [31:0] mul_4_reg_928_pp0_iter31_reg;
reg   [31:0] mul_4_reg_928_pp0_iter32_reg;
reg   [31:0] mul_4_reg_928_pp0_iter33_reg;
reg   [31:0] mul_4_reg_928_pp0_iter34_reg;
reg   [31:0] mul_4_reg_928_pp0_iter35_reg;
reg   [31:0] mul_4_reg_928_pp0_iter36_reg;
reg   [31:0] mul_4_reg_928_pp0_iter37_reg;
reg   [31:0] mul_4_reg_928_pp0_iter38_reg;
reg   [31:0] mul_4_reg_928_pp0_iter39_reg;
reg   [31:0] mul_4_reg_928_pp0_iter40_reg;
reg   [31:0] mul_4_reg_928_pp0_iter41_reg;
reg   [31:0] mul_4_reg_928_pp0_iter42_reg;
reg   [31:0] mul_4_reg_928_pp0_iter43_reg;
reg   [31:0] mul_4_reg_928_pp0_iter44_reg;
reg   [31:0] mul_4_reg_928_pp0_iter45_reg;
reg   [31:0] mul_4_reg_928_pp0_iter46_reg;
wire   [31:0] grp_fu_240_p2;
reg   [31:0] mul_5_reg_933;
reg   [31:0] mul_5_reg_933_pp0_iter7_reg;
reg   [31:0] mul_5_reg_933_pp0_iter8_reg;
reg   [31:0] mul_5_reg_933_pp0_iter9_reg;
reg   [31:0] mul_5_reg_933_pp0_iter10_reg;
reg   [31:0] mul_5_reg_933_pp0_iter11_reg;
reg   [31:0] mul_5_reg_933_pp0_iter12_reg;
reg   [31:0] mul_5_reg_933_pp0_iter13_reg;
reg   [31:0] mul_5_reg_933_pp0_iter14_reg;
reg   [31:0] mul_5_reg_933_pp0_iter15_reg;
reg   [31:0] mul_5_reg_933_pp0_iter16_reg;
reg   [31:0] mul_5_reg_933_pp0_iter17_reg;
reg   [31:0] mul_5_reg_933_pp0_iter18_reg;
reg   [31:0] mul_5_reg_933_pp0_iter19_reg;
reg   [31:0] mul_5_reg_933_pp0_iter20_reg;
reg   [31:0] mul_5_reg_933_pp0_iter21_reg;
reg   [31:0] mul_5_reg_933_pp0_iter22_reg;
reg   [31:0] mul_5_reg_933_pp0_iter23_reg;
reg   [31:0] mul_5_reg_933_pp0_iter24_reg;
reg   [31:0] mul_5_reg_933_pp0_iter25_reg;
reg   [31:0] mul_5_reg_933_pp0_iter26_reg;
reg   [31:0] mul_5_reg_933_pp0_iter27_reg;
reg   [31:0] mul_5_reg_933_pp0_iter28_reg;
reg   [31:0] mul_5_reg_933_pp0_iter29_reg;
reg   [31:0] mul_5_reg_933_pp0_iter30_reg;
reg   [31:0] mul_5_reg_933_pp0_iter31_reg;
reg   [31:0] mul_5_reg_933_pp0_iter32_reg;
reg   [31:0] mul_5_reg_933_pp0_iter33_reg;
reg   [31:0] mul_5_reg_933_pp0_iter34_reg;
reg   [31:0] mul_5_reg_933_pp0_iter35_reg;
reg   [31:0] mul_5_reg_933_pp0_iter36_reg;
reg   [31:0] mul_5_reg_933_pp0_iter37_reg;
reg   [31:0] mul_5_reg_933_pp0_iter38_reg;
reg   [31:0] mul_5_reg_933_pp0_iter39_reg;
reg   [31:0] mul_5_reg_933_pp0_iter40_reg;
reg   [31:0] mul_5_reg_933_pp0_iter41_reg;
reg   [31:0] mul_5_reg_933_pp0_iter42_reg;
reg   [31:0] mul_5_reg_933_pp0_iter43_reg;
reg   [31:0] mul_5_reg_933_pp0_iter44_reg;
reg   [31:0] mul_5_reg_933_pp0_iter45_reg;
reg   [31:0] mul_5_reg_933_pp0_iter46_reg;
reg   [31:0] mul_5_reg_933_pp0_iter47_reg;
reg   [31:0] mul_5_reg_933_pp0_iter48_reg;
reg   [31:0] mul_5_reg_933_pp0_iter49_reg;
reg   [31:0] mul_5_reg_933_pp0_iter50_reg;
reg   [31:0] mul_5_reg_933_pp0_iter51_reg;
reg   [31:0] mul_5_reg_933_pp0_iter52_reg;
reg   [31:0] mul_5_reg_933_pp0_iter53_reg;
reg   [31:0] mul_5_reg_933_pp0_iter54_reg;
reg   [31:0] mul_5_reg_933_pp0_iter55_reg;
reg   [31:0] mul_5_reg_933_pp0_iter56_reg;
wire   [31:0] grp_fu_244_p2;
reg   [31:0] mul_6_reg_938;
reg   [31:0] mul_6_reg_938_pp0_iter7_reg;
reg   [31:0] mul_6_reg_938_pp0_iter8_reg;
reg   [31:0] mul_6_reg_938_pp0_iter9_reg;
reg   [31:0] mul_6_reg_938_pp0_iter10_reg;
reg   [31:0] mul_6_reg_938_pp0_iter11_reg;
reg   [31:0] mul_6_reg_938_pp0_iter12_reg;
reg   [31:0] mul_6_reg_938_pp0_iter13_reg;
reg   [31:0] mul_6_reg_938_pp0_iter14_reg;
reg   [31:0] mul_6_reg_938_pp0_iter15_reg;
reg   [31:0] mul_6_reg_938_pp0_iter16_reg;
reg   [31:0] mul_6_reg_938_pp0_iter17_reg;
reg   [31:0] mul_6_reg_938_pp0_iter18_reg;
reg   [31:0] mul_6_reg_938_pp0_iter19_reg;
reg   [31:0] mul_6_reg_938_pp0_iter20_reg;
reg   [31:0] mul_6_reg_938_pp0_iter21_reg;
reg   [31:0] mul_6_reg_938_pp0_iter22_reg;
reg   [31:0] mul_6_reg_938_pp0_iter23_reg;
reg   [31:0] mul_6_reg_938_pp0_iter24_reg;
reg   [31:0] mul_6_reg_938_pp0_iter25_reg;
reg   [31:0] mul_6_reg_938_pp0_iter26_reg;
reg   [31:0] mul_6_reg_938_pp0_iter27_reg;
reg   [31:0] mul_6_reg_938_pp0_iter28_reg;
reg   [31:0] mul_6_reg_938_pp0_iter29_reg;
reg   [31:0] mul_6_reg_938_pp0_iter30_reg;
reg   [31:0] mul_6_reg_938_pp0_iter31_reg;
reg   [31:0] mul_6_reg_938_pp0_iter32_reg;
reg   [31:0] mul_6_reg_938_pp0_iter33_reg;
reg   [31:0] mul_6_reg_938_pp0_iter34_reg;
reg   [31:0] mul_6_reg_938_pp0_iter35_reg;
reg   [31:0] mul_6_reg_938_pp0_iter36_reg;
reg   [31:0] mul_6_reg_938_pp0_iter37_reg;
reg   [31:0] mul_6_reg_938_pp0_iter38_reg;
reg   [31:0] mul_6_reg_938_pp0_iter39_reg;
reg   [31:0] mul_6_reg_938_pp0_iter40_reg;
reg   [31:0] mul_6_reg_938_pp0_iter41_reg;
reg   [31:0] mul_6_reg_938_pp0_iter42_reg;
reg   [31:0] mul_6_reg_938_pp0_iter43_reg;
reg   [31:0] mul_6_reg_938_pp0_iter44_reg;
reg   [31:0] mul_6_reg_938_pp0_iter45_reg;
reg   [31:0] mul_6_reg_938_pp0_iter46_reg;
reg   [31:0] mul_6_reg_938_pp0_iter47_reg;
reg   [31:0] mul_6_reg_938_pp0_iter48_reg;
reg   [31:0] mul_6_reg_938_pp0_iter49_reg;
reg   [31:0] mul_6_reg_938_pp0_iter50_reg;
reg   [31:0] mul_6_reg_938_pp0_iter51_reg;
reg   [31:0] mul_6_reg_938_pp0_iter52_reg;
reg   [31:0] mul_6_reg_938_pp0_iter53_reg;
reg   [31:0] mul_6_reg_938_pp0_iter54_reg;
reg   [31:0] mul_6_reg_938_pp0_iter55_reg;
reg   [31:0] mul_6_reg_938_pp0_iter56_reg;
reg   [31:0] mul_6_reg_938_pp0_iter57_reg;
reg   [31:0] mul_6_reg_938_pp0_iter58_reg;
reg   [31:0] mul_6_reg_938_pp0_iter59_reg;
reg   [31:0] mul_6_reg_938_pp0_iter60_reg;
reg   [31:0] mul_6_reg_938_pp0_iter61_reg;
reg   [31:0] mul_6_reg_938_pp0_iter62_reg;
reg   [31:0] mul_6_reg_938_pp0_iter63_reg;
reg   [31:0] mul_6_reg_938_pp0_iter64_reg;
reg   [31:0] mul_6_reg_938_pp0_iter65_reg;
reg   [31:0] mul_6_reg_938_pp0_iter66_reg;
wire   [31:0] grp_fu_248_p2;
reg   [31:0] mul_7_reg_943;
reg   [31:0] mul_7_reg_943_pp0_iter7_reg;
reg   [31:0] mul_7_reg_943_pp0_iter8_reg;
reg   [31:0] mul_7_reg_943_pp0_iter9_reg;
reg   [31:0] mul_7_reg_943_pp0_iter10_reg;
reg   [31:0] mul_7_reg_943_pp0_iter11_reg;
reg   [31:0] mul_7_reg_943_pp0_iter12_reg;
reg   [31:0] mul_7_reg_943_pp0_iter13_reg;
reg   [31:0] mul_7_reg_943_pp0_iter14_reg;
reg   [31:0] mul_7_reg_943_pp0_iter15_reg;
reg   [31:0] mul_7_reg_943_pp0_iter16_reg;
reg   [31:0] mul_7_reg_943_pp0_iter17_reg;
reg   [31:0] mul_7_reg_943_pp0_iter18_reg;
reg   [31:0] mul_7_reg_943_pp0_iter19_reg;
reg   [31:0] mul_7_reg_943_pp0_iter20_reg;
reg   [31:0] mul_7_reg_943_pp0_iter21_reg;
reg   [31:0] mul_7_reg_943_pp0_iter22_reg;
reg   [31:0] mul_7_reg_943_pp0_iter23_reg;
reg   [31:0] mul_7_reg_943_pp0_iter24_reg;
reg   [31:0] mul_7_reg_943_pp0_iter25_reg;
reg   [31:0] mul_7_reg_943_pp0_iter26_reg;
reg   [31:0] mul_7_reg_943_pp0_iter27_reg;
reg   [31:0] mul_7_reg_943_pp0_iter28_reg;
reg   [31:0] mul_7_reg_943_pp0_iter29_reg;
reg   [31:0] mul_7_reg_943_pp0_iter30_reg;
reg   [31:0] mul_7_reg_943_pp0_iter31_reg;
reg   [31:0] mul_7_reg_943_pp0_iter32_reg;
reg   [31:0] mul_7_reg_943_pp0_iter33_reg;
reg   [31:0] mul_7_reg_943_pp0_iter34_reg;
reg   [31:0] mul_7_reg_943_pp0_iter35_reg;
reg   [31:0] mul_7_reg_943_pp0_iter36_reg;
reg   [31:0] mul_7_reg_943_pp0_iter37_reg;
reg   [31:0] mul_7_reg_943_pp0_iter38_reg;
reg   [31:0] mul_7_reg_943_pp0_iter39_reg;
reg   [31:0] mul_7_reg_943_pp0_iter40_reg;
reg   [31:0] mul_7_reg_943_pp0_iter41_reg;
reg   [31:0] mul_7_reg_943_pp0_iter42_reg;
reg   [31:0] mul_7_reg_943_pp0_iter43_reg;
reg   [31:0] mul_7_reg_943_pp0_iter44_reg;
reg   [31:0] mul_7_reg_943_pp0_iter45_reg;
reg   [31:0] mul_7_reg_943_pp0_iter46_reg;
reg   [31:0] mul_7_reg_943_pp0_iter47_reg;
reg   [31:0] mul_7_reg_943_pp0_iter48_reg;
reg   [31:0] mul_7_reg_943_pp0_iter49_reg;
reg   [31:0] mul_7_reg_943_pp0_iter50_reg;
reg   [31:0] mul_7_reg_943_pp0_iter51_reg;
reg   [31:0] mul_7_reg_943_pp0_iter52_reg;
reg   [31:0] mul_7_reg_943_pp0_iter53_reg;
reg   [31:0] mul_7_reg_943_pp0_iter54_reg;
reg   [31:0] mul_7_reg_943_pp0_iter55_reg;
reg   [31:0] mul_7_reg_943_pp0_iter56_reg;
reg   [31:0] mul_7_reg_943_pp0_iter57_reg;
reg   [31:0] mul_7_reg_943_pp0_iter58_reg;
reg   [31:0] mul_7_reg_943_pp0_iter59_reg;
reg   [31:0] mul_7_reg_943_pp0_iter60_reg;
reg   [31:0] mul_7_reg_943_pp0_iter61_reg;
reg   [31:0] mul_7_reg_943_pp0_iter62_reg;
reg   [31:0] mul_7_reg_943_pp0_iter63_reg;
reg   [31:0] mul_7_reg_943_pp0_iter64_reg;
reg   [31:0] mul_7_reg_943_pp0_iter65_reg;
reg   [31:0] mul_7_reg_943_pp0_iter66_reg;
reg   [31:0] mul_7_reg_943_pp0_iter67_reg;
reg   [31:0] mul_7_reg_943_pp0_iter68_reg;
reg   [31:0] mul_7_reg_943_pp0_iter69_reg;
reg   [31:0] mul_7_reg_943_pp0_iter70_reg;
reg   [31:0] mul_7_reg_943_pp0_iter71_reg;
reg   [31:0] mul_7_reg_943_pp0_iter72_reg;
reg   [31:0] mul_7_reg_943_pp0_iter73_reg;
reg   [31:0] mul_7_reg_943_pp0_iter74_reg;
reg   [31:0] mul_7_reg_943_pp0_iter75_reg;
reg   [31:0] mul_7_reg_943_pp0_iter76_reg;
wire   [31:0] grp_fu_188_p2;
reg   [31:0] add_reg_948;
wire   [31:0] grp_fu_192_p2;
reg   [31:0] add_1_reg_953;
wire   [31:0] grp_fu_196_p2;
reg   [31:0] add_2_reg_958;
wire   [31:0] grp_fu_200_p2;
reg   [31:0] add_3_reg_963;
wire   [31:0] grp_fu_204_p2;
reg   [31:0] add_4_reg_968;
wire   [31:0] grp_fu_208_p2;
reg   [31:0] add_5_reg_973;
wire   [31:0] grp_fu_212_p2;
reg   [31:0] add_6_reg_978;
wire   [31:0] grp_fu_216_p2;
reg   [31:0] add_7_reg_983;
reg    ap_condition_exit_pp0_iter3_stage0;
wire   [63:0] p_cast_fu_674_p1;
reg   [4:0] c7_V_fu_116;
wire   [4:0] add_ln840_1_fu_658_p2;
wire    ap_loop_init;
reg   [6:0] c6_V_fu_120;
wire   [6:0] select_ln1039_1_fu_632_p3;
reg   [11:0] indvar_flatten6_fu_124;
wire   [11:0] select_ln1039_2_fu_561_p3;
reg   [5:0] c5_V_fu_128;
wire   [5:0] select_ln514_2_fu_547_p3;
reg   [15:0] indvar_flatten20_fu_132;
wire   [15:0] add_ln514_fu_286_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten20_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_220_p0;
wire   [31:0] grp_fu_220_p1;
wire   [31:0] grp_fu_224_p0;
wire   [31:0] grp_fu_224_p1;
wire   [31:0] grp_fu_228_p0;
wire   [31:0] grp_fu_228_p1;
wire   [31:0] grp_fu_232_p0;
wire   [31:0] grp_fu_232_p1;
wire   [31:0] grp_fu_236_p0;
wire   [31:0] grp_fu_236_p1;
wire   [31:0] grp_fu_240_p0;
wire   [31:0] grp_fu_240_p1;
wire   [31:0] grp_fu_244_p0;
wire   [31:0] grp_fu_244_p1;
wire   [31:0] grp_fu_248_p0;
wire   [31:0] grp_fu_248_p1;
wire   [5:0] c5_V_2_fu_515_p2;
wire   [0:0] cmp_i_i_mid1_fu_527_p2;
wire   [0:0] cmp_i_i33_fu_533_p2;
wire   [11:0] add_ln1039_fu_555_p2;
wire   [0:0] icmp_ln1039_1_fu_597_p2;
wire   [0:0] xor_ln514_fu_592_p2;
wire   [6:0] select_ln514_fu_585_p3;
wire   [0:0] and_ln514_fu_603_p2;
wire   [0:0] or_ln1039_fu_615_p2;
wire   [4:0] select_ln1039_fu_620_p3;
wire   [6:0] add_ln840_fu_609_p2;
wire   [3:0] trunc_ln1039_fu_628_p1;
wire   [9:0] tmp_1_fu_644_p3;
wire   [9:0] zext_ln1039_fu_640_p1;
reg    grp_fu_188_ce;
reg    grp_fu_192_ce;
reg    grp_fu_196_ce;
reg    grp_fu_200_ce;
reg    grp_fu_204_ce;
reg    grp_fu_208_ce;
reg    grp_fu_212_ce;
reg    grp_fu_216_ce;
reg    grp_fu_220_ce;
reg    grp_fu_224_ce;
reg    grp_fu_228_ce;
reg    grp_fu_232_ce;
reg    grp_fu_236_ce;
reg    grp_fu_240_ce;
reg    grp_fu_244_ce;
reg    grp_fu_248_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_load_reg_903),
    .din1(mul_reg_908),
    .ce(grp_fu_188_ce),
    .dout(grp_fu_188_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_reg_948),
    .din1(mul_1_reg_913_pp0_iter16_reg),
    .ce(grp_fu_192_ce),
    .dout(grp_fu_192_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_1_reg_953),
    .din1(mul_2_reg_918_pp0_iter26_reg),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_2_reg_958),
    .din1(mul_3_reg_923_pp0_iter36_reg),
    .ce(grp_fu_200_ce),
    .dout(grp_fu_200_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_3_reg_963),
    .din1(mul_4_reg_928_pp0_iter46_reg),
    .ce(grp_fu_204_ce),
    .dout(grp_fu_204_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_4_reg_968),
    .din1(mul_5_reg_933_pp0_iter56_reg),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_5_reg_973),
    .din1(mul_6_reg_938_pp0_iter66_reg),
    .ce(grp_fu_212_ce),
    .dout(grp_fu_212_p2)
);

kernel3_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_6_reg_978),
    .din1(mul_7_reg_943_pp0_iter76_reg),
    .ce(grp_fu_216_ce),
    .dout(grp_fu_216_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_220_p0),
    .din1(grp_fu_220_p1),
    .ce(grp_fu_220_ce),
    .dout(grp_fu_220_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_224_p0),
    .din1(grp_fu_224_p1),
    .ce(grp_fu_224_ce),
    .dout(grp_fu_224_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_228_p0),
    .din1(grp_fu_228_p1),
    .ce(grp_fu_228_ce),
    .dout(grp_fu_228_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .ce(grp_fu_232_ce),
    .dout(grp_fu_232_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_236_p0),
    .din1(grp_fu_236_p1),
    .ce(grp_fu_236_ce),
    .dout(grp_fu_236_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_240_p0),
    .din1(grp_fu_240_p1),
    .ce(grp_fu_240_ce),
    .dout(grp_fu_240_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_244_p0),
    .din1(grp_fu_244_p1),
    .ce(grp_fu_244_ce),
    .dout(grp_fu_244_p2)
);

kernel3_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .ce(grp_fu_248_ce),
    .dout(grp_fu_248_p2)
);

kernel3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter86_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            c5_V_fu_128 <= 6'd0;
        end else if (((icmp_ln514_reg_717_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            c5_V_fu_128 <= select_ln514_2_fu_547_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            c6_V_fu_120 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            c6_V_fu_120 <= select_ln1039_1_fu_632_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            c7_V_fu_116 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            c7_V_fu_116 <= add_ln840_1_fu_658_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln514_fu_280_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten20_fu_132 <= add_ln514_fu_286_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten20_fu_132 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            indvar_flatten6_fu_124 <= 12'd0;
        end else if (((icmp_ln514_reg_717_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            indvar_flatten6_fu_124 <= select_ln1039_2_fu_561_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_1_reg_953 <= grp_fu_192_p2;
        add_2_reg_958 <= grp_fu_196_p2;
        add_3_reg_963 <= grp_fu_200_p2;
        add_4_reg_968 <= grp_fu_204_p2;
        add_5_reg_973 <= grp_fu_208_p2;
        add_6_reg_978 <= grp_fu_212_p2;
        add_7_reg_983 <= grp_fu_216_p2;
        add_reg_948 <= grp_fu_188_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_564_reg_892 <= empty_564_fu_652_p2;
        icmp_ln514_reg_717_pp0_iter2_reg <= icmp_ln514_reg_717_pp0_iter1_reg;
        local_C_addr_reg_897 <= p_cast_fu_674_p1;
        local_C_addr_reg_897_pp0_iter10_reg <= local_C_addr_reg_897_pp0_iter9_reg;
        local_C_addr_reg_897_pp0_iter11_reg <= local_C_addr_reg_897_pp0_iter10_reg;
        local_C_addr_reg_897_pp0_iter12_reg <= local_C_addr_reg_897_pp0_iter11_reg;
        local_C_addr_reg_897_pp0_iter13_reg <= local_C_addr_reg_897_pp0_iter12_reg;
        local_C_addr_reg_897_pp0_iter14_reg <= local_C_addr_reg_897_pp0_iter13_reg;
        local_C_addr_reg_897_pp0_iter15_reg <= local_C_addr_reg_897_pp0_iter14_reg;
        local_C_addr_reg_897_pp0_iter16_reg <= local_C_addr_reg_897_pp0_iter15_reg;
        local_C_addr_reg_897_pp0_iter17_reg <= local_C_addr_reg_897_pp0_iter16_reg;
        local_C_addr_reg_897_pp0_iter18_reg <= local_C_addr_reg_897_pp0_iter17_reg;
        local_C_addr_reg_897_pp0_iter19_reg <= local_C_addr_reg_897_pp0_iter18_reg;
        local_C_addr_reg_897_pp0_iter20_reg <= local_C_addr_reg_897_pp0_iter19_reg;
        local_C_addr_reg_897_pp0_iter21_reg <= local_C_addr_reg_897_pp0_iter20_reg;
        local_C_addr_reg_897_pp0_iter22_reg <= local_C_addr_reg_897_pp0_iter21_reg;
        local_C_addr_reg_897_pp0_iter23_reg <= local_C_addr_reg_897_pp0_iter22_reg;
        local_C_addr_reg_897_pp0_iter24_reg <= local_C_addr_reg_897_pp0_iter23_reg;
        local_C_addr_reg_897_pp0_iter25_reg <= local_C_addr_reg_897_pp0_iter24_reg;
        local_C_addr_reg_897_pp0_iter26_reg <= local_C_addr_reg_897_pp0_iter25_reg;
        local_C_addr_reg_897_pp0_iter27_reg <= local_C_addr_reg_897_pp0_iter26_reg;
        local_C_addr_reg_897_pp0_iter28_reg <= local_C_addr_reg_897_pp0_iter27_reg;
        local_C_addr_reg_897_pp0_iter29_reg <= local_C_addr_reg_897_pp0_iter28_reg;
        local_C_addr_reg_897_pp0_iter30_reg <= local_C_addr_reg_897_pp0_iter29_reg;
        local_C_addr_reg_897_pp0_iter31_reg <= local_C_addr_reg_897_pp0_iter30_reg;
        local_C_addr_reg_897_pp0_iter32_reg <= local_C_addr_reg_897_pp0_iter31_reg;
        local_C_addr_reg_897_pp0_iter33_reg <= local_C_addr_reg_897_pp0_iter32_reg;
        local_C_addr_reg_897_pp0_iter34_reg <= local_C_addr_reg_897_pp0_iter33_reg;
        local_C_addr_reg_897_pp0_iter35_reg <= local_C_addr_reg_897_pp0_iter34_reg;
        local_C_addr_reg_897_pp0_iter36_reg <= local_C_addr_reg_897_pp0_iter35_reg;
        local_C_addr_reg_897_pp0_iter37_reg <= local_C_addr_reg_897_pp0_iter36_reg;
        local_C_addr_reg_897_pp0_iter38_reg <= local_C_addr_reg_897_pp0_iter37_reg;
        local_C_addr_reg_897_pp0_iter39_reg <= local_C_addr_reg_897_pp0_iter38_reg;
        local_C_addr_reg_897_pp0_iter40_reg <= local_C_addr_reg_897_pp0_iter39_reg;
        local_C_addr_reg_897_pp0_iter41_reg <= local_C_addr_reg_897_pp0_iter40_reg;
        local_C_addr_reg_897_pp0_iter42_reg <= local_C_addr_reg_897_pp0_iter41_reg;
        local_C_addr_reg_897_pp0_iter43_reg <= local_C_addr_reg_897_pp0_iter42_reg;
        local_C_addr_reg_897_pp0_iter44_reg <= local_C_addr_reg_897_pp0_iter43_reg;
        local_C_addr_reg_897_pp0_iter45_reg <= local_C_addr_reg_897_pp0_iter44_reg;
        local_C_addr_reg_897_pp0_iter46_reg <= local_C_addr_reg_897_pp0_iter45_reg;
        local_C_addr_reg_897_pp0_iter47_reg <= local_C_addr_reg_897_pp0_iter46_reg;
        local_C_addr_reg_897_pp0_iter48_reg <= local_C_addr_reg_897_pp0_iter47_reg;
        local_C_addr_reg_897_pp0_iter49_reg <= local_C_addr_reg_897_pp0_iter48_reg;
        local_C_addr_reg_897_pp0_iter50_reg <= local_C_addr_reg_897_pp0_iter49_reg;
        local_C_addr_reg_897_pp0_iter51_reg <= local_C_addr_reg_897_pp0_iter50_reg;
        local_C_addr_reg_897_pp0_iter52_reg <= local_C_addr_reg_897_pp0_iter51_reg;
        local_C_addr_reg_897_pp0_iter53_reg <= local_C_addr_reg_897_pp0_iter52_reg;
        local_C_addr_reg_897_pp0_iter54_reg <= local_C_addr_reg_897_pp0_iter53_reg;
        local_C_addr_reg_897_pp0_iter55_reg <= local_C_addr_reg_897_pp0_iter54_reg;
        local_C_addr_reg_897_pp0_iter56_reg <= local_C_addr_reg_897_pp0_iter55_reg;
        local_C_addr_reg_897_pp0_iter57_reg <= local_C_addr_reg_897_pp0_iter56_reg;
        local_C_addr_reg_897_pp0_iter58_reg <= local_C_addr_reg_897_pp0_iter57_reg;
        local_C_addr_reg_897_pp0_iter59_reg <= local_C_addr_reg_897_pp0_iter58_reg;
        local_C_addr_reg_897_pp0_iter60_reg <= local_C_addr_reg_897_pp0_iter59_reg;
        local_C_addr_reg_897_pp0_iter61_reg <= local_C_addr_reg_897_pp0_iter60_reg;
        local_C_addr_reg_897_pp0_iter62_reg <= local_C_addr_reg_897_pp0_iter61_reg;
        local_C_addr_reg_897_pp0_iter63_reg <= local_C_addr_reg_897_pp0_iter62_reg;
        local_C_addr_reg_897_pp0_iter64_reg <= local_C_addr_reg_897_pp0_iter63_reg;
        local_C_addr_reg_897_pp0_iter65_reg <= local_C_addr_reg_897_pp0_iter64_reg;
        local_C_addr_reg_897_pp0_iter66_reg <= local_C_addr_reg_897_pp0_iter65_reg;
        local_C_addr_reg_897_pp0_iter67_reg <= local_C_addr_reg_897_pp0_iter66_reg;
        local_C_addr_reg_897_pp0_iter68_reg <= local_C_addr_reg_897_pp0_iter67_reg;
        local_C_addr_reg_897_pp0_iter69_reg <= local_C_addr_reg_897_pp0_iter68_reg;
        local_C_addr_reg_897_pp0_iter6_reg <= local_C_addr_reg_897;
        local_C_addr_reg_897_pp0_iter70_reg <= local_C_addr_reg_897_pp0_iter69_reg;
        local_C_addr_reg_897_pp0_iter71_reg <= local_C_addr_reg_897_pp0_iter70_reg;
        local_C_addr_reg_897_pp0_iter72_reg <= local_C_addr_reg_897_pp0_iter71_reg;
        local_C_addr_reg_897_pp0_iter73_reg <= local_C_addr_reg_897_pp0_iter72_reg;
        local_C_addr_reg_897_pp0_iter74_reg <= local_C_addr_reg_897_pp0_iter73_reg;
        local_C_addr_reg_897_pp0_iter75_reg <= local_C_addr_reg_897_pp0_iter74_reg;
        local_C_addr_reg_897_pp0_iter76_reg <= local_C_addr_reg_897_pp0_iter75_reg;
        local_C_addr_reg_897_pp0_iter77_reg <= local_C_addr_reg_897_pp0_iter76_reg;
        local_C_addr_reg_897_pp0_iter78_reg <= local_C_addr_reg_897_pp0_iter77_reg;
        local_C_addr_reg_897_pp0_iter79_reg <= local_C_addr_reg_897_pp0_iter78_reg;
        local_C_addr_reg_897_pp0_iter7_reg <= local_C_addr_reg_897_pp0_iter6_reg;
        local_C_addr_reg_897_pp0_iter80_reg <= local_C_addr_reg_897_pp0_iter79_reg;
        local_C_addr_reg_897_pp0_iter81_reg <= local_C_addr_reg_897_pp0_iter80_reg;
        local_C_addr_reg_897_pp0_iter82_reg <= local_C_addr_reg_897_pp0_iter81_reg;
        local_C_addr_reg_897_pp0_iter83_reg <= local_C_addr_reg_897_pp0_iter82_reg;
        local_C_addr_reg_897_pp0_iter84_reg <= local_C_addr_reg_897_pp0_iter83_reg;
        local_C_addr_reg_897_pp0_iter85_reg <= local_C_addr_reg_897_pp0_iter84_reg;
        local_C_addr_reg_897_pp0_iter86_reg <= local_C_addr_reg_897_pp0_iter85_reg;
        local_C_addr_reg_897_pp0_iter8_reg <= local_C_addr_reg_897_pp0_iter7_reg;
        local_C_addr_reg_897_pp0_iter9_reg <= local_C_addr_reg_897_pp0_iter8_reg;
        mul_1_reg_913 <= grp_fu_224_p2;
        mul_1_reg_913_pp0_iter10_reg <= mul_1_reg_913_pp0_iter9_reg;
        mul_1_reg_913_pp0_iter11_reg <= mul_1_reg_913_pp0_iter10_reg;
        mul_1_reg_913_pp0_iter12_reg <= mul_1_reg_913_pp0_iter11_reg;
        mul_1_reg_913_pp0_iter13_reg <= mul_1_reg_913_pp0_iter12_reg;
        mul_1_reg_913_pp0_iter14_reg <= mul_1_reg_913_pp0_iter13_reg;
        mul_1_reg_913_pp0_iter15_reg <= mul_1_reg_913_pp0_iter14_reg;
        mul_1_reg_913_pp0_iter16_reg <= mul_1_reg_913_pp0_iter15_reg;
        mul_1_reg_913_pp0_iter7_reg <= mul_1_reg_913;
        mul_1_reg_913_pp0_iter8_reg <= mul_1_reg_913_pp0_iter7_reg;
        mul_1_reg_913_pp0_iter9_reg <= mul_1_reg_913_pp0_iter8_reg;
        mul_2_reg_918 <= grp_fu_228_p2;
        mul_2_reg_918_pp0_iter10_reg <= mul_2_reg_918_pp0_iter9_reg;
        mul_2_reg_918_pp0_iter11_reg <= mul_2_reg_918_pp0_iter10_reg;
        mul_2_reg_918_pp0_iter12_reg <= mul_2_reg_918_pp0_iter11_reg;
        mul_2_reg_918_pp0_iter13_reg <= mul_2_reg_918_pp0_iter12_reg;
        mul_2_reg_918_pp0_iter14_reg <= mul_2_reg_918_pp0_iter13_reg;
        mul_2_reg_918_pp0_iter15_reg <= mul_2_reg_918_pp0_iter14_reg;
        mul_2_reg_918_pp0_iter16_reg <= mul_2_reg_918_pp0_iter15_reg;
        mul_2_reg_918_pp0_iter17_reg <= mul_2_reg_918_pp0_iter16_reg;
        mul_2_reg_918_pp0_iter18_reg <= mul_2_reg_918_pp0_iter17_reg;
        mul_2_reg_918_pp0_iter19_reg <= mul_2_reg_918_pp0_iter18_reg;
        mul_2_reg_918_pp0_iter20_reg <= mul_2_reg_918_pp0_iter19_reg;
        mul_2_reg_918_pp0_iter21_reg <= mul_2_reg_918_pp0_iter20_reg;
        mul_2_reg_918_pp0_iter22_reg <= mul_2_reg_918_pp0_iter21_reg;
        mul_2_reg_918_pp0_iter23_reg <= mul_2_reg_918_pp0_iter22_reg;
        mul_2_reg_918_pp0_iter24_reg <= mul_2_reg_918_pp0_iter23_reg;
        mul_2_reg_918_pp0_iter25_reg <= mul_2_reg_918_pp0_iter24_reg;
        mul_2_reg_918_pp0_iter26_reg <= mul_2_reg_918_pp0_iter25_reg;
        mul_2_reg_918_pp0_iter7_reg <= mul_2_reg_918;
        mul_2_reg_918_pp0_iter8_reg <= mul_2_reg_918_pp0_iter7_reg;
        mul_2_reg_918_pp0_iter9_reg <= mul_2_reg_918_pp0_iter8_reg;
        mul_3_reg_923 <= grp_fu_232_p2;
        mul_3_reg_923_pp0_iter10_reg <= mul_3_reg_923_pp0_iter9_reg;
        mul_3_reg_923_pp0_iter11_reg <= mul_3_reg_923_pp0_iter10_reg;
        mul_3_reg_923_pp0_iter12_reg <= mul_3_reg_923_pp0_iter11_reg;
        mul_3_reg_923_pp0_iter13_reg <= mul_3_reg_923_pp0_iter12_reg;
        mul_3_reg_923_pp0_iter14_reg <= mul_3_reg_923_pp0_iter13_reg;
        mul_3_reg_923_pp0_iter15_reg <= mul_3_reg_923_pp0_iter14_reg;
        mul_3_reg_923_pp0_iter16_reg <= mul_3_reg_923_pp0_iter15_reg;
        mul_3_reg_923_pp0_iter17_reg <= mul_3_reg_923_pp0_iter16_reg;
        mul_3_reg_923_pp0_iter18_reg <= mul_3_reg_923_pp0_iter17_reg;
        mul_3_reg_923_pp0_iter19_reg <= mul_3_reg_923_pp0_iter18_reg;
        mul_3_reg_923_pp0_iter20_reg <= mul_3_reg_923_pp0_iter19_reg;
        mul_3_reg_923_pp0_iter21_reg <= mul_3_reg_923_pp0_iter20_reg;
        mul_3_reg_923_pp0_iter22_reg <= mul_3_reg_923_pp0_iter21_reg;
        mul_3_reg_923_pp0_iter23_reg <= mul_3_reg_923_pp0_iter22_reg;
        mul_3_reg_923_pp0_iter24_reg <= mul_3_reg_923_pp0_iter23_reg;
        mul_3_reg_923_pp0_iter25_reg <= mul_3_reg_923_pp0_iter24_reg;
        mul_3_reg_923_pp0_iter26_reg <= mul_3_reg_923_pp0_iter25_reg;
        mul_3_reg_923_pp0_iter27_reg <= mul_3_reg_923_pp0_iter26_reg;
        mul_3_reg_923_pp0_iter28_reg <= mul_3_reg_923_pp0_iter27_reg;
        mul_3_reg_923_pp0_iter29_reg <= mul_3_reg_923_pp0_iter28_reg;
        mul_3_reg_923_pp0_iter30_reg <= mul_3_reg_923_pp0_iter29_reg;
        mul_3_reg_923_pp0_iter31_reg <= mul_3_reg_923_pp0_iter30_reg;
        mul_3_reg_923_pp0_iter32_reg <= mul_3_reg_923_pp0_iter31_reg;
        mul_3_reg_923_pp0_iter33_reg <= mul_3_reg_923_pp0_iter32_reg;
        mul_3_reg_923_pp0_iter34_reg <= mul_3_reg_923_pp0_iter33_reg;
        mul_3_reg_923_pp0_iter35_reg <= mul_3_reg_923_pp0_iter34_reg;
        mul_3_reg_923_pp0_iter36_reg <= mul_3_reg_923_pp0_iter35_reg;
        mul_3_reg_923_pp0_iter7_reg <= mul_3_reg_923;
        mul_3_reg_923_pp0_iter8_reg <= mul_3_reg_923_pp0_iter7_reg;
        mul_3_reg_923_pp0_iter9_reg <= mul_3_reg_923_pp0_iter8_reg;
        mul_4_reg_928 <= grp_fu_236_p2;
        mul_4_reg_928_pp0_iter10_reg <= mul_4_reg_928_pp0_iter9_reg;
        mul_4_reg_928_pp0_iter11_reg <= mul_4_reg_928_pp0_iter10_reg;
        mul_4_reg_928_pp0_iter12_reg <= mul_4_reg_928_pp0_iter11_reg;
        mul_4_reg_928_pp0_iter13_reg <= mul_4_reg_928_pp0_iter12_reg;
        mul_4_reg_928_pp0_iter14_reg <= mul_4_reg_928_pp0_iter13_reg;
        mul_4_reg_928_pp0_iter15_reg <= mul_4_reg_928_pp0_iter14_reg;
        mul_4_reg_928_pp0_iter16_reg <= mul_4_reg_928_pp0_iter15_reg;
        mul_4_reg_928_pp0_iter17_reg <= mul_4_reg_928_pp0_iter16_reg;
        mul_4_reg_928_pp0_iter18_reg <= mul_4_reg_928_pp0_iter17_reg;
        mul_4_reg_928_pp0_iter19_reg <= mul_4_reg_928_pp0_iter18_reg;
        mul_4_reg_928_pp0_iter20_reg <= mul_4_reg_928_pp0_iter19_reg;
        mul_4_reg_928_pp0_iter21_reg <= mul_4_reg_928_pp0_iter20_reg;
        mul_4_reg_928_pp0_iter22_reg <= mul_4_reg_928_pp0_iter21_reg;
        mul_4_reg_928_pp0_iter23_reg <= mul_4_reg_928_pp0_iter22_reg;
        mul_4_reg_928_pp0_iter24_reg <= mul_4_reg_928_pp0_iter23_reg;
        mul_4_reg_928_pp0_iter25_reg <= mul_4_reg_928_pp0_iter24_reg;
        mul_4_reg_928_pp0_iter26_reg <= mul_4_reg_928_pp0_iter25_reg;
        mul_4_reg_928_pp0_iter27_reg <= mul_4_reg_928_pp0_iter26_reg;
        mul_4_reg_928_pp0_iter28_reg <= mul_4_reg_928_pp0_iter27_reg;
        mul_4_reg_928_pp0_iter29_reg <= mul_4_reg_928_pp0_iter28_reg;
        mul_4_reg_928_pp0_iter30_reg <= mul_4_reg_928_pp0_iter29_reg;
        mul_4_reg_928_pp0_iter31_reg <= mul_4_reg_928_pp0_iter30_reg;
        mul_4_reg_928_pp0_iter32_reg <= mul_4_reg_928_pp0_iter31_reg;
        mul_4_reg_928_pp0_iter33_reg <= mul_4_reg_928_pp0_iter32_reg;
        mul_4_reg_928_pp0_iter34_reg <= mul_4_reg_928_pp0_iter33_reg;
        mul_4_reg_928_pp0_iter35_reg <= mul_4_reg_928_pp0_iter34_reg;
        mul_4_reg_928_pp0_iter36_reg <= mul_4_reg_928_pp0_iter35_reg;
        mul_4_reg_928_pp0_iter37_reg <= mul_4_reg_928_pp0_iter36_reg;
        mul_4_reg_928_pp0_iter38_reg <= mul_4_reg_928_pp0_iter37_reg;
        mul_4_reg_928_pp0_iter39_reg <= mul_4_reg_928_pp0_iter38_reg;
        mul_4_reg_928_pp0_iter40_reg <= mul_4_reg_928_pp0_iter39_reg;
        mul_4_reg_928_pp0_iter41_reg <= mul_4_reg_928_pp0_iter40_reg;
        mul_4_reg_928_pp0_iter42_reg <= mul_4_reg_928_pp0_iter41_reg;
        mul_4_reg_928_pp0_iter43_reg <= mul_4_reg_928_pp0_iter42_reg;
        mul_4_reg_928_pp0_iter44_reg <= mul_4_reg_928_pp0_iter43_reg;
        mul_4_reg_928_pp0_iter45_reg <= mul_4_reg_928_pp0_iter44_reg;
        mul_4_reg_928_pp0_iter46_reg <= mul_4_reg_928_pp0_iter45_reg;
        mul_4_reg_928_pp0_iter7_reg <= mul_4_reg_928;
        mul_4_reg_928_pp0_iter8_reg <= mul_4_reg_928_pp0_iter7_reg;
        mul_4_reg_928_pp0_iter9_reg <= mul_4_reg_928_pp0_iter8_reg;
        mul_5_reg_933 <= grp_fu_240_p2;
        mul_5_reg_933_pp0_iter10_reg <= mul_5_reg_933_pp0_iter9_reg;
        mul_5_reg_933_pp0_iter11_reg <= mul_5_reg_933_pp0_iter10_reg;
        mul_5_reg_933_pp0_iter12_reg <= mul_5_reg_933_pp0_iter11_reg;
        mul_5_reg_933_pp0_iter13_reg <= mul_5_reg_933_pp0_iter12_reg;
        mul_5_reg_933_pp0_iter14_reg <= mul_5_reg_933_pp0_iter13_reg;
        mul_5_reg_933_pp0_iter15_reg <= mul_5_reg_933_pp0_iter14_reg;
        mul_5_reg_933_pp0_iter16_reg <= mul_5_reg_933_pp0_iter15_reg;
        mul_5_reg_933_pp0_iter17_reg <= mul_5_reg_933_pp0_iter16_reg;
        mul_5_reg_933_pp0_iter18_reg <= mul_5_reg_933_pp0_iter17_reg;
        mul_5_reg_933_pp0_iter19_reg <= mul_5_reg_933_pp0_iter18_reg;
        mul_5_reg_933_pp0_iter20_reg <= mul_5_reg_933_pp0_iter19_reg;
        mul_5_reg_933_pp0_iter21_reg <= mul_5_reg_933_pp0_iter20_reg;
        mul_5_reg_933_pp0_iter22_reg <= mul_5_reg_933_pp0_iter21_reg;
        mul_5_reg_933_pp0_iter23_reg <= mul_5_reg_933_pp0_iter22_reg;
        mul_5_reg_933_pp0_iter24_reg <= mul_5_reg_933_pp0_iter23_reg;
        mul_5_reg_933_pp0_iter25_reg <= mul_5_reg_933_pp0_iter24_reg;
        mul_5_reg_933_pp0_iter26_reg <= mul_5_reg_933_pp0_iter25_reg;
        mul_5_reg_933_pp0_iter27_reg <= mul_5_reg_933_pp0_iter26_reg;
        mul_5_reg_933_pp0_iter28_reg <= mul_5_reg_933_pp0_iter27_reg;
        mul_5_reg_933_pp0_iter29_reg <= mul_5_reg_933_pp0_iter28_reg;
        mul_5_reg_933_pp0_iter30_reg <= mul_5_reg_933_pp0_iter29_reg;
        mul_5_reg_933_pp0_iter31_reg <= mul_5_reg_933_pp0_iter30_reg;
        mul_5_reg_933_pp0_iter32_reg <= mul_5_reg_933_pp0_iter31_reg;
        mul_5_reg_933_pp0_iter33_reg <= mul_5_reg_933_pp0_iter32_reg;
        mul_5_reg_933_pp0_iter34_reg <= mul_5_reg_933_pp0_iter33_reg;
        mul_5_reg_933_pp0_iter35_reg <= mul_5_reg_933_pp0_iter34_reg;
        mul_5_reg_933_pp0_iter36_reg <= mul_5_reg_933_pp0_iter35_reg;
        mul_5_reg_933_pp0_iter37_reg <= mul_5_reg_933_pp0_iter36_reg;
        mul_5_reg_933_pp0_iter38_reg <= mul_5_reg_933_pp0_iter37_reg;
        mul_5_reg_933_pp0_iter39_reg <= mul_5_reg_933_pp0_iter38_reg;
        mul_5_reg_933_pp0_iter40_reg <= mul_5_reg_933_pp0_iter39_reg;
        mul_5_reg_933_pp0_iter41_reg <= mul_5_reg_933_pp0_iter40_reg;
        mul_5_reg_933_pp0_iter42_reg <= mul_5_reg_933_pp0_iter41_reg;
        mul_5_reg_933_pp0_iter43_reg <= mul_5_reg_933_pp0_iter42_reg;
        mul_5_reg_933_pp0_iter44_reg <= mul_5_reg_933_pp0_iter43_reg;
        mul_5_reg_933_pp0_iter45_reg <= mul_5_reg_933_pp0_iter44_reg;
        mul_5_reg_933_pp0_iter46_reg <= mul_5_reg_933_pp0_iter45_reg;
        mul_5_reg_933_pp0_iter47_reg <= mul_5_reg_933_pp0_iter46_reg;
        mul_5_reg_933_pp0_iter48_reg <= mul_5_reg_933_pp0_iter47_reg;
        mul_5_reg_933_pp0_iter49_reg <= mul_5_reg_933_pp0_iter48_reg;
        mul_5_reg_933_pp0_iter50_reg <= mul_5_reg_933_pp0_iter49_reg;
        mul_5_reg_933_pp0_iter51_reg <= mul_5_reg_933_pp0_iter50_reg;
        mul_5_reg_933_pp0_iter52_reg <= mul_5_reg_933_pp0_iter51_reg;
        mul_5_reg_933_pp0_iter53_reg <= mul_5_reg_933_pp0_iter52_reg;
        mul_5_reg_933_pp0_iter54_reg <= mul_5_reg_933_pp0_iter53_reg;
        mul_5_reg_933_pp0_iter55_reg <= mul_5_reg_933_pp0_iter54_reg;
        mul_5_reg_933_pp0_iter56_reg <= mul_5_reg_933_pp0_iter55_reg;
        mul_5_reg_933_pp0_iter7_reg <= mul_5_reg_933;
        mul_5_reg_933_pp0_iter8_reg <= mul_5_reg_933_pp0_iter7_reg;
        mul_5_reg_933_pp0_iter9_reg <= mul_5_reg_933_pp0_iter8_reg;
        mul_6_reg_938 <= grp_fu_244_p2;
        mul_6_reg_938_pp0_iter10_reg <= mul_6_reg_938_pp0_iter9_reg;
        mul_6_reg_938_pp0_iter11_reg <= mul_6_reg_938_pp0_iter10_reg;
        mul_6_reg_938_pp0_iter12_reg <= mul_6_reg_938_pp0_iter11_reg;
        mul_6_reg_938_pp0_iter13_reg <= mul_6_reg_938_pp0_iter12_reg;
        mul_6_reg_938_pp0_iter14_reg <= mul_6_reg_938_pp0_iter13_reg;
        mul_6_reg_938_pp0_iter15_reg <= mul_6_reg_938_pp0_iter14_reg;
        mul_6_reg_938_pp0_iter16_reg <= mul_6_reg_938_pp0_iter15_reg;
        mul_6_reg_938_pp0_iter17_reg <= mul_6_reg_938_pp0_iter16_reg;
        mul_6_reg_938_pp0_iter18_reg <= mul_6_reg_938_pp0_iter17_reg;
        mul_6_reg_938_pp0_iter19_reg <= mul_6_reg_938_pp0_iter18_reg;
        mul_6_reg_938_pp0_iter20_reg <= mul_6_reg_938_pp0_iter19_reg;
        mul_6_reg_938_pp0_iter21_reg <= mul_6_reg_938_pp0_iter20_reg;
        mul_6_reg_938_pp0_iter22_reg <= mul_6_reg_938_pp0_iter21_reg;
        mul_6_reg_938_pp0_iter23_reg <= mul_6_reg_938_pp0_iter22_reg;
        mul_6_reg_938_pp0_iter24_reg <= mul_6_reg_938_pp0_iter23_reg;
        mul_6_reg_938_pp0_iter25_reg <= mul_6_reg_938_pp0_iter24_reg;
        mul_6_reg_938_pp0_iter26_reg <= mul_6_reg_938_pp0_iter25_reg;
        mul_6_reg_938_pp0_iter27_reg <= mul_6_reg_938_pp0_iter26_reg;
        mul_6_reg_938_pp0_iter28_reg <= mul_6_reg_938_pp0_iter27_reg;
        mul_6_reg_938_pp0_iter29_reg <= mul_6_reg_938_pp0_iter28_reg;
        mul_6_reg_938_pp0_iter30_reg <= mul_6_reg_938_pp0_iter29_reg;
        mul_6_reg_938_pp0_iter31_reg <= mul_6_reg_938_pp0_iter30_reg;
        mul_6_reg_938_pp0_iter32_reg <= mul_6_reg_938_pp0_iter31_reg;
        mul_6_reg_938_pp0_iter33_reg <= mul_6_reg_938_pp0_iter32_reg;
        mul_6_reg_938_pp0_iter34_reg <= mul_6_reg_938_pp0_iter33_reg;
        mul_6_reg_938_pp0_iter35_reg <= mul_6_reg_938_pp0_iter34_reg;
        mul_6_reg_938_pp0_iter36_reg <= mul_6_reg_938_pp0_iter35_reg;
        mul_6_reg_938_pp0_iter37_reg <= mul_6_reg_938_pp0_iter36_reg;
        mul_6_reg_938_pp0_iter38_reg <= mul_6_reg_938_pp0_iter37_reg;
        mul_6_reg_938_pp0_iter39_reg <= mul_6_reg_938_pp0_iter38_reg;
        mul_6_reg_938_pp0_iter40_reg <= mul_6_reg_938_pp0_iter39_reg;
        mul_6_reg_938_pp0_iter41_reg <= mul_6_reg_938_pp0_iter40_reg;
        mul_6_reg_938_pp0_iter42_reg <= mul_6_reg_938_pp0_iter41_reg;
        mul_6_reg_938_pp0_iter43_reg <= mul_6_reg_938_pp0_iter42_reg;
        mul_6_reg_938_pp0_iter44_reg <= mul_6_reg_938_pp0_iter43_reg;
        mul_6_reg_938_pp0_iter45_reg <= mul_6_reg_938_pp0_iter44_reg;
        mul_6_reg_938_pp0_iter46_reg <= mul_6_reg_938_pp0_iter45_reg;
        mul_6_reg_938_pp0_iter47_reg <= mul_6_reg_938_pp0_iter46_reg;
        mul_6_reg_938_pp0_iter48_reg <= mul_6_reg_938_pp0_iter47_reg;
        mul_6_reg_938_pp0_iter49_reg <= mul_6_reg_938_pp0_iter48_reg;
        mul_6_reg_938_pp0_iter50_reg <= mul_6_reg_938_pp0_iter49_reg;
        mul_6_reg_938_pp0_iter51_reg <= mul_6_reg_938_pp0_iter50_reg;
        mul_6_reg_938_pp0_iter52_reg <= mul_6_reg_938_pp0_iter51_reg;
        mul_6_reg_938_pp0_iter53_reg <= mul_6_reg_938_pp0_iter52_reg;
        mul_6_reg_938_pp0_iter54_reg <= mul_6_reg_938_pp0_iter53_reg;
        mul_6_reg_938_pp0_iter55_reg <= mul_6_reg_938_pp0_iter54_reg;
        mul_6_reg_938_pp0_iter56_reg <= mul_6_reg_938_pp0_iter55_reg;
        mul_6_reg_938_pp0_iter57_reg <= mul_6_reg_938_pp0_iter56_reg;
        mul_6_reg_938_pp0_iter58_reg <= mul_6_reg_938_pp0_iter57_reg;
        mul_6_reg_938_pp0_iter59_reg <= mul_6_reg_938_pp0_iter58_reg;
        mul_6_reg_938_pp0_iter60_reg <= mul_6_reg_938_pp0_iter59_reg;
        mul_6_reg_938_pp0_iter61_reg <= mul_6_reg_938_pp0_iter60_reg;
        mul_6_reg_938_pp0_iter62_reg <= mul_6_reg_938_pp0_iter61_reg;
        mul_6_reg_938_pp0_iter63_reg <= mul_6_reg_938_pp0_iter62_reg;
        mul_6_reg_938_pp0_iter64_reg <= mul_6_reg_938_pp0_iter63_reg;
        mul_6_reg_938_pp0_iter65_reg <= mul_6_reg_938_pp0_iter64_reg;
        mul_6_reg_938_pp0_iter66_reg <= mul_6_reg_938_pp0_iter65_reg;
        mul_6_reg_938_pp0_iter7_reg <= mul_6_reg_938;
        mul_6_reg_938_pp0_iter8_reg <= mul_6_reg_938_pp0_iter7_reg;
        mul_6_reg_938_pp0_iter9_reg <= mul_6_reg_938_pp0_iter8_reg;
        mul_7_reg_943 <= grp_fu_248_p2;
        mul_7_reg_943_pp0_iter10_reg <= mul_7_reg_943_pp0_iter9_reg;
        mul_7_reg_943_pp0_iter11_reg <= mul_7_reg_943_pp0_iter10_reg;
        mul_7_reg_943_pp0_iter12_reg <= mul_7_reg_943_pp0_iter11_reg;
        mul_7_reg_943_pp0_iter13_reg <= mul_7_reg_943_pp0_iter12_reg;
        mul_7_reg_943_pp0_iter14_reg <= mul_7_reg_943_pp0_iter13_reg;
        mul_7_reg_943_pp0_iter15_reg <= mul_7_reg_943_pp0_iter14_reg;
        mul_7_reg_943_pp0_iter16_reg <= mul_7_reg_943_pp0_iter15_reg;
        mul_7_reg_943_pp0_iter17_reg <= mul_7_reg_943_pp0_iter16_reg;
        mul_7_reg_943_pp0_iter18_reg <= mul_7_reg_943_pp0_iter17_reg;
        mul_7_reg_943_pp0_iter19_reg <= mul_7_reg_943_pp0_iter18_reg;
        mul_7_reg_943_pp0_iter20_reg <= mul_7_reg_943_pp0_iter19_reg;
        mul_7_reg_943_pp0_iter21_reg <= mul_7_reg_943_pp0_iter20_reg;
        mul_7_reg_943_pp0_iter22_reg <= mul_7_reg_943_pp0_iter21_reg;
        mul_7_reg_943_pp0_iter23_reg <= mul_7_reg_943_pp0_iter22_reg;
        mul_7_reg_943_pp0_iter24_reg <= mul_7_reg_943_pp0_iter23_reg;
        mul_7_reg_943_pp0_iter25_reg <= mul_7_reg_943_pp0_iter24_reg;
        mul_7_reg_943_pp0_iter26_reg <= mul_7_reg_943_pp0_iter25_reg;
        mul_7_reg_943_pp0_iter27_reg <= mul_7_reg_943_pp0_iter26_reg;
        mul_7_reg_943_pp0_iter28_reg <= mul_7_reg_943_pp0_iter27_reg;
        mul_7_reg_943_pp0_iter29_reg <= mul_7_reg_943_pp0_iter28_reg;
        mul_7_reg_943_pp0_iter30_reg <= mul_7_reg_943_pp0_iter29_reg;
        mul_7_reg_943_pp0_iter31_reg <= mul_7_reg_943_pp0_iter30_reg;
        mul_7_reg_943_pp0_iter32_reg <= mul_7_reg_943_pp0_iter31_reg;
        mul_7_reg_943_pp0_iter33_reg <= mul_7_reg_943_pp0_iter32_reg;
        mul_7_reg_943_pp0_iter34_reg <= mul_7_reg_943_pp0_iter33_reg;
        mul_7_reg_943_pp0_iter35_reg <= mul_7_reg_943_pp0_iter34_reg;
        mul_7_reg_943_pp0_iter36_reg <= mul_7_reg_943_pp0_iter35_reg;
        mul_7_reg_943_pp0_iter37_reg <= mul_7_reg_943_pp0_iter36_reg;
        mul_7_reg_943_pp0_iter38_reg <= mul_7_reg_943_pp0_iter37_reg;
        mul_7_reg_943_pp0_iter39_reg <= mul_7_reg_943_pp0_iter38_reg;
        mul_7_reg_943_pp0_iter40_reg <= mul_7_reg_943_pp0_iter39_reg;
        mul_7_reg_943_pp0_iter41_reg <= mul_7_reg_943_pp0_iter40_reg;
        mul_7_reg_943_pp0_iter42_reg <= mul_7_reg_943_pp0_iter41_reg;
        mul_7_reg_943_pp0_iter43_reg <= mul_7_reg_943_pp0_iter42_reg;
        mul_7_reg_943_pp0_iter44_reg <= mul_7_reg_943_pp0_iter43_reg;
        mul_7_reg_943_pp0_iter45_reg <= mul_7_reg_943_pp0_iter44_reg;
        mul_7_reg_943_pp0_iter46_reg <= mul_7_reg_943_pp0_iter45_reg;
        mul_7_reg_943_pp0_iter47_reg <= mul_7_reg_943_pp0_iter46_reg;
        mul_7_reg_943_pp0_iter48_reg <= mul_7_reg_943_pp0_iter47_reg;
        mul_7_reg_943_pp0_iter49_reg <= mul_7_reg_943_pp0_iter48_reg;
        mul_7_reg_943_pp0_iter50_reg <= mul_7_reg_943_pp0_iter49_reg;
        mul_7_reg_943_pp0_iter51_reg <= mul_7_reg_943_pp0_iter50_reg;
        mul_7_reg_943_pp0_iter52_reg <= mul_7_reg_943_pp0_iter51_reg;
        mul_7_reg_943_pp0_iter53_reg <= mul_7_reg_943_pp0_iter52_reg;
        mul_7_reg_943_pp0_iter54_reg <= mul_7_reg_943_pp0_iter53_reg;
        mul_7_reg_943_pp0_iter55_reg <= mul_7_reg_943_pp0_iter54_reg;
        mul_7_reg_943_pp0_iter56_reg <= mul_7_reg_943_pp0_iter55_reg;
        mul_7_reg_943_pp0_iter57_reg <= mul_7_reg_943_pp0_iter56_reg;
        mul_7_reg_943_pp0_iter58_reg <= mul_7_reg_943_pp0_iter57_reg;
        mul_7_reg_943_pp0_iter59_reg <= mul_7_reg_943_pp0_iter58_reg;
        mul_7_reg_943_pp0_iter60_reg <= mul_7_reg_943_pp0_iter59_reg;
        mul_7_reg_943_pp0_iter61_reg <= mul_7_reg_943_pp0_iter60_reg;
        mul_7_reg_943_pp0_iter62_reg <= mul_7_reg_943_pp0_iter61_reg;
        mul_7_reg_943_pp0_iter63_reg <= mul_7_reg_943_pp0_iter62_reg;
        mul_7_reg_943_pp0_iter64_reg <= mul_7_reg_943_pp0_iter63_reg;
        mul_7_reg_943_pp0_iter65_reg <= mul_7_reg_943_pp0_iter64_reg;
        mul_7_reg_943_pp0_iter66_reg <= mul_7_reg_943_pp0_iter65_reg;
        mul_7_reg_943_pp0_iter67_reg <= mul_7_reg_943_pp0_iter66_reg;
        mul_7_reg_943_pp0_iter68_reg <= mul_7_reg_943_pp0_iter67_reg;
        mul_7_reg_943_pp0_iter69_reg <= mul_7_reg_943_pp0_iter68_reg;
        mul_7_reg_943_pp0_iter70_reg <= mul_7_reg_943_pp0_iter69_reg;
        mul_7_reg_943_pp0_iter71_reg <= mul_7_reg_943_pp0_iter70_reg;
        mul_7_reg_943_pp0_iter72_reg <= mul_7_reg_943_pp0_iter71_reg;
        mul_7_reg_943_pp0_iter73_reg <= mul_7_reg_943_pp0_iter72_reg;
        mul_7_reg_943_pp0_iter74_reg <= mul_7_reg_943_pp0_iter73_reg;
        mul_7_reg_943_pp0_iter75_reg <= mul_7_reg_943_pp0_iter74_reg;
        mul_7_reg_943_pp0_iter76_reg <= mul_7_reg_943_pp0_iter75_reg;
        mul_7_reg_943_pp0_iter7_reg <= mul_7_reg_943;
        mul_7_reg_943_pp0_iter8_reg <= mul_7_reg_943_pp0_iter7_reg;
        mul_7_reg_943_pp0_iter9_reg <= mul_7_reg_943_pp0_iter8_reg;
        mul_reg_908 <= grp_fu_220_p2;
        select_ln514_1_reg_888_pp0_iter10_reg <= select_ln514_1_reg_888_pp0_iter9_reg;
        select_ln514_1_reg_888_pp0_iter11_reg <= select_ln514_1_reg_888_pp0_iter10_reg;
        select_ln514_1_reg_888_pp0_iter12_reg <= select_ln514_1_reg_888_pp0_iter11_reg;
        select_ln514_1_reg_888_pp0_iter13_reg <= select_ln514_1_reg_888_pp0_iter12_reg;
        select_ln514_1_reg_888_pp0_iter14_reg <= select_ln514_1_reg_888_pp0_iter13_reg;
        select_ln514_1_reg_888_pp0_iter15_reg <= select_ln514_1_reg_888_pp0_iter14_reg;
        select_ln514_1_reg_888_pp0_iter16_reg <= select_ln514_1_reg_888_pp0_iter15_reg;
        select_ln514_1_reg_888_pp0_iter17_reg <= select_ln514_1_reg_888_pp0_iter16_reg;
        select_ln514_1_reg_888_pp0_iter18_reg <= select_ln514_1_reg_888_pp0_iter17_reg;
        select_ln514_1_reg_888_pp0_iter19_reg <= select_ln514_1_reg_888_pp0_iter18_reg;
        select_ln514_1_reg_888_pp0_iter20_reg <= select_ln514_1_reg_888_pp0_iter19_reg;
        select_ln514_1_reg_888_pp0_iter21_reg <= select_ln514_1_reg_888_pp0_iter20_reg;
        select_ln514_1_reg_888_pp0_iter22_reg <= select_ln514_1_reg_888_pp0_iter21_reg;
        select_ln514_1_reg_888_pp0_iter23_reg <= select_ln514_1_reg_888_pp0_iter22_reg;
        select_ln514_1_reg_888_pp0_iter24_reg <= select_ln514_1_reg_888_pp0_iter23_reg;
        select_ln514_1_reg_888_pp0_iter25_reg <= select_ln514_1_reg_888_pp0_iter24_reg;
        select_ln514_1_reg_888_pp0_iter26_reg <= select_ln514_1_reg_888_pp0_iter25_reg;
        select_ln514_1_reg_888_pp0_iter27_reg <= select_ln514_1_reg_888_pp0_iter26_reg;
        select_ln514_1_reg_888_pp0_iter28_reg <= select_ln514_1_reg_888_pp0_iter27_reg;
        select_ln514_1_reg_888_pp0_iter29_reg <= select_ln514_1_reg_888_pp0_iter28_reg;
        select_ln514_1_reg_888_pp0_iter30_reg <= select_ln514_1_reg_888_pp0_iter29_reg;
        select_ln514_1_reg_888_pp0_iter31_reg <= select_ln514_1_reg_888_pp0_iter30_reg;
        select_ln514_1_reg_888_pp0_iter32_reg <= select_ln514_1_reg_888_pp0_iter31_reg;
        select_ln514_1_reg_888_pp0_iter33_reg <= select_ln514_1_reg_888_pp0_iter32_reg;
        select_ln514_1_reg_888_pp0_iter34_reg <= select_ln514_1_reg_888_pp0_iter33_reg;
        select_ln514_1_reg_888_pp0_iter35_reg <= select_ln514_1_reg_888_pp0_iter34_reg;
        select_ln514_1_reg_888_pp0_iter36_reg <= select_ln514_1_reg_888_pp0_iter35_reg;
        select_ln514_1_reg_888_pp0_iter37_reg <= select_ln514_1_reg_888_pp0_iter36_reg;
        select_ln514_1_reg_888_pp0_iter38_reg <= select_ln514_1_reg_888_pp0_iter37_reg;
        select_ln514_1_reg_888_pp0_iter39_reg <= select_ln514_1_reg_888_pp0_iter38_reg;
        select_ln514_1_reg_888_pp0_iter40_reg <= select_ln514_1_reg_888_pp0_iter39_reg;
        select_ln514_1_reg_888_pp0_iter41_reg <= select_ln514_1_reg_888_pp0_iter40_reg;
        select_ln514_1_reg_888_pp0_iter42_reg <= select_ln514_1_reg_888_pp0_iter41_reg;
        select_ln514_1_reg_888_pp0_iter43_reg <= select_ln514_1_reg_888_pp0_iter42_reg;
        select_ln514_1_reg_888_pp0_iter44_reg <= select_ln514_1_reg_888_pp0_iter43_reg;
        select_ln514_1_reg_888_pp0_iter45_reg <= select_ln514_1_reg_888_pp0_iter44_reg;
        select_ln514_1_reg_888_pp0_iter46_reg <= select_ln514_1_reg_888_pp0_iter45_reg;
        select_ln514_1_reg_888_pp0_iter47_reg <= select_ln514_1_reg_888_pp0_iter46_reg;
        select_ln514_1_reg_888_pp0_iter48_reg <= select_ln514_1_reg_888_pp0_iter47_reg;
        select_ln514_1_reg_888_pp0_iter49_reg <= select_ln514_1_reg_888_pp0_iter48_reg;
        select_ln514_1_reg_888_pp0_iter4_reg <= select_ln514_1_reg_888;
        select_ln514_1_reg_888_pp0_iter50_reg <= select_ln514_1_reg_888_pp0_iter49_reg;
        select_ln514_1_reg_888_pp0_iter51_reg <= select_ln514_1_reg_888_pp0_iter50_reg;
        select_ln514_1_reg_888_pp0_iter52_reg <= select_ln514_1_reg_888_pp0_iter51_reg;
        select_ln514_1_reg_888_pp0_iter53_reg <= select_ln514_1_reg_888_pp0_iter52_reg;
        select_ln514_1_reg_888_pp0_iter54_reg <= select_ln514_1_reg_888_pp0_iter53_reg;
        select_ln514_1_reg_888_pp0_iter55_reg <= select_ln514_1_reg_888_pp0_iter54_reg;
        select_ln514_1_reg_888_pp0_iter56_reg <= select_ln514_1_reg_888_pp0_iter55_reg;
        select_ln514_1_reg_888_pp0_iter57_reg <= select_ln514_1_reg_888_pp0_iter56_reg;
        select_ln514_1_reg_888_pp0_iter58_reg <= select_ln514_1_reg_888_pp0_iter57_reg;
        select_ln514_1_reg_888_pp0_iter59_reg <= select_ln514_1_reg_888_pp0_iter58_reg;
        select_ln514_1_reg_888_pp0_iter5_reg <= select_ln514_1_reg_888_pp0_iter4_reg;
        select_ln514_1_reg_888_pp0_iter60_reg <= select_ln514_1_reg_888_pp0_iter59_reg;
        select_ln514_1_reg_888_pp0_iter61_reg <= select_ln514_1_reg_888_pp0_iter60_reg;
        select_ln514_1_reg_888_pp0_iter62_reg <= select_ln514_1_reg_888_pp0_iter61_reg;
        select_ln514_1_reg_888_pp0_iter63_reg <= select_ln514_1_reg_888_pp0_iter62_reg;
        select_ln514_1_reg_888_pp0_iter64_reg <= select_ln514_1_reg_888_pp0_iter63_reg;
        select_ln514_1_reg_888_pp0_iter65_reg <= select_ln514_1_reg_888_pp0_iter64_reg;
        select_ln514_1_reg_888_pp0_iter66_reg <= select_ln514_1_reg_888_pp0_iter65_reg;
        select_ln514_1_reg_888_pp0_iter67_reg <= select_ln514_1_reg_888_pp0_iter66_reg;
        select_ln514_1_reg_888_pp0_iter68_reg <= select_ln514_1_reg_888_pp0_iter67_reg;
        select_ln514_1_reg_888_pp0_iter69_reg <= select_ln514_1_reg_888_pp0_iter68_reg;
        select_ln514_1_reg_888_pp0_iter6_reg <= select_ln514_1_reg_888_pp0_iter5_reg;
        select_ln514_1_reg_888_pp0_iter70_reg <= select_ln514_1_reg_888_pp0_iter69_reg;
        select_ln514_1_reg_888_pp0_iter71_reg <= select_ln514_1_reg_888_pp0_iter70_reg;
        select_ln514_1_reg_888_pp0_iter72_reg <= select_ln514_1_reg_888_pp0_iter71_reg;
        select_ln514_1_reg_888_pp0_iter73_reg <= select_ln514_1_reg_888_pp0_iter72_reg;
        select_ln514_1_reg_888_pp0_iter74_reg <= select_ln514_1_reg_888_pp0_iter73_reg;
        select_ln514_1_reg_888_pp0_iter75_reg <= select_ln514_1_reg_888_pp0_iter74_reg;
        select_ln514_1_reg_888_pp0_iter76_reg <= select_ln514_1_reg_888_pp0_iter75_reg;
        select_ln514_1_reg_888_pp0_iter77_reg <= select_ln514_1_reg_888_pp0_iter76_reg;
        select_ln514_1_reg_888_pp0_iter78_reg <= select_ln514_1_reg_888_pp0_iter77_reg;
        select_ln514_1_reg_888_pp0_iter79_reg <= select_ln514_1_reg_888_pp0_iter78_reg;
        select_ln514_1_reg_888_pp0_iter7_reg <= select_ln514_1_reg_888_pp0_iter6_reg;
        select_ln514_1_reg_888_pp0_iter80_reg <= select_ln514_1_reg_888_pp0_iter79_reg;
        select_ln514_1_reg_888_pp0_iter81_reg <= select_ln514_1_reg_888_pp0_iter80_reg;
        select_ln514_1_reg_888_pp0_iter82_reg <= select_ln514_1_reg_888_pp0_iter81_reg;
        select_ln514_1_reg_888_pp0_iter83_reg <= select_ln514_1_reg_888_pp0_iter82_reg;
        select_ln514_1_reg_888_pp0_iter84_reg <= select_ln514_1_reg_888_pp0_iter83_reg;
        select_ln514_1_reg_888_pp0_iter85_reg <= select_ln514_1_reg_888_pp0_iter84_reg;
        select_ln514_1_reg_888_pp0_iter86_reg <= select_ln514_1_reg_888_pp0_iter85_reg;
        select_ln514_1_reg_888_pp0_iter8_reg <= select_ln514_1_reg_888_pp0_iter7_reg;
        select_ln514_1_reg_888_pp0_iter9_reg <= select_ln514_1_reg_888_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln514_reg_717 <= icmp_ln514_fu_280_p2;
        icmp_ln514_reg_717_pp0_iter1_reg <= icmp_ln514_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_717_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1039_reg_881 <= icmp_ln1039_fu_521_p2;
        select_ln514_1_reg_888 <= select_ln514_1_fu_539_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        local_C_load_reg_903 <= local_C_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln514_reg_717 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v1_V_1_reg_756 <= {{fifo_A_PE_12_713991_dout[255:224]}};
        v1_V_reg_796 <= {{fifo_B_PE_12_7251_dout[255:224]}};
        v2_V_10_reg_736 <= {{fifo_A_PE_12_713991_dout[127:96]}};
        v2_V_11_reg_741 <= {{fifo_A_PE_12_713991_dout[159:128]}};
        v2_V_12_reg_746 <= {{fifo_A_PE_12_713991_dout[191:160]}};
        v2_V_13_reg_751 <= {{fifo_A_PE_12_713991_dout[223:192]}};
        v2_V_1_reg_766 <= {{fifo_B_PE_12_7251_dout[63:32]}};
        v2_V_2_reg_771 <= {{fifo_B_PE_12_7251_dout[95:64]}};
        v2_V_3_reg_776 <= {{fifo_B_PE_12_7251_dout[127:96]}};
        v2_V_4_reg_781 <= {{fifo_B_PE_12_7251_dout[159:128]}};
        v2_V_5_reg_786 <= {{fifo_B_PE_12_7251_dout[191:160]}};
        v2_V_6_reg_791 <= {{fifo_B_PE_12_7251_dout[223:192]}};
        v2_V_7_reg_721 <= v2_V_7_fu_297_p1;
        v2_V_8_reg_726 <= {{fifo_A_PE_12_713991_dout[63:32]}};
        v2_V_9_reg_731 <= {{fifo_A_PE_12_713991_dout[95:64]}};
        v2_V_reg_761 <= v2_V_fu_371_p1;
    end
end

always @ (*) begin
    if (((icmp_ln514_fu_280_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln514_reg_717_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter86_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten20_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten20_load = indvar_flatten20_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_PE_12_713991_blk_n = fifo_A_PE_12_713991_empty_n;
    end else begin
        fifo_A_PE_12_713991_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_PE_12_713991_read = 1'b1;
    end else begin
        fifo_A_PE_12_713991_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_PE_12_8140_blk_n = fifo_A_PE_12_8140_full_n;
    end else begin
        fifo_A_PE_12_8140_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_PE_12_8140_write = 1'b1;
    end else begin
        fifo_A_PE_12_8140_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_B_PE_12_7251_blk_n = fifo_B_PE_12_7251_empty_n;
    end else begin
        fifo_B_PE_12_7251_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_B_PE_12_7251_read = 1'b1;
    end else begin
        fifo_B_PE_12_7251_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_B_PE_13_7252_blk_n = fifo_B_PE_13_7252_full_n;
    end else begin
        fifo_B_PE_13_7252_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln514_reg_717 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_B_PE_13_7252_write = 1'b1;
    end else begin
        fifo_B_PE_13_7252_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        fifo_C_drain_PE_12_7356_blk_n = fifo_C_drain_PE_12_7356_full_n;
    end else begin
        fifo_C_drain_PE_12_7356_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        fifo_C_drain_PE_12_7356_write = 1'b1;
    end else begin
        fifo_C_drain_PE_12_7356_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_188_ce = 1'b1;
    end else begin
        grp_fu_188_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_192_ce = 1'b1;
    end else begin
        grp_fu_192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_196_ce = 1'b1;
    end else begin
        grp_fu_196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_200_ce = 1'b1;
    end else begin
        grp_fu_200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_204_ce = 1'b1;
    end else begin
        grp_fu_204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_212_ce = 1'b1;
    end else begin
        grp_fu_212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_216_ce = 1'b1;
    end else begin
        grp_fu_216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_220_ce = 1'b1;
    end else begin
        grp_fu_220_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_224_ce = 1'b1;
    end else begin
        grp_fu_224_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_228_ce = 1'b1;
    end else begin
        grp_fu_228_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_232_ce = 1'b1;
    end else begin
        grp_fu_232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_236_ce = 1'b1;
    end else begin
        grp_fu_236_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_240_ce = 1'b1;
    end else begin
        grp_fu_240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_244_ce = 1'b1;
    end else begin
        grp_fu_244_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_248_ce = 1'b1;
    end else begin
        grp_fu_248_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1039_fu_555_p2 = (indvar_flatten6_fu_124 + 12'd1);

assign add_ln514_fu_286_p2 = (ap_sig_allocacmp_indvar_flatten20_load + 16'd1);

assign add_ln840_1_fu_658_p2 = (select_ln1039_fu_620_p3 + 5'd1);

assign add_ln840_fu_609_p2 = (select_ln514_fu_585_p3 + 7'd1);

assign and_ln514_fu_603_p2 = (xor_ln514_fu_592_p2 & icmp_ln1039_1_fu_597_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (fifo_C_drain_PE_12_7356_full_n == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_A_PE_12_8140_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_13_7252_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_12_7251_empty_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((icmp_ln514_reg_717 == 1'd0) & (fifo_A_PE_12_713991_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (fifo_C_drain_PE_12_7356_full_n == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_A_PE_12_8140_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_13_7252_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_12_7251_empty_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((icmp_ln514_reg_717 == 1'd0) & (fifo_A_PE_12_713991_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (fifo_C_drain_PE_12_7356_full_n == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_A_PE_12_8140_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_13_7252_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_12_7251_empty_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((icmp_ln514_reg_717 == 1'd0) & (fifo_A_PE_12_713991_empty_n == 1'b0)))));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((fifo_A_PE_12_8140_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_13_7252_full_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((fifo_B_PE_12_7251_empty_n == 1'b0) & (icmp_ln514_reg_717 == 1'd0)) | ((icmp_ln514_reg_717 == 1'd0) & (fifo_A_PE_12_713991_empty_n == 1'b0)));
end

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter80 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter81 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter82 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter83 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter84 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter85 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter86 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state88_pp0_stage0_iter87 = ((select_ln514_1_reg_888_pp0_iter86_reg == 1'd1) & (fifo_C_drain_PE_12_7356_full_n == 1'b0));
end

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign c5_V_2_fu_515_p2 = (c5_V_fu_128 + 6'd1);

assign cmp_i_i33_fu_533_p2 = ((c5_V_fu_128 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_527_p2 = ((c5_V_2_fu_515_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_564_fu_652_p2 = (tmp_1_fu_644_p3 + zext_ln1039_fu_640_p1);

assign fifo_A_PE_12_8140_din = fifo_A_PE_12_713991_dout;

assign fifo_B_PE_13_7252_din = fifo_B_PE_12_7251_dout;

assign fifo_C_drain_PE_12_7356_din = add_7_reg_983;

assign grp_fu_220_p0 = v2_V_7_reg_721;

assign grp_fu_220_p1 = v2_V_reg_761;

assign grp_fu_224_p0 = v2_V_8_reg_726;

assign grp_fu_224_p1 = v2_V_1_reg_766;

assign grp_fu_228_p0 = v2_V_9_reg_731;

assign grp_fu_228_p1 = v2_V_2_reg_771;

assign grp_fu_232_p0 = v2_V_10_reg_736;

assign grp_fu_232_p1 = v2_V_3_reg_776;

assign grp_fu_236_p0 = v2_V_11_reg_741;

assign grp_fu_236_p1 = v2_V_4_reg_781;

assign grp_fu_240_p0 = v2_V_12_reg_746;

assign grp_fu_240_p1 = v2_V_5_reg_786;

assign grp_fu_244_p0 = v2_V_13_reg_751;

assign grp_fu_244_p1 = v2_V_6_reg_791;

assign grp_fu_248_p0 = v1_V_1_reg_756;

assign grp_fu_248_p1 = v1_V_reg_796;

assign icmp_ln1039_1_fu_597_p2 = ((c7_V_fu_116 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_521_p2 = ((indvar_flatten6_fu_124 == 12'd1024) ? 1'b1 : 1'b0);

assign icmp_ln514_fu_280_p2 = ((ap_sig_allocacmp_indvar_flatten20_load == 16'd32768) ? 1'b1 : 1'b0);

assign local_C_address0 = p_cast_fu_674_p1;

assign local_C_address1 = local_C_addr_reg_897_pp0_iter86_reg;

assign local_C_d1 = add_7_reg_983;

assign or_ln1039_fu_615_p2 = (icmp_ln1039_reg_881 | and_ln514_fu_603_p2);

assign p_cast_fu_674_p1 = empty_564_reg_892;

assign select_ln1039_1_fu_632_p3 = ((and_ln514_fu_603_p2[0:0] == 1'b1) ? add_ln840_fu_609_p2 : select_ln514_fu_585_p3);

assign select_ln1039_2_fu_561_p3 = ((icmp_ln1039_fu_521_p2[0:0] == 1'b1) ? 12'd1 : add_ln1039_fu_555_p2);

assign select_ln1039_fu_620_p3 = ((or_ln1039_fu_615_p2[0:0] == 1'b1) ? 5'd0 : c7_V_fu_116);

assign select_ln514_1_fu_539_p3 = ((icmp_ln1039_fu_521_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_527_p2 : cmp_i_i33_fu_533_p2);

assign select_ln514_2_fu_547_p3 = ((icmp_ln1039_fu_521_p2[0:0] == 1'b1) ? c5_V_2_fu_515_p2 : c5_V_fu_128);

assign select_ln514_fu_585_p3 = ((icmp_ln1039_reg_881[0:0] == 1'b1) ? 7'd0 : c6_V_fu_120);

assign tmp_1_fu_644_p3 = {{trunc_ln1039_fu_628_p1}, {6'd0}};

assign trunc_ln1039_fu_628_p1 = select_ln1039_fu_620_p3[3:0];

assign v2_V_7_fu_297_p1 = fifo_A_PE_12_713991_dout[31:0];

assign v2_V_fu_371_p1 = fifo_B_PE_12_7251_dout[31:0];

assign xor_ln514_fu_592_p2 = (icmp_ln1039_reg_881 ^ 1'd1);

assign zext_ln1039_fu_640_p1 = select_ln1039_1_fu_632_p3;

endmodule //kernel3_PE_Pipeline_VITIS_LOOP_514_3_VITIS_LOOP_516_4_VITIS_LOOP_518_5
