# Reading pref.tcl
# //  Questa Intel FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fe/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:32 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v 
# -- Compiling module pipelined_processor
# 
# Top level modules:
# 	pipelined_processor
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v 
# -- Compiling module PC_Adder
# 
# Top level modules:
# 	PC_Adder
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v 
# -- Compiling module fetch_stage
# 
# Top level modules:
# 	fetch_stage
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/EqReg.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/EqReg.v 
# -- Compiling module EqReg
# 
# Top level modules:
# 	EqReg
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 15:29:33 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:33 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 15:29:34 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:34 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v 
# -- Compiling module decode_stage
# 
# Top level modules:
# 	decode_stage
# End time: 15:29:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:34 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 15:29:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb {C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v}
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:29:34 on Dec 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb" C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v 
# -- Compiling module decode_stage_tb
# 
# Top level modules:
# 	decode_stage_tb
# End time: 15:29:34 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  decode_stage_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" decode_stage_tb 
# Start time: 15:29:34 on Dec 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.decode_stage_tb(fast)
# Loading work.decode_stage(fast)
# Loading work.ControlUnit(fast)
# Loading work.RegisterFile(fast)
# Loading work.sign_extension(fast)
# Loading work.EqReg(fast)
# Loading work.Mux2x1(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'imm_type'. The port definition is at: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /decode_stage_tb/uut/SE File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 86
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test case 1: Load instruction
# RegWriteEnE = 1, MemtoRegE = 1, JALE = 0, MemReadEnE = 1
# PC = 0000000000000040, ImmE = 0000000000000000, ReadData1E = 0000000000000000
# ----------------------------
# Test case 2: Branch instruction
# RegWriteEnE = 0, MemtoRegE = 0, JALE = 0, MemReadEnE = 0
# PC = 0000000000000040, ImmE = 0000000000000000, ReadData1E = 0000000000000000
# ----------------------------
# Test case 3: JAL instruction
# RegWriteEnE = 1, MemtoRegE = 1, JALE = 1, MemReadEnE = 0
# PC = 0000000000000040, ImmE = 0000000000000000, ReadData1E = 0000000000000000
# ----------------------------
# Test case 5: Random instruction
# RegWriteEnE = 0, MemtoRegE = 0, JALE = 0, MemReadEnE = 0
# PC = 0000000000000040, ImmE = 0000000000000000, ReadData1E = 0000000000000000
# ----------------------------
# ** Note: $stop    : C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v(135)
#    Time: 60 ns  Iteration: 0  Instance: /decode_stage_tb
# Break in Module decode_stage_tb at C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v line 135
# End time: 18:49:30 on Dec 23,2024, Elapsed time: 3:19:56
# Errors: 0, Warnings: 2
