{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680195365106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680195365122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 23:56:05 2023 " "Processing started: Thu Mar 30 23:56:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680195365122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195365122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_4 -c lab1_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_4 -c lab1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195365122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680195365405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680195365405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680195372506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680195372506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_4 " "Found entity 1: lab1_4" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680195372506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_4 " "Elaborating entity \"lab1_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r1 " "Elaborating entity \"register\" for hierarchy \"register:r1\"" {  } { { "lab1_4.sv" "r1" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_data register.sv(10) " "Verilog HDL Always Construct warning at register.sv(10): inferring latch(es) for variable \"reg_data\", which holds its previous value in one or more paths through the always construct" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] register.sv(10) " "Inferred latch for \"reg_data\[0\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] register.sv(10) " "Inferred latch for \"reg_data\[1\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] register.sv(10) " "Inferred latch for \"reg_data\[2\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] register.sv(10) " "Inferred latch for \"reg_data\[3\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] register.sv(10) " "Inferred latch for \"reg_data\[4\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] register.sv(10) " "Inferred latch for \"reg_data\[5\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] register.sv(10) " "Inferred latch for \"reg_data\[6\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] register.sv(10) " "Inferred latch for \"reg_data\[7\]\" at register.sv(10)" {  } { { "register.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/register.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195372522 "|lab1_4|register:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu0\"" {  } { { "lab1_4.sv" "alu0" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680195372537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680195372789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[8\] GND " "Pin \"P\[8\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[9\] GND " "Pin \"P\[9\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[10\] GND " "Pin \"P\[10\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[11\] GND " "Pin \"P\[11\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[12\] GND " "Pin \"P\[12\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[13\] GND " "Pin \"P\[13\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[14\] GND " "Pin \"P\[14\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[15\] GND " "Pin \"P\[15\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[16\] GND " "Pin \"P\[16\]\" is stuck at GND" {  } { { "lab1_4.sv" "" { Text "D:/BK/Nam 2/Kì 2/KTS/lab1_4/lab1_4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680195372804 "|lab1_4|P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680195372804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680195372852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680195373040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680195373040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680195373056 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680195373056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680195373056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680195373056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680195373071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 23:56:13 2023 " "Processing ended: Thu Mar 30 23:56:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680195373071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680195373071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680195373071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680195373071 ""}
