$date
  Sat Nov 22 23:35:22 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jk_ff_tb $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % q $end
$scope module uut $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * q $end
$var reg 1 + q_int $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
U%
1&
0'
0(
0)
U*
U+
#5000000
1#
1%
1(
1*
1+
#15000000
0#
0(
#20000000
0!
1"
0&
1'
#25000000
1#
0%
1(
0*
0+
#35000000
0#
0(
#40000000
1!
1&
#45000000
1#
1%
1(
1*
1+
#55000000
0#
0(
#60000000
0!
0"
0&
0'
#65000000
1#
1(
#75000000
0#
0(
#80000000
1$
1)
#85000000
1#
0%
1(
0*
0+
#95000000
0#
0(
#100000000
