

================================================================
== Vivado HLS Report for 'compute_a_b208'
================================================================
* Date:           Thu Jun  3 20:16:40 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.420|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129710|  129710|  129710|  129710|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129708|  129708|       110|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|       0|     390|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|   14961|   11436|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     120|    -|
|Register         |        4|      -|     833|     260|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|   15794|   12206|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       2|       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |net_holes_detectibNq_U40  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detectibNq_U41  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detectibOq_U42  |net_holes_detectibOq  |        0|      0|  4987|  3812|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0| 14961| 11436|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_171_p2                       |     *    |      4|  0|  20|          32|          32|
    |r_V_6_fu_282_p2                       |     *    |      4|  0|  20|          32|          32|
    |add_ln887_fu_126_p2                   |     +    |      0|  0|  24|          17|           1|
    |p_Val2_22_fu_243_p2                   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_353_p2                    |     +    |      0|  0|  39|          32|          32|
    |ret_V_fu_252_p2                       |     +    |      0|  0|  40|          10|          33|
    |ret_V_11_fu_186_p2                    |     -    |      0|  0|  71|          64|          64|
    |ret_V_12_fu_296_p2                    |     -    |      0|  0|  71|          64|          64|
    |and_ln412_1_fu_343_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln412_fu_233_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln887_fu_120_p2                  |   icmp   |      0|  0|  20|          17|          12|
    |r_2_fu_323_p2                         |   icmp   |      0|  0|  13|          15|           1|
    |r_fu_213_p2                           |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state111_pp0_stage0_iter109  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_329_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_219_p2                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      8|  0| 390|         341|         315|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |N_COPY_V_V_blk_n           |   9|          2|    1|          2|
    |N_V_V_blk_n                |   9|          2|    1|          2|
    |a_V_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter109  |   9|          2|    1|          2|
    |b_V_V_blk_n                |   9|          2|    1|          2|
    |indvar_flatten_reg_109     |   9|          2|   17|         34|
    |mean_II_V_V_blk_n          |   9|          2|    1|          2|
    |mean_I_V_V_blk_n           |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 120|         26|   28|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+-----+-----+-----------+
    |                 Name                 | FF | LUT | Bits| Const Bits|
    +--------------------------------------+----+-----+-----+-----------+
    |ap_CS_fsm                             |   3|    0|    3|          0|
    |ap_done_reg                           |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109             |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98              |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99              |   1|    0|    1|          0|
    |icmp_ln887_reg_359                    |   1|    0|    1|          0|
    |indvar_flatten_reg_109                |  17|    0|   17|          0|
    |mean_I_V_reg_394                      |  32|    0|   32|          0|
    |my_a_V_reg_435                        |  32|    0|   32|          0|
    |my_a_V_reg_435_pp0_iter108_reg        |  32|    0|   32|          0|
    |p_Val2_22_reg_414                     |  32|    0|   32|          0|
    |p_Val2_s_reg_445                      |  32|    0|   32|          0|
    |r_V_5_reg_409                         |  64|    0|   64|          0|
    |r_V_6_reg_440                         |  64|    0|   64|          0|
    |r_V_reg_404                           |  64|    0|   64|          0|
    |sdiv_ln1148_1_reg_399                 |  48|    0|   48|          0|
    |sdiv_ln1148_1_reg_399_pp0_iter53_reg  |  48|    0|   48|          0|
    |sdiv_ln1148_2_reg_430                 |  32|    0|   32|          0|
    |sdiv_ln1148_reg_389                   |  48|    0|   48|          0|
    |start_once_reg                        |   1|    0|    1|          0|
    |tmp_V_reg_368                         |  32|    0|   32|          0|
    |icmp_ln887_reg_359                    |  64|  128|    1|          0|
    |r_V_reg_404                           |   6|    2|   64|          0|
    |sdiv_ln1148_reg_389                   |   6|    2|   48|          0|
    |tmp_V_reg_368                         |  64|  128|   32|          0|
    +--------------------------------------+----+-----+-----+-----------+
    |Total                                 | 833|  260|  838|          0|
    +--------------------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_done              | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_out            | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_write          | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|N_V_V_dout           |  in |   32|   ap_fifo  |      N_V_V     |    pointer   |
|N_V_V_empty_n        |  in |    1|   ap_fifo  |      N_V_V     |    pointer   |
|N_V_V_read           | out |    1|   ap_fifo  |      N_V_V     |    pointer   |
|N_COPY_V_V_din       | out |   32|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|N_COPY_V_V_full_n    |  in |    1|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|N_COPY_V_V_write     | out |    1|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|mean_I_V_V_dout      |  in |   32|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_I_V_V_empty_n   |  in |    1|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_I_V_V_read      | out |    1|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_II_V_V_dout     |  in |   32|   ap_fifo  |   mean_II_V_V  |    pointer   |
|mean_II_V_V_empty_n  |  in |    1|   ap_fifo  |   mean_II_V_V  |    pointer   |
|mean_II_V_V_read     | out |    1|   ap_fifo  |   mean_II_V_V  |    pointer   |
|a_V_V_din            | out |   32|   ap_fifo  |      a_V_V     |    pointer   |
|a_V_V_full_n         |  in |    1|   ap_fifo  |      a_V_V     |    pointer   |
|a_V_V_write          | out |    1|   ap_fifo  |      a_V_V     |    pointer   |
|b_V_V_din            | out |   32|   ap_fifo  |      b_V_V     |    pointer   |
|b_V_V_full_n         |  in |    1|   ap_fifo  |      b_V_V     |    pointer   |
|b_V_V_write          | out |    1|   ap_fifo  |      b_V_V     |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

