{
  "0x40": {"mnemonic": "IN B, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to B"},
  "0x41": {"mnemonic": "OUT (C), B", "bytes": 2, "cycles": 11, "description": "Output B to port (C)"},
  "0x42": {"mnemonic": "SBC HL, BC", "bytes": 2, "cycles": 15, "description": "Subtract BC with Carry from HL"},
  "0x43": {"mnemonic": "LD (nn), BC", "bytes": 4, "cycles": 20, "description": "Load BC into memory address (nn)"},
  "0x44": {"mnemonic": "NEG", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (A = 0 - A)"},
  "0x45": {"mnemonic": "RETN", "bytes": 2, "cycles": 14, "description": "Return from Non-Maskable Interrupt"},
  "0x46": {"mnemonic": "IM 0", "bytes": 2, "cycles": 8, "description": "Set Interrupt Mode 0"},
  "0x47": {"mnemonic": "LD I, A", "bytes": 2, "cycles": 9, "description": "Load A into Interrupt Vector (I) register"},
  
  "0x48": {"mnemonic": "IN C, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to C"},
  "0x49": {"mnemonic": "OUT (C), C", "bytes": 2, "cycles": 11, "description": "Output C to port (C)"},
  "0x4A": {"mnemonic": "ADC HL, BC", "bytes": 2, "cycles": 15, "description": "Add BC with Carry to HL"},
  "0x4B": {"mnemonic": "LD BC, (nn)", "bytes": 4, "cycles": 20, "description": "Load BC from memory address (nn)"},
  "0x4C": {"mnemonic": "NEG (ND)", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (Undocumented variant)"},
  "0x4D": {"mnemonic": "RETI", "bytes": 2, "cycles": 14, "description": "Return from Maskable Interrupt"},
  "0x4E": {"mnemonic": "IM 0/1 (ND)", "bytes": 2, "cycles": 8, "description": "Set Interrupt Mode 0 or 1 (Undocumented variant)"},
  "0x4F": {"mnemonic": "LD R, A", "bytes": 2, "cycles": 9, "description": "Load A into Refresh (R) register"},
  
  "0x50": {"mnemonic": "IN D, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to D"},
  "0x51": {"mnemonic": "OUT (C), D", "bytes": 2, "cycles": 11, "description": "Output D to port (C)"},
  "0x52": {"mnemonic": "SBC HL, DE", "bytes": 2, "cycles": 15, "description": "Subtract DE with Carry from HL"},
  "0x53": {"mnemonic": "LD (nn), DE", "bytes": 4, "cycles": 20, "description": "Load DE into memory address (nn)"},
  "0x54": {"mnemonic": "NEG (ND)", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (Undocumented variant)"},
  "0x56": {"mnemonic": "IM 1", "bytes": 2, "cycles": 8, "description": "Set Interrupt Mode 1"},
  "0x57": {"mnemonic": "LD A, I", "bytes": 2, "cycles": 9, "description": "Load Interrupt Vector (I) register into A"},
  
  "0x58": {"mnemonic": "IN E, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to E"},
  "0x59": {"mnemonic": "OUT (C), E", "bytes": 2, "cycles": 11, "description": "Output E to port (C)"},
  "0x5A": {"mnemonic": "ADC HL, DE", "bytes": 2, "cycles": 15, "description": "Add DE with Carry to HL"},
  "0x5B": {"mnemonic": "LD DE, (nn)", "bytes": 4, "cycles": 20, "description": "Load DE from memory address (nn)"},
  "0x5C": {"mnemonic": "NEG (ND)", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (Undocumented variant)"},
  "0x5E": {"mnemonic": "IM 2", "bytes": 2, "cycles": 8, "description": "Set Interrupt Mode 2"},
  "0x5F": {"mnemonic": "LD A, R", "bytes": 2, "cycles": 9, "description": "Load Refresh (R) register into A"},
  
  "0x60": {"mnemonic": "IN H, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to H"},
  "0x61": {"mnemonic": "OUT (C), H", "bytes": 2, "cycles": 11, "description": "Output H to port (C)"},
  "0x62": {"mnemonic": "SBC HL, HL", "bytes": 2, "cycles": 15, "description": "Subtract HL with Carry from HL (HL=0)"},
  "0x63": {"mnemonic": "LD (nn), HL", "bytes": 4, "cycles": 20, "description": "Load HL into memory address (nn)"},
  "0x64": {"mnemonic": "NEG (ND)", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (Undocumented variant)"},
  "0x67": {"mnemonic": "RRD", "bytes": 2, "cycles": 18, "description": "Rotate Digit Right (A and (HL) nibbles)"},
  
  "0x68": {"mnemonic": "IN L, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to L"},
  "0x69": {"mnemonic": "OUT (C), L", "bytes": 2, "cycles": 11, "description": "Output L to port (C)"},
  "0x6A": {"mnemonic": "ADC HL, HL", "bytes": 2, "cycles": 15, "description": "Add HL with Carry to HL"},
  "0x6B": {"mnemonic": "LD HL, (nn)", "bytes": 4, "cycles": 20, "description": "Load HL from memory address (nn)"},
  "0x6C": {"mnemonic": "NEG (ND)", "bytes": 2, "cycles": 8, "description": "Negate Accumulator (Undocumented variant)"},
  "0x6F": {"mnemonic": "RLD", "bytes": 2, "cycles": 18, "description": "Rotate Digit Left (A and (HL) nibbles)"},
  
  "0x70": {"mnemonic": "IN (C) (ND)", "bytes": 2, "cycles": 12, "description": "Input to (HL) from port (C) (Undocumented/Reserved)"},
  "0x71": {"mnemonic": "OUT (C), 0 (ND)", "bytes": 2, "cycles": 11, "description": "Output 0 to port (C) (Undocumented/Reserved)"},
  "0x72": {"mnemonic": "SBC HL, SP", "bytes": 2, "cycles": 15, "description": "Subtract SP with Carry from HL"},
  "0x73": {"mnemonic": "LD (nn), SP", "bytes": 4, "cycles": 20, "description": "Load SP into memory address (nn)"},
  "0x78": {"mnemonic": "IN A, (C)", "bytes": 2, "cycles": 12, "description": "Input from port (C) to A"},
  "0x79": {"mnemonic": "OUT (C), A", "bytes": 2, "cycles": 11, "description": "Output A to port (C)"},
  "0x7A": {"mnemonic": "ADC HL, SP", "bytes": 2, "cycles": 15, "description": "Add SP with Carry to HL"},
  "0x7B": {"mnemonic": "LD SP, (nn)", "bytes": 4, "cycles": 20, "description": "Load SP from memory address (nn)"},
  
  "0xA0": {"mnemonic": "LDI", "bytes": 2, "cycles": 16, "description": "Load, Increment (Copy byte from (HL) to (DE), INC HL, DE, DEC BC)"},
  "0xA1": {"mnemonic": "CPI", "bytes": 2, "cycles": 16, "description": "Compare, Increment (Compare (HL) with A, INC HL, DEC BC)"},
  "0xA2": {"mnemonic": "INI", "bytes": 2, "cycles": 12, "description": "Input, Increment (Input from (C) to (HL), INC HL, DEC B)"},
  "0xA3": {"mnemonic": "OUTI", "bytes": 2, "cycles": 12, "description": "Output, Increment (Output (HL) to (C), INC HL, DEC B)"},
  
  "0xA8": {"mnemonic": "LDD", "bytes": 2, "cycles": 16, "description": "Load, Decrement (Copy byte from (HL) to (DE), DEC HL, DE, DEC BC)"},
  "0xA9": {"mnemonic": "CPD", "bytes": 2, "cycles": 16, "description": "Compare, Decrement (Compare (HL) with A, DEC HL, DEC BC)"},
  "0xAA": {"mnemonic": "IND", "bytes": 2, "cycles": 12, "description": "Input, Decrement (Input from (C) to (HL), DEC HL, DEC B)"},
  "0xAB": {"mnemonic": "OUTD", "bytes": 2, "cycles": 12, "description": "Output, Decrement (Output (HL) to (C), DEC HL, DEC B)"},
  
  "0xB0": {"mnemonic": "LDIR", "bytes": 2, "cycles": 21, "description": "Load, Increment, Repeat (Repeats LDI until BC=0. Cycles are 21 if repeat, 16 if not)"},
  "0xB1": {"mnemonic": "CPIR", "bytes": 2, "cycles": 21, "description": "Compare, Increment, Repeat (Repeats CPI until A=(HL) or BC=0. Cycles are 21 if repeat, 16 if not)"},
  "0xB2": {"mnemonic": "INIR", "bytes": 2, "cycles": 17, "description": "Input, Increment, Repeat (Repeats INI until B=0. Cycles are 17 if repeat, 12 if not)"},
  "0xB3": {"mnemonic": "OUTIR", "bytes": 2, "cycles": 17, "description": "Output, Increment, Repeat (Repeats OUTI until B=0. Cycles are 17 if repeat, 12 if not)"},
  
  "0xB8": {"mnemonic": "LDDR", "bytes": 2, "cycles": 21, "description": "Load, Decrement, Repeat (Repeats LDD until BC=0. Cycles are 21 if repeat, 16 if not)"},
  "0xB9": {"mnemonic": "CPDR", "bytes": 2, "cycles": 21, "description": "Compare, Decrement, Repeat (Repeats CPD until A=(HL) or BC=0. Cycles are 21 if repeat, 16 if not)"},
  "0xBA": {"mnemonic": "INDR", "bytes": 2, "cycles": 17, "description": "Input, Decrement, Repeat (Repeats IND until B=0. Cycles are 17 if repeat, 12 if not)"},
  "0xBB": {"mnemonic": "OUTDR", "bytes": 2, "cycles": 17, "description": "Output, Decrement, Repeat (Repeats OUTD until B=0. Cycles are 17 if repeat, 12 if not)"}
}
