// Seed: 741152992
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8
);
  assign id_0 = id_2[1];
endmodule
