// Seed: 2647017304
module module_0 (
    input wire id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri id_12,
    output uwire id_13,
    input supply0 id_14,
    output tri id_15
);
  wire id_17;
  wire id_18, id_19;
  assign module_1.type_25 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    output wand id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wire id_10,
    output logic id_11,
    output logic id_12,
    output tri1 id_13,
    output uwire id_14
);
  always @(posedge "" - 1) begin : LABEL_0
    id_11 <= 1;
    id_12 <= id_0 == id_2 * id_8 - 1;
  end
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_17 = 1 ? 1'h0 : 1;
  assign id_14 = 1;
  supply0 id_19 = id_9;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_6,
      id_9,
      id_4,
      id_6,
      id_10,
      id_9,
      id_19,
      id_3,
      id_9,
      id_19,
      id_19,
      id_6,
      id_0,
      id_4
  );
endmodule
