NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_mem_mam_policy",{293:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype293\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_mam_policy</div></div></div><div class=\"TTSummary\">An instance of this class is randomized to determine the starting offset of a randomly allocated memory region.&nbsp; This class can be extended to provide additional constraints on the starting offset, such as word alignment or location of the region within a memory page.&nbsp; If a procedural region allocation policy is required, it can be implemented in the pre/post_randomize() method.</div></div>",295:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype295\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int unsigned</span> len</div></div><div class=\"TTSummary\">Number of addresses required</div></div>",296:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype296\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">rand bit</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] start_offset</div></div><div class=\"TTSummary\">The starting offset of the region</div></div>",297:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype297\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] min_offset</div></div><div class=\"TTSummary\">Minimum address offset in the managed address space</div></div>",298:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype298\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] max_offset</div></div><div class=\"TTSummary\">Maximum address offset in the managed address space</div></div>",299:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype299\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem_region in_use[$]</div></div><div class=\"TTSummary\">Regions already allocated in the managed address space</div></div>"});