Classic Timing Analyzer report for dds_top
Tue May 13 20:57:16 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.367 ns                         ; set_f_key_in                    ; key:u3|key_out                          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.072 ns                        ; TLC5615:u7|CS_REG               ; cs                                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.318 ns                        ; reset                           ; key_coding:u6|p_control_temp[9]         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 68.81 MHz ( period = 14.532 ns ) ; key_coding:u6|f_control_temp[0] ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; key:u2|key_out                  ; key_coding:u6|set_waveform_temp[1]      ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                         ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 69.18 MHz ( period = 14.456 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 69.64 MHz ( period = 14.360 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 70.01 MHz ( period = 14.284 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 70.48 MHz ( period = 14.188 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.661 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.134 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.638 ns                ;
; N/A                                     ; 70.86 MHz ( period = 14.112 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 71.62 MHz ( period = 13.962 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.940 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.541 ns                ;
; N/A                                     ; 72.19 MHz ( period = 13.852 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.497 ns                ;
; N/A                                     ; 72.23 MHz ( period = 13.844 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 72.23 MHz ( period = 13.844 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; 72.47 MHz ( period = 13.798 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 72.48 MHz ( period = 13.796 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 72.52 MHz ( period = 13.790 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.466 ns                ;
; N/A                                     ; 72.63 MHz ( period = 13.768 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[7]                  ; clk        ; clk      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; 73.14 MHz ( period = 13.672 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 73.14 MHz ( period = 13.672 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.380 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.369 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[4]                  ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 74.29 MHz ( period = 13.460 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; 74.33 MHz ( period = 13.454 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; 74.49 MHz ( period = 13.424 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 4.283 ns                ;
; N/A                                     ; 74.99 MHz ( period = 13.336 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; 75.17 MHz ( period = 13.304 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 75.29 MHz ( period = 13.282 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 75.30 MHz ( period = 13.280 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 75.46 MHz ( period = 13.252 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 4.197 ns                ;
; N/A                                     ; 75.96 MHz ( period = 13.164 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 76.15 MHz ( period = 13.132 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 76.28 MHz ( period = 13.110 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 76.29 MHz ( period = 13.108 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 76.32 MHz ( period = 13.102 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 76.77 MHz ( period = 13.026 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[7]                  ; clk        ; clk      ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; 76.97 MHz ( period = 12.992 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[7]  ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 77.23 MHz ( period = 12.948 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[1]                  ; clk        ; clk      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 77.26 MHz ( period = 12.944 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 77.48 MHz ( period = 12.906 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 77.50 MHz ( period = 12.904 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[6]                  ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 4.007 ns                ;
; N/A                                     ; 77.91 MHz ( period = 12.836 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[9]                  ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; 78.00 MHz ( period = 12.820 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 78.05 MHz ( period = 12.812 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 78.06 MHz ( period = 12.810 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[5]                  ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[6]  ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; 78.27 MHz ( period = 12.776 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 78.30 MHz ( period = 12.772 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 78.33 MHz ( period = 12.766 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 78.35 MHz ( period = 12.764 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 78.37 MHz ( period = 12.760 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 78.54 MHz ( period = 12.732 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[4]                  ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 78.60 MHz ( period = 12.722 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.712 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 79.06 MHz ( period = 12.648 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 79.13 MHz ( period = 12.638 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[3]                  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 79.16 MHz ( period = 12.632 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; 79.26 MHz ( period = 12.616 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[5]  ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 79.34 MHz ( period = 12.604 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 79.40 MHz ( period = 12.594 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 79.42 MHz ( period = 12.592 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; 79.44 MHz ( period = 12.588 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; 79.77 MHz ( period = 12.536 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 79.77 MHz ( period = 12.536 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[8]                  ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; 79.82 MHz ( period = 12.528 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 80.26 MHz ( period = 12.460 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 80.36 MHz ( period = 12.444 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[4]  ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; 80.44 MHz ( period = 12.432 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 80.44 MHz ( period = 12.432 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.783 ns                ;
; N/A                                     ; 80.46 MHz ( period = 12.428 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 80.54 MHz ( period = 12.416 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 80.79 MHz ( period = 12.378 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 80.85 MHz ( period = 12.368 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 81.38 MHz ( period = 12.288 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; key_coding:u6|p_control_temp[2]    ; DDS:u1|register_10bus:u4|data_10out[3]  ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; key_coding:u6|f_control_temp[12]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[19] ; clk        ; clk      ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 81.65 MHz ( period = 12.248 ns )                    ; key_coding:u6|p_control_temp[4]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; key_coding:u6|p_control_temp[5]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[19] ; clk        ; clk      ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[1]                  ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[6]                  ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 82.54 MHz ( period = 12.116 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[5]                  ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; key_coding:u6|f_control_temp[12]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; key_coding:u6|f_control_temp[13]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.088 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.088 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[18] ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 82.81 MHz ( period = 12.076 ns )                    ; key_coding:u6|p_control_temp[4]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[7]  ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 83.04 MHz ( period = 12.042 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.034 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[19] ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 83.17 MHz ( period = 12.024 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; key_coding:u6|p_control_temp[5]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[18] ; clk        ; clk      ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 83.72 MHz ( period = 11.944 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 83.75 MHz ( period = 11.940 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[9]                  ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; key_coding:u6|f_control_temp[12]   ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; key_coding:u6|f_control_temp[14]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; key_coding:u6|f_control_temp[13]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[17] ; clk        ; clk      ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 83.95 MHz ( period = 11.912 ns )                    ; key_coding:u6|p_control_temp[6]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; key_coding:u6|p_control_temp[4]    ; DDS:u1|register_10bus:u4|data_10out[7]  ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 84.15 MHz ( period = 11.884 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[6]  ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A                                     ; 84.20 MHz ( period = 11.876 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[23] ; clk        ; clk      ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 84.25 MHz ( period = 11.870 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 84.26 MHz ( period = 11.868 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 84.30 MHz ( period = 11.862 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[18] ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 84.37 MHz ( period = 11.852 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 84.40 MHz ( period = 11.848 ns )                    ; key_coding:u6|p_control_temp[5]    ; DDS:u1|register_10bus:u4|data_10out[7]  ; clk        ; clk      ; None                        ; None                      ; 1.806 ns                ;
; N/A                                     ; 84.40 MHz ( period = 11.848 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 84.42 MHz ( period = 11.846 ns )                    ; key_coding:u6|p_control_temp[7]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; 84.46 MHz ( period = 11.840 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[17] ; clk        ; clk      ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; key_coding:u6|f_control_temp[15]   ; DDS:u1|register_32bus:u2|data_32out[31] ; clk        ; clk      ; None                        ; None                      ; 3.463 ns                ;
; N/A                                     ; 84.95 MHz ( period = 11.772 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 85.02 MHz ( period = 11.762 ns )                    ; key_coding:u6|set_waveform_temp[0] ; DDS:u1|dds_data_reg[8]                  ; clk        ; clk      ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; key_coding:u6|f_control_temp[12]   ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; key_coding:u6|f_control_temp[14]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; key_coding:u6|f_control_temp[13]   ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 85.15 MHz ( period = 11.744 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[19] ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 85.15 MHz ( period = 11.744 ns )                    ; key_coding:u6|f_control_temp[0]    ; DDS:u1|register_32bus:u2|data_32out[16] ; clk        ; clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 85.18 MHz ( period = 11.740 ns )                    ; key_coding:u6|p_control_temp[6]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; key_coding:u6|p_control_temp[4]    ; DDS:u1|register_10bus:u4|data_10out[6]  ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; 85.27 MHz ( period = 11.728 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[5]  ; clk        ; clk      ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; 85.41 MHz ( period = 11.708 ns )                    ; key_coding:u6|set_waveform_temp[1] ; DDS:u1|dds_data_reg[3]                  ; clk        ; clk      ; None                        ; None                      ; 1.718 ns                ;
; N/A                                     ; 85.44 MHz ( period = 11.704 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[22] ; clk        ; clk      ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.420 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; key_coding:u6|f_control_temp[5]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 85.54 MHz ( period = 11.690 ns )                    ; key_coding:u6|f_control_temp[2]    ; DDS:u1|register_32bus:u2|data_32out[17] ; clk        ; clk      ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 85.62 MHz ( period = 11.680 ns )                    ; key_coding:u6|f_control_temp[8]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 85.65 MHz ( period = 11.676 ns )                    ; key_coding:u6|p_control_temp[5]    ; DDS:u1|register_10bus:u4|data_10out[6]  ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 85.65 MHz ( period = 11.676 ns )                    ; key_coding:u6|f_control_temp[11]   ; DDS:u1|register_32bus:u2|data_32out[26] ; clk        ; clk      ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; key_coding:u6|p_control_temp[7]    ; DDS:u1|register_10bus:u4|data_10out[8]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; key_coding:u6|p_control_temp[8]    ; DDS:u1|register_10bus:u4|data_10out[9]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; key_coding:u6|f_control_temp[1]    ; DDS:u1|register_32bus:u2|data_32out[16] ; clk        ; clk      ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 86.12 MHz ( period = 11.612 ns )                    ; key_coding:u6|f_control_temp[15]   ; DDS:u1|register_32bus:u2|data_32out[30] ; clk        ; clk      ; None                        ; None                      ; 3.377 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; key_coding:u6|f_control_temp[10]   ; DDS:u1|register_32bus:u2|data_32out[25] ; clk        ; clk      ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 86.34 MHz ( period = 11.582 ns )                    ; key_coding:u6|f_control_temp[12]   ; DDS:u1|register_32bus:u2|data_32out[27] ; clk        ; clk      ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 86.34 MHz ( period = 11.582 ns )                    ; key_coding:u6|f_control_temp[14]   ; DDS:u1|register_32bus:u2|data_32out[29] ; clk        ; clk      ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; key_coding:u6|f_control_temp[13]   ; DDS:u1|register_32bus:u2|data_32out[28] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; key_coding:u6|f_control_temp[4]    ; DDS:u1|register_32bus:u2|data_32out[19] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 86.42 MHz ( period = 11.572 ns )                    ; key_coding:u6|f_control_temp[3]    ; DDS:u1|register_32bus:u2|data_32out[18] ; clk        ; clk      ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; key_coding:u6|p_control_temp[6]    ; DDS:u1|register_10bus:u4|data_10out[7]  ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 86.51 MHz ( period = 11.560 ns )                    ; key_coding:u6|p_control_temp[4]    ; DDS:u1|register_10bus:u4|data_10out[5]  ; clk        ; clk      ; None                        ; None                      ; 1.662 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; key_coding:u6|f_control_temp[9]    ; DDS:u1|register_32bus:u2|data_32out[24] ; clk        ; clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 86.66 MHz ( period = 11.540 ns )                    ; key_coding:u6|p_control_temp[3]    ; DDS:u1|register_10bus:u4|data_10out[4]  ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 86.72 MHz ( period = 11.532 ns )                    ; key_coding:u6|f_control_temp[7]    ; DDS:u1|register_32bus:u2|data_32out[21] ; clk        ; clk      ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 86.76 MHz ( period = 11.526 ns )                    ; key_coding:u6|f_control_temp[6]    ; DDS:u1|register_32bus:u2|data_32out[20] ; clk        ; clk      ; None                        ; None                      ; 3.334 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; key:u2|key_out        ; key_coding:u6|set_waveform_temp[1] ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:u2|key_out        ; key_coding:u6|set_waveform_temp[0] ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; TLC5615:u7|DIN_REG[5] ; TLC5615:u7|DIN                     ; clk        ; clk      ; None                       ; None                       ; 3.338 ns                 ;
+------------------------------------------+-----------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------+
; tsu                                                                                                     ;
+-------+--------------+------------+---------------------+------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From                ; To                                 ; To Clock ;
+-------+--------------+------------+---------------------+------------------------------------+----------+
; N/A   ; None         ; 6.367 ns   ; set_f_key_in        ; key:u3|key_out                     ; clk      ;
; N/A   ; None         ; 5.822 ns   ; set_f_key_in        ; key:u3|state.s3                    ; clk      ;
; N/A   ; None         ; 5.452 ns   ; set_f_key_in        ; key:u3|state.s2                    ; clk      ;
; N/A   ; None         ; 5.452 ns   ; set_f_key_in        ; key:u3|state.s1                    ; clk      ;
; N/A   ; None         ; 5.452 ns   ; set_f_key_in        ; key:u3|state.s0                    ; clk      ;
; N/A   ; None         ; 5.320 ns   ; set_p_key_in        ; key:u5|state.s3                    ; clk      ;
; N/A   ; None         ; 4.992 ns   ; set_p_key_in        ; key:u5|state.s1                    ; clk      ;
; N/A   ; None         ; 4.992 ns   ; set_p_key_in        ; key:u5|state.s0                    ; clk      ;
; N/A   ; None         ; 4.990 ns   ; set_p_key_in        ; key:u5|state.s2                    ; clk      ;
; N/A   ; None         ; 4.921 ns   ; set_waveform_key_in ; key:u2|state.s3                    ; clk      ;
; N/A   ; None         ; 4.920 ns   ; set_waveform_key_in ; key:u2|state.s0                    ; clk      ;
; N/A   ; None         ; 4.914 ns   ; set_waveform_key_in ; key:u2|state.s1                    ; clk      ;
; N/A   ; None         ; 4.912 ns   ; set_waveform_key_in ; key:u2|state.s2                    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[15]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[14]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[13]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[12]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[9]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[8]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[10]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[11]   ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[6]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[4]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[5]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[7]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[1]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[2]    ; clk      ;
; N/A   ; None         ; 4.831 ns   ; reset               ; key_coding:u6|f_control_temp[3]    ; clk      ;
; N/A   ; None         ; 4.661 ns   ; set_waveform_key_in ; key:u2|key_out                     ; clk      ;
; N/A   ; None         ; 4.032 ns   ; set_p_key_in        ; key:u5|key_out                     ; clk      ;
; N/A   ; None         ; 3.136 ns   ; reset               ; key_coding:u6|f_control_temp[0]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[2]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[3]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[4]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[5]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[6]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[7]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[8]    ; clk      ;
; N/A   ; None         ; 2.740 ns   ; reset               ; key_coding:u6|p_control_temp[9]    ; clk      ;
; N/A   ; None         ; 2.105 ns   ; reset               ; key_coding:u6|set_waveform_temp[1] ; clk      ;
; N/A   ; None         ; 2.105 ns   ; reset               ; key_coding:u6|set_waveform_temp[0] ; clk      ;
+-------+--------------+------------+---------------------+------------------------------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+---------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To   ; From Clock ;
+-------+--------------+------------+---------------------+------+------------+
; N/A   ; None         ; 11.072 ns  ; TLC5615:u7|CS_REG   ; cs   ; clk        ;
; N/A   ; None         ; 11.064 ns  ; TLC5615:u7|DIN      ; din  ; clk        ;
; N/A   ; None         ; 10.187 ns  ; TLC5615:u7|SCLK_REG ; sclk ; clk        ;
+-------+--------------+------------+---------------------+------+------------+


+---------------------------------------------------------------------------------------------------------------+
; th                                                                                                            ;
+---------------+-------------+-----------+---------------------+------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From                ; To                                 ; To Clock ;
+---------------+-------------+-----------+---------------------+------------------------------------+----------+
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[2]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[3]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[4]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[5]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[6]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[7]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[8]    ; clk      ;
; N/A           ; None        ; -1.318 ns ; reset               ; key_coding:u6|p_control_temp[9]    ; clk      ;
; N/A           ; None        ; -1.839 ns ; reset               ; key_coding:u6|set_waveform_temp[1] ; clk      ;
; N/A           ; None        ; -1.839 ns ; reset               ; key_coding:u6|set_waveform_temp[0] ; clk      ;
; N/A           ; None        ; -2.870 ns ; reset               ; key_coding:u6|f_control_temp[0]    ; clk      ;
; N/A           ; None        ; -3.766 ns ; set_p_key_in        ; key:u5|key_out                     ; clk      ;
; N/A           ; None        ; -3.824 ns ; reset               ; key_coding:u6|f_control_temp[1]    ; clk      ;
; N/A           ; None        ; -3.824 ns ; reset               ; key_coding:u6|f_control_temp[3]    ; clk      ;
; N/A           ; None        ; -3.825 ns ; reset               ; key_coding:u6|f_control_temp[4]    ; clk      ;
; N/A           ; None        ; -3.826 ns ; reset               ; key_coding:u6|f_control_temp[8]    ; clk      ;
; N/A           ; None        ; -3.828 ns ; reset               ; key_coding:u6|f_control_temp[14]   ; clk      ;
; N/A           ; None        ; -3.829 ns ; reset               ; key_coding:u6|f_control_temp[9]    ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[15]   ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[13]   ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[12]   ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[10]   ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[11]   ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[6]    ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[5]    ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[7]    ; clk      ;
; N/A           ; None        ; -4.120 ns ; reset               ; key_coding:u6|f_control_temp[2]    ; clk      ;
; N/A           ; None        ; -4.395 ns ; set_waveform_key_in ; key:u2|key_out                     ; clk      ;
; N/A           ; None        ; -4.646 ns ; set_waveform_key_in ; key:u2|state.s2                    ; clk      ;
; N/A           ; None        ; -4.648 ns ; set_waveform_key_in ; key:u2|state.s1                    ; clk      ;
; N/A           ; None        ; -4.654 ns ; set_waveform_key_in ; key:u2|state.s0                    ; clk      ;
; N/A           ; None        ; -4.655 ns ; set_waveform_key_in ; key:u2|state.s3                    ; clk      ;
; N/A           ; None        ; -4.724 ns ; set_p_key_in        ; key:u5|state.s2                    ; clk      ;
; N/A           ; None        ; -4.726 ns ; set_p_key_in        ; key:u5|state.s1                    ; clk      ;
; N/A           ; None        ; -4.726 ns ; set_p_key_in        ; key:u5|state.s0                    ; clk      ;
; N/A           ; None        ; -5.054 ns ; set_p_key_in        ; key:u5|state.s3                    ; clk      ;
; N/A           ; None        ; -5.186 ns ; set_f_key_in        ; key:u3|state.s2                    ; clk      ;
; N/A           ; None        ; -5.186 ns ; set_f_key_in        ; key:u3|state.s1                    ; clk      ;
; N/A           ; None        ; -5.186 ns ; set_f_key_in        ; key:u3|state.s0                    ; clk      ;
; N/A           ; None        ; -5.556 ns ; set_f_key_in        ; key:u3|state.s3                    ; clk      ;
; N/A           ; None        ; -6.101 ns ; set_f_key_in        ; key:u3|key_out                     ; clk      ;
+---------------+-------------+-----------+---------------------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 13 20:57:15 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dds_top -c dds_top --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TLC5615:u7|SCLK_REG" as buffer
    Info: Detected ripple clock "key:u2|key_out" as buffer
    Info: Detected ripple clock "key:u3|key_out" as buffer
    Info: Detected ripple clock "key:u5|key_out" as buffer
Info: Clock "clk" has Internal fmax of 68.81 MHz between source register "key_coding:u6|f_control_temp[0]" and destination register "DDS:u1|register_32bus:u2|data_32out[31]" (period= 14.532 ns)
    Info: + Longest register to register delay is 4.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 4; REG Node = 'key_coding:u6|f_control_temp[0]'
        Info: 2: + IC(0.746 ns) + CELL(0.596 ns) = 1.342 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[0]~33'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.428 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[1]~35'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.514 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[2]~37'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.600 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[3]~39'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.686 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[4]~41'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.772 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[5]~43'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.858 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[6]~45'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.048 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[7]~47'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.134 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[8]~49'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.220 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[9]~51'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.306 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[10]~53'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.392 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[11]~55'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.478 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[12]~57'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.564 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[13]~59'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.650 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[14]~61'
        Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.825 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[15]~63'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.911 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[16]~65'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[17]~67'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.083 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[18]~69'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.169 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[19]~71'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.255 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[20]~73'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.341 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[21]~75'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.427 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[22]~77'
        Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[23]~79'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[24]~81'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.789 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[25]~83'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.875 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[26]~85'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.961 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[27]~87'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.047 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[28]~89'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.133 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 2; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[29]~91'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.219 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 1; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[30]~93'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.725 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 1; COMB Node = 'DDS:u1|register_32bus:u2|data_32out[31]~94'
        Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.833 ns; Loc. = LCFF_X18_Y10_N31; Fanout = 2; REG Node = 'DDS:u1|register_32bus:u2|data_32out[31]'
        Info: Total cell delay = 4.087 ns ( 84.56 % )
        Info: Total interconnect delay = 0.746 ns ( 15.44 % )
    Info: - Smallest clock skew is -2.169 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.754 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 178; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X18_Y10_N31; Fanout = 2; REG Node = 'DDS:u1|register_32bus:u2|data_32out[31]'
            Info: Total cell delay = 1.766 ns ( 64.12 % )
            Info: Total interconnect delay = 0.988 ns ( 35.88 % )
        Info: - Longest clock path from clock "clk" to source register is 4.923 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 4; REG Node = 'key:u3|key_out'
            Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'key:u3|key_out~clkctrl'
            Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 4.923 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 4; REG Node = 'key_coding:u6|f_control_temp[0]'
            Info: Total cell delay = 2.736 ns ( 55.58 % )
            Info: Total interconnect delay = 2.187 ns ( 44.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "key:u2|key_out" and destination pin or register "key_coding:u6|set_waveform_temp[1]" for clock "clk" (Hold time is 1.541 ns)
    Info: + Largest clock skew is 3.324 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.523 ns) + CELL(0.970 ns) = 3.593 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 4; REG Node = 'key:u2|key_out'
            Info: 3: + IC(1.519 ns) + CELL(0.000 ns) = 5.112 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'key:u2|key_out~clkctrl'
            Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 6.613 ns; Loc. = LCFF_X19_Y5_N17; Fanout = 16; REG Node = 'key_coding:u6|set_waveform_temp[1]'
            Info: Total cell delay = 2.736 ns ( 41.37 % )
            Info: Total interconnect delay = 3.877 ns ( 58.63 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.289 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.523 ns) + CELL(0.666 ns) = 3.289 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 4; REG Node = 'key:u2|key_out'
            Info: Total cell delay = 1.766 ns ( 53.69 % )
            Info: Total interconnect delay = 1.523 ns ( 46.31 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 4; REG Node = 'key:u2|key_out'
        Info: 2: + IC(1.471 ns) + CELL(0.206 ns) = 1.677 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 1; COMB Node = 'key_coding:u6|Add0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.785 ns; Loc. = LCFF_X19_Y5_N17; Fanout = 16; REG Node = 'key_coding:u6|set_waveform_temp[1]'
        Info: Total cell delay = 0.314 ns ( 17.59 % )
        Info: Total interconnect delay = 1.471 ns ( 82.41 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key:u3|key_out" (data pin = "set_f_key_in", clock pin = "clk") is 6.367 ns
    Info: + Longest pin to register delay is 8.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 5; PIN Node = 'set_f_key_in'
        Info: 2: + IC(6.982 ns) + CELL(0.651 ns) = 8.587 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'key:u3|Selector0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.695 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 4; REG Node = 'key:u3|key_out'
        Info: Total cell delay = 1.713 ns ( 19.70 % )
        Info: Total interconnect delay = 6.982 ns ( 80.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.288 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.288 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 4; REG Node = 'key:u3|key_out'
        Info: Total cell delay = 1.766 ns ( 77.19 % )
        Info: Total interconnect delay = 0.522 ns ( 22.81 % )
Info: tco from clock "clk" to destination pin "cs" through register "TLC5615:u7|CS_REG" is 11.072 ns
    Info: + Longest clock path from clock "clk" to source register is 6.616 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.934 ns) + CELL(0.970 ns) = 4.004 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 3; REG Node = 'TLC5615:u7|SCLK_REG'
        Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 5.104 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'TLC5615:u7|SCLK_REG~clkctrl'
        Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 6.616 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 3; REG Node = 'TLC5615:u7|CS_REG'
        Info: Total cell delay = 2.736 ns ( 41.35 % )
        Info: Total interconnect delay = 3.880 ns ( 58.65 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 3; REG Node = 'TLC5615:u7|CS_REG'
        Info: 2: + IC(0.916 ns) + CELL(3.236 ns) = 4.152 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'cs'
        Info: Total cell delay = 3.236 ns ( 77.94 % )
        Info: Total interconnect delay = 0.916 ns ( 22.06 % )
Info: th for register "key_coding:u6|p_control_temp[2]" (data pin = "reset", clock pin = "clk") is -1.318 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.610 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.934 ns) + CELL(0.970 ns) = 4.004 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 3; REG Node = 'key:u5|key_out'
        Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'key:u5|key_out~clkctrl'
        Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 6.610 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 4; REG Node = 'key_coding:u6|p_control_temp[2]'
        Info: Total cell delay = 2.736 ns ( 41.39 % )
        Info: Total interconnect delay = 3.874 ns ( 58.61 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 15; PIN Node = 'reset'
        Info: 2: + IC(6.630 ns) + CELL(0.660 ns) = 8.234 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 4; REG Node = 'key_coding:u6|p_control_temp[2]'
        Info: Total cell delay = 1.604 ns ( 19.48 % )
        Info: Total interconnect delay = 6.630 ns ( 80.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Tue May 13 20:57:17 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


