<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Stack_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_UNIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="STACK_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="STACK_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="STACK_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="STACK_CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STACK_CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="STACK_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="STACK_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="STACK_CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="STACK_CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STACK_CPU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="STACK_CPU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="STACK_CPU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="STACK_CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="STACK_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="STACK_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525146073" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525146073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525146073" xil_pn:in_ck="-7928463858711601440" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525146073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CONTROL_UNIT.v"/>
      <outfile xil_pn:name="INSTRUCTION_MEM_128x32.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="STACK.v"/>
      <outfile xil_pn:name="STACK_CPU.v"/>
      <outfile xil_pn:name="STACK_CPU_tb.v"/>
      <outfile xil_pn:name="STACK_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1525146335" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5787036673197367657" xil_pn:start_ts="1525146334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525146335" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1907085954585187545" xil_pn:start_ts="1525146335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524611368" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-288704616791310624" xil_pn:start_ts="1524611368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525146073" xil_pn:in_ck="-7928463858711601440" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525146073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CONTROL_UNIT.v"/>
      <outfile xil_pn:name="INSTRUCTION_MEM_128x32.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="STACK.v"/>
      <outfile xil_pn:name="STACK_CPU.v"/>
      <outfile xil_pn:name="STACK_CPU_tb.v"/>
      <outfile xil_pn:name="STACK_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1525146342" xil_pn:in_ck="-7928463858711601440" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="124078530180779921" xil_pn:start_ts="1525146335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="STACK_CPU_tb_beh.prj"/>
      <outfile xil_pn:name="STACK_CPU_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1525146343" xil_pn:in_ck="-91256042528189462" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5207220092798431316" xil_pn:start_ts="1525146342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="STACK_CPU_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="398471551153473170" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-288704616791310624" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5205532806865803052" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059685" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8497260959615237418" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525059727" xil_pn:in_ck="687664487560513403" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2595706096806222801" xil_pn:start_ts="1525059685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="STACK_CPU.lso"/>
      <outfile xil_pn:name="STACK_CPU.ngc"/>
      <outfile xil_pn:name="STACK_CPU.ngr"/>
      <outfile xil_pn:name="STACK_CPU.prj"/>
      <outfile xil_pn:name="STACK_CPU.stx"/>
      <outfile xil_pn:name="STACK_CPU.syr"/>
      <outfile xil_pn:name="STACK_CPU.xst"/>
      <outfile xil_pn:name="STACK_CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
