
EndDevice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003468  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000214  08003528  08003528  00004528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800373c  0800373c  0000473c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003740  08003740  00004740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003744  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000010  08003750  00005010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08003750  00005154  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d48  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5d  00000000  00000000  00016d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000071f2  00000000  00000000  00019cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  00020ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001008  00000000  00000000  00021bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d437  00000000  00000000  00022bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000150d7  00000000  00000000  0003fff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bb8f5  00000000  00000000  000550ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001109c3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002238  00000000  00000000  00110a08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  00112c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003510 	.word	0x08003510

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003510 	.word	0x08003510

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_f2uiz>:
 8000404:	219e      	movs	r1, #158	@ 0x9e
 8000406:	b510      	push	{r4, lr}
 8000408:	05c9      	lsls	r1, r1, #23
 800040a:	1c04      	adds	r4, r0, #0
 800040c:	f000 fa48 	bl	80008a0 <__aeabi_fcmpge>
 8000410:	2800      	cmp	r0, #0
 8000412:	d103      	bne.n	800041c <__aeabi_f2uiz+0x18>
 8000414:	1c20      	adds	r0, r4, #0
 8000416:	f000 f9b1 	bl	800077c <__aeabi_f2iz>
 800041a:	bd10      	pop	{r4, pc}
 800041c:	219e      	movs	r1, #158	@ 0x9e
 800041e:	1c20      	adds	r0, r4, #0
 8000420:	05c9      	lsls	r1, r1, #23
 8000422:	f000 f807 	bl	8000434 <__aeabi_fsub>
 8000426:	f000 f9a9 	bl	800077c <__aeabi_f2iz>
 800042a:	2380      	movs	r3, #128	@ 0x80
 800042c:	061b      	lsls	r3, r3, #24
 800042e:	469c      	mov	ip, r3
 8000430:	4460      	add	r0, ip
 8000432:	e7f2      	b.n	800041a <__aeabi_f2uiz+0x16>

08000434 <__aeabi_fsub>:
 8000434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000436:	4647      	mov	r7, r8
 8000438:	46ce      	mov	lr, r9
 800043a:	024e      	lsls	r6, r1, #9
 800043c:	0243      	lsls	r3, r0, #9
 800043e:	0045      	lsls	r5, r0, #1
 8000440:	0a72      	lsrs	r2, r6, #9
 8000442:	0fc4      	lsrs	r4, r0, #31
 8000444:	0048      	lsls	r0, r1, #1
 8000446:	b580      	push	{r7, lr}
 8000448:	4694      	mov	ip, r2
 800044a:	0a5f      	lsrs	r7, r3, #9
 800044c:	0e2d      	lsrs	r5, r5, #24
 800044e:	099b      	lsrs	r3, r3, #6
 8000450:	0e00      	lsrs	r0, r0, #24
 8000452:	0fc9      	lsrs	r1, r1, #31
 8000454:	09b6      	lsrs	r6, r6, #6
 8000456:	28ff      	cmp	r0, #255	@ 0xff
 8000458:	d024      	beq.n	80004a4 <__aeabi_fsub+0x70>
 800045a:	2201      	movs	r2, #1
 800045c:	4051      	eors	r1, r2
 800045e:	1a2a      	subs	r2, r5, r0
 8000460:	428c      	cmp	r4, r1
 8000462:	d00f      	beq.n	8000484 <__aeabi_fsub+0x50>
 8000464:	2a00      	cmp	r2, #0
 8000466:	dc00      	bgt.n	800046a <__aeabi_fsub+0x36>
 8000468:	e16a      	b.n	8000740 <__aeabi_fsub+0x30c>
 800046a:	2800      	cmp	r0, #0
 800046c:	d135      	bne.n	80004da <__aeabi_fsub+0xa6>
 800046e:	2e00      	cmp	r6, #0
 8000470:	d100      	bne.n	8000474 <__aeabi_fsub+0x40>
 8000472:	e0a2      	b.n	80005ba <__aeabi_fsub+0x186>
 8000474:	1e51      	subs	r1, r2, #1
 8000476:	2a01      	cmp	r2, #1
 8000478:	d100      	bne.n	800047c <__aeabi_fsub+0x48>
 800047a:	e124      	b.n	80006c6 <__aeabi_fsub+0x292>
 800047c:	2aff      	cmp	r2, #255	@ 0xff
 800047e:	d021      	beq.n	80004c4 <__aeabi_fsub+0x90>
 8000480:	000a      	movs	r2, r1
 8000482:	e02f      	b.n	80004e4 <__aeabi_fsub+0xb0>
 8000484:	2a00      	cmp	r2, #0
 8000486:	dc00      	bgt.n	800048a <__aeabi_fsub+0x56>
 8000488:	e167      	b.n	800075a <__aeabi_fsub+0x326>
 800048a:	2800      	cmp	r0, #0
 800048c:	d05e      	beq.n	800054c <__aeabi_fsub+0x118>
 800048e:	2dff      	cmp	r5, #255	@ 0xff
 8000490:	d018      	beq.n	80004c4 <__aeabi_fsub+0x90>
 8000492:	2180      	movs	r1, #128	@ 0x80
 8000494:	04c9      	lsls	r1, r1, #19
 8000496:	430e      	orrs	r6, r1
 8000498:	2a1b      	cmp	r2, #27
 800049a:	dc00      	bgt.n	800049e <__aeabi_fsub+0x6a>
 800049c:	e076      	b.n	800058c <__aeabi_fsub+0x158>
 800049e:	002a      	movs	r2, r5
 80004a0:	3301      	adds	r3, #1
 80004a2:	e032      	b.n	800050a <__aeabi_fsub+0xd6>
 80004a4:	002a      	movs	r2, r5
 80004a6:	3aff      	subs	r2, #255	@ 0xff
 80004a8:	4691      	mov	r9, r2
 80004aa:	2e00      	cmp	r6, #0
 80004ac:	d042      	beq.n	8000534 <__aeabi_fsub+0x100>
 80004ae:	428c      	cmp	r4, r1
 80004b0:	d055      	beq.n	800055e <__aeabi_fsub+0x12a>
 80004b2:	464a      	mov	r2, r9
 80004b4:	2a00      	cmp	r2, #0
 80004b6:	d100      	bne.n	80004ba <__aeabi_fsub+0x86>
 80004b8:	e09c      	b.n	80005f4 <__aeabi_fsub+0x1c0>
 80004ba:	2d00      	cmp	r5, #0
 80004bc:	d100      	bne.n	80004c0 <__aeabi_fsub+0x8c>
 80004be:	e077      	b.n	80005b0 <__aeabi_fsub+0x17c>
 80004c0:	000c      	movs	r4, r1
 80004c2:	0033      	movs	r3, r6
 80004c4:	08db      	lsrs	r3, r3, #3
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d100      	bne.n	80004cc <__aeabi_fsub+0x98>
 80004ca:	e06e      	b.n	80005aa <__aeabi_fsub+0x176>
 80004cc:	2280      	movs	r2, #128	@ 0x80
 80004ce:	03d2      	lsls	r2, r2, #15
 80004d0:	4313      	orrs	r3, r2
 80004d2:	025b      	lsls	r3, r3, #9
 80004d4:	20ff      	movs	r0, #255	@ 0xff
 80004d6:	0a5b      	lsrs	r3, r3, #9
 80004d8:	e024      	b.n	8000524 <__aeabi_fsub+0xf0>
 80004da:	2dff      	cmp	r5, #255	@ 0xff
 80004dc:	d0f2      	beq.n	80004c4 <__aeabi_fsub+0x90>
 80004de:	2180      	movs	r1, #128	@ 0x80
 80004e0:	04c9      	lsls	r1, r1, #19
 80004e2:	430e      	orrs	r6, r1
 80004e4:	2101      	movs	r1, #1
 80004e6:	2a1b      	cmp	r2, #27
 80004e8:	dc08      	bgt.n	80004fc <__aeabi_fsub+0xc8>
 80004ea:	0031      	movs	r1, r6
 80004ec:	2020      	movs	r0, #32
 80004ee:	40d1      	lsrs	r1, r2
 80004f0:	1a82      	subs	r2, r0, r2
 80004f2:	4096      	lsls	r6, r2
 80004f4:	0032      	movs	r2, r6
 80004f6:	1e50      	subs	r0, r2, #1
 80004f8:	4182      	sbcs	r2, r0
 80004fa:	4311      	orrs	r1, r2
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	015a      	lsls	r2, r3, #5
 8000500:	d460      	bmi.n	80005c4 <__aeabi_fsub+0x190>
 8000502:	2107      	movs	r1, #7
 8000504:	002a      	movs	r2, r5
 8000506:	4019      	ands	r1, r3
 8000508:	d057      	beq.n	80005ba <__aeabi_fsub+0x186>
 800050a:	210f      	movs	r1, #15
 800050c:	4019      	ands	r1, r3
 800050e:	2904      	cmp	r1, #4
 8000510:	d000      	beq.n	8000514 <__aeabi_fsub+0xe0>
 8000512:	3304      	adds	r3, #4
 8000514:	0159      	lsls	r1, r3, #5
 8000516:	d550      	bpl.n	80005ba <__aeabi_fsub+0x186>
 8000518:	1c50      	adds	r0, r2, #1
 800051a:	2afe      	cmp	r2, #254	@ 0xfe
 800051c:	d045      	beq.n	80005aa <__aeabi_fsub+0x176>
 800051e:	019b      	lsls	r3, r3, #6
 8000520:	b2c0      	uxtb	r0, r0
 8000522:	0a5b      	lsrs	r3, r3, #9
 8000524:	05c0      	lsls	r0, r0, #23
 8000526:	4318      	orrs	r0, r3
 8000528:	07e4      	lsls	r4, r4, #31
 800052a:	4320      	orrs	r0, r4
 800052c:	bcc0      	pop	{r6, r7}
 800052e:	46b9      	mov	r9, r7
 8000530:	46b0      	mov	r8, r6
 8000532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000534:	2201      	movs	r2, #1
 8000536:	4051      	eors	r1, r2
 8000538:	428c      	cmp	r4, r1
 800053a:	d1ba      	bne.n	80004b2 <__aeabi_fsub+0x7e>
 800053c:	464a      	mov	r2, r9
 800053e:	2a00      	cmp	r2, #0
 8000540:	d010      	beq.n	8000564 <__aeabi_fsub+0x130>
 8000542:	2d00      	cmp	r5, #0
 8000544:	d100      	bne.n	8000548 <__aeabi_fsub+0x114>
 8000546:	e098      	b.n	800067a <__aeabi_fsub+0x246>
 8000548:	2300      	movs	r3, #0
 800054a:	e7bb      	b.n	80004c4 <__aeabi_fsub+0x90>
 800054c:	2e00      	cmp	r6, #0
 800054e:	d034      	beq.n	80005ba <__aeabi_fsub+0x186>
 8000550:	1e51      	subs	r1, r2, #1
 8000552:	2a01      	cmp	r2, #1
 8000554:	d06e      	beq.n	8000634 <__aeabi_fsub+0x200>
 8000556:	2aff      	cmp	r2, #255	@ 0xff
 8000558:	d0b4      	beq.n	80004c4 <__aeabi_fsub+0x90>
 800055a:	000a      	movs	r2, r1
 800055c:	e79c      	b.n	8000498 <__aeabi_fsub+0x64>
 800055e:	2a00      	cmp	r2, #0
 8000560:	d000      	beq.n	8000564 <__aeabi_fsub+0x130>
 8000562:	e088      	b.n	8000676 <__aeabi_fsub+0x242>
 8000564:	20fe      	movs	r0, #254	@ 0xfe
 8000566:	1c6a      	adds	r2, r5, #1
 8000568:	4210      	tst	r0, r2
 800056a:	d000      	beq.n	800056e <__aeabi_fsub+0x13a>
 800056c:	e092      	b.n	8000694 <__aeabi_fsub+0x260>
 800056e:	2d00      	cmp	r5, #0
 8000570:	d000      	beq.n	8000574 <__aeabi_fsub+0x140>
 8000572:	e0a4      	b.n	80006be <__aeabi_fsub+0x28a>
 8000574:	2b00      	cmp	r3, #0
 8000576:	d100      	bne.n	800057a <__aeabi_fsub+0x146>
 8000578:	e0cb      	b.n	8000712 <__aeabi_fsub+0x2de>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d000      	beq.n	8000580 <__aeabi_fsub+0x14c>
 800057e:	e0ca      	b.n	8000716 <__aeabi_fsub+0x2e2>
 8000580:	2200      	movs	r2, #0
 8000582:	08db      	lsrs	r3, r3, #3
 8000584:	025b      	lsls	r3, r3, #9
 8000586:	0a5b      	lsrs	r3, r3, #9
 8000588:	b2d0      	uxtb	r0, r2
 800058a:	e7cb      	b.n	8000524 <__aeabi_fsub+0xf0>
 800058c:	0031      	movs	r1, r6
 800058e:	2020      	movs	r0, #32
 8000590:	40d1      	lsrs	r1, r2
 8000592:	1a82      	subs	r2, r0, r2
 8000594:	4096      	lsls	r6, r2
 8000596:	0032      	movs	r2, r6
 8000598:	1e50      	subs	r0, r2, #1
 800059a:	4182      	sbcs	r2, r0
 800059c:	430a      	orrs	r2, r1
 800059e:	189b      	adds	r3, r3, r2
 80005a0:	015a      	lsls	r2, r3, #5
 80005a2:	d5ae      	bpl.n	8000502 <__aeabi_fsub+0xce>
 80005a4:	1c6a      	adds	r2, r5, #1
 80005a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80005a8:	d14a      	bne.n	8000640 <__aeabi_fsub+0x20c>
 80005aa:	20ff      	movs	r0, #255	@ 0xff
 80005ac:	2300      	movs	r3, #0
 80005ae:	e7b9      	b.n	8000524 <__aeabi_fsub+0xf0>
 80005b0:	22ff      	movs	r2, #255	@ 0xff
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d14b      	bne.n	800064e <__aeabi_fsub+0x21a>
 80005b6:	000c      	movs	r4, r1
 80005b8:	0033      	movs	r3, r6
 80005ba:	08db      	lsrs	r3, r3, #3
 80005bc:	2aff      	cmp	r2, #255	@ 0xff
 80005be:	d100      	bne.n	80005c2 <__aeabi_fsub+0x18e>
 80005c0:	e781      	b.n	80004c6 <__aeabi_fsub+0x92>
 80005c2:	e7df      	b.n	8000584 <__aeabi_fsub+0x150>
 80005c4:	019f      	lsls	r7, r3, #6
 80005c6:	09bf      	lsrs	r7, r7, #6
 80005c8:	0038      	movs	r0, r7
 80005ca:	f000 f973 	bl	80008b4 <__clzsi2>
 80005ce:	3805      	subs	r0, #5
 80005d0:	4087      	lsls	r7, r0
 80005d2:	4285      	cmp	r5, r0
 80005d4:	dc21      	bgt.n	800061a <__aeabi_fsub+0x1e6>
 80005d6:	003b      	movs	r3, r7
 80005d8:	2120      	movs	r1, #32
 80005da:	1b42      	subs	r2, r0, r5
 80005dc:	3201      	adds	r2, #1
 80005de:	40d3      	lsrs	r3, r2
 80005e0:	1a8a      	subs	r2, r1, r2
 80005e2:	4097      	lsls	r7, r2
 80005e4:	1e7a      	subs	r2, r7, #1
 80005e6:	4197      	sbcs	r7, r2
 80005e8:	2200      	movs	r2, #0
 80005ea:	433b      	orrs	r3, r7
 80005ec:	0759      	lsls	r1, r3, #29
 80005ee:	d000      	beq.n	80005f2 <__aeabi_fsub+0x1be>
 80005f0:	e78b      	b.n	800050a <__aeabi_fsub+0xd6>
 80005f2:	e78f      	b.n	8000514 <__aeabi_fsub+0xe0>
 80005f4:	20fe      	movs	r0, #254	@ 0xfe
 80005f6:	1c6a      	adds	r2, r5, #1
 80005f8:	4210      	tst	r0, r2
 80005fa:	d112      	bne.n	8000622 <__aeabi_fsub+0x1ee>
 80005fc:	2d00      	cmp	r5, #0
 80005fe:	d152      	bne.n	80006a6 <__aeabi_fsub+0x272>
 8000600:	2b00      	cmp	r3, #0
 8000602:	d07c      	beq.n	80006fe <__aeabi_fsub+0x2ca>
 8000604:	2e00      	cmp	r6, #0
 8000606:	d0bb      	beq.n	8000580 <__aeabi_fsub+0x14c>
 8000608:	1b9a      	subs	r2, r3, r6
 800060a:	0150      	lsls	r0, r2, #5
 800060c:	d400      	bmi.n	8000610 <__aeabi_fsub+0x1dc>
 800060e:	e08b      	b.n	8000728 <__aeabi_fsub+0x2f4>
 8000610:	2401      	movs	r4, #1
 8000612:	2200      	movs	r2, #0
 8000614:	1af3      	subs	r3, r6, r3
 8000616:	400c      	ands	r4, r1
 8000618:	e7e8      	b.n	80005ec <__aeabi_fsub+0x1b8>
 800061a:	4b56      	ldr	r3, [pc, #344]	@ (8000774 <__aeabi_fsub+0x340>)
 800061c:	1a2a      	subs	r2, r5, r0
 800061e:	403b      	ands	r3, r7
 8000620:	e7e4      	b.n	80005ec <__aeabi_fsub+0x1b8>
 8000622:	1b9f      	subs	r7, r3, r6
 8000624:	017a      	lsls	r2, r7, #5
 8000626:	d446      	bmi.n	80006b6 <__aeabi_fsub+0x282>
 8000628:	2f00      	cmp	r7, #0
 800062a:	d1cd      	bne.n	80005c8 <__aeabi_fsub+0x194>
 800062c:	2400      	movs	r4, #0
 800062e:	2000      	movs	r0, #0
 8000630:	2300      	movs	r3, #0
 8000632:	e777      	b.n	8000524 <__aeabi_fsub+0xf0>
 8000634:	199b      	adds	r3, r3, r6
 8000636:	2501      	movs	r5, #1
 8000638:	3201      	adds	r2, #1
 800063a:	0159      	lsls	r1, r3, #5
 800063c:	d400      	bmi.n	8000640 <__aeabi_fsub+0x20c>
 800063e:	e760      	b.n	8000502 <__aeabi_fsub+0xce>
 8000640:	2101      	movs	r1, #1
 8000642:	484d      	ldr	r0, [pc, #308]	@ (8000778 <__aeabi_fsub+0x344>)
 8000644:	4019      	ands	r1, r3
 8000646:	085b      	lsrs	r3, r3, #1
 8000648:	4003      	ands	r3, r0
 800064a:	430b      	orrs	r3, r1
 800064c:	e7ce      	b.n	80005ec <__aeabi_fsub+0x1b8>
 800064e:	1e57      	subs	r7, r2, #1
 8000650:	2a01      	cmp	r2, #1
 8000652:	d05a      	beq.n	800070a <__aeabi_fsub+0x2d6>
 8000654:	000c      	movs	r4, r1
 8000656:	2aff      	cmp	r2, #255	@ 0xff
 8000658:	d033      	beq.n	80006c2 <__aeabi_fsub+0x28e>
 800065a:	2201      	movs	r2, #1
 800065c:	2f1b      	cmp	r7, #27
 800065e:	dc07      	bgt.n	8000670 <__aeabi_fsub+0x23c>
 8000660:	2120      	movs	r1, #32
 8000662:	1bc9      	subs	r1, r1, r7
 8000664:	001a      	movs	r2, r3
 8000666:	408b      	lsls	r3, r1
 8000668:	40fa      	lsrs	r2, r7
 800066a:	1e59      	subs	r1, r3, #1
 800066c:	418b      	sbcs	r3, r1
 800066e:	431a      	orrs	r2, r3
 8000670:	0005      	movs	r5, r0
 8000672:	1ab3      	subs	r3, r6, r2
 8000674:	e743      	b.n	80004fe <__aeabi_fsub+0xca>
 8000676:	2d00      	cmp	r5, #0
 8000678:	d123      	bne.n	80006c2 <__aeabi_fsub+0x28e>
 800067a:	22ff      	movs	r2, #255	@ 0xff
 800067c:	2b00      	cmp	r3, #0
 800067e:	d09b      	beq.n	80005b8 <__aeabi_fsub+0x184>
 8000680:	1e51      	subs	r1, r2, #1
 8000682:	2a01      	cmp	r2, #1
 8000684:	d0d6      	beq.n	8000634 <__aeabi_fsub+0x200>
 8000686:	2aff      	cmp	r2, #255	@ 0xff
 8000688:	d01b      	beq.n	80006c2 <__aeabi_fsub+0x28e>
 800068a:	291b      	cmp	r1, #27
 800068c:	dd2c      	ble.n	80006e8 <__aeabi_fsub+0x2b4>
 800068e:	0002      	movs	r2, r0
 8000690:	1c73      	adds	r3, r6, #1
 8000692:	e73a      	b.n	800050a <__aeabi_fsub+0xd6>
 8000694:	2aff      	cmp	r2, #255	@ 0xff
 8000696:	d088      	beq.n	80005aa <__aeabi_fsub+0x176>
 8000698:	199b      	adds	r3, r3, r6
 800069a:	085b      	lsrs	r3, r3, #1
 800069c:	0759      	lsls	r1, r3, #29
 800069e:	d000      	beq.n	80006a2 <__aeabi_fsub+0x26e>
 80006a0:	e733      	b.n	800050a <__aeabi_fsub+0xd6>
 80006a2:	08db      	lsrs	r3, r3, #3
 80006a4:	e76e      	b.n	8000584 <__aeabi_fsub+0x150>
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d110      	bne.n	80006cc <__aeabi_fsub+0x298>
 80006aa:	2e00      	cmp	r6, #0
 80006ac:	d043      	beq.n	8000736 <__aeabi_fsub+0x302>
 80006ae:	2401      	movs	r4, #1
 80006b0:	0033      	movs	r3, r6
 80006b2:	400c      	ands	r4, r1
 80006b4:	e706      	b.n	80004c4 <__aeabi_fsub+0x90>
 80006b6:	2401      	movs	r4, #1
 80006b8:	1af7      	subs	r7, r6, r3
 80006ba:	400c      	ands	r4, r1
 80006bc:	e784      	b.n	80005c8 <__aeabi_fsub+0x194>
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d104      	bne.n	80006cc <__aeabi_fsub+0x298>
 80006c2:	0033      	movs	r3, r6
 80006c4:	e6fe      	b.n	80004c4 <__aeabi_fsub+0x90>
 80006c6:	2501      	movs	r5, #1
 80006c8:	1b9b      	subs	r3, r3, r6
 80006ca:	e718      	b.n	80004fe <__aeabi_fsub+0xca>
 80006cc:	2e00      	cmp	r6, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fsub+0x29e>
 80006d0:	e6f8      	b.n	80004c4 <__aeabi_fsub+0x90>
 80006d2:	2280      	movs	r2, #128	@ 0x80
 80006d4:	03d2      	lsls	r2, r2, #15
 80006d6:	4297      	cmp	r7, r2
 80006d8:	d304      	bcc.n	80006e4 <__aeabi_fsub+0x2b0>
 80006da:	4594      	cmp	ip, r2
 80006dc:	d202      	bcs.n	80006e4 <__aeabi_fsub+0x2b0>
 80006de:	2401      	movs	r4, #1
 80006e0:	0033      	movs	r3, r6
 80006e2:	400c      	ands	r4, r1
 80006e4:	08db      	lsrs	r3, r3, #3
 80006e6:	e6f1      	b.n	80004cc <__aeabi_fsub+0x98>
 80006e8:	001a      	movs	r2, r3
 80006ea:	2520      	movs	r5, #32
 80006ec:	40ca      	lsrs	r2, r1
 80006ee:	1a69      	subs	r1, r5, r1
 80006f0:	408b      	lsls	r3, r1
 80006f2:	1e59      	subs	r1, r3, #1
 80006f4:	418b      	sbcs	r3, r1
 80006f6:	4313      	orrs	r3, r2
 80006f8:	0005      	movs	r5, r0
 80006fa:	199b      	adds	r3, r3, r6
 80006fc:	e750      	b.n	80005a0 <__aeabi_fsub+0x16c>
 80006fe:	2e00      	cmp	r6, #0
 8000700:	d094      	beq.n	800062c <__aeabi_fsub+0x1f8>
 8000702:	2401      	movs	r4, #1
 8000704:	0033      	movs	r3, r6
 8000706:	400c      	ands	r4, r1
 8000708:	e73a      	b.n	8000580 <__aeabi_fsub+0x14c>
 800070a:	000c      	movs	r4, r1
 800070c:	2501      	movs	r5, #1
 800070e:	1af3      	subs	r3, r6, r3
 8000710:	e6f5      	b.n	80004fe <__aeabi_fsub+0xca>
 8000712:	0033      	movs	r3, r6
 8000714:	e734      	b.n	8000580 <__aeabi_fsub+0x14c>
 8000716:	199b      	adds	r3, r3, r6
 8000718:	2200      	movs	r2, #0
 800071a:	0159      	lsls	r1, r3, #5
 800071c:	d5c1      	bpl.n	80006a2 <__aeabi_fsub+0x26e>
 800071e:	4a15      	ldr	r2, [pc, #84]	@ (8000774 <__aeabi_fsub+0x340>)
 8000720:	4013      	ands	r3, r2
 8000722:	08db      	lsrs	r3, r3, #3
 8000724:	2201      	movs	r2, #1
 8000726:	e72d      	b.n	8000584 <__aeabi_fsub+0x150>
 8000728:	2a00      	cmp	r2, #0
 800072a:	d100      	bne.n	800072e <__aeabi_fsub+0x2fa>
 800072c:	e77e      	b.n	800062c <__aeabi_fsub+0x1f8>
 800072e:	0013      	movs	r3, r2
 8000730:	2200      	movs	r2, #0
 8000732:	08db      	lsrs	r3, r3, #3
 8000734:	e726      	b.n	8000584 <__aeabi_fsub+0x150>
 8000736:	2380      	movs	r3, #128	@ 0x80
 8000738:	2400      	movs	r4, #0
 800073a:	20ff      	movs	r0, #255	@ 0xff
 800073c:	03db      	lsls	r3, r3, #15
 800073e:	e6f1      	b.n	8000524 <__aeabi_fsub+0xf0>
 8000740:	2a00      	cmp	r2, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fsub+0x312>
 8000744:	e756      	b.n	80005f4 <__aeabi_fsub+0x1c0>
 8000746:	1b47      	subs	r7, r0, r5
 8000748:	003a      	movs	r2, r7
 800074a:	2d00      	cmp	r5, #0
 800074c:	d100      	bne.n	8000750 <__aeabi_fsub+0x31c>
 800074e:	e730      	b.n	80005b2 <__aeabi_fsub+0x17e>
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	04d2      	lsls	r2, r2, #19
 8000754:	000c      	movs	r4, r1
 8000756:	4313      	orrs	r3, r2
 8000758:	e77f      	b.n	800065a <__aeabi_fsub+0x226>
 800075a:	2a00      	cmp	r2, #0
 800075c:	d100      	bne.n	8000760 <__aeabi_fsub+0x32c>
 800075e:	e701      	b.n	8000564 <__aeabi_fsub+0x130>
 8000760:	1b41      	subs	r1, r0, r5
 8000762:	2d00      	cmp	r5, #0
 8000764:	d101      	bne.n	800076a <__aeabi_fsub+0x336>
 8000766:	000a      	movs	r2, r1
 8000768:	e788      	b.n	800067c <__aeabi_fsub+0x248>
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	04d2      	lsls	r2, r2, #19
 800076e:	4313      	orrs	r3, r2
 8000770:	e78b      	b.n	800068a <__aeabi_fsub+0x256>
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	fbffffff 	.word	0xfbffffff
 8000778:	7dffffff 	.word	0x7dffffff

0800077c <__aeabi_f2iz>:
 800077c:	0241      	lsls	r1, r0, #9
 800077e:	0042      	lsls	r2, r0, #1
 8000780:	0fc3      	lsrs	r3, r0, #31
 8000782:	0a49      	lsrs	r1, r1, #9
 8000784:	2000      	movs	r0, #0
 8000786:	0e12      	lsrs	r2, r2, #24
 8000788:	2a7e      	cmp	r2, #126	@ 0x7e
 800078a:	dd03      	ble.n	8000794 <__aeabi_f2iz+0x18>
 800078c:	2a9d      	cmp	r2, #157	@ 0x9d
 800078e:	dd02      	ble.n	8000796 <__aeabi_f2iz+0x1a>
 8000790:	4a09      	ldr	r2, [pc, #36]	@ (80007b8 <__aeabi_f2iz+0x3c>)
 8000792:	1898      	adds	r0, r3, r2
 8000794:	4770      	bx	lr
 8000796:	2080      	movs	r0, #128	@ 0x80
 8000798:	0400      	lsls	r0, r0, #16
 800079a:	4301      	orrs	r1, r0
 800079c:	2a95      	cmp	r2, #149	@ 0x95
 800079e:	dc07      	bgt.n	80007b0 <__aeabi_f2iz+0x34>
 80007a0:	2096      	movs	r0, #150	@ 0x96
 80007a2:	1a82      	subs	r2, r0, r2
 80007a4:	40d1      	lsrs	r1, r2
 80007a6:	4248      	negs	r0, r1
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d1f3      	bne.n	8000794 <__aeabi_f2iz+0x18>
 80007ac:	0008      	movs	r0, r1
 80007ae:	e7f1      	b.n	8000794 <__aeabi_f2iz+0x18>
 80007b0:	3a96      	subs	r2, #150	@ 0x96
 80007b2:	4091      	lsls	r1, r2
 80007b4:	e7f7      	b.n	80007a6 <__aeabi_f2iz+0x2a>
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	7fffffff 	.word	0x7fffffff

080007bc <__aeabi_ui2f>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	1e04      	subs	r4, r0, #0
 80007c0:	d00e      	beq.n	80007e0 <__aeabi_ui2f+0x24>
 80007c2:	f000 f877 	bl	80008b4 <__clzsi2>
 80007c6:	239e      	movs	r3, #158	@ 0x9e
 80007c8:	0001      	movs	r1, r0
 80007ca:	1a1b      	subs	r3, r3, r0
 80007cc:	2b96      	cmp	r3, #150	@ 0x96
 80007ce:	dc0c      	bgt.n	80007ea <__aeabi_ui2f+0x2e>
 80007d0:	2808      	cmp	r0, #8
 80007d2:	d02f      	beq.n	8000834 <__aeabi_ui2f+0x78>
 80007d4:	3908      	subs	r1, #8
 80007d6:	408c      	lsls	r4, r1
 80007d8:	0264      	lsls	r4, r4, #9
 80007da:	0a64      	lsrs	r4, r4, #9
 80007dc:	b2d8      	uxtb	r0, r3
 80007de:	e001      	b.n	80007e4 <__aeabi_ui2f+0x28>
 80007e0:	2000      	movs	r0, #0
 80007e2:	2400      	movs	r4, #0
 80007e4:	05c0      	lsls	r0, r0, #23
 80007e6:	4320      	orrs	r0, r4
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	2b99      	cmp	r3, #153	@ 0x99
 80007ec:	dc16      	bgt.n	800081c <__aeabi_ui2f+0x60>
 80007ee:	1f42      	subs	r2, r0, #5
 80007f0:	2805      	cmp	r0, #5
 80007f2:	d000      	beq.n	80007f6 <__aeabi_ui2f+0x3a>
 80007f4:	4094      	lsls	r4, r2
 80007f6:	0022      	movs	r2, r4
 80007f8:	4810      	ldr	r0, [pc, #64]	@ (800083c <__aeabi_ui2f+0x80>)
 80007fa:	4002      	ands	r2, r0
 80007fc:	0765      	lsls	r5, r4, #29
 80007fe:	d009      	beq.n	8000814 <__aeabi_ui2f+0x58>
 8000800:	250f      	movs	r5, #15
 8000802:	402c      	ands	r4, r5
 8000804:	2c04      	cmp	r4, #4
 8000806:	d005      	beq.n	8000814 <__aeabi_ui2f+0x58>
 8000808:	3204      	adds	r2, #4
 800080a:	0154      	lsls	r4, r2, #5
 800080c:	d502      	bpl.n	8000814 <__aeabi_ui2f+0x58>
 800080e:	239f      	movs	r3, #159	@ 0x9f
 8000810:	4002      	ands	r2, r0
 8000812:	1a5b      	subs	r3, r3, r1
 8000814:	0192      	lsls	r2, r2, #6
 8000816:	0a54      	lsrs	r4, r2, #9
 8000818:	b2d8      	uxtb	r0, r3
 800081a:	e7e3      	b.n	80007e4 <__aeabi_ui2f+0x28>
 800081c:	0002      	movs	r2, r0
 800081e:	0020      	movs	r0, r4
 8000820:	321b      	adds	r2, #27
 8000822:	4090      	lsls	r0, r2
 8000824:	0002      	movs	r2, r0
 8000826:	1e50      	subs	r0, r2, #1
 8000828:	4182      	sbcs	r2, r0
 800082a:	2005      	movs	r0, #5
 800082c:	1a40      	subs	r0, r0, r1
 800082e:	40c4      	lsrs	r4, r0
 8000830:	4314      	orrs	r4, r2
 8000832:	e7e0      	b.n	80007f6 <__aeabi_ui2f+0x3a>
 8000834:	0264      	lsls	r4, r4, #9
 8000836:	2096      	movs	r0, #150	@ 0x96
 8000838:	0a64      	lsrs	r4, r4, #9
 800083a:	e7d3      	b.n	80007e4 <__aeabi_ui2f+0x28>
 800083c:	fbffffff 	.word	0xfbffffff

08000840 <__aeabi_cfrcmple>:
 8000840:	4684      	mov	ip, r0
 8000842:	0008      	movs	r0, r1
 8000844:	4661      	mov	r1, ip
 8000846:	e7ff      	b.n	8000848 <__aeabi_cfcmpeq>

08000848 <__aeabi_cfcmpeq>:
 8000848:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800084a:	f000 f8c9 	bl	80009e0 <__lesf2>
 800084e:	2800      	cmp	r0, #0
 8000850:	d401      	bmi.n	8000856 <__aeabi_cfcmpeq+0xe>
 8000852:	2100      	movs	r1, #0
 8000854:	42c8      	cmn	r0, r1
 8000856:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000858 <__aeabi_fcmpeq>:
 8000858:	b510      	push	{r4, lr}
 800085a:	f000 f849 	bl	80008f0 <__eqsf2>
 800085e:	4240      	negs	r0, r0
 8000860:	3001      	adds	r0, #1
 8000862:	bd10      	pop	{r4, pc}

08000864 <__aeabi_fcmplt>:
 8000864:	b510      	push	{r4, lr}
 8000866:	f000 f8bb 	bl	80009e0 <__lesf2>
 800086a:	2800      	cmp	r0, #0
 800086c:	db01      	blt.n	8000872 <__aeabi_fcmplt+0xe>
 800086e:	2000      	movs	r0, #0
 8000870:	bd10      	pop	{r4, pc}
 8000872:	2001      	movs	r0, #1
 8000874:	bd10      	pop	{r4, pc}
 8000876:	46c0      	nop			@ (mov r8, r8)

08000878 <__aeabi_fcmple>:
 8000878:	b510      	push	{r4, lr}
 800087a:	f000 f8b1 	bl	80009e0 <__lesf2>
 800087e:	2800      	cmp	r0, #0
 8000880:	dd01      	ble.n	8000886 <__aeabi_fcmple+0xe>
 8000882:	2000      	movs	r0, #0
 8000884:	bd10      	pop	{r4, pc}
 8000886:	2001      	movs	r0, #1
 8000888:	bd10      	pop	{r4, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)

0800088c <__aeabi_fcmpgt>:
 800088c:	b510      	push	{r4, lr}
 800088e:	f000 f857 	bl	8000940 <__gesf2>
 8000892:	2800      	cmp	r0, #0
 8000894:	dc01      	bgt.n	800089a <__aeabi_fcmpgt+0xe>
 8000896:	2000      	movs	r0, #0
 8000898:	bd10      	pop	{r4, pc}
 800089a:	2001      	movs	r0, #1
 800089c:	bd10      	pop	{r4, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)

080008a0 <__aeabi_fcmpge>:
 80008a0:	b510      	push	{r4, lr}
 80008a2:	f000 f84d 	bl	8000940 <__gesf2>
 80008a6:	2800      	cmp	r0, #0
 80008a8:	da01      	bge.n	80008ae <__aeabi_fcmpge+0xe>
 80008aa:	2000      	movs	r0, #0
 80008ac:	bd10      	pop	{r4, pc}
 80008ae:	2001      	movs	r0, #1
 80008b0:	bd10      	pop	{r4, pc}
 80008b2:	46c0      	nop			@ (mov r8, r8)

080008b4 <__clzsi2>:
 80008b4:	211c      	movs	r1, #28
 80008b6:	2301      	movs	r3, #1
 80008b8:	041b      	lsls	r3, r3, #16
 80008ba:	4298      	cmp	r0, r3
 80008bc:	d301      	bcc.n	80008c2 <__clzsi2+0xe>
 80008be:	0c00      	lsrs	r0, r0, #16
 80008c0:	3910      	subs	r1, #16
 80008c2:	0a1b      	lsrs	r3, r3, #8
 80008c4:	4298      	cmp	r0, r3
 80008c6:	d301      	bcc.n	80008cc <__clzsi2+0x18>
 80008c8:	0a00      	lsrs	r0, r0, #8
 80008ca:	3908      	subs	r1, #8
 80008cc:	091b      	lsrs	r3, r3, #4
 80008ce:	4298      	cmp	r0, r3
 80008d0:	d301      	bcc.n	80008d6 <__clzsi2+0x22>
 80008d2:	0900      	lsrs	r0, r0, #4
 80008d4:	3904      	subs	r1, #4
 80008d6:	a202      	add	r2, pc, #8	@ (adr r2, 80008e0 <__clzsi2+0x2c>)
 80008d8:	5c10      	ldrb	r0, [r2, r0]
 80008da:	1840      	adds	r0, r0, r1
 80008dc:	4770      	bx	lr
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	02020304 	.word	0x02020304
 80008e4:	01010101 	.word	0x01010101
	...

080008f0 <__eqsf2>:
 80008f0:	b570      	push	{r4, r5, r6, lr}
 80008f2:	0042      	lsls	r2, r0, #1
 80008f4:	024e      	lsls	r6, r1, #9
 80008f6:	004c      	lsls	r4, r1, #1
 80008f8:	0245      	lsls	r5, r0, #9
 80008fa:	0a6d      	lsrs	r5, r5, #9
 80008fc:	0e12      	lsrs	r2, r2, #24
 80008fe:	0fc3      	lsrs	r3, r0, #31
 8000900:	0a76      	lsrs	r6, r6, #9
 8000902:	0e24      	lsrs	r4, r4, #24
 8000904:	0fc9      	lsrs	r1, r1, #31
 8000906:	2aff      	cmp	r2, #255	@ 0xff
 8000908:	d010      	beq.n	800092c <__eqsf2+0x3c>
 800090a:	2cff      	cmp	r4, #255	@ 0xff
 800090c:	d00c      	beq.n	8000928 <__eqsf2+0x38>
 800090e:	2001      	movs	r0, #1
 8000910:	42a2      	cmp	r2, r4
 8000912:	d10a      	bne.n	800092a <__eqsf2+0x3a>
 8000914:	42b5      	cmp	r5, r6
 8000916:	d108      	bne.n	800092a <__eqsf2+0x3a>
 8000918:	428b      	cmp	r3, r1
 800091a:	d00f      	beq.n	800093c <__eqsf2+0x4c>
 800091c:	2a00      	cmp	r2, #0
 800091e:	d104      	bne.n	800092a <__eqsf2+0x3a>
 8000920:	0028      	movs	r0, r5
 8000922:	1e43      	subs	r3, r0, #1
 8000924:	4198      	sbcs	r0, r3
 8000926:	e000      	b.n	800092a <__eqsf2+0x3a>
 8000928:	2001      	movs	r0, #1
 800092a:	bd70      	pop	{r4, r5, r6, pc}
 800092c:	2001      	movs	r0, #1
 800092e:	2cff      	cmp	r4, #255	@ 0xff
 8000930:	d1fb      	bne.n	800092a <__eqsf2+0x3a>
 8000932:	4335      	orrs	r5, r6
 8000934:	d1f9      	bne.n	800092a <__eqsf2+0x3a>
 8000936:	404b      	eors	r3, r1
 8000938:	0018      	movs	r0, r3
 800093a:	e7f6      	b.n	800092a <__eqsf2+0x3a>
 800093c:	2000      	movs	r0, #0
 800093e:	e7f4      	b.n	800092a <__eqsf2+0x3a>

08000940 <__gesf2>:
 8000940:	b530      	push	{r4, r5, lr}
 8000942:	0042      	lsls	r2, r0, #1
 8000944:	0244      	lsls	r4, r0, #9
 8000946:	024d      	lsls	r5, r1, #9
 8000948:	0fc3      	lsrs	r3, r0, #31
 800094a:	0048      	lsls	r0, r1, #1
 800094c:	0a64      	lsrs	r4, r4, #9
 800094e:	0e12      	lsrs	r2, r2, #24
 8000950:	0a6d      	lsrs	r5, r5, #9
 8000952:	0e00      	lsrs	r0, r0, #24
 8000954:	0fc9      	lsrs	r1, r1, #31
 8000956:	2aff      	cmp	r2, #255	@ 0xff
 8000958:	d019      	beq.n	800098e <__gesf2+0x4e>
 800095a:	28ff      	cmp	r0, #255	@ 0xff
 800095c:	d00b      	beq.n	8000976 <__gesf2+0x36>
 800095e:	2a00      	cmp	r2, #0
 8000960:	d11e      	bne.n	80009a0 <__gesf2+0x60>
 8000962:	2800      	cmp	r0, #0
 8000964:	d10b      	bne.n	800097e <__gesf2+0x3e>
 8000966:	2d00      	cmp	r5, #0
 8000968:	d027      	beq.n	80009ba <__gesf2+0x7a>
 800096a:	2c00      	cmp	r4, #0
 800096c:	d134      	bne.n	80009d8 <__gesf2+0x98>
 800096e:	2900      	cmp	r1, #0
 8000970:	d02f      	beq.n	80009d2 <__gesf2+0x92>
 8000972:	0008      	movs	r0, r1
 8000974:	bd30      	pop	{r4, r5, pc}
 8000976:	2d00      	cmp	r5, #0
 8000978:	d128      	bne.n	80009cc <__gesf2+0x8c>
 800097a:	2a00      	cmp	r2, #0
 800097c:	d101      	bne.n	8000982 <__gesf2+0x42>
 800097e:	2c00      	cmp	r4, #0
 8000980:	d0f5      	beq.n	800096e <__gesf2+0x2e>
 8000982:	428b      	cmp	r3, r1
 8000984:	d107      	bne.n	8000996 <__gesf2+0x56>
 8000986:	2b00      	cmp	r3, #0
 8000988:	d023      	beq.n	80009d2 <__gesf2+0x92>
 800098a:	0018      	movs	r0, r3
 800098c:	e7f2      	b.n	8000974 <__gesf2+0x34>
 800098e:	2c00      	cmp	r4, #0
 8000990:	d11c      	bne.n	80009cc <__gesf2+0x8c>
 8000992:	28ff      	cmp	r0, #255	@ 0xff
 8000994:	d014      	beq.n	80009c0 <__gesf2+0x80>
 8000996:	1e58      	subs	r0, r3, #1
 8000998:	2302      	movs	r3, #2
 800099a:	4018      	ands	r0, r3
 800099c:	3801      	subs	r0, #1
 800099e:	e7e9      	b.n	8000974 <__gesf2+0x34>
 80009a0:	2800      	cmp	r0, #0
 80009a2:	d0f8      	beq.n	8000996 <__gesf2+0x56>
 80009a4:	428b      	cmp	r3, r1
 80009a6:	d1f6      	bne.n	8000996 <__gesf2+0x56>
 80009a8:	4282      	cmp	r2, r0
 80009aa:	dcf4      	bgt.n	8000996 <__gesf2+0x56>
 80009ac:	dbeb      	blt.n	8000986 <__gesf2+0x46>
 80009ae:	42ac      	cmp	r4, r5
 80009b0:	d8f1      	bhi.n	8000996 <__gesf2+0x56>
 80009b2:	2000      	movs	r0, #0
 80009b4:	42ac      	cmp	r4, r5
 80009b6:	d2dd      	bcs.n	8000974 <__gesf2+0x34>
 80009b8:	e7e5      	b.n	8000986 <__gesf2+0x46>
 80009ba:	2c00      	cmp	r4, #0
 80009bc:	d0da      	beq.n	8000974 <__gesf2+0x34>
 80009be:	e7ea      	b.n	8000996 <__gesf2+0x56>
 80009c0:	2d00      	cmp	r5, #0
 80009c2:	d103      	bne.n	80009cc <__gesf2+0x8c>
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d1e6      	bne.n	8000996 <__gesf2+0x56>
 80009c8:	2000      	movs	r0, #0
 80009ca:	e7d3      	b.n	8000974 <__gesf2+0x34>
 80009cc:	2002      	movs	r0, #2
 80009ce:	4240      	negs	r0, r0
 80009d0:	e7d0      	b.n	8000974 <__gesf2+0x34>
 80009d2:	2001      	movs	r0, #1
 80009d4:	4240      	negs	r0, r0
 80009d6:	e7cd      	b.n	8000974 <__gesf2+0x34>
 80009d8:	428b      	cmp	r3, r1
 80009da:	d0e8      	beq.n	80009ae <__gesf2+0x6e>
 80009dc:	e7db      	b.n	8000996 <__gesf2+0x56>
 80009de:	46c0      	nop			@ (mov r8, r8)

080009e0 <__lesf2>:
 80009e0:	b530      	push	{r4, r5, lr}
 80009e2:	0042      	lsls	r2, r0, #1
 80009e4:	0244      	lsls	r4, r0, #9
 80009e6:	024d      	lsls	r5, r1, #9
 80009e8:	0fc3      	lsrs	r3, r0, #31
 80009ea:	0048      	lsls	r0, r1, #1
 80009ec:	0a64      	lsrs	r4, r4, #9
 80009ee:	0e12      	lsrs	r2, r2, #24
 80009f0:	0a6d      	lsrs	r5, r5, #9
 80009f2:	0e00      	lsrs	r0, r0, #24
 80009f4:	0fc9      	lsrs	r1, r1, #31
 80009f6:	2aff      	cmp	r2, #255	@ 0xff
 80009f8:	d01a      	beq.n	8000a30 <__lesf2+0x50>
 80009fa:	28ff      	cmp	r0, #255	@ 0xff
 80009fc:	d00e      	beq.n	8000a1c <__lesf2+0x3c>
 80009fe:	2a00      	cmp	r2, #0
 8000a00:	d11e      	bne.n	8000a40 <__lesf2+0x60>
 8000a02:	2800      	cmp	r0, #0
 8000a04:	d10e      	bne.n	8000a24 <__lesf2+0x44>
 8000a06:	2d00      	cmp	r5, #0
 8000a08:	d02a      	beq.n	8000a60 <__lesf2+0x80>
 8000a0a:	2c00      	cmp	r4, #0
 8000a0c:	d00c      	beq.n	8000a28 <__lesf2+0x48>
 8000a0e:	428b      	cmp	r3, r1
 8000a10:	d01d      	beq.n	8000a4e <__lesf2+0x6e>
 8000a12:	1e58      	subs	r0, r3, #1
 8000a14:	2302      	movs	r3, #2
 8000a16:	4018      	ands	r0, r3
 8000a18:	3801      	subs	r0, #1
 8000a1a:	e010      	b.n	8000a3e <__lesf2+0x5e>
 8000a1c:	2d00      	cmp	r5, #0
 8000a1e:	d10d      	bne.n	8000a3c <__lesf2+0x5c>
 8000a20:	2a00      	cmp	r2, #0
 8000a22:	d120      	bne.n	8000a66 <__lesf2+0x86>
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d11e      	bne.n	8000a66 <__lesf2+0x86>
 8000a28:	2900      	cmp	r1, #0
 8000a2a:	d023      	beq.n	8000a74 <__lesf2+0x94>
 8000a2c:	0008      	movs	r0, r1
 8000a2e:	e006      	b.n	8000a3e <__lesf2+0x5e>
 8000a30:	2c00      	cmp	r4, #0
 8000a32:	d103      	bne.n	8000a3c <__lesf2+0x5c>
 8000a34:	28ff      	cmp	r0, #255	@ 0xff
 8000a36:	d1ec      	bne.n	8000a12 <__lesf2+0x32>
 8000a38:	2d00      	cmp	r5, #0
 8000a3a:	d017      	beq.n	8000a6c <__lesf2+0x8c>
 8000a3c:	2002      	movs	r0, #2
 8000a3e:	bd30      	pop	{r4, r5, pc}
 8000a40:	2800      	cmp	r0, #0
 8000a42:	d0e6      	beq.n	8000a12 <__lesf2+0x32>
 8000a44:	428b      	cmp	r3, r1
 8000a46:	d1e4      	bne.n	8000a12 <__lesf2+0x32>
 8000a48:	4282      	cmp	r2, r0
 8000a4a:	dce2      	bgt.n	8000a12 <__lesf2+0x32>
 8000a4c:	db04      	blt.n	8000a58 <__lesf2+0x78>
 8000a4e:	42ac      	cmp	r4, r5
 8000a50:	d8df      	bhi.n	8000a12 <__lesf2+0x32>
 8000a52:	2000      	movs	r0, #0
 8000a54:	42ac      	cmp	r4, r5
 8000a56:	d2f2      	bcs.n	8000a3e <__lesf2+0x5e>
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d00b      	beq.n	8000a74 <__lesf2+0x94>
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	e7ee      	b.n	8000a3e <__lesf2+0x5e>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d0ec      	beq.n	8000a3e <__lesf2+0x5e>
 8000a64:	e7d5      	b.n	8000a12 <__lesf2+0x32>
 8000a66:	428b      	cmp	r3, r1
 8000a68:	d1d3      	bne.n	8000a12 <__lesf2+0x32>
 8000a6a:	e7f5      	b.n	8000a58 <__lesf2+0x78>
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	d0e5      	beq.n	8000a3e <__lesf2+0x5e>
 8000a72:	e7ce      	b.n	8000a12 <__lesf2+0x32>
 8000a74:	2001      	movs	r0, #1
 8000a76:	4240      	negs	r0, r0
 8000a78:	e7e1      	b.n	8000a3e <__lesf2+0x5e>
 8000a7a:	46c0      	nop			@ (mov r8, r8)

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b500      	push	{lr}
 8000a7e:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a80:	224c      	movs	r2, #76	@ 0x4c
 8000a82:	2100      	movs	r1, #0
 8000a84:	a805      	add	r0, sp, #20
 8000a86:	f002 fd17 	bl	80034b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8a:	2210      	movs	r2, #16
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4668      	mov	r0, sp
 8000a90:	f002 fd12 	bl	80034b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a94:	2080      	movs	r0, #128	@ 0x80
 8000a96:	00c0      	lsls	r0, r0, #3
 8000a98:	f001 fd98 	bl	80025cc <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a9c:	f001 fd8c 	bl	80025b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000aa0:	2290      	movs	r2, #144	@ 0x90
 8000aa2:	2018      	movs	r0, #24
 8000aa4:	4913      	ldr	r1, [pc, #76]	@ (8000af4 <SystemClock_Config+0x78>)
 8000aa6:	588b      	ldr	r3, [r1, r2]
 8000aa8:	4383      	bics	r3, r0
 8000aaa:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000aac:	2314      	movs	r3, #20
 8000aae:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ab0:	336d      	adds	r3, #109	@ 0x6d
 8000ab2:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ab4:	3b80      	subs	r3, #128	@ 0x80
 8000ab6:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000ab8:	2300      	movs	r3, #0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000aba:	3a40      	subs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000abc:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000abe:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000ac0:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ac2:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac4:	f001 fea0 	bl	8002808 <HAL_RCC_OscConfig>
 8000ac8:	2800      	cmp	r0, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ace:	e7fe      	b.n	8000ace <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ad0:	2207      	movs	r2, #7
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	9200      	str	r2, [sp, #0]
 8000ad6:	9301      	str	r3, [sp, #4]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000adc:	2100      	movs	r1, #0
 8000ade:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae0:	9202      	str	r2, [sp, #8]
 8000ae2:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ae4:	f002 f9bc 	bl	8002e60 <HAL_RCC_ClockConfig>
 8000ae8:	2800      	cmp	r0, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0x74>
 8000aec:	b672      	cpsid	i
  while (1)
 8000aee:	e7fe      	b.n	8000aee <SystemClock_Config+0x72>
}
 8000af0:	b019      	add	sp, #100	@ 0x64
 8000af2:	bd00      	pop	{pc}
 8000af4:	40021000 	.word	0x40021000

08000af8 <main>:
{
 8000af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afa:	46ce      	mov	lr, r9
 8000afc:	4647      	mov	r7, r8
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b089      	sub	sp, #36	@ 0x24
  HAL_Init();
 8000b02:	f000 ff7d 	bl	8001a00 <HAL_Init>
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b06:	2280      	movs	r2, #128	@ 0x80
 8000b08:	4c6c      	ldr	r4, [pc, #432]	@ (8000cbc <main+0x1c4>)
 8000b0a:	0552      	lsls	r2, r2, #21
 8000b0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000b12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b14:	4013      	ands	r3, r2
 8000b16:	9301      	str	r3, [sp, #4]
 8000b18:	9b01      	ldr	r3, [sp, #4]
  HAL_PWR_EnableBkUpAccess();
 8000b1a:	f001 fd4d 	bl	80025b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_BACKUPRESET_FORCE();
 8000b1e:	2290      	movs	r2, #144	@ 0x90
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	58a1      	ldr	r1, [r4, r2]
 8000b24:	025b      	lsls	r3, r3, #9
 8000b26:	430b      	orrs	r3, r1
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY));
 8000b28:	2190      	movs	r1, #144	@ 0x90
  __HAL_RCC_BACKUPRESET_FORCE();
 8000b2a:	50a3      	str	r3, [r4, r2]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY));
 8000b2c:	3a8e      	subs	r2, #142	@ 0x8e
 8000b2e:	0015      	movs	r5, r2
 8000b30:	5863      	ldr	r3, [r4, r1]
 8000b32:	401d      	ands	r5, r3
 8000b34:	421a      	tst	r2, r3
 8000b36:	d1fa      	bne.n	8000b2e <main+0x36>
  __HAL_RCC_BACKUPRESET_RELEASE();
 8000b38:	5863      	ldr	r3, [r4, r1]
 8000b3a:	4a61      	ldr	r2, [pc, #388]	@ (8000cc0 <main+0x1c8>)
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	5063      	str	r3, [r4, r1]
  SystemClock_Config();
 8000b40:	f7ff ff9c 	bl	8000a7c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b44:	2204      	movs	r2, #4
 8000b46:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000b48:	4690      	mov	r8, r2
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000b4e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  hcomp1.Instance = COMP1;
 8000b50:	4e5c      	ldr	r6, [pc, #368]	@ (8000cc4 <main+0x1cc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b52:	4013      	ands	r3, r2
 8000b54:	9302      	str	r3, [sp, #8]
 8000b56:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b58:	2301      	movs	r3, #1
 8000b5a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000b5c:	0030      	movs	r0, r6
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	64e2      	str	r2, [r4, #76]	@ 0x4c
 8000b62:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000b64:	61f5      	str	r5, [r6, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4013      	ands	r3, r2
 8000b68:	9303      	str	r3, [sp, #12]
 8000b6a:	9b03      	ldr	r3, [sp, #12]
  hcomp1.Instance = COMP1;
 8000b6c:	4b56      	ldr	r3, [pc, #344]	@ (8000cc8 <main+0x1d0>)
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8000b6e:	60b5      	str	r5, [r6, #8]
  hcomp1.Instance = COMP1;
 8000b70:	6033      	str	r3, [r6, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO3;
 8000b72:	2380      	movs	r3, #128	@ 0x80
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	6133      	str	r3, [r6, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8000b78:	3bd1      	subs	r3, #209	@ 0xd1
 8000b7a:	3bff      	subs	r3, #255	@ 0xff
 8000b7c:	6173      	str	r3, [r6, #20]
  hcomp1.Init.Mode = COMP_POWERMODE_ULTRALOWPOWER;
 8000b7e:	23c0      	movs	r3, #192	@ 0xc0
 8000b80:	031b      	lsls	r3, r3, #12
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000b82:	61b5      	str	r5, [r6, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000b84:	6235      	str	r5, [r6, #32]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000b86:	6075      	str	r5, [r6, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000b88:	6275      	str	r5, [r6, #36]	@ 0x24
  hcomp1.Init.Mode = COMP_POWERMODE_ULTRALOWPOWER;
 8000b8a:	60f3      	str	r3, [r6, #12]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000b8c:	f000 ff68 	bl	8001a60 <HAL_COMP_Init>
 8000b90:	1e05      	subs	r5, r0, #0
 8000b92:	d001      	beq.n	8000b98 <main+0xa0>
 8000b94:	b672      	cpsid	i
  while (1)
 8000b96:	e7fe      	b.n	8000b96 <main+0x9e>
  LPTIM_IC_ConfigTypeDef sConfig = {0};
 8000b98:	2310      	movs	r3, #16
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	a804      	add	r0, sp, #16
 8000ba0:	4699      	mov	r9, r3
 8000ba2:	f002 fc89 	bl	80034b8 <memset>
  hlptim1.Instance = LPTIM1;
 8000ba6:	4f49      	ldr	r7, [pc, #292]	@ (8000ccc <main+0x1d4>)
 8000ba8:	4b49      	ldr	r3, [pc, #292]	@ (8000cd0 <main+0x1d8>)
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000baa:	2200      	movs	r2, #0
  hlptim1.Instance = LPTIM1;
 8000bac:	603b      	str	r3, [r7, #0]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000bae:	4b49      	ldr	r3, [pc, #292]	@ (8000cd4 <main+0x1dc>)
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8000bb0:	0038      	movs	r0, r7
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000bb2:	617b      	str	r3, [r7, #20]
  hlptim1.Init.Period = 65535;
 8000bb4:	623b      	str	r3, [r7, #32]
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000bb6:	2300      	movs	r3, #0
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8000bb8:	607d      	str	r5, [r7, #4]
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000bba:	633a      	str	r2, [r7, #48]	@ 0x30
 8000bbc:	637b      	str	r3, [r7, #52]	@ 0x34
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8000bbe:	60bd      	str	r5, [r7, #8]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000bc0:	627d      	str	r5, [r7, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8000bc2:	62bd      	str	r5, [r7, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8000bc4:	62fd      	str	r5, [r7, #44]	@ 0x2c
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8000bc6:	f001 fb23 	bl	8002210 <HAL_LPTIM_Init>
 8000bca:	1e02      	subs	r2, r0, #0
 8000bcc:	d001      	beq.n	8000bd2 <main+0xda>
 8000bce:	b672      	cpsid	i
  while (1)
 8000bd0:	e7fe      	b.n	8000bd0 <main+0xd8>
  sConfig.ICInputSource = LPTIM_IC1SOURCE_COMP1;
 8000bd2:	2380      	movs	r3, #128	@ 0x80
 8000bd4:	025b      	lsls	r3, r3, #9
 8000bd6:	9304      	str	r3, [sp, #16]
  sConfig.ICPolarity = LPTIM_ICPOLARITY_FALLING;
 8000bd8:	4643      	mov	r3, r8
  sConfig.ICPrescaler = LPTIM_ICPSC_DIV1;
 8000bda:	9005      	str	r0, [sp, #20]
  sConfig.ICFilter = LPTIM_ICFLT_CLOCK_DIV1;
 8000bdc:	9007      	str	r0, [sp, #28]
  if (HAL_LPTIM_IC_ConfigChannel(&hlptim1, &sConfig, LPTIM_CHANNEL_1) != HAL_OK)
 8000bde:	a904      	add	r1, sp, #16
 8000be0:	0038      	movs	r0, r7
  sConfig.ICPolarity = LPTIM_ICPOLARITY_FALLING;
 8000be2:	9306      	str	r3, [sp, #24]
  if (HAL_LPTIM_IC_ConfigChannel(&hlptim1, &sConfig, LPTIM_CHANNEL_1) != HAL_OK)
 8000be4:	f001 fc78 	bl	80024d8 <HAL_LPTIM_IC_ConfigChannel>
 8000be8:	2800      	cmp	r0, #0
 8000bea:	d001      	beq.n	8000bf0 <main+0xf8>
 8000bec:	b672      	cpsid	i
  while (1)
 8000bee:	e7fe      	b.n	8000bee <main+0xf6>
  sConfig.ICInputSource = LPTIM_IC3SOURCE_COMP1;
 8000bf0:	2380      	movs	r3, #128	@ 0x80
  sConfig.ICPolarity = LPTIM_ICPOLARITY_RISING;
 8000bf2:	9006      	str	r0, [sp, #24]
  sConfig.ICInputSource = LPTIM_IC3SOURCE_COMP1;
 8000bf4:	045b      	lsls	r3, r3, #17
  if (HAL_LPTIM_IC_ConfigChannel(&hlptim1, &sConfig, LPTIM_CHANNEL_3) != HAL_OK)
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	0038      	movs	r0, r7
 8000bfa:	a904      	add	r1, sp, #16
  sConfig.ICInputSource = LPTIM_IC3SOURCE_COMP1;
 8000bfc:	9304      	str	r3, [sp, #16]
  if (HAL_LPTIM_IC_ConfigChannel(&hlptim1, &sConfig, LPTIM_CHANNEL_3) != HAL_OK)
 8000bfe:	f001 fc6b 	bl	80024d8 <HAL_LPTIM_IC_ConfigChannel>
 8000c02:	2800      	cmp	r0, #0
 8000c04:	d116      	bne.n	8000c34 <main+0x13c>
  hrtc.Instance = RTC;
 8000c06:	4d34      	ldr	r5, [pc, #208]	@ (8000cd8 <main+0x1e0>)
 8000c08:	4b34      	ldr	r3, [pc, #208]	@ (8000cdc <main+0x1e4>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c0a:	6068      	str	r0, [r5, #4]
  hrtc.Instance = RTC;
 8000c0c:	602b      	str	r3, [r5, #0]
  hrtc.Init.AsynchPrediv = 127;
 8000c0e:	237f      	movs	r3, #127	@ 0x7f
 8000c10:	60ab      	str	r3, [r5, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c12:	3380      	adds	r3, #128	@ 0x80
 8000c14:	60eb      	str	r3, [r5, #12]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c16:	2380      	movs	r3, #128	@ 0x80
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c18:	6128      	str	r0, [r5, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c1a:	6168      	str	r0, [r5, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c1c:	61a8      	str	r0, [r5, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c1e:	05db      	lsls	r3, r3, #23
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000c20:	6228      	str	r0, [r5, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8000c22:	6268      	str	r0, [r5, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c24:	0028      	movs	r0, r5
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c26:	61eb      	str	r3, [r5, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c28:	f002 fb26 	bl	8003278 <HAL_RTC_Init>
 8000c2c:	1e01      	subs	r1, r0, #0
 8000c2e:	d003      	beq.n	8000c38 <main+0x140>
 8000c30:	b672      	cpsid	i
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <main+0x13a>
 8000c34:	b672      	cpsid	i
 8000c36:	e7fe      	b.n	8000c36 <main+0x13e>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
 8000c38:	0003      	movs	r3, r0
 8000c3a:	2204      	movs	r2, #4
 8000c3c:	0028      	movs	r0, r5
 8000c3e:	f002 fba3 	bl	8003388 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000c42:	4680      	mov	r8, r0
 8000c44:	2800      	cmp	r0, #0
 8000c46:	d001      	beq.n	8000c4c <main+0x154>
 8000c48:	b672      	cpsid	i
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <main+0x152>
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8000c4c:	0028      	movs	r0, r5
 8000c4e:	f002 fc19 	bl	8003484 <HAL_RTCEx_DeactivateWakeUpTimer>
  BSP_LCD_GLASS_Init();
 8000c52:	f000 fbbf 	bl	80013d4 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 8000c56:	f000 fcc9 	bl	80015ec <BSP_LCD_GLASS_Clear>
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5a:	2280      	movs	r2, #128	@ 0x80
 8000c5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c5e:	0552      	lsls	r2, r2, #21
 8000c60:	4313      	orrs	r3, r2
 8000c62:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000c64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c66:	4013      	ands	r3, r2
 8000c68:	9304      	str	r3, [sp, #16]
 8000c6a:	9b04      	ldr	r3, [sp, #16]
  HAL_PWREx_EnableLowPowerRunMode();
 8000c6c:	f001 fcfa 	bl	8002664 <HAL_PWREx_EnableLowPowerRunMode>
  HAL_COMP_Start(&hcomp1);
 8000c70:	0030      	movs	r0, r6
 8000c72:	f000 fff7 	bl	8001c64 <HAL_COMP_Start>
  HAL_LPTIM_IC_Start_IT(&hlptim1, LPTIM_CHANNEL_1);
 8000c76:	4641      	mov	r1, r8
 8000c78:	0038      	movs	r0, r7
 8000c7a:	f001 fb91 	bl	80023a0 <HAL_LPTIM_IC_Start_IT>
  HAL_LPTIM_IC_Start_IT(&hlptim1, LPTIM_CHANNEL_3);
 8000c7e:	2102      	movs	r1, #2
 8000c80:	0038      	movs	r0, r7
 8000c82:	f001 fb8d 	bl	80023a0 <HAL_LPTIM_IC_Start_IT>
  BSP_LCD_GLASS_ScrollSentence((uint8_t *)"       waiting for signal and go to STOP mode ", 1 , 149);
 8000c86:	2295      	movs	r2, #149	@ 0x95
 8000c88:	2101      	movs	r1, #1
 8000c8a:	4815      	ldr	r0, [pc, #84]	@ (8000ce0 <main+0x1e8>)
 8000c8c:	f000 fcb6 	bl	80015fc <BSP_LCD_GLASS_ScrollSentence>
  BSP_LCD_GLASS_Clear();
 8000c90:	f000 fcac 	bl	80015ec <BSP_LCD_GLASS_Clear>
  MODIFY_REG(LCD->FCR, (LCD_FCR_PON | LCD_FCR_CC | LCD_FCR_HD), ( LCD_PULSEONDURATION_1 | LCD_CONTRASTLEVEL_0 | LCD_HIGHDRIVE_DISABLE));
 8000c94:	4a13      	ldr	r2, [pc, #76]	@ (8000ce4 <main+0x1ec>)
 8000c96:	4914      	ldr	r1, [pc, #80]	@ (8000ce8 <main+0x1f0>)
 8000c98:	6853      	ldr	r3, [r2, #4]
 8000c9a:	400b      	ands	r3, r1
 8000c9c:	4649      	mov	r1, r9
 8000c9e:	4319      	orrs	r1, r3
  while (READ_BIT(LCD->SR, LCD_SR_FCRSR) == 0);
 8000ca0:	2320      	movs	r3, #32
  MODIFY_REG(LCD->FCR, (LCD_FCR_PON | LCD_FCR_CC | LCD_FCR_HD), ( LCD_PULSEONDURATION_1 | LCD_CONTRASTLEVEL_0 | LCD_HIGHDRIVE_DISABLE));
 8000ca2:	6051      	str	r1, [r2, #4]
  while (READ_BIT(LCD->SR, LCD_SR_FCRSR) == 0);
 8000ca4:	6891      	ldr	r1, [r2, #8]
 8000ca6:	4219      	tst	r1, r3
 8000ca8:	d0fc      	beq.n	8000ca4 <main+0x1ac>
  BSP_LCD_GLASS_DisplayString((uint8_t *)"IDLE");
 8000caa:	4810      	ldr	r0, [pc, #64]	@ (8000cec <main+0x1f4>)
 8000cac:	f000 fc52 	bl	8001554 <BSP_LCD_GLASS_DisplayString>
	  HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
 8000cb0:	2401      	movs	r4, #1
 8000cb2:	0020      	movs	r0, r4
 8000cb4:	f001 fce0 	bl	8002678 <HAL_PWREx_EnterSTOP1Mode>
  while (1)
 8000cb8:	e7fb      	b.n	8000cb2 <main+0x1ba>
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	fffeffff 	.word	0xfffeffff
 8000cc4:	200000d0 	.word	0x200000d0
 8000cc8:	40010200 	.word	0x40010200
 8000ccc:	20000078 	.word	0x20000078
 8000cd0:	40007c00 	.word	0x40007c00
 8000cd4:	0000ffff 	.word	0x0000ffff
 8000cd8:	20000048 	.word	0x20000048
 8000cdc:	40002800 	.word	0x40002800
 8000ce0:	08003528 	.word	0x08003528
 8000ce4:	40002400 	.word	0x40002400
 8000ce8:	ffffe38e 	.word	0xffffe38e
 8000cec:	08003558 	.word	0x08003558

08000cf0 <CaptureFalling_Callback>:
  * @param  LPTIMx Low-Power Timer instance
  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_LPTIM_IC_GetCaptureCH1(const LPTIM_TypeDef *LPTIMx)
{
  return (uint32_t)(READ_BIT(LPTIMx->CCR1, LPTIM_CCR1_CCR1));
 8000cf0:	4910      	ldr	r1, [pc, #64]	@ (8000d34 <CaptureFalling_Callback+0x44>)
    oldValueFall = newValueFall;
 8000cf2:	4a11      	ldr	r2, [pc, #68]	@ (8000d38 <CaptureFalling_Callback+0x48>)
 8000cf4:	6949      	ldr	r1, [r1, #20]
 8000cf6:	6813      	ldr	r3, [r2, #0]
 8000cf8:	0409      	lsls	r1, r1, #16
 8000cfa:	0c09      	lsrs	r1, r1, #16
{
 8000cfc:	b510      	push	{r4, lr}
    newValueFall = LL_LPTIM_IC_GetCaptureCH1(LPTIM1);
 8000cfe:	6011      	str	r1, [r2, #0]
    if (newValueFall > oldValueFall && newValueRise > oldValueFall )
 8000d00:	428b      	cmp	r3, r1
 8000d02:	d20b      	bcs.n	8000d1c <CaptureFalling_Callback+0x2c>
 8000d04:	4a0d      	ldr	r2, [pc, #52]	@ (8000d3c <CaptureFalling_Callback+0x4c>)
 8000d06:	6812      	ldr	r2, [r2, #0]
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d207      	bcs.n	8000d1c <CaptureFalling_Callback+0x2c>
        negDutyCycle = (newValueRise - oldValueFall) * 100 / DiffValueFall;
 8000d0c:	2064      	movs	r0, #100	@ 0x64
 8000d0e:	1ad2      	subs	r2, r2, r3
 8000d10:	4350      	muls	r0, r2
        DiffValueFall = (newValueFall - oldValueFall);
 8000d12:	1ac9      	subs	r1, r1, r3
        negDutyCycle = (newValueRise - oldValueFall) * 100 / DiffValueFall;
 8000d14:	f7ff fa00 	bl	8000118 <__udivsi3>
 8000d18:	4c09      	ldr	r4, [pc, #36]	@ (8000d40 <CaptureFalling_Callback+0x50>)
 8000d1a:	6020      	str	r0, [r4, #0]
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 8000d1c:	2280      	movs	r2, #128	@ 0x80
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <CaptureFalling_Callback+0x54>)
 8000d20:	01d2      	lsls	r2, r2, #7
 8000d22:	6999      	ldr	r1, [r3, #24]
 8000d24:	430a      	orrs	r2, r1
 8000d26:	619a      	str	r2, [r3, #24]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	6999      	ldr	r1, [r3, #24]
 8000d2c:	00d2      	lsls	r2, r2, #3
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	619a      	str	r2, [r3, #24]
}
 8000d32:	bd10      	pop	{r4, pc}
 8000d34:	40007c00 	.word	0x40007c00
 8000d38:	2000003c 	.word	0x2000003c
 8000d3c:	20000044 	.word	0x20000044
 8000d40:	20000040 	.word	0x20000040
 8000d44:	40002800 	.word	0x40002800

08000d48 <CaptureRising_Callback>:
  * @param  LPTIMx Low-Power Timer instance
  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_LPTIM_IC_GetCaptureCH3(const LPTIM_TypeDef *LPTIMx)
{
  return (uint32_t)(READ_BIT(LPTIMx->CCR3, LPTIM_CCR3_CCR3));
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <CaptureRising_Callback+0x10>)
    newValueRise = LL_LPTIM_IC_GetCaptureCH3(LPTIM1);
 8000d4a:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <CaptureRising_Callback+0x14>)
 8000d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d4e:	041b      	lsls	r3, r3, #16
 8000d50:	0c1b      	lsrs	r3, r3, #16
 8000d52:	6013      	str	r3, [r2, #0]
}
 8000d54:	4770      	bx	lr
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	40007c00 	.word	0x40007c00
 8000d5c:	20000044 	.word	0x20000044

08000d60 <WakeUp_Callback>:
 8000d60:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <WakeUp_Callback+0x80>)
    preValueRise = actValueRise;
 8000d62:	4a20      	ldr	r2, [pc, #128]	@ (8000de4 <WakeUp_Callback+0x84>)
 8000d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d66:	6811      	ldr	r1, [r2, #0]
 8000d68:	041b      	lsls	r3, r3, #16
 8000d6a:	0c1b      	lsrs	r3, r3, #16
{
 8000d6c:	b570      	push	{r4, r5, r6, lr}
    actValueRise = LL_LPTIM_IC_GetCaptureCH3(LPTIM1);
 8000d6e:	6013      	str	r3, [r2, #0]
    if(preValueRise != actValueRise)
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d020      	beq.n	8000db6 <WakeUp_Callback+0x56>
        Convert_IntegerIntoChar(negDutyCycle, (uint16_t *)tab);
 8000d74:	4b1c      	ldr	r3, [pc, #112]	@ (8000de8 <WakeUp_Callback+0x88>)
 8000d76:	6818      	ldr	r0, [r3, #0]
 8000d78:	f7ff fd20 	bl	80007bc <__aeabi_ui2f>
  uint32_t number1 = (uint32_t) number;
 8000d7c:	f7ff fb42 	bl	8000404 <__aeabi_f2uiz>
  units = number1%10;
 8000d80:	210a      	movs	r1, #10
  uint32_t number1 = (uint32_t) number;
 8000d82:	0005      	movs	r5, r0
  units = number1%10;
 8000d84:	f7ff fa4e 	bl	8000224 <__aeabi_uidivmod>
  *(p_tab+5) = units + 0x30;
 8000d88:	000b      	movs	r3, r1
 8000d8a:	4c18      	ldr	r4, [pc, #96]	@ (8000dec <WakeUp_Callback+0x8c>)
 8000d8c:	3330      	adds	r3, #48	@ 0x30
 8000d8e:	8163      	strh	r3, [r4, #10]
  tens = ((number1-units)/10)%10;
 8000d90:	1a68      	subs	r0, r5, r1
 8000d92:	210a      	movs	r1, #10
 8000d94:	f7ff f9c0 	bl	8000118 <__udivsi3>
 8000d98:	210a      	movs	r1, #10
 8000d9a:	f7ff fa43 	bl	8000224 <__aeabi_uidivmod>
        tab[0] = 0x44; //"D"
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <WakeUp_Callback+0x90>)
  *(p_tab+4) = tens + 0x30;
 8000da0:	3130      	adds	r1, #48	@ 0x30
        tab[0] = 0x44; //"D"
 8000da2:	6023      	str	r3, [r4, #0]
 8000da4:	4b13      	ldr	r3, [pc, #76]	@ (8000df4 <WakeUp_Callback+0x94>)
  *(p_tab+4) = tens + 0x30;
 8000da6:	8121      	strh	r1, [r4, #8]
        tab[0] = 0x44; //"D"
 8000da8:	6063      	str	r3, [r4, #4]
    BSP_LCD_GLASS_Clear();
 8000daa:	f000 fc1f 	bl	80015ec <BSP_LCD_GLASS_Clear>
    BSP_LCD_GLASS_DisplayStrDeci(tab);
 8000dae:	0020      	movs	r0, r4
 8000db0:	f000 fbe8 	bl	8001584 <BSP_LCD_GLASS_DisplayStrDeci>
}
 8000db4:	bd70      	pop	{r4, r5, r6, pc}
        negDutyCycle = 0;
 8000db6:	2200      	movs	r2, #0
        tab[0] = 0x49; //"I"
 8000db8:	4c0c      	ldr	r4, [pc, #48]	@ (8000dec <WakeUp_Callback+0x8c>)
 8000dba:	4b0f      	ldr	r3, [pc, #60]	@ (8000df8 <WakeUp_Callback+0x98>)
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx)
{
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTIE);
 8000dbc:	490f      	ldr	r1, [pc, #60]	@ (8000dfc <WakeUp_Callback+0x9c>)
 8000dbe:	6023      	str	r3, [r4, #0]
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <WakeUp_Callback+0xa0>)
 8000dc2:	6063      	str	r3, [r4, #4]
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <WakeUp_Callback+0xa4>)
 8000dc6:	60a3      	str	r3, [r4, #8]
        negDutyCycle = 0;
 8000dc8:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <WakeUp_Callback+0x88>)
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <WakeUp_Callback+0xa8>)
 8000dce:	699a      	ldr	r2, [r3, #24]
 8000dd0:	400a      	ands	r2, r1
 8000dd2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 8000dd4:	699a      	ldr	r2, [r3, #24]
 8000dd6:	490d      	ldr	r1, [pc, #52]	@ (8000e0c <WakeUp_Callback+0xac>)
 8000dd8:	400a      	ands	r2, r1
 8000dda:	619a      	str	r2, [r3, #24]
}
 8000ddc:	e7e5      	b.n	8000daa <WakeUp_Callback+0x4a>
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	40007c00 	.word	0x40007c00
 8000de4:	20000038 	.word	0x20000038
 8000de8:	20000040 	.word	0x20000040
 8000dec:	2000002c 	.word	0x2000002c
 8000df0:	00750044 	.word	0x00750044
 8000df4:	00304043 	.word	0x00304043
 8000df8:	00440049 	.word	0x00440049
 8000dfc:	ffffbfff 	.word	0xffffbfff
 8000e00:	0045004c 	.word	0x0045004c
 8000e04:	00200020 	.word	0x00200020
 8000e08:	40002800 	.word	0x40002800
 8000e0c:	fffffbff 	.word	0xfffffbff

08000e10 <Error_Handler>:
 8000e10:	b672      	cpsid	i
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <Error_Handler+0x2>

08000e14 <WriteChar.isra.0>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
 8000e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e16:	46ce      	mov	lr, r9
 8000e18:	4647      	mov	r7, r8
 8000e1a:	b580      	push	{r7, lr}
  switch (*Char)
 8000e1c:	286e      	cmp	r0, #110	@ 0x6e
 8000e1e:	d900      	bls.n	8000e22 <WriteChar.isra.0+0xe>
 8000e20:	e093      	b.n	8000f4a <WriteChar.isra.0+0x136>
 8000e22:	281f      	cmp	r0, #31
 8000e24:	d909      	bls.n	8000e3a <WriteChar.isra.0+0x26>
 8000e26:	0004      	movs	r4, r0
 8000e28:	3c20      	subs	r4, #32
 8000e2a:	b2e4      	uxtb	r4, r4
 8000e2c:	2c4e      	cmp	r4, #78	@ 0x4e
 8000e2e:	d900      	bls.n	8000e32 <WriteChar.isra.0+0x1e>
 8000e30:	e29e      	b.n	8001370 <WriteChar.isra.0+0x55c>
 8000e32:	4dce      	ldr	r5, [pc, #824]	@ (800116c <WriteChar.isra.0+0x358>)
 8000e34:	00a4      	lsls	r4, r4, #2
 8000e36:	592c      	ldr	r4, [r5, r4]
 8000e38:	46a7      	mov	pc, r4
      ch = 0x00;
 8000e3a:	2500      	movs	r5, #0
  if (Point == POINT_ON)
 8000e3c:	2901      	cmp	r1, #1
 8000e3e:	d101      	bne.n	8000e44 <WriteChar.isra.0+0x30>
    ch |= 0x0002;
 8000e40:	3101      	adds	r1, #1
 8000e42:	430d      	orrs	r5, r1
  if (Colon == DOUBLEPOINT_ON)
 8000e44:	2a01      	cmp	r2, #1
 8000e46:	d101      	bne.n	8000e4c <WriteChar.isra.0+0x38>
    ch |= 0x0020;
 8000e48:	321f      	adds	r2, #31
 8000e4a:	4315      	orrs	r5, r2
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8000e4c:	210f      	movs	r1, #15
 8000e4e:	4cc8      	ldr	r4, [pc, #800]	@ (8001170 <WriteChar.isra.0+0x35c>)
 8000e50:	1228      	asrs	r0, r5, #8
 8000e52:	4008      	ands	r0, r1
 8000e54:	6060      	str	r0, [r4, #4]
 8000e56:	1128      	asrs	r0, r5, #4
 8000e58:	4008      	ands	r0, r1
 8000e5a:	132a      	asrs	r2, r5, #12
 8000e5c:	4029      	ands	r1, r5
 8000e5e:	6022      	str	r2, [r4, #0]
 8000e60:	60a0      	str	r0, [r4, #8]
 8000e62:	60e1      	str	r1, [r4, #12]
{
  uint32_t data = 0x00;
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);

  switch (Position)
 8000e64:	2b05      	cmp	r3, #5
 8000e66:	d86c      	bhi.n	8000f42 <WriteChar.isra.0+0x12e>
 8000e68:	49c2      	ldr	r1, [pc, #776]	@ (8001174 <WriteChar.isra.0+0x360>)
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	58cb      	ldr	r3, [r1, r3]
 8000e6e:	469f      	mov	pc, r3

      break;

    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000e70:	2780      	movs	r7, #128	@ 0x80
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000e72:	4dc1      	ldr	r5, [pc, #772]	@ (8001178 <WriteChar.isra.0+0x364>)
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000e74:	05bf      	lsls	r7, r7, #22
 8000e76:	0753      	lsls	r3, r2, #29
 8000e78:	08d2      	lsrs	r2, r2, #3
 8000e7a:	0612      	lsls	r2, r2, #24
 8000e7c:	403b      	ands	r3, r7
 8000e7e:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000e80:	2100      	movs	r1, #0
 8000e82:	4abe      	ldr	r2, [pc, #760]	@ (800117c <WriteChar.isra.0+0x368>)
 8000e84:	0028      	movs	r0, r5
 8000e86:	f001 f8fd 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT);
 8000e8a:	2601      	movs	r6, #1
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	6822      	ldr	r2, [r4, #0]
 8000e90:	4688      	mov	r8, r1
 8000e92:	0853      	lsrs	r3, r2, #1
 8000e94:	0852      	lsrs	r2, r2, #1
 8000e96:	4032      	ands	r2, r6
 8000e98:	400b      	ands	r3, r1
 8000e9a:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0_1, LCD_DIGIT6_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	3901      	subs	r1, #1
 8000ea0:	4252      	negs	r2, r2
 8000ea2:	0028      	movs	r0, r5
 8000ea4:	f001 f8ee 	bl	8002084 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT)  | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000ea8:	2180      	movs	r1, #128	@ 0x80
 8000eaa:	6862      	ldr	r2, [r4, #4]
 8000eac:	0449      	lsls	r1, r1, #17
 8000eae:	0553      	lsls	r3, r2, #21
 8000eb0:	0752      	lsls	r2, r2, #29
 8000eb2:	400b      	ands	r3, r1
 8000eb4:	403a      	ands	r2, r7
 8000eb6:	4689      	mov	r9, r1
 8000eb8:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data); /* 1F 1A 1C 1D  */
 8000eba:	2102      	movs	r1, #2
 8000ebc:	4aaf      	ldr	r2, [pc, #700]	@ (800117c <WriteChar.isra.0+0x368>)
 8000ebe:	0028      	movs	r0, r5
 8000ec0:	f001 f8e0 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000ec4:	4641      	mov	r1, r8
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ec6:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1_1, LCD_DIGIT6_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000ec8:	0028      	movs	r0, r5
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000eca:	0853      	lsrs	r3, r2, #1
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ecc:	0852      	lsrs	r2, r2, #1
 8000ece:	4032      	ands	r2, r6
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000ed0:	400b      	ands	r3, r1
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ed2:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1_1, LCD_DIGIT6_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000ed4:	2204      	movs	r2, #4
 8000ed6:	3101      	adds	r1, #1
 8000ed8:	4252      	negs	r2, r2
 8000eda:	f001 f8d3 	bl	8002084 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000ede:	4649      	mov	r1, r9
 8000ee0:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000ee2:	0028      	movs	r0, r5
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000ee4:	0553      	lsls	r3, r2, #21
 8000ee6:	0752      	lsls	r2, r2, #29
 8000ee8:	400b      	ands	r3, r1
 8000eea:	403a      	ands	r2, r7
 8000eec:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000eee:	2104      	movs	r1, #4
 8000ef0:	4aa2      	ldr	r2, [pc, #648]	@ (800117c <WriteChar.isra.0+0x368>)
 8000ef2:	f001 f8c7 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000ef6:	4641      	mov	r1, r8
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ef8:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2_1, LCD_DIGIT6_COM2_1_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000efa:	0028      	movs	r0, r5
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000efc:	0853      	lsrs	r3, r2, #1
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000efe:	0852      	lsrs	r2, r2, #1
 8000f00:	4032      	ands	r2, r6
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000f02:	400b      	ands	r3, r1
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000f04:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2_1, LCD_DIGIT6_COM2_1_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000f06:	2204      	movs	r2, #4
 8000f08:	3103      	adds	r1, #3
 8000f0a:	4252      	negs	r2, r2
 8000f0c:	f001 f8ba 	bl	8002084 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT)  | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000f10:	4649      	mov	r1, r9
 8000f12:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000f14:	0028      	movs	r0, r5
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT)  | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000f16:	0553      	lsls	r3, r2, #21
 8000f18:	0752      	lsls	r2, r2, #29
 8000f1a:	400b      	ands	r3, r1
 8000f1c:	403a      	ands	r2, r7
 8000f1e:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000f20:	2106      	movs	r1, #6
 8000f22:	4a96      	ldr	r2, [pc, #600]	@ (800117c <WriteChar.isra.0+0x368>)
 8000f24:	f001 f8ae 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000f28:	68e2      	ldr	r2, [r4, #12]
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000f2a:	4641      	mov	r1, r8
 8000f2c:	0853      	lsrs	r3, r2, #1
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000f2e:	0852      	lsrs	r2, r2, #1
 8000f30:	4016      	ands	r6, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3_1, LCD_DIGIT6_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000f32:	2204      	movs	r2, #4
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) ;
 8000f34:	400b      	ands	r3, r1
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3_1, LCD_DIGIT6_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000f36:	0028      	movs	r0, r5
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000f38:	4333      	orrs	r3, r6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3_1, LCD_DIGIT6_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000f3a:	4252      	negs	r2, r2
 8000f3c:	3105      	adds	r1, #5
 8000f3e:	f001 f8a1 	bl	8002084 <HAL_LCD_Write>
      break;

    default:
      break;
  }
}
 8000f42:	bcc0      	pop	{r6, r7}
 8000f44:	46b9      	mov	r9, r7
 8000f46:	46b0      	mov	r8, r6
 8000f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (*Char)
 8000f4a:	28b5      	cmp	r0, #181	@ 0xb5
 8000f4c:	d100      	bne.n	8000f50 <WriteChar.isra.0+0x13c>
 8000f4e:	e1f7      	b.n	8001340 <WriteChar.isra.0+0x52c>
 8000f50:	28ff      	cmp	r0, #255	@ 0xff
 8000f52:	d000      	beq.n	8000f56 <WriteChar.isra.0+0x142>
 8000f54:	e222      	b.n	800139c <WriteChar.isra.0+0x588>
      ch = C_FULL;
 8000f56:	4d8a      	ldr	r5, [pc, #552]	@ (8001180 <WriteChar.isra.0+0x36c>)
 8000f58:	e770      	b.n	8000e3c <WriteChar.isra.0+0x28>
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000f5a:	2180      	movs	r1, #128	@ 0x80
 8000f5c:	2780      	movs	r7, #128	@ 0x80
 8000f5e:	0549      	lsls	r1, r1, #21
 8000f60:	4688      	mov	r8, r1
 8000f62:	06d3      	lsls	r3, r2, #27
 8000f64:	04ff      	lsls	r7, r7, #19
 8000f66:	400b      	ands	r3, r1
 8000f68:	0611      	lsls	r1, r2, #24
 8000f6a:	4039      	ands	r1, r7
 8000f6c:	430b      	orrs	r3, r1
             | ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000f6e:	07d1      	lsls	r1, r2, #31
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000f70:	4d81      	ldr	r5, [pc, #516]	@ (8001178 <WriteChar.isra.0+0x364>)
             | ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000f72:	0c09      	lsrs	r1, r1, #16
 8000f74:	08d2      	lsrs	r2, r2, #3
 8000f76:	430b      	orrs	r3, r1
 8000f78:	06d2      	lsls	r2, r2, #27
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000f7a:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	0028      	movs	r0, r5
 8000f80:	4a80      	ldr	r2, [pc, #512]	@ (8001184 <WriteChar.isra.0+0x370>)
 8000f82:	f001 f87f 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000f86:	4641      	mov	r1, r8
             | ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT) ;
 8000f88:	2680      	movs	r6, #128	@ 0x80
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000f8a:	6862      	ldr	r2, [r4, #4]
             | ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT) ;
 8000f8c:	0536      	lsls	r6, r6, #20
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000f8e:	06d3      	lsls	r3, r2, #27
 8000f90:	400b      	ands	r3, r1
 8000f92:	0611      	lsls	r1, r2, #24
 8000f94:	4039      	ands	r1, r7
 8000f96:	430b      	orrs	r3, r1
             | ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT) ;
 8000f98:	07d1      	lsls	r1, r2, #31
 8000f9a:	0c09      	lsrs	r1, r1, #16
 8000f9c:	0612      	lsls	r2, r2, #24
 8000f9e:	4032      	ands	r2, r6
 8000fa0:	430b      	orrs	r3, r1
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fa2:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data); /* 1F 1A 1C 1D  */
 8000fa4:	2102      	movs	r1, #2
 8000fa6:	0028      	movs	r0, r5
 8000fa8:	4a76      	ldr	r2, [pc, #472]	@ (8001184 <WriteChar.isra.0+0x370>)
 8000faa:	f001 f86b 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fae:	4641      	mov	r1, r8
 8000fb0:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000fb2:	0028      	movs	r0, r5
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fb4:	06d3      	lsls	r3, r2, #27
 8000fb6:	400b      	ands	r3, r1
 8000fb8:	0611      	lsls	r1, r2, #24
 8000fba:	4039      	ands	r1, r7
 8000fbc:	430b      	orrs	r3, r1
             | ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000fbe:	07d1      	lsls	r1, r2, #31
 8000fc0:	0c09      	lsrs	r1, r1, #16
 8000fc2:	0612      	lsls	r2, r2, #24
 8000fc4:	4032      	ands	r2, r6
 8000fc6:	430b      	orrs	r3, r1
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fc8:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4a6d      	ldr	r2, [pc, #436]	@ (8001184 <WriteChar.isra.0+0x370>)
 8000fce:	f001 f859 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fd2:	4641      	mov	r1, r8
 8000fd4:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000fd6:	0028      	movs	r0, r5
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fd8:	06d3      	lsls	r3, r2, #27
 8000fda:	400b      	ands	r3, r1
 8000fdc:	0611      	lsls	r1, r2, #24
 8000fde:	4039      	ands	r1, r7
 8000fe0:	430b      	orrs	r3, r1
             | ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT) ;
 8000fe2:	07d1      	lsls	r1, r2, #31
 8000fe4:	0c09      	lsrs	r1, r1, #16
 8000fe6:	0612      	lsls	r2, r2, #24
 8000fe8:	4032      	ands	r2, r6
 8000fea:	430b      	orrs	r3, r1
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT)
 8000fec:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8000fee:	2106      	movs	r1, #6
 8000ff0:	4a64      	ldr	r2, [pc, #400]	@ (8001184 <WriteChar.isra.0+0x370>)
 8000ff2:	f001 f847 	bl	8002084 <HAL_LCD_Write>
      break;
 8000ff6:	e7a4      	b.n	8000f42 <WriteChar.isra.0+0x12e>
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 8000ff8:	2180      	movs	r1, #128	@ 0x80
 8000ffa:	0353      	lsls	r3, r2, #13
 8000ffc:	01c9      	lsls	r1, r1, #7
 8000ffe:	4689      	mov	r9, r1
 8001000:	400b      	ands	r3, r1
 8001002:	2180      	movs	r1, #128	@ 0x80
      data = (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001004:	2680      	movs	r6, #128	@ 0x80
 8001006:	2704      	movs	r7, #4
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001008:	4d5b      	ldr	r5, [pc, #364]	@ (8001178 <WriteChar.isra.0+0x364>)
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 800100a:	0109      	lsls	r1, r1, #4
 800100c:	02d2      	lsls	r2, r2, #11
 800100e:	400a      	ands	r2, r1
 8001010:	4688      	mov	r8, r1
 8001012:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001014:	2100      	movs	r1, #0
 8001016:	0028      	movs	r0, r5
 8001018:	4a5b      	ldr	r2, [pc, #364]	@ (8001188 <WriteChar.isra.0+0x374>)
 800101a:	f001 f833 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800101e:	6822      	ldr	r2, [r4, #0]
 8001020:	0276      	lsls	r6, r6, #9
 8001022:	0853      	lsrs	r3, r2, #1
 8001024:	0392      	lsls	r2, r2, #14
 8001026:	4032      	ands	r2, r6
 8001028:	403b      	ands	r3, r7
 800102a:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800102c:	2101      	movs	r1, #1
 800102e:	0028      	movs	r0, r5
 8001030:	4a56      	ldr	r2, [pc, #344]	@ (800118c <WriteChar.isra.0+0x378>)
 8001032:	f001 f827 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) ;
 8001036:	4649      	mov	r1, r9
 8001038:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800103a:	0028      	movs	r0, r5
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) ;
 800103c:	0353      	lsls	r3, r2, #13
 800103e:	400b      	ands	r3, r1
 8001040:	4641      	mov	r1, r8
 8001042:	02d2      	lsls	r2, r2, #11
 8001044:	400a      	ands	r2, r1
 8001046:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001048:	2102      	movs	r1, #2
 800104a:	4a4f      	ldr	r2, [pc, #316]	@ (8001188 <WriteChar.isra.0+0x374>)
 800104c:	f001 f81a 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001050:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001052:	2103      	movs	r1, #3
      data = (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001054:	0853      	lsrs	r3, r2, #1
 8001056:	0392      	lsls	r2, r2, #14
 8001058:	4032      	ands	r2, r6
 800105a:	403b      	ands	r3, r7
 800105c:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800105e:	0028      	movs	r0, r5
 8001060:	4a4a      	ldr	r2, [pc, #296]	@ (800118c <WriteChar.isra.0+0x378>)
 8001062:	f001 f80f 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 8001066:	4649      	mov	r1, r9
 8001068:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800106a:	0028      	movs	r0, r5
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 800106c:	0353      	lsls	r3, r2, #13
 800106e:	400b      	ands	r3, r1
 8001070:	4641      	mov	r1, r8
 8001072:	02d2      	lsls	r2, r2, #11
 8001074:	400a      	ands	r2, r1
 8001076:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001078:	2104      	movs	r1, #4
 800107a:	4a43      	ldr	r2, [pc, #268]	@ (8001188 <WriteChar.isra.0+0x374>)
 800107c:	f001 f802 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001080:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001082:	2105      	movs	r1, #5
      data = (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001084:	0853      	lsrs	r3, r2, #1
 8001086:	0392      	lsls	r2, r2, #14
 8001088:	4032      	ands	r2, r6
 800108a:	403b      	ands	r3, r7
 800108c:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800108e:	0028      	movs	r0, r5
 8001090:	4a3e      	ldr	r2, [pc, #248]	@ (800118c <WriteChar.isra.0+0x378>)
 8001092:	f000 fff7 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 8001096:	4649      	mov	r1, r9
 8001098:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800109a:	0028      	movs	r0, r5
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT)  ;
 800109c:	0353      	lsls	r3, r2, #13
 800109e:	400b      	ands	r3, r1
 80010a0:	4641      	mov	r1, r8
 80010a2:	02d2      	lsls	r2, r2, #11
 80010a4:	400a      	ands	r2, r1
 80010a6:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80010a8:	2106      	movs	r1, #6
 80010aa:	4a37      	ldr	r2, [pc, #220]	@ (8001188 <WriteChar.isra.0+0x374>)
 80010ac:	f000 ffea 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80010b0:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80010b2:	2107      	movs	r1, #7
      data = (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80010b4:	0853      	lsrs	r3, r2, #1
 80010b6:	0392      	lsls	r2, r2, #14
 80010b8:	4032      	ands	r2, r6
 80010ba:	403b      	ands	r3, r7
 80010bc:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80010be:	0028      	movs	r0, r5
 80010c0:	4a32      	ldr	r2, [pc, #200]	@ (800118c <WriteChar.isra.0+0x378>)
 80010c2:	f000 ffdf 	bl	8002084 <HAL_LCD_Write>
      break;
 80010c6:	e73c      	b.n	8000f42 <WriteChar.isra.0+0x12e>
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010c8:	2008      	movs	r0, #8
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010ca:	2680      	movs	r6, #128	@ 0x80
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010cc:	4680      	mov	r8, r0
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010ce:	0853      	lsrs	r3, r2, #1
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010d0:	0051      	lsls	r1, r2, #1
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010d2:	07db      	lsls	r3, r3, #31
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010d4:	4001      	ands	r1, r0
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010d6:	0c1b      	lsrs	r3, r3, #16
 80010d8:	01f6      	lsls	r6, r6, #7
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010da:	430b      	orrs	r3, r1
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010dc:	0391      	lsls	r1, r2, #14
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0_1, LCD_DIGIT3_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80010de:	4d26      	ldr	r5, [pc, #152]	@ (8001178 <WriteChar.isra.0+0x364>)
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010e0:	4031      	ands	r1, r6
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010e2:	08d2      	lsrs	r2, r2, #3
 80010e4:	430b      	orrs	r3, r1
 80010e6:	0112      	lsls	r2, r2, #4
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010e8:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0_1, LCD_DIGIT3_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80010ea:	2101      	movs	r1, #1
 80010ec:	0028      	movs	r0, r5
 80010ee:	4a28      	ldr	r2, [pc, #160]	@ (8001190 <WriteChar.isra.0+0x37c>)
 80010f0:	f000 ffc8 	bl	8002084 <HAL_LCD_Write>
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010f4:	4640      	mov	r0, r8
 80010f6:	2710      	movs	r7, #16
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010f8:	6862      	ldr	r2, [r4, #4]
 80010fa:	0853      	lsrs	r3, r2, #1
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010fc:	0051      	lsls	r1, r2, #1
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010fe:	07db      	lsls	r3, r3, #31
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001100:	4001      	ands	r1, r0
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001102:	0c1b      	lsrs	r3, r3, #16
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001104:	430b      	orrs	r3, r1
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001106:	0391      	lsls	r1, r2, #14
 8001108:	4031      	ands	r1, r6
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800110a:	0052      	lsls	r2, r2, #1
 800110c:	403a      	ands	r2, r7
 800110e:	430b      	orrs	r3, r1
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001110:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1_1, LCD_DIGIT3_COM1_1_SEG_MASK, data); /* 1F 1A 1C 1D  */
 8001112:	2103      	movs	r1, #3
 8001114:	0028      	movs	r0, r5
 8001116:	4a1e      	ldr	r2, [pc, #120]	@ (8001190 <WriteChar.isra.0+0x37c>)
 8001118:	f000 ffb4 	bl	8002084 <HAL_LCD_Write>
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800111c:	4640      	mov	r0, r8
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800111e:	68a2      	ldr	r2, [r4, #8]
 8001120:	0853      	lsrs	r3, r2, #1
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001122:	0051      	lsls	r1, r2, #1
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001124:	07db      	lsls	r3, r3, #31
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001126:	4001      	ands	r1, r0
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001128:	0c1b      	lsrs	r3, r3, #16
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800112a:	430b      	orrs	r3, r1
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800112c:	0391      	lsls	r1, r2, #14
 800112e:	4031      	ands	r1, r6
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001130:	0052      	lsls	r2, r2, #1
 8001132:	403a      	ands	r2, r7
 8001134:	430b      	orrs	r3, r1
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001136:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2_1, LCD_DIGIT3_COM2_1_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8001138:	2105      	movs	r1, #5
 800113a:	0028      	movs	r0, r5
 800113c:	4a14      	ldr	r2, [pc, #80]	@ (8001190 <WriteChar.isra.0+0x37c>)
 800113e:	f000 ffa1 	bl	8002084 <HAL_LCD_Write>
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001142:	4640      	mov	r0, r8
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001144:	68e2      	ldr	r2, [r4, #12]
 8001146:	0853      	lsrs	r3, r2, #1
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001148:	0051      	lsls	r1, r2, #1
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800114a:	07db      	lsls	r3, r3, #31
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800114c:	4001      	ands	r1, r0
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800114e:	0c1b      	lsrs	r3, r3, #16
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001150:	430b      	orrs	r3, r1
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001152:	0391      	lsls	r1, r2, #14
 8001154:	4031      	ands	r1, r6
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001156:	0052      	lsls	r2, r2, #1
 8001158:	403a      	ands	r2, r7
 800115a:	430b      	orrs	r3, r1
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800115c:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3_1, LCD_DIGIT3_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 800115e:	2107      	movs	r1, #7
 8001160:	0028      	movs	r0, r5
 8001162:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <WriteChar.isra.0+0x37c>)
 8001164:	f000 ff8e 	bl	8002084 <HAL_LCD_Write>
      break;
 8001168:	e6eb      	b.n	8000f42 <WriteChar.isra.0+0x12e>
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	08003560 	.word	0x08003560
 8001170:	20000100 	.word	0x20000100
 8001174:	0800369c 	.word	0x0800369c
 8001178:	20000110 	.word	0x20000110
 800117c:	deffffff 	.word	0xdeffffff
 8001180:	0000ffdd 	.word	0x0000ffdd
 8001184:	e3ff7fff 	.word	0xe3ff7fff
 8001188:	ffffb7ff 	.word	0xffffb7ff
 800118c:	fffefffb 	.word	0xfffefffb
 8001190:	ffff3fe7 	.word	0xffff3fe7
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) ;
 8001194:	2640      	movs	r6, #64	@ 0x40
 8001196:	0193      	lsls	r3, r2, #6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001198:	2241      	movs	r2, #65	@ 0x41
 800119a:	4d83      	ldr	r5, [pc, #524]	@ (80013a8 <WriteChar.isra.0+0x594>)
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) ;
 800119c:	4033      	ands	r3, r6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800119e:	2100      	movs	r1, #0
 80011a0:	0028      	movs	r0, r5
 80011a2:	4252      	negs	r2, r2
 80011a4:	f000 ff6e 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011a8:	2180      	movs	r1, #128	@ 0x80
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011aa:	2720      	movs	r7, #32
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011ac:	6822      	ldr	r2, [r4, #0]
 80011ae:	0189      	lsls	r1, r1, #6
 80011b0:	0313      	lsls	r3, r2, #12
 80011b2:	4688      	mov	r8, r1
 80011b4:	400b      	ands	r3, r1
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011b6:	00d1      	lsls	r1, r2, #3
 80011b8:	4039      	ands	r1, r7
 80011ba:	00d2      	lsls	r2, r2, #3
 80011bc:	4032      	ands	r2, r6
 80011be:	430b      	orrs	r3, r1
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011c0:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0_1, LCD_DIGIT2_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80011c2:	2101      	movs	r1, #1
 80011c4:	0028      	movs	r0, r5
 80011c6:	4a79      	ldr	r2, [pc, #484]	@ (80013ac <WriteChar.isra.0+0x598>)
 80011c8:	f000 ff5c 	bl	8002084 <HAL_LCD_Write>
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80011cc:	2241      	movs	r2, #65	@ 0x41
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) ;
 80011ce:	6863      	ldr	r3, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80011d0:	2102      	movs	r1, #2
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) ;
 80011d2:	019b      	lsls	r3, r3, #6
 80011d4:	4033      	ands	r3, r6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80011d6:	0028      	movs	r0, r5
 80011d8:	4252      	negs	r2, r2
 80011da:	f000 ff53 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011de:	4641      	mov	r1, r8
 80011e0:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1_1, LCD_DIGIT2_COM1_1_SEG_MASK, data); /* 1F 1A 1C 1D  */
 80011e2:	0028      	movs	r0, r5
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011e4:	0313      	lsls	r3, r2, #12
 80011e6:	400b      	ands	r3, r1
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011e8:	00d1      	lsls	r1, r2, #3
 80011ea:	4039      	ands	r1, r7
 80011ec:	00d2      	lsls	r2, r2, #3
 80011ee:	4032      	ands	r2, r6
 80011f0:	430b      	orrs	r3, r1
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011f2:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1_1, LCD_DIGIT2_COM1_1_SEG_MASK, data); /* 1F 1A 1C 1D  */
 80011f4:	2103      	movs	r1, #3
 80011f6:	4a6d      	ldr	r2, [pc, #436]	@ (80013ac <WriteChar.isra.0+0x598>)
 80011f8:	f000 ff44 	bl	8002084 <HAL_LCD_Write>
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80011fc:	2241      	movs	r2, #65	@ 0x41
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) ;
 80011fe:	68a3      	ldr	r3, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001200:	2104      	movs	r1, #4
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) ;
 8001202:	019b      	lsls	r3, r3, #6
 8001204:	4033      	ands	r3, r6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001206:	0028      	movs	r0, r5
 8001208:	4252      	negs	r2, r2
 800120a:	f000 ff3b 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800120e:	4641      	mov	r1, r8
 8001210:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2_1, LCD_DIGIT2_COM2_1_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8001212:	0028      	movs	r0, r5
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001214:	0313      	lsls	r3, r2, #12
 8001216:	400b      	ands	r3, r1
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001218:	00d1      	lsls	r1, r2, #3
 800121a:	4039      	ands	r1, r7
 800121c:	00d2      	lsls	r2, r2, #3
 800121e:	4032      	ands	r2, r6
 8001220:	430b      	orrs	r3, r1
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001222:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2_1, LCD_DIGIT2_COM2_1_SEG_MASK, data); /* 1Q 1K 1Col 1P  */
 8001224:	2105      	movs	r1, #5
 8001226:	4a61      	ldr	r2, [pc, #388]	@ (80013ac <WriteChar.isra.0+0x598>)
 8001228:	f000 ff2c 	bl	8002084 <HAL_LCD_Write>
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800122c:	2241      	movs	r2, #65	@ 0x41
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) ;
 800122e:	68e3      	ldr	r3, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001230:	2106      	movs	r1, #6
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) ;
 8001232:	019b      	lsls	r3, r3, #6
 8001234:	4033      	ands	r3, r6
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001236:	0028      	movs	r0, r5
 8001238:	4252      	negs	r2, r2
 800123a:	f000 ff23 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800123e:	4641      	mov	r1, r8
 8001240:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3_1, LCD_DIGIT2_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8001242:	0028      	movs	r0, r5
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001244:	0313      	lsls	r3, r2, #12
 8001246:	400b      	ands	r3, r1
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001248:	00d1      	lsls	r1, r2, #3
 800124a:	4039      	ands	r1, r7
 800124c:	00d2      	lsls	r2, r2, #3
 800124e:	4032      	ands	r2, r6
 8001250:	430b      	orrs	r3, r1
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001252:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3_1, LCD_DIGIT2_COM3_1_SEG_MASK, data); /* 1H 1J 1DP 1N  */
 8001254:	2107      	movs	r1, #7
 8001256:	4a55      	ldr	r2, [pc, #340]	@ (80013ac <WriteChar.isra.0+0x598>)
 8001258:	f000 ff14 	bl	8002084 <HAL_LCD_Write>
      break;
 800125c:	e671      	b.n	8000f42 <WriteChar.isra.0+0x12e>
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 800125e:	2180      	movs	r1, #128	@ 0x80
 8001260:	0593      	lsls	r3, r2, #22
 8001262:	0409      	lsls	r1, r1, #16
 8001264:	4688      	mov	r8, r1
 8001266:	400b      	ands	r3, r1
 8001268:	2180      	movs	r1, #128	@ 0x80
      data = (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT) ;
 800126a:	2780      	movs	r7, #128	@ 0x80
 800126c:	26ff      	movs	r6, #255	@ 0xff
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800126e:	4d4e      	ldr	r5, [pc, #312]	@ (80013a8 <WriteChar.isra.0+0x594>)
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 8001270:	03c9      	lsls	r1, r1, #15
 8001272:	0592      	lsls	r2, r2, #22
 8001274:	400a      	ands	r2, r1
 8001276:	4689      	mov	r9, r1
 8001278:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800127a:	2100      	movs	r1, #0
 800127c:	0028      	movs	r0, r5
 800127e:	4a4c      	ldr	r2, [pc, #304]	@ (80013b0 <WriteChar.isra.0+0x59c>)
 8001280:	f000 ff00 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT) ;
 8001284:	6822      	ldr	r2, [r4, #0]
 8001286:	02bf      	lsls	r7, r7, #10
 8001288:	0893      	lsrs	r3, r2, #2
 800128a:	01db      	lsls	r3, r3, #7
 800128c:	0392      	lsls	r2, r2, #14
 800128e:	403a      	ands	r2, r7
 8001290:	4033      	ands	r3, r6
 8001292:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0_1, LCD_DIGIT1_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001294:	2101      	movs	r1, #1
 8001296:	0028      	movs	r0, r5
 8001298:	4a46      	ldr	r2, [pc, #280]	@ (80013b4 <WriteChar.isra.0+0x5a0>)
 800129a:	f000 fef3 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 800129e:	4641      	mov	r1, r8
 80012a0:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80012a2:	0028      	movs	r0, r5
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 80012a4:	0593      	lsls	r3, r2, #22
 80012a6:	400b      	ands	r3, r1
 80012a8:	4649      	mov	r1, r9
 80012aa:	0592      	lsls	r2, r2, #22
 80012ac:	400a      	ands	r2, r1
 80012ae:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80012b0:	2102      	movs	r1, #2
 80012b2:	4a3f      	ldr	r2, [pc, #252]	@ (80013b0 <WriteChar.isra.0+0x59c>)
 80012b4:	f000 fee6 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80012b8:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1_1, LCD_DIGIT1_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80012ba:	2103      	movs	r1, #3
      data = (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80012bc:	0893      	lsrs	r3, r2, #2
 80012be:	01db      	lsls	r3, r3, #7
 80012c0:	0392      	lsls	r2, r2, #14
 80012c2:	403a      	ands	r2, r7
 80012c4:	4033      	ands	r3, r6
 80012c6:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1_1, LCD_DIGIT1_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80012c8:	0028      	movs	r0, r5
 80012ca:	4a3a      	ldr	r2, [pc, #232]	@ (80013b4 <WriteChar.isra.0+0x5a0>)
 80012cc:	f000 feda 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 80012d0:	4641      	mov	r1, r8
 80012d2:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80012d4:	0028      	movs	r0, r5
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 80012d6:	0593      	lsls	r3, r2, #22
 80012d8:	400b      	ands	r3, r1
 80012da:	4649      	mov	r1, r9
 80012dc:	0592      	lsls	r2, r2, #22
 80012de:	400a      	ands	r2, r1
 80012e0:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80012e2:	2104      	movs	r1, #4
 80012e4:	4a32      	ldr	r2, [pc, #200]	@ (80013b0 <WriteChar.isra.0+0x59c>)
 80012e6:	f000 fecd 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT) ;
 80012ea:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2_1, LCD_DIGIT1_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80012ec:	2105      	movs	r1, #5
      data = (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT) ;
 80012ee:	0893      	lsrs	r3, r2, #2
 80012f0:	01db      	lsls	r3, r3, #7
 80012f2:	0392      	lsls	r2, r2, #14
 80012f4:	403a      	ands	r2, r7
 80012f6:	4033      	ands	r3, r6
 80012f8:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2_1, LCD_DIGIT1_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80012fa:	0028      	movs	r0, r5
 80012fc:	4a2d      	ldr	r2, [pc, #180]	@ (80013b4 <WriteChar.isra.0+0x5a0>)
 80012fe:	f000 fec1 	bl	8002084 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 8001302:	4641      	mov	r1, r8
 8001304:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001306:	0028      	movs	r0, r5
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT);
 8001308:	0593      	lsls	r3, r2, #22
 800130a:	400b      	ands	r3, r1
 800130c:	4649      	mov	r1, r9
 800130e:	0592      	lsls	r2, r2, #22
 8001310:	400a      	ands	r2, r1
 8001312:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001314:	2106      	movs	r1, #6
 8001316:	4a26      	ldr	r2, [pc, #152]	@ (80013b0 <WriteChar.isra.0+0x59c>)
 8001318:	f000 feb4 	bl	8002084 <HAL_LCD_Write>
      data = (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT)  | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800131c:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3_1, LCD_DIGIT1_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800131e:	2107      	movs	r1, #7
      data = (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT)  | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001320:	0893      	lsrs	r3, r2, #2
 8001322:	01db      	lsls	r3, r3, #7
 8001324:	0392      	lsls	r2, r2, #14
 8001326:	403a      	ands	r2, r7
 8001328:	4033      	ands	r3, r6
 800132a:	4313      	orrs	r3, r2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3_1, LCD_DIGIT1_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800132c:	0028      	movs	r0, r5
 800132e:	4a21      	ldr	r2, [pc, #132]	@ (80013b4 <WriteChar.isra.0+0x5a0>)
 8001330:	f000 fea8 	bl	8002084 <HAL_LCD_Write>
      break;
 8001334:	e605      	b.n	8000f42 <WriteChar.isra.0+0x12e>
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001336:	4c20      	ldr	r4, [pc, #128]	@ (80013b8 <WriteChar.isra.0+0x5a4>)
 8001338:	3830      	subs	r0, #48	@ 0x30
 800133a:	0040      	lsls	r0, r0, #1
 800133c:	5b05      	ldrh	r5, [r0, r4]
      break;
 800133e:	e57d      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_UMAP;
 8001340:	4d1e      	ldr	r5, [pc, #120]	@ (80013bc <WriteChar.isra.0+0x5a8>)
 8001342:	e57b      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_NMAP;
 8001344:	4d1e      	ldr	r5, [pc, #120]	@ (80013c0 <WriteChar.isra.0+0x5ac>)
      break;
 8001346:	e579      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_PERCENT_2;
 8001348:	25b3      	movs	r5, #179	@ 0xb3
 800134a:	022d      	lsls	r5, r5, #8
      break;
 800134c:	e576      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_CLOSEPARMAP;
 800134e:	2511      	movs	r5, #17
      break;
 8001350:	e574      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_PLUS;
 8001352:	4d1c      	ldr	r5, [pc, #112]	@ (80013c4 <WriteChar.isra.0+0x5b0>)
      break;
 8001354:	e572      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_MINUS;
 8001356:	25a0      	movs	r5, #160	@ 0xa0
 8001358:	022d      	lsls	r5, r5, #8
      break;
 800135a:	e56f      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_SLATCH;
 800135c:	25c0      	movs	r5, #192	@ 0xc0
      break;
 800135e:	e56d      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_MMAP;
 8001360:	4d19      	ldr	r5, [pc, #100]	@ (80013c8 <WriteChar.isra.0+0x5b4>)
      break;
 8001362:	e56b      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_BMAP;
 8001364:	25bb      	movs	r5, #187	@ 0xbb
 8001366:	022d      	lsls	r5, r5, #8
      break;
 8001368:	e568      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_DMAP;
 800136a:	25f3      	movs	r5, #243	@ 0xf3
 800136c:	022d      	lsls	r5, r5, #8
      break;
 800136e:	e565      	b.n	8000e3c <WriteChar.isra.0+0x28>
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001370:	0004      	movs	r4, r0
 8001372:	3c41      	subs	r4, #65	@ 0x41
 8001374:	b2e5      	uxtb	r5, r4
 8001376:	2d19      	cmp	r5, #25
 8001378:	d90c      	bls.n	8001394 <WriteChar.isra.0+0x580>
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 800137a:	3861      	subs	r0, #97	@ 0x61
 800137c:	b2c4      	uxtb	r4, r0
 800137e:	2c19      	cmp	r4, #25
 8001380:	d900      	bls.n	8001384 <WriteChar.isra.0+0x570>
 8001382:	e55a      	b.n	8000e3a <WriteChar.isra.0+0x26>
        ch = CapLetterMap[*Char - 'a'];
 8001384:	4c11      	ldr	r4, [pc, #68]	@ (80013cc <WriteChar.isra.0+0x5b8>)
 8001386:	0040      	lsls	r0, r0, #1
 8001388:	5b05      	ldrh	r5, [r0, r4]
 800138a:	e557      	b.n	8000e3c <WriteChar.isra.0+0x28>
  switch (*Char)
 800138c:	4d10      	ldr	r5, [pc, #64]	@ (80013d0 <WriteChar.isra.0+0x5bc>)
 800138e:	e555      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_OPENPARMAP;
 8001390:	2528      	movs	r5, #40	@ 0x28
 8001392:	e553      	b.n	8000e3c <WriteChar.isra.0+0x28>
        ch = CapLetterMap[*Char - 'A'];
 8001394:	480d      	ldr	r0, [pc, #52]	@ (80013cc <WriteChar.isra.0+0x5b8>)
 8001396:	0064      	lsls	r4, r4, #1
 8001398:	5a25      	ldrh	r5, [r4, r0]
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 800139a:	e54f      	b.n	8000e3c <WriteChar.isra.0+0x28>
      ch = C_PERCENT_1;
 800139c:	25ec      	movs	r5, #236	@ 0xec
 800139e:	022d      	lsls	r5, r5, #8
  switch (*Char)
 80013a0:	28b0      	cmp	r0, #176	@ 0xb0
 80013a2:	d100      	bne.n	80013a6 <WriteChar.isra.0+0x592>
 80013a4:	e54a      	b.n	8000e3c <WriteChar.isra.0+0x28>
 80013a6:	e7e8      	b.n	800137a <WriteChar.isra.0+0x566>
 80013a8:	20000110 	.word	0x20000110
 80013ac:	ffffdf9f 	.word	0xffffdf9f
 80013b0:	ff3fffff 	.word	0xff3fffff
 80013b4:	fffdff7f 	.word	0xfffdff7f
 80013b8:	080036b4 	.word	0x080036b4
 80013bc:	00006084 	.word	0x00006084
 80013c0:	00002210 	.word	0x00002210
 80013c4:	0000a014 	.word	0x0000a014
 80013c8:	0000b210 	.word	0x0000b210
 80013cc:	080036c8 	.word	0x080036c8
 80013d0:	0000a0dd 	.word	0x0000a0dd

080013d4 <BSP_LCD_GLASS_Init>:
{
 80013d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCDHandle.Instance              = LCD;
 80013d6:	4b55      	ldr	r3, [pc, #340]	@ (800152c <BSP_LCD_GLASS_Init+0x158>)
 80013d8:	4c55      	ldr	r4, [pc, #340]	@ (8001530 <BSP_LCD_GLASS_Init+0x15c>)
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80013da:	2240      	movs	r2, #64	@ 0x40
  LCDHandle.Instance              = LCD;
 80013dc:	6023      	str	r3, [r4, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_2;
 80013de:	2380      	movs	r3, #128	@ 0x80
 80013e0:	03db      	lsls	r3, r3, #15
 80013e2:	6063      	str	r3, [r4, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80013e4:	23f0      	movs	r3, #240	@ 0xf0
 80013e6:	039b      	lsls	r3, r3, #14
 80013e8:	60a3      	str	r3, [r4, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80013ea:	230c      	movs	r3, #12
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80013ec:	6122      	str	r2, [r4, #16]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80013ee:	6222      	str	r2, [r4, #32]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_7;
 80013f0:	21e0      	movs	r1, #224	@ 0xe0
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80013f2:	2280      	movs	r2, #128	@ 0x80
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80013f4:	60e3      	str	r3, [r4, #12]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_ENABLE;
 80013f6:	2601      	movs	r6, #1
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80013f8:	2300      	movs	r3, #0
{
 80013fa:	b0b3      	sub	sp, #204	@ 0xcc
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_7;
 80013fc:	0149      	lsls	r1, r1, #5
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80013fe:	01d2      	lsls	r2, r2, #7
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_7;
 8001400:	61a1      	str	r1, [r4, #24]
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001402:	62e2      	str	r2, [r4, #44]	@ 0x2c
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001404:	2100      	movs	r1, #0
 8001406:	2214      	movs	r2, #20
 8001408:	a808      	add	r0, sp, #32
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800140a:	6163      	str	r3, [r4, #20]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800140c:	61e3      	str	r3, [r4, #28]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800140e:	62a3      	str	r3, [r4, #40]	@ 0x28
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001410:	6323      	str	r3, [r4, #48]	@ 0x30
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_ENABLE;
 8001412:	6266      	str	r6, [r4, #36]	@ 0x24
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001414:	f002 f850 	bl	80034b8 <memset>
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001418:	2248      	movs	r2, #72	@ 0x48
 800141a:	2100      	movs	r1, #0
 800141c:	a820      	add	r0, sp, #128	@ 0x80
 800141e:	f002 f84b 	bl	80034b8 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001422:	2244      	movs	r2, #68	@ 0x44
 8001424:	2100      	movs	r1, #0
 8001426:	a80e      	add	r0, sp, #56	@ 0x38
 8001428:	f002 f846 	bl	80034b8 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	2280      	movs	r2, #128	@ 0x80
 800142e:	4d41      	ldr	r5, [pc, #260]	@ (8001534 <BSP_LCD_GLASS_Init+0x160>)
 8001430:	0552      	lsls	r2, r2, #21
 8001432:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001434:	2704      	movs	r7, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4313      	orrs	r3, r2
 8001438:	65ab      	str	r3, [r5, #88]	@ 0x58
 800143a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800143c:	a81f      	add	r0, sp, #124	@ 0x7c
  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4013      	ands	r3, r2
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	9b01      	ldr	r3, [sp, #4]
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001444:	2381      	movs	r3, #129	@ 0x81
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001446:	971f      	str	r7, [sp, #124]	@ 0x7c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001448:	9321      	str	r3, [sp, #132]	@ 0x84
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800144a:	f001 f9dd 	bl	8002808 <HAL_RCC_OscConfig>
 800144e:	2800      	cmp	r0, #0
 8001450:	d000      	beq.n	8001454 <BSP_LCD_GLASS_Init+0x80>
    while (1);
 8001452:	e7fe      	b.n	8001452 <BSP_LCD_GLASS_Init+0x7e>
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001454:	2380      	movs	r3, #128	@ 0x80
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	930e      	str	r3, [sp, #56]	@ 0x38
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800145a:	2380      	movs	r3, #128	@ 0x80
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800145c:	a80e      	add	r0, sp, #56	@ 0x38
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	931e      	str	r3, [sp, #120]	@ 0x78
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001462:	f001 fd9f 	bl	8002fa4 <HAL_RCCEx_PeriphCLKConfig>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001468:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	4333      	orrs	r3, r6
 800146c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800146e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001470:	a908      	add	r1, sp, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	401e      	ands	r6, r3
 8001474:	9602      	str	r6, [sp, #8]
 8001476:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001478:	2302      	movs	r3, #2
 800147a:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800147c:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	431a      	orrs	r2, r3
 8001480:	64ea      	str	r2, [r5, #76]	@ 0x4c
 8001482:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 8001484:	4013      	ands	r3, r2
 8001486:	9303      	str	r3, [sp, #12]
 8001488:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800148c:	433b      	orrs	r3, r7
 800148e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8001490:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001492:	401f      	ands	r7, r3
 8001494:	9704      	str	r7, [sp, #16]
 8001496:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001498:	2308      	movs	r3, #8
 800149a:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 800149c:	431a      	orrs	r2, r3
 800149e:	64ea      	str	r2, [r5, #76]	@ 0x4c
 80014a0:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 80014a2:	4013      	ands	r3, r2
 80014a4:	9305      	str	r3, [sp, #20]
 80014a6:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014a8:	2310      	movs	r3, #16
 80014aa:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 80014ac:	431a      	orrs	r2, r3
 80014ae:	64ea      	str	r2, [r5, #76]	@ 0x4c
 80014b0:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 80014b2:	4013      	ands	r3, r2
 80014b4:	9306      	str	r3, [sp, #24]
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80014b6:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014b8:	9b06      	ldr	r3, [sp, #24]
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80014ba:	2302      	movs	r3, #2
 80014bc:	00d2      	lsls	r2, r2, #3
 80014be:	9208      	str	r2, [sp, #32]
 80014c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80014c2:	2200      	movs	r2, #0
 80014c4:	2303      	movs	r3, #3
 80014c6:	920a      	str	r2, [sp, #40]	@ 0x28
 80014c8:	930b      	str	r3, [sp, #44]	@ 0x2c
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80014ca:	230b      	movs	r3, #11
 80014cc:	930c      	str	r3, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80014ce:	f000 fc49 	bl	8001d64 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80014d2:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <BSP_LCD_GLASS_Init+0x164>)
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80014d4:	a908      	add	r1, sp, #32
 80014d6:	4819      	ldr	r0, [pc, #100]	@ (800153c <BSP_LCD_GLASS_Init+0x168>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80014d8:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80014da:	f000 fc43 	bl	8001d64 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80014de:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <BSP_LCD_GLASS_Init+0x16c>)
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80014e0:	a908      	add	r1, sp, #32
 80014e2:	4818      	ldr	r0, [pc, #96]	@ (8001544 <BSP_LCD_GLASS_Init+0x170>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80014e4:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80014e6:	f000 fc3d 	bl	8001d64 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80014ea:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <BSP_LCD_GLASS_Init+0x174>)
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80014ec:	a908      	add	r1, sp, #32
 80014ee:	4817      	ldr	r0, [pc, #92]	@ (800154c <BSP_LCD_GLASS_Init+0x178>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80014f0:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80014f2:	f000 fc37 	bl	8001d64 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKE_PINS;
 80014f6:	23e0      	movs	r3, #224	@ 0xe0
  HAL_GPIO_Init(GPIOE, &gpioinitstruct);
 80014f8:	a908      	add	r1, sp, #32
  gpioinitstruct.Pin        = LCD_GPIO_BANKE_PINS;
 80014fa:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(GPIOE, &gpioinitstruct);
 80014fc:	4814      	ldr	r0, [pc, #80]	@ (8001550 <BSP_LCD_GLASS_Init+0x17c>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKE_PINS;
 80014fe:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOE, &gpioinitstruct);
 8001500:	f000 fc30 	bl	8001d64 <HAL_GPIO_Init>
  HAL_Delay(2);
 8001504:	2002      	movs	r0, #2
 8001506:	f000 fa99 	bl	8001a3c <HAL_Delay>
  __HAL_RCC_LCD_CLK_ENABLE();
 800150a:	2280      	movs	r2, #128	@ 0x80
 800150c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800150e:	0092      	lsls	r2, r2, #2
 8001510:	4313      	orrs	r3, r2
 8001512:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001514:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  HAL_LCD_Init(&LCDHandle);
 8001516:	0020      	movs	r0, r4
  __HAL_RCC_LCD_CLK_ENABLE();
 8001518:	4013      	ands	r3, r2
 800151a:	9307      	str	r3, [sp, #28]
 800151c:	9b07      	ldr	r3, [sp, #28]
  HAL_LCD_Init(&LCDHandle);
 800151e:	f000 fd29 	bl	8001f74 <HAL_LCD_Init>
  HAL_LCD_Clear(&LCDHandle);
 8001522:	0020      	movs	r0, r4
 8001524:	f000 fdf2 	bl	800210c <HAL_LCD_Clear>
}
 8001528:	b033      	add	sp, #204	@ 0xcc
 800152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152c:	40002400 	.word	0x40002400
 8001530:	20000110 	.word	0x20000110
 8001534:	40021000 	.word	0x40021000
 8001538:	0000ca02 	.word	0x0000ca02
 800153c:	50000400 	.word	0x50000400
 8001540:	00000f78 	.word	0x00000f78
 8001544:	50000800 	.word	0x50000800
 8001548:	0000337b 	.word	0x0000337b
 800154c:	50000c00 	.word	0x50000c00
 8001550:	50001000 	.word	0x50001000

08001554 <BSP_LCD_GLASS_DisplayString>:
{
 8001554:	b570      	push	{r4, r5, r6, lr}
 8001556:	0005      	movs	r5, r0
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001558:	7800      	ldrb	r0, [r0, #0]
 800155a:	2800      	cmp	r0, #0
 800155c:	d00c      	beq.n	8001578 <BSP_LCD_GLASS_DisplayString+0x24>
 800155e:	2400      	movs	r4, #0
 8001560:	3501      	adds	r5, #1
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001562:	2200      	movs	r2, #0
 8001564:	2100      	movs	r1, #0
 8001566:	b2e3      	uxtb	r3, r4
 8001568:	f7ff fc54 	bl	8000e14 <WriteChar.isra.0>
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800156c:	5d28      	ldrb	r0, [r5, r4]
 800156e:	2800      	cmp	r0, #0
 8001570:	d002      	beq.n	8001578 <BSP_LCD_GLASS_DisplayString+0x24>
 8001572:	3401      	adds	r4, #1
 8001574:	2c06      	cmp	r4, #6
 8001576:	d1f4      	bne.n	8001562 <BSP_LCD_GLASS_DisplayString+0xe>
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001578:	4801      	ldr	r0, [pc, #4]	@ (8001580 <BSP_LCD_GLASS_DisplayString+0x2c>)
 800157a:	f000 fe23 	bl	80021c4 <HAL_LCD_UpdateDisplayRequest>
}
 800157e:	bd70      	pop	{r4, r5, r6, pc}
 8001580:	20000110 	.word	0x20000110

08001584 <BSP_LCD_GLASS_DisplayStrDeci>:
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 8001584:	8802      	ldrh	r2, [r0, #0]
{
 8001586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001588:	0005      	movs	r5, r0
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 800158a:	2a00      	cmp	r2, #0
 800158c:	d023      	beq.n	80015d6 <BSP_LCD_GLASS_DisplayStrDeci+0x52>
    switch ((*ptr) & 0xF000)
 800158e:	2780      	movs	r7, #128	@ 0x80
 8001590:	2680      	movs	r6, #128	@ 0x80
  DigitPosition_Typedef index = LCD_DIGIT_POSITION_1;
 8001592:	2400      	movs	r4, #0
    switch ((*ptr) & 0xF000)
 8001594:	01ff      	lsls	r7, r7, #7
 8001596:	0236      	lsls	r6, r6, #8
 8001598:	e00b      	b.n	80015b2 <BSP_LCD_GLASS_DisplayStrDeci+0x2e>
        WriteChar(&tmpchar, POINT_ON, DOUBLEPOINT_OFF, index);
 800159a:	2200      	movs	r2, #0
 800159c:	2101      	movs	r1, #1
 800159e:	f7ff fc39 	bl	8000e14 <WriteChar.isra.0>
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 80015a2:	886a      	ldrh	r2, [r5, #2]
    index++;
 80015a4:	3401      	adds	r4, #1
    ptr++;
 80015a6:	3502      	adds	r5, #2
    index++;
 80015a8:	b2e4      	uxtb	r4, r4
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 80015aa:	2a00      	cmp	r2, #0
 80015ac:	d013      	beq.n	80015d6 <BSP_LCD_GLASS_DisplayStrDeci+0x52>
 80015ae:	2c06      	cmp	r4, #6
 80015b0:	d011      	beq.n	80015d6 <BSP_LCD_GLASS_DisplayStrDeci+0x52>
    tmpchar = (*ptr) & 0x00FF;
 80015b2:	b2d0      	uxtb	r0, r2
    switch ((*ptr) & 0xF000)
 80015b4:	0b12      	lsrs	r2, r2, #12
        WriteChar(&tmpchar, POINT_OFF, DOUBLEPOINT_OFF, index);
 80015b6:	0023      	movs	r3, r4
 80015b8:	0312      	lsls	r2, r2, #12
    switch ((*ptr) & 0xF000)
 80015ba:	42ba      	cmp	r2, r7
 80015bc:	d00f      	beq.n	80015de <BSP_LCD_GLASS_DisplayStrDeci+0x5a>
 80015be:	42b2      	cmp	r2, r6
 80015c0:	d0eb      	beq.n	800159a <BSP_LCD_GLASS_DisplayStrDeci+0x16>
        WriteChar(&tmpchar, POINT_OFF, DOUBLEPOINT_OFF, index);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
    ptr++;
 80015c6:	3502      	adds	r5, #2
        WriteChar(&tmpchar, POINT_OFF, DOUBLEPOINT_OFF, index);
 80015c8:	f7ff fc24 	bl	8000e14 <WriteChar.isra.0>
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 80015cc:	882a      	ldrh	r2, [r5, #0]
    index++;
 80015ce:	3401      	adds	r4, #1
 80015d0:	b2e4      	uxtb	r4, r4
  while ((*ptr != 0) && (index <= LCD_DIGIT_POSITION_6))
 80015d2:	2a00      	cmp	r2, #0
 80015d4:	d1eb      	bne.n	80015ae <BSP_LCD_GLASS_DisplayStrDeci+0x2a>
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80015d6:	4804      	ldr	r0, [pc, #16]	@ (80015e8 <BSP_LCD_GLASS_DisplayStrDeci+0x64>)
 80015d8:	f000 fdf4 	bl	80021c4 <HAL_LCD_UpdateDisplayRequest>
}
 80015dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        WriteChar(&tmpchar, POINT_OFF, DOUBLEPOINT_ON, index);
 80015de:	2201      	movs	r2, #1
 80015e0:	2100      	movs	r1, #0
 80015e2:	f7ff fc17 	bl	8000e14 <WriteChar.isra.0>
        break;
 80015e6:	e7dc      	b.n	80015a2 <BSP_LCD_GLASS_DisplayStrDeci+0x1e>
 80015e8:	20000110 	.word	0x20000110

080015ec <BSP_LCD_GLASS_Clear>:
{
 80015ec:	b510      	push	{r4, lr}
  HAL_LCD_Clear(&LCDHandle);
 80015ee:	4802      	ldr	r0, [pc, #8]	@ (80015f8 <BSP_LCD_GLASS_Clear+0xc>)
 80015f0:	f000 fd8c 	bl	800210c <HAL_LCD_Clear>
}
 80015f4:	bd10      	pop	{r4, pc}
 80015f6:	46c0      	nop			@ (mov r8, r8)
 80015f8:	20000110 	.word	0x20000110

080015fc <BSP_LCD_GLASS_ScrollSentence>:
{
 80015fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fe:	46de      	mov	lr, fp
 8001600:	4645      	mov	r5, r8
 8001602:	4657      	mov	r7, sl
 8001604:	464e      	mov	r6, r9
 8001606:	b5e0      	push	{r5, r6, r7, lr}
  bLCDGlass_KeyPressed = 0;
 8001608:	4b4c      	ldr	r3, [pc, #304]	@ (800173c <BSP_LCD_GLASS_ScrollSentence+0x140>)
{
 800160a:	b087      	sub	sp, #28
 800160c:	4693      	mov	fp, r2
  bLCDGlass_KeyPressed = 0;
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	001a      	movs	r2, r3
 8001612:	2300      	movs	r3, #0
{
 8001614:	4680      	mov	r8, r0
 8001616:	000c      	movs	r4, r1
  bLCDGlass_KeyPressed = 0;
 8001618:	7013      	strb	r3, [r2, #0]
  if (ptr == 0)
 800161a:	2800      	cmp	r0, #0
 800161c:	d07d      	beq.n	800171a <BSP_LCD_GLASS_ScrollSentence+0x11e>
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 800161e:	7807      	ldrb	r7, [r0, #0]
 8001620:	2f00      	cmp	r7, #0
 8001622:	d004      	beq.n	800162e <BSP_LCD_GLASS_ScrollSentence+0x32>
 8001624:	3001      	adds	r0, #1
 8001626:	f7fe fd6f 	bl	8000108 <strlen>
 800162a:	3001      	adds	r0, #1
 800162c:	b2c7      	uxtb	r7, r0
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800162e:	4b44      	ldr	r3, [pc, #272]	@ (8001740 <BSP_LCD_GLASS_ScrollSentence+0x144>)
  for (repetition = 0; repetition < nScroll; repetition++)
 8001630:	2500      	movs	r5, #0
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001632:	0018      	movs	r0, r3
 8001634:	469a      	mov	sl, r3
 8001636:	f000 fdc5 	bl	80021c4 <HAL_LCD_UpdateDisplayRequest>
  HAL_Delay(ScrollSpeed);
 800163a:	4658      	mov	r0, fp
 800163c:	f000 f9fe 	bl	8001a3c <HAL_Delay>
  for (repetition = 0; repetition < nScroll; repetition++)
 8001640:	2c00      	cmp	r4, #0
 8001642:	d06a      	beq.n	800171a <BSP_LCD_GLASS_ScrollSentence+0x11e>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8001644:	2f00      	cmp	r7, #0
 8001646:	d100      	bne.n	800164a <BSP_LCD_GLASS_ScrollSentence+0x4e>
 8001648:	e072      	b.n	8001730 <BSP_LCD_GLASS_ScrollSentence+0x134>
 800164a:	465b      	mov	r3, fp
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	9b01      	ldr	r3, [sp, #4]
 8001650:	9502      	str	r5, [sp, #8]
 8001652:	4645      	mov	r5, r8
 8001654:	4698      	mov	r8, r3
 8001656:	9403      	str	r4, [sp, #12]
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001658:	2300      	movs	r3, #0
 800165a:	46a9      	mov	r9, r5
 800165c:	469b      	mov	fp, r3
 800165e:	2301      	movs	r3, #1
 8001660:	469c      	mov	ip, r3
 8001662:	465e      	mov	r6, fp
 8001664:	44e3      	add	fp, ip
 8001666:	0039      	movs	r1, r7
 8001668:	4658      	mov	r0, fp
 800166a:	f7fe fec5 	bl	80003f8 <__aeabi_idivmod>
 800166e:	464b      	mov	r3, r9
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 8001670:	1cb0      	adds	r0, r6, #2
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001672:	5c5c      	ldrb	r4, [r3, r1]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 8001674:	0039      	movs	r1, r7
 8001676:	f7fe febf 	bl	80003f8 <__aeabi_idivmod>
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 800167a:	464b      	mov	r3, r9
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 800167c:	1cf0      	adds	r0, r6, #3
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 800167e:	5c5d      	ldrb	r5, [r3, r1]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8001680:	0039      	movs	r1, r7
 8001682:	f7fe feb9 	bl	80003f8 <__aeabi_idivmod>
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001686:	464b      	mov	r3, r9
 8001688:	5c5b      	ldrb	r3, [r3, r1]
 800168a:	022d      	lsls	r5, r5, #8
 800168c:	041b      	lsls	r3, r3, #16
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 800168e:	0039      	movs	r1, r7
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001690:	4325      	orrs	r5, r4
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8001692:	1d30      	adds	r0, r6, #4
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001694:	431d      	orrs	r5, r3
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8001696:	f7fe feaf 	bl	80003f8 <__aeabi_idivmod>
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 800169a:	464b      	mov	r3, r9
 800169c:	5c5b      	ldrb	r3, [r3, r1]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 800169e:	1d70      	adds	r0, r6, #5
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	431d      	orrs	r5, r3
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 80016a4:	0039      	movs	r1, r7
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 80016a6:	9504      	str	r5, [sp, #16]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 80016a8:	f7fe fea6 	bl	80003f8 <__aeabi_idivmod>
 80016ac:	464b      	mov	r3, r9
 80016ae:	5c5b      	ldrb	r3, [r3, r1]
 80016b0:	aa04      	add	r2, sp, #16
 80016b2:	7113      	strb	r3, [r2, #4]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 80016b4:	0039      	movs	r1, r7
 80016b6:	1db0      	adds	r0, r6, #6
 80016b8:	f7fe fe9e 	bl	80003f8 <__aeabi_idivmod>
 80016bc:	464b      	mov	r3, r9
 80016be:	5c5b      	ldrb	r3, [r3, r1]
 80016c0:	aa04      	add	r2, sp, #16
  HAL_LCD_Clear(&LCDHandle);
 80016c2:	4650      	mov	r0, sl
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 80016c4:	7153      	strb	r3, [r2, #5]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80016c6:	2500      	movs	r5, #0
  HAL_LCD_Clear(&LCDHandle);
 80016c8:	f000 fd20 	bl	800210c <HAL_LCD_Clear>
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80016cc:	1e20      	subs	r0, r4, #0
 80016ce:	d00e      	beq.n	80016ee <BSP_LCD_GLASS_ScrollSentence+0xf2>
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80016d0:	2200      	movs	r2, #0
 80016d2:	b2eb      	uxtb	r3, r5
 80016d4:	2100      	movs	r1, #0
 80016d6:	f7ff fb9d 	bl	8000e14 <WriteChar.isra.0>
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80016da:	aa04      	add	r2, sp, #16
 80016dc:	002b      	movs	r3, r5
 80016de:	4694      	mov	ip, r2
 80016e0:	4463      	add	r3, ip
 80016e2:	7858      	ldrb	r0, [r3, #1]
 80016e4:	2800      	cmp	r0, #0
 80016e6:	d002      	beq.n	80016ee <BSP_LCD_GLASS_ScrollSentence+0xf2>
 80016e8:	3501      	adds	r5, #1
 80016ea:	2d06      	cmp	r5, #6
 80016ec:	d1f0      	bne.n	80016d0 <BSP_LCD_GLASS_ScrollSentence+0xd4>
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80016ee:	4650      	mov	r0, sl
 80016f0:	f000 fd68 	bl	80021c4 <HAL_LCD_UpdateDisplayRequest>
      if (bLCDGlass_KeyPressed)
 80016f4:	4643      	mov	r3, r8
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d115      	bne.n	8001728 <BSP_LCD_GLASS_ScrollSentence+0x12c>
      HAL_Delay(ScrollSpeed);
 80016fc:	9800      	ldr	r0, [sp, #0]
 80016fe:	f000 f99d 	bl	8001a3c <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8001702:	465b      	mov	r3, fp
 8001704:	b2db      	uxtb	r3, r3
 8001706:	429f      	cmp	r7, r3
 8001708:	d8a9      	bhi.n	800165e <BSP_LCD_GLASS_ScrollSentence+0x62>
  for (repetition = 0; repetition < nScroll; repetition++)
 800170a:	9b02      	ldr	r3, [sp, #8]
 800170c:	9a03      	ldr	r2, [sp, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	b2db      	uxtb	r3, r3
 8001712:	464d      	mov	r5, r9
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	429a      	cmp	r2, r3
 8001718:	d89e      	bhi.n	8001658 <BSP_LCD_GLASS_ScrollSentence+0x5c>
}
 800171a:	b007      	add	sp, #28
 800171c:	bcf0      	pop	{r4, r5, r6, r7}
 800171e:	46bb      	mov	fp, r7
 8001720:	46b2      	mov	sl, r6
 8001722:	46a9      	mov	r9, r5
 8001724:	46a0      	mov	r8, r4
 8001726:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bLCDGlass_KeyPressed = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	9a01      	ldr	r2, [sp, #4]
 800172c:	7013      	strb	r3, [r2, #0]
        return;
 800172e:	e7f4      	b.n	800171a <BSP_LCD_GLASS_ScrollSentence+0x11e>
  for (repetition = 0; repetition < nScroll; repetition++)
 8001730:	3501      	adds	r5, #1
 8001732:	b2ed      	uxtb	r5, r5
 8001734:	42a5      	cmp	r5, r4
 8001736:	d3fb      	bcc.n	8001730 <BSP_LCD_GLASS_ScrollSentence+0x134>
 8001738:	e7ef      	b.n	800171a <BSP_LCD_GLASS_ScrollSentence+0x11e>
 800173a:	46c0      	nop			@ (mov r8, r8)
 800173c:	2000014c 	.word	0x2000014c
 8001740:	20000110 	.word	0x20000110

08001744 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001744:	2180      	movs	r1, #128	@ 0x80
 8001746:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <HAL_MspInit+0x2c>)
 8001748:	0549      	lsls	r1, r1, #21
 800174a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
{
 800174c:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	430a      	orrs	r2, r1
 8001750:	659a      	str	r2, [r3, #88]	@ 0x58
 8001752:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001754:	400a      	ands	r2, r1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175a:	2201      	movs	r2, #1
 800175c:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 800175e:	4311      	orrs	r1, r2
 8001760:	6619      	str	r1, [r3, #96]	@ 0x60
 8001762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001764:	401a      	ands	r2, r3
 8001766:	9201      	str	r2, [sp, #4]
 8001768:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	b002      	add	sp, #8
 800176c:	4770      	bx	lr
 800176e:	46c0      	nop			@ (mov r8, r8)
 8001770:	40021000 	.word	0x40021000

08001774 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001774:	b510      	push	{r4, lr}
 8001776:	0004      	movs	r4, r0
 8001778:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	2214      	movs	r2, #20
 800177c:	2100      	movs	r1, #0
 800177e:	a802      	add	r0, sp, #8
 8001780:	f001 fe9a 	bl	80034b8 <memset>
  if(hcomp->Instance==COMP1)
 8001784:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <HAL_COMP_MspInit+0x50>)
 8001786:	6822      	ldr	r2, [r4, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_COMP_MspInit+0x1c>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 800178c:	b008      	add	sp, #32
 800178e:	bd10      	pop	{r4, pc}
    __HAL_RCC_COMP_CLK_ENABLE();
 8001790:	2301      	movs	r3, #1
 8001792:	4a0d      	ldr	r2, [pc, #52]	@ (80017c8 <HAL_COMP_MspInit+0x54>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_COMP_CLK_ENABLE();
 8001796:	6e11      	ldr	r1, [r2, #96]	@ 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_COMP_CLK_ENABLE();
 800179a:	4319      	orrs	r1, r3
 800179c:	6611      	str	r1, [r2, #96]	@ 0x60
 800179e:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 80017a0:	4019      	ands	r1, r3
 80017a2:	9100      	str	r1, [sp, #0]
 80017a4:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80017a8:	4319      	orrs	r1, r3
 80017aa:	64d1      	str	r1, [r2, #76]	@ 0x4c
 80017ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ae:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b0:	4013      	ands	r3, r2
 80017b2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017b4:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017b8:	2303      	movs	r3, #3
 80017ba:	9202      	str	r2, [sp, #8]
 80017bc:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017be:	f000 fad1 	bl	8001d64 <HAL_GPIO_Init>
}
 80017c2:	e7e3      	b.n	800178c <HAL_COMP_MspInit+0x18>
 80017c4:	40010200 	.word	0x40010200
 80017c8:	40021000 	.word	0x40021000

080017cc <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80017cc:	b510      	push	{r4, lr}
 80017ce:	0004      	movs	r4, r0
 80017d0:	b092      	sub	sp, #72	@ 0x48
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017d2:	2244      	movs	r2, #68	@ 0x44
 80017d4:	2100      	movs	r1, #0
 80017d6:	a801      	add	r0, sp, #4
 80017d8:	f001 fe6e 	bl	80034b8 <memset>
  if(hlptim->Instance==LPTIM1)
 80017dc:	4b13      	ldr	r3, [pc, #76]	@ (800182c <HAL_LPTIM_MspInit+0x60>)
 80017de:	6822      	ldr	r2, [r4, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 80017e4:	b012      	add	sp, #72	@ 0x48
 80017e6:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80017e8:	2380      	movs	r3, #128	@ 0x80
 80017ea:	9301      	str	r3, [sp, #4]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 80017ec:	23c0      	movs	r3, #192	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017ee:	a801      	add	r0, sp, #4
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 80017f0:	031b      	lsls	r3, r3, #12
 80017f2:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017f4:	f001 fbd6 	bl	8002fa4 <HAL_RCCEx_PeriphCLKConfig>
 80017f8:	2800      	cmp	r0, #0
 80017fa:	d113      	bne.n	8001824 <HAL_LPTIM_MspInit+0x58>
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80017fc:	2280      	movs	r2, #128	@ 0x80
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <HAL_LPTIM_MspInit+0x64>)
 8001800:	0612      	lsls	r2, r2, #24
 8001802:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8001804:	2011      	movs	r0, #17
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001806:	430a      	orrs	r2, r1
 8001808:	659a      	str	r2, [r3, #88]	@ 0x58
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800180c:	2200      	movs	r2, #0
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800180e:	0fdb      	lsrs	r3, r3, #31
 8001810:	07db      	lsls	r3, r3, #31
 8001812:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8001814:	2100      	movs	r1, #0
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001816:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8001818:	f000 fa54 	bl	8001cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800181c:	2011      	movs	r0, #17
 800181e:	f000 fa7b 	bl	8001d18 <HAL_NVIC_EnableIRQ>
}
 8001822:	e7df      	b.n	80017e4 <HAL_LPTIM_MspInit+0x18>
      Error_Handler();
 8001824:	f7ff faf4 	bl	8000e10 <Error_Handler>
 8001828:	e7e8      	b.n	80017fc <HAL_LPTIM_MspInit+0x30>
 800182a:	46c0      	nop			@ (mov r8, r8)
 800182c:	40007c00 	.word	0x40007c00
 8001830:	40021000 	.word	0x40021000

08001834 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001834:	b510      	push	{r4, lr}
 8001836:	0004      	movs	r4, r0
 8001838:	b092      	sub	sp, #72	@ 0x48
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800183a:	2244      	movs	r2, #68	@ 0x44
 800183c:	2100      	movs	r1, #0
 800183e:	a801      	add	r0, sp, #4
 8001840:	f001 fe3a 	bl	80034b8 <memset>
  if(hrtc->Instance==RTC)
 8001844:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <HAL_RTC_MspInit+0x6c>)
 8001846:	6822      	ldr	r2, [r4, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d001      	beq.n	8001850 <HAL_RTC_MspInit+0x1c>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800184c:	b012      	add	sp, #72	@ 0x48
 800184e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001850:	2380      	movs	r3, #128	@ 0x80
 8001852:	021b      	lsls	r3, r3, #8
 8001854:	9301      	str	r3, [sp, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001856:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001858:	a801      	add	r0, sp, #4
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800185e:	f001 fba1 	bl	8002fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001862:	2800      	cmp	r0, #0
 8001864:	d118      	bne.n	8001898 <HAL_RTC_MspInit+0x64>
    __HAL_RCC_RTC_ENABLE();
 8001866:	2190      	movs	r1, #144	@ 0x90
 8001868:	2280      	movs	r2, #128	@ 0x80
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <HAL_RTC_MspInit+0x70>)
 800186c:	0212      	lsls	r2, r2, #8
 800186e:	5858      	ldr	r0, [r3, r1]
 8001870:	4302      	orrs	r2, r0
 8001872:	505a      	str	r2, [r3, r1]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001874:	2180      	movs	r1, #128	@ 0x80
 8001876:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001878:	00c9      	lsls	r1, r1, #3
 800187a:	430a      	orrs	r2, r1
 800187c:	659a      	str	r2, [r3, #88]	@ 0x58
 800187e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001880:	2200      	movs	r2, #0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001882:	400b      	ands	r3, r1
 8001884:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001886:	2100      	movs	r1, #0
 8001888:	2002      	movs	r0, #2
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800188a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 800188c:	f000 fa1a 	bl	8001cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001890:	2002      	movs	r0, #2
 8001892:	f000 fa41 	bl	8001d18 <HAL_NVIC_EnableIRQ>
}
 8001896:	e7d9      	b.n	800184c <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8001898:	f7ff faba 	bl	8000e10 <Error_Handler>
 800189c:	e7e3      	b.n	8001866 <HAL_RTC_MspInit+0x32>
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	40002800 	.word	0x40002800
 80018a4:	40021000 	.word	0x40021000

080018a8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018a8:	e7fe      	b.n	80018a8 <NMI_Handler>
 80018aa:	46c0      	nop			@ (mov r8, r8)

080018ac <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ac:	e7fe      	b.n	80018ac <HardFault_Handler>
 80018ae:	46c0      	nop			@ (mov r8, r8)

080018b0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b0:	4770      	bx	lr
 80018b2:	46c0      	nop			@ (mov r8, r8)

080018b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80018b4:	4770      	bx	lr
 80018b6:	46c0      	nop			@ (mov r8, r8)

080018b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ba:	f000 f8ad 	bl	8001a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018be:	bd10      	pop	{r4, pc}

080018c0 <RTC_TAMP_IRQHandler>:
  return (READ_BIT(RTCx->SR, RTC_SR_WUTF) == (RTC_SR_WUTF));
 80018c0:	2204      	movs	r2, #4
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <RTC_TAMP_IRQHandler+0x20>)

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 80018c4:	b510      	push	{r4, lr}
 80018c6:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  //HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */
  if (LL_RTC_IsActiveFlag_WUT(RTC) != 0)
 80018c8:	420a      	tst	r2, r1
 80018ca:	d100      	bne.n	80018ce <RTC_TAMP_IRQHandler+0xe>
              LL_EXTI_ClearRisingFlag_0_31(LL_EXTI_LINE_28);

          WakeUp_Callback();
      }
  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80018cc:	bd10      	pop	{r4, pc}
  WRITE_REG(RTCx->SCR, RTC_SCR_CWUTF);
 80018ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->RPR1, ExtiLine);
 80018d0:	2280      	movs	r2, #128	@ 0x80
 80018d2:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <RTC_TAMP_IRQHandler+0x24>)
 80018d4:	0552      	lsls	r2, r2, #21
 80018d6:	60da      	str	r2, [r3, #12]
          WakeUp_Callback();
 80018d8:	f7ff fa42 	bl	8000d60 <WakeUp_Callback>
}
 80018dc:	e7f6      	b.n	80018cc <RTC_TAMP_IRQHandler+0xc>
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	40002800 	.word	0x40002800
 80018e4:	40021800 	.word	0x40021800

080018e8 <TIM6_DAC_LPTIM1_IRQHandler>:
  * @param  LPTIMx Low-Power Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CC1(const LPTIM_TypeDef *LPTIMx)
{
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CC1IF) == LPTIM_ISR_CC1IF) ? 1UL : 0UL));
 80018e8:	2201      	movs	r2, #1
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <TIM6_DAC_LPTIM1_IRQHandler+0x38>)

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts (combined with EXTI 31).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80018ec:	b510      	push	{r4, lr}
 80018ee:	6819      	ldr	r1, [r3, #0]
 80018f0:	420a      	tst	r2, r1
 80018f2:	d009      	beq.n	8001908 <TIM6_DAC_LPTIM1_IRQHandler+0x20>
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_CC1CF);
 80018f4:	6859      	ldr	r1, [r3, #4]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
     {
         /* Clear the update interrupt flag*/
         LL_LPTIM_ClearFlag_CC1(LPTIM1);

         /* TIM1 capture/compare interrupt processing(function defined in main.c) */
         CaptureFalling_Callback();
 80018fa:	f7ff f9f9 	bl	8000cf0 <CaptureFalling_Callback>
 80018fe:	2280      	movs	r2, #128	@ 0x80
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <TIM6_DAC_LPTIM1_IRQHandler+0x3c>)
 8001902:	0452      	lsls	r2, r2, #17
 8001904:	60da      	str	r2, [r3, #12]
         CaptureRising_Callback();
      }
     /* Clear the EXTI's Flag for LPTIM1*/
     LL_EXTI_ClearRisingFlag_0_31(LL_EXTI_LINE_24);
  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8001906:	bd10      	pop	{r4, pc}
  * @param  LPTIMx Low-Power Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CC3(const LPTIM_TypeDef *LPTIMx)
{
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CC3IF) == LPTIM_ISR_CC3IF) ? 1UL : 0UL));
 8001908:	2280      	movs	r2, #128	@ 0x80
 800190a:	6819      	ldr	r1, [r3, #0]
 800190c:	00d2      	lsls	r2, r2, #3
 800190e:	4211      	tst	r1, r2
 8001910:	d0f5      	beq.n	80018fe <TIM6_DAC_LPTIM1_IRQHandler+0x16>
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_CC3CF);
 8001912:	6859      	ldr	r1, [r3, #4]
 8001914:	430a      	orrs	r2, r1
 8001916:	605a      	str	r2, [r3, #4]
         CaptureRising_Callback();
 8001918:	f7ff fa16 	bl	8000d48 <CaptureRising_Callback>
 800191c:	e7ef      	b.n	80018fe <TIM6_DAC_LPTIM1_IRQHandler+0x16>
 800191e:	46c0      	nop			@ (mov r8, r8)
 8001920:	40007c00 	.word	0x40007c00
 8001924:	40021800 	.word	0x40021800

08001928 <SystemInit>:

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001928:	2280      	movs	r2, #128	@ 0x80
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <SystemInit+0x30>)
 800192c:	0512      	lsls	r2, r2, #20
 800192e:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8001930:	2280      	movs	r2, #128	@ 0x80
 8001932:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <SystemInit+0x34>)
 8001934:	589a      	ldr	r2, [r3, r2]
 8001936:	03d2      	lsls	r2, r2, #15
 8001938:	d50d      	bpl.n	8001956 <SystemInit+0x2e>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 800193a:	21ff      	movs	r1, #255	@ 0xff
 800193c:	6a1a      	ldr	r2, [r3, #32]
 800193e:	400a      	ands	r2, r1
 8001940:	2acc      	cmp	r2, #204	@ 0xcc
 8001942:	d008      	beq.n	8001956 <SystemInit+0x2e>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8001944:	6a1a      	ldr	r2, [r3, #32]
 8001946:	4011      	ands	r1, r2
 8001948:	29aa      	cmp	r1, #170	@ 0xaa
 800194a:	d004      	beq.n	8001956 <SystemInit+0x2e>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 800194c:	2280      	movs	r2, #128	@ 0x80
 800194e:	6819      	ldr	r1, [r3, #0]
 8001950:	02d2      	lsls	r2, r2, #11
 8001952:	430a      	orrs	r2, r1
 8001954:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00
 800195c:	40022000 	.word	0x40022000

08001960 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001960:	480d      	ldr	r0, [pc, #52]	@ (8001998 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001962:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001964:	f7ff ffe0 	bl	8001928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001968:	480c      	ldr	r0, [pc, #48]	@ (800199c <LoopForever+0x6>)
  ldr r1, =_edata
 800196a:	490d      	ldr	r1, [pc, #52]	@ (80019a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <LoopForever+0xe>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001980:	4c0a      	ldr	r4, [pc, #40]	@ (80019ac <LoopForever+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800198e:	f001 fd9b 	bl	80034c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001992:	f7ff f8b1 	bl	8000af8 <main>

08001996 <LoopForever>:

LoopForever:
  b LoopForever
 8001996:	e7fe      	b.n	8001996 <LoopForever>
  ldr   r0, =_estack
 8001998:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80019a4:	08003744 	.word	0x08003744
  ldr r2, =_sbss
 80019a8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80019ac:	20000154 	.word	0x20000154

080019b0 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019b0:	e7fe      	b.n	80019b0 <ADC_COMP1_2_IRQHandler>
	...

080019b4 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <HAL_InitTick+0x40>)
{
 80019b6:	b570      	push	{r4, r5, r6, lr}
  if (uwTickFreq != 0U)
 80019b8:	6819      	ldr	r1, [r3, #0]
{
 80019ba:	0004      	movs	r4, r0
  if (uwTickFreq != 0U)
 80019bc:	2900      	cmp	r1, #0
 80019be:	d101      	bne.n	80019c4 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80019c0:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80019c2:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019c4:	20fa      	movs	r0, #250	@ 0xfa
 80019c6:	0080      	lsls	r0, r0, #2
 80019c8:	f7fe fba6 	bl	8000118 <__udivsi3>
 80019cc:	4d0a      	ldr	r5, [pc, #40]	@ (80019f8 <HAL_InitTick+0x44>)
 80019ce:	0001      	movs	r1, r0
 80019d0:	6828      	ldr	r0, [r5, #0]
 80019d2:	f7fe fba1 	bl	8000118 <__udivsi3>
 80019d6:	f000 f9ab 	bl	8001d30 <HAL_SYSTICK_Config>
 80019da:	2800      	cmp	r0, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019de:	2c03      	cmp	r4, #3
 80019e0:	d8ee      	bhi.n	80019c0 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e2:	3801      	subs	r0, #1
 80019e4:	2200      	movs	r2, #0
 80019e6:	0021      	movs	r1, r4
 80019e8:	f000 f96c 	bl	8001cc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <HAL_InitTick+0x48>)
 80019ee:	2000      	movs	r0, #0
 80019f0:	601c      	str	r4, [r3, #0]
  return status;
 80019f2:	e7e6      	b.n	80019c2 <HAL_InitTick+0xe>
 80019f4:	20000004 	.word	0x20000004
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000008 	.word	0x20000008

08001a00 <HAL_Init>:
{
 8001a00:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a02:	2003      	movs	r0, #3
 8001a04:	f7ff ffd6 	bl	80019b4 <HAL_InitTick>
 8001a08:	1e04      	subs	r4, r0, #0
 8001a0a:	d002      	beq.n	8001a12 <HAL_Init+0x12>
    status = HAL_ERROR;
 8001a0c:	2401      	movs	r4, #1
}
 8001a0e:	0020      	movs	r0, r4
 8001a10:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8001a12:	f7ff fe97 	bl	8001744 <HAL_MspInit>
 8001a16:	e7fa      	b.n	8001a0e <HAL_Init+0xe>

08001a18 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001a18:	4a03      	ldr	r2, [pc, #12]	@ (8001a28 <HAL_IncTick+0x10>)
 8001a1a:	4904      	ldr	r1, [pc, #16]	@ (8001a2c <HAL_IncTick+0x14>)
 8001a1c:	6813      	ldr	r3, [r2, #0]
 8001a1e:	6809      	ldr	r1, [r1, #0]
 8001a20:	185b      	adds	r3, r3, r1
 8001a22:	6013      	str	r3, [r2, #0]
}
 8001a24:	4770      	bx	lr
 8001a26:	46c0      	nop			@ (mov r8, r8)
 8001a28:	20000150 	.word	0x20000150
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001a30:	4b01      	ldr	r3, [pc, #4]	@ (8001a38 <HAL_GetTick+0x8>)
 8001a32:	6818      	ldr	r0, [r3, #0]
}
 8001a34:	4770      	bx	lr
 8001a36:	46c0      	nop			@ (mov r8, r8)
 8001a38:	20000150 	.word	0x20000150

08001a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a3c:	b570      	push	{r4, r5, r6, lr}
 8001a3e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001a40:	f7ff fff6 	bl	8001a30 <HAL_GetTick>
 8001a44:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a46:	1c63      	adds	r3, r4, #1
 8001a48:	d002      	beq.n	8001a50 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4a:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <HAL_Delay+0x20>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a50:	f7ff ffee 	bl	8001a30 <HAL_GetTick>
 8001a54:	1b40      	subs	r0, r0, r5
 8001a56:	42a0      	cmp	r0, r4
 8001a58:	d3fa      	bcc.n	8001a50 <HAL_Delay+0x14>
  {
  }
}
 8001a5a:	bd70      	pop	{r4, r5, r6, pc}
 8001a5c:	20000004 	.word	0x20000004

08001a60 <HAL_COMP_Init>:
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8001a60:	2300      	movs	r3, #0
{
 8001a62:	b570      	push	{r4, r5, r6, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8001a68:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8001a6a:	d100      	bne.n	8001a6e <HAL_COMP_Init+0xe>
 8001a6c:	e08d      	b.n	8001b8a <HAL_COMP_Init+0x12a>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001a6e:	6805      	ldr	r5, [r0, #0]
    status = HAL_ERROR;
 8001a70:	2001      	movs	r0, #1
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001a72:	682b      	ldr	r3, [r5, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	da00      	bge.n	8001a7a <HAL_COMP_Init+0x1a>
 8001a78:	e085      	b.n	8001b86 <HAL_COMP_Init+0x126>
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001a7a:	2329      	movs	r3, #41	@ 0x29
 8001a7c:	5ce3      	ldrb	r3, [r4, r3]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d100      	bne.n	8001a86 <HAL_COMP_Init+0x26>
 8001a84:	e0ad      	b.n	8001be2 <HAL_COMP_Init+0x182>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8001a86:	6920      	ldr	r0, [r4, #16]
 8001a88:	6963      	ldr	r3, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8001a8a:	6829      	ldr	r1, [r5, #0]
               | hcomp->Init.InputPlus
 8001a8c:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 8001a8e:	6a20      	ldr	r0, [r4, #32]
               | hcomp->Init.Mode
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8001a90:	682a      	ldr	r2, [r5, #0]
               | hcomp->Init.BlankingSrce
 8001a92:	4303      	orrs	r3, r0
               | hcomp->Init.Hysteresis
 8001a94:	69a0      	ldr	r0, [r4, #24]
 8001a96:	4303      	orrs	r3, r0
               | hcomp->Init.OutputPol
 8001a98:	69e0      	ldr	r0, [r4, #28]
 8001a9a:	4303      	orrs	r3, r0
    tmp_csr = (hcomp->Init.InputMinus
 8001a9c:	68e0      	ldr	r0, [r4, #12]
 8001a9e:	4303      	orrs	r3, r0
    MODIFY_REG(hcomp->Instance->CSR,
 8001aa0:	4867      	ldr	r0, [pc, #412]	@ (8001c40 <HAL_COMP_Init+0x1e0>)
 8001aa2:	4002      	ands	r2, r0
 8001aa4:	4313      	orrs	r3, r2
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */

#if defined(COMP2)
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001aa6:	2280      	movs	r2, #128	@ 0x80
    MODIFY_REG(hcomp->Instance->CSR,
 8001aa8:	602b      	str	r3, [r5, #0]
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001aaa:	6863      	ldr	r3, [r4, #4]
 8001aac:	0112      	lsls	r2, r2, #4
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d100      	bne.n	8001ab4 <HAL_COMP_Init+0x54>
 8001ab2:	e07f      	b.n	8001bb4 <HAL_COMP_Init+0x154>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
    }
    else if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8001ab4:	20c0      	movs	r0, #192	@ 0xc0
 8001ab6:	0140      	lsls	r0, r0, #5
 8001ab8:	4283      	cmp	r3, r0
 8001aba:	d068      	beq.n	8001b8e <HAL_COMP_Init+0x12e>
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8001abc:	4b61      	ldr	r3, [pc, #388]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001abe:	4862      	ldr	r0, [pc, #392]	@ (8001c48 <HAL_COMP_Init+0x1e8>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4002      	ands	r2, r0
 8001ac4:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	4002      	ands	r2, r0
 8001aca:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8001acc:	2280      	movs	r2, #128	@ 0x80
 8001ace:	68a3      	ldr	r3, [r4, #8]
 8001ad0:	01d2      	lsls	r2, r2, #7
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d100      	bne.n	8001ad8 <HAL_COMP_Init+0x78>
 8001ad6:	e07b      	b.n	8001bd0 <HAL_COMP_Init+0x170>
 8001ad8:	20a0      	movs	r0, #160	@ 0xa0
 8001ada:	01c0      	lsls	r0, r0, #7
 8001adc:	4283      	cmp	r3, r0
 8001ade:	d100      	bne.n	8001ae2 <HAL_COMP_Init+0x82>
 8001ae0:	e093      	b.n	8001c0a <HAL_COMP_Init+0x1aa>
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d100      	bne.n	8001ae8 <HAL_COMP_Init+0x88>
 8001ae6:	e088      	b.n	8001bfa <HAL_COMP_Init+0x19a>
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
        break;

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8001ae8:	4b56      	ldr	r3, [pc, #344]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001aea:	4858      	ldr	r0, [pc, #352]	@ (8001c4c <HAL_COMP_Init+0x1ec>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4002      	ands	r2, r0
 8001af0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	4002      	ands	r2, r0
 8001af6:	605a      	str	r2, [r3, #4]
    }


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 8001af8:	2330      	movs	r3, #48	@ 0x30
 8001afa:	682a      	ldr	r2, [r5, #0]
 8001afc:	4213      	tst	r3, r2
 8001afe:	d014      	beq.n	8001b2a <HAL_COMP_Init+0xca>
 8001b00:	420b      	tst	r3, r1
 8001b02:	d112      	bne.n	8001b2a <HAL_COMP_Init+0xca>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b04:	4b52      	ldr	r3, [pc, #328]	@ (8001c50 <HAL_COMP_Init+0x1f0>)
 8001b06:	4953      	ldr	r1, [pc, #332]	@ (8001c54 <HAL_COMP_Init+0x1f4>)
 8001b08:	6818      	ldr	r0, [r3, #0]
 8001b0a:	f7fe fb05 	bl	8000118 <__udivsi3>
 8001b0e:	3001      	adds	r0, #1
 8001b10:	0083      	lsls	r3, r0, #2
 8001b12:	181b      	adds	r3, r3, r0
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001b18:	9b01      	ldr	r3, [sp, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d005      	beq.n	8001b2a <HAL_COMP_Init+0xca>
      {
        wait_loop_index--;
 8001b1e:	9b01      	ldr	r3, [sp, #4]
 8001b20:	3b01      	subs	r3, #1
 8001b22:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001b24:	9b01      	ldr	r3, [sp, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f9      	bne.n	8001b1e <HAL_COMP_Init+0xbe>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001b2a:	4b46      	ldr	r3, [pc, #280]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001b2c:	429d      	cmp	r5, r3
 8001b2e:	d060      	beq.n	8001bf2 <HAL_COMP_Init+0x192>
 8001b30:	2180      	movs	r1, #128	@ 0x80
 8001b32:	4a49      	ldr	r2, [pc, #292]	@ (8001c58 <HAL_COMP_Init+0x1f8>)
 8001b34:	02c9      	lsls	r1, r1, #11

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8001b36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001b38:	0798      	lsls	r0, r3, #30
 8001b3a:	d031      	beq.n	8001ba0 <HAL_COMP_Init+0x140>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001b3c:	4d47      	ldr	r5, [pc, #284]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8001b3e:	06d8      	lsls	r0, r3, #27
 8001b40:	d400      	bmi.n	8001b44 <HAL_COMP_Init+0xe4>
 8001b42:	e079      	b.n	8001c38 <HAL_COMP_Init+0x1d8>
 8001b44:	6828      	ldr	r0, [r5, #0]
 8001b46:	4308      	orrs	r0, r1
 8001b48:	6028      	str	r0, [r5, #0]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001b4a:	4d44      	ldr	r5, [pc, #272]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8001b4c:	0698      	lsls	r0, r3, #26
 8001b4e:	d400      	bmi.n	8001b52 <HAL_COMP_Init+0xf2>
 8001b50:	e06e      	b.n	8001c30 <HAL_COMP_Init+0x1d0>
 8001b52:	6868      	ldr	r0, [r5, #4]
 8001b54:	4308      	orrs	r0, r1
 8001b56:	6068      	str	r0, [r5, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8001b58:	4840      	ldr	r0, [pc, #256]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001b5a:	2684      	movs	r6, #132	@ 0x84
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8001b5c:	60c1      	str	r1, [r0, #12]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8001b5e:	6101      	str	r1, [r0, #16]
      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
      LL_EXTI_ClearFallingFlag_0_31(exti_line);

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001b60:	079d      	lsls	r5, r3, #30
 8001b62:	d561      	bpl.n	8001c28 <HAL_COMP_Init+0x1c8>
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001b64:	5985      	ldr	r5, [r0, r6]
 8001b66:	430d      	orrs	r5, r1
 8001b68:	5185      	str	r5, [r0, r6]
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001b6a:	07db      	lsls	r3, r3, #31
 8001b6c:	d556      	bpl.n	8001c1c <HAL_COMP_Init+0x1bc>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001b6e:	2380      	movs	r3, #128	@ 0x80
 8001b70:	4a3a      	ldr	r2, [pc, #232]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
 8001b72:	58d0      	ldr	r0, [r2, r3]
 8001b74:	4301      	orrs	r1, r0
 8001b76:	50d1      	str	r1, [r2, r3]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001b78:	2329      	movs	r3, #41	@ 0x29
 8001b7a:	5ce2      	ldrb	r2, [r4, r3]
 8001b7c:	2a00      	cmp	r2, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_COMP_Init+0x124>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8001b80:	2201      	movs	r2, #1
 8001b82:	54e2      	strb	r2, [r4, r3]
  HAL_StatusTypeDef status = HAL_OK;
 8001b84:	2000      	movs	r0, #0
    }
  }

  return status;
}
 8001b86:	b002      	add	sp, #8
 8001b88:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_ERROR;
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	e7fb      	b.n	8001b86 <HAL_COMP_Init+0x126>
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8001b8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001b90:	6818      	ldr	r0, [r3, #0]
 8001b92:	4302      	orrs	r2, r0
 8001b94:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	482b      	ldr	r0, [pc, #172]	@ (8001c48 <HAL_COMP_Init+0x1e8>)
 8001b9a:	4002      	ands	r2, r0
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	e795      	b.n	8001acc <HAL_COMP_Init+0x6c>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001ba0:	2084      	movs	r0, #132	@ 0x84
 8001ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
 8001ba4:	5819      	ldr	r1, [r3, r0]
 8001ba6:	4011      	ands	r1, r2
 8001ba8:	5019      	str	r1, [r3, r0]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001baa:	2180      	movs	r1, #128	@ 0x80
 8001bac:	5858      	ldr	r0, [r3, r1]
 8001bae:	4002      	ands	r2, r0
 8001bb0:	505a      	str	r2, [r3, r1]
}
 8001bb2:	e7e1      	b.n	8001b78 <HAL_COMP_Init+0x118>
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8001bb4:	4a23      	ldr	r2, [pc, #140]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001bb6:	4e24      	ldr	r6, [pc, #144]	@ (8001c48 <HAL_COMP_Init+0x1e8>)
 8001bb8:	6810      	ldr	r0, [r2, #0]
 8001bba:	4030      	ands	r0, r6
 8001bbc:	6010      	str	r0, [r2, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8001bbe:	6850      	ldr	r0, [r2, #4]
 8001bc0:	4303      	orrs	r3, r0
 8001bc2:	6053      	str	r3, [r2, #4]
    switch (hcomp->Init.WindowOutput)
 8001bc4:	2280      	movs	r2, #128	@ 0x80
 8001bc6:	68a3      	ldr	r3, [r4, #8]
 8001bc8:	01d2      	lsls	r2, r2, #7
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d000      	beq.n	8001bd0 <HAL_COMP_Init+0x170>
 8001bce:	e783      	b.n	8001ad8 <HAL_COMP_Init+0x78>
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8001bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001bd2:	6810      	ldr	r0, [r2, #0]
 8001bd4:	4303      	orrs	r3, r0
 8001bd6:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8001bd8:	6853      	ldr	r3, [r2, #4]
 8001bda:	481c      	ldr	r0, [pc, #112]	@ (8001c4c <HAL_COMP_Init+0x1ec>)
 8001bdc:	4003      	ands	r3, r0
 8001bde:	6053      	str	r3, [r2, #4]
        break;
 8001be0:	e78a      	b.n	8001af8 <HAL_COMP_Init+0x98>
      hcomp->Lock = HAL_UNLOCKED;
 8001be2:	3328      	adds	r3, #40	@ 0x28
 8001be4:	54e2      	strb	r2, [r4, r3]
      HAL_COMP_MspInit(hcomp);
 8001be6:	0020      	movs	r0, r4
      COMP_CLEAR_ERRORCODE(hcomp);
 8001be8:	62e2      	str	r2, [r4, #44]	@ 0x2c
      HAL_COMP_MspInit(hcomp);
 8001bea:	f7ff fdc3 	bl	8001774 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8001bee:	6825      	ldr	r5, [r4, #0]
 8001bf0:	e749      	b.n	8001a86 <HAL_COMP_Init+0x26>
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001bf2:	2180      	movs	r1, #128	@ 0x80
 8001bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8001c60 <HAL_COMP_Init+0x200>)
 8001bf6:	0289      	lsls	r1, r1, #10
 8001bf8:	e79d      	b.n	8001b36 <HAL_COMP_Init+0xd6>
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8001bfa:	4b12      	ldr	r3, [pc, #72]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	4310      	orrs	r0, r2
 8001c00:	6018      	str	r0, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8001c02:	6858      	ldr	r0, [r3, #4]
 8001c04:	4302      	orrs	r2, r0
 8001c06:	605a      	str	r2, [r3, #4]
        break;
 8001c08:	e776      	b.n	8001af8 <HAL_COMP_Init+0x98>
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <HAL_COMP_Init+0x1e4>)
 8001c0c:	4e0f      	ldr	r6, [pc, #60]	@ (8001c4c <HAL_COMP_Init+0x1ec>)
 8001c0e:	6818      	ldr	r0, [r3, #0]
 8001c10:	4030      	ands	r0, r6
 8001c12:	6018      	str	r0, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8001c14:	6858      	ldr	r0, [r3, #4]
 8001c16:	4302      	orrs	r2, r0
 8001c18:	605a      	str	r2, [r3, #4]
        break;
 8001c1a:	e76d      	b.n	8001af8 <HAL_COMP_Init+0x98>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001c1c:	2180      	movs	r1, #128	@ 0x80
 8001c1e:	480f      	ldr	r0, [pc, #60]	@ (8001c5c <HAL_COMP_Init+0x1fc>)
 8001c20:	5843      	ldr	r3, [r0, r1]
 8001c22:	4013      	ands	r3, r2
 8001c24:	5043      	str	r3, [r0, r1]
}
 8001c26:	e7a7      	b.n	8001b78 <HAL_COMP_Init+0x118>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001c28:	5985      	ldr	r5, [r0, r6]
 8001c2a:	4015      	ands	r5, r2
 8001c2c:	5185      	str	r5, [r0, r6]
}
 8001c2e:	e79c      	b.n	8001b6a <HAL_COMP_Init+0x10a>
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001c30:	6868      	ldr	r0, [r5, #4]
 8001c32:	4010      	ands	r0, r2
 8001c34:	6068      	str	r0, [r5, #4]
}
 8001c36:	e78f      	b.n	8001b58 <HAL_COMP_Init+0xf8>
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001c38:	6828      	ldr	r0, [r5, #0]
 8001c3a:	4010      	ands	r0, r2
 8001c3c:	6028      	str	r0, [r5, #0]
}
 8001c3e:	e784      	b.n	8001b4a <HAL_COMP_Init+0xea>
 8001c40:	fe00700f 	.word	0xfe00700f
 8001c44:	40010200 	.word	0x40010200
 8001c48:	fffff7ff 	.word	0xfffff7ff
 8001c4c:	ffffbfff 	.word	0xffffbfff
 8001c50:	20000000 	.word	0x20000000
 8001c54:	00030d40 	.word	0x00030d40
 8001c58:	fffbffff 	.word	0xfffbffff
 8001c5c:	40021800 	.word	0x40021800
 8001c60:	fffdffff 	.word	0xfffdffff

08001c64 <HAL_COMP_Start>:
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
  __IO uint32_t wait_loop_index = 0UL;
 8001c64:	2200      	movs	r2, #0
{
 8001c66:	b530      	push	{r4, r5, lr}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	1e03      	subs	r3, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8001c6c:	9201      	str	r2, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8001c6e:	d00b      	beq.n	8001c88 <HAL_COMP_Start+0x24>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001c70:	6802      	ldr	r2, [r0, #0]
    status = HAL_ERROR;
 8001c72:	2001      	movs	r0, #1
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001c74:	6811      	ldr	r1, [r2, #0]
 8001c76:	2900      	cmp	r1, #0
 8001c78:	db04      	blt.n	8001c84 <HAL_COMP_Start+0x20>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8001c7a:	2429      	movs	r4, #41	@ 0x29
 8001c7c:	5d19      	ldrb	r1, [r3, r4]
 8001c7e:	b2cd      	uxtb	r5, r1
 8001c80:	2901      	cmp	r1, #1
 8001c82:	d003      	beq.n	8001c8c <HAL_COMP_Start+0x28>
      status = HAL_ERROR;
    }
  }

  return status;
}
 8001c84:	b003      	add	sp, #12
 8001c86:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 8001c88:	2001      	movs	r0, #1
 8001c8a:	e7fb      	b.n	8001c84 <HAL_COMP_Start+0x20>
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8001c8c:	6811      	ldr	r1, [r2, #0]
 8001c8e:	4329      	orrs	r1, r5
 8001c90:	6011      	str	r1, [r2, #0]
      hcomp->State = HAL_COMP_STATE_BUSY;
 8001c92:	2202      	movs	r2, #2
 8001c94:	551a      	strb	r2, [r3, r4]
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c96:	4b09      	ldr	r3, [pc, #36]	@ (8001cbc <HAL_COMP_Start+0x58>)
 8001c98:	4909      	ldr	r1, [pc, #36]	@ (8001cc0 <HAL_COMP_Start+0x5c>)
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	f7fe fa3c 	bl	8000118 <__udivsi3>
 8001ca0:	3001      	adds	r0, #1
 8001ca2:	00c0      	lsls	r0, r0, #3
 8001ca4:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8001ca6:	9b01      	ldr	r3, [sp, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d005      	beq.n	8001cb8 <HAL_COMP_Start+0x54>
        wait_loop_index--;
 8001cac:	9b01      	ldr	r3, [sp, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001cb2:	9b01      	ldr	r3, [sp, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1f9      	bne.n	8001cac <HAL_COMP_Start+0x48>
  HAL_StatusTypeDef status = HAL_OK;
 8001cb8:	2000      	movs	r0, #0
 8001cba:	e7e3      	b.n	8001c84 <HAL_COMP_Start+0x20>
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	00030d40 	.word	0x00030d40

08001cc4 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc4:	22ff      	movs	r2, #255	@ 0xff
 8001cc6:	2303      	movs	r3, #3
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc8:	b510      	push	{r4, lr}
 8001cca:	0014      	movs	r4, r2
 8001ccc:	4003      	ands	r3, r0
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cd2:	0189      	lsls	r1, r1, #6
 8001cd4:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cd6:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cd8:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 8001cda:	2800      	cmp	r0, #0
 8001cdc:	db0b      	blt.n	8001cf6 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cde:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <HAL_NVIC_SetPriority+0x4c>)
 8001ce0:	21c0      	movs	r1, #192	@ 0xc0
 8001ce2:	469c      	mov	ip, r3
 8001ce4:	0880      	lsrs	r0, r0, #2
 8001ce6:	0080      	lsls	r0, r0, #2
 8001ce8:	4460      	add	r0, ip
 8001cea:	0089      	lsls	r1, r1, #2
 8001cec:	5843      	ldr	r3, [r0, r1]
 8001cee:	4023      	ands	r3, r4
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	5043      	str	r3, [r0, r1]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001cf4:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cf6:	230f      	movs	r3, #15
 8001cf8:	4906      	ldr	r1, [pc, #24]	@ (8001d14 <HAL_NVIC_SetPriority+0x50>)
 8001cfa:	4003      	ands	r3, r0
 8001cfc:	468c      	mov	ip, r1
 8001cfe:	3b08      	subs	r3, #8
 8001d00:	089b      	lsrs	r3, r3, #2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4463      	add	r3, ip
 8001d06:	69d9      	ldr	r1, [r3, #28]
 8001d08:	400c      	ands	r4, r1
 8001d0a:	4314      	orrs	r4, r2
 8001d0c:	61dc      	str	r4, [r3, #28]
 8001d0e:	e7f1      	b.n	8001cf4 <HAL_NVIC_SetPriority+0x30>
 8001d10:	e000e100 	.word	0xe000e100
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d18:	2800      	cmp	r0, #0
 8001d1a:	db05      	blt.n	8001d28 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d1c:	221f      	movs	r2, #31
 8001d1e:	2301      	movs	r3, #1
 8001d20:	4002      	ands	r2, r0
 8001d22:	4093      	lsls	r3, r2
 8001d24:	4a01      	ldr	r2, [pc, #4]	@ (8001d2c <HAL_NVIC_EnableIRQ+0x14>)
 8001d26:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001d28:	4770      	bx	lr
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	e000e100 	.word	0xe000e100

08001d30 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d30:	2280      	movs	r2, #128	@ 0x80
 8001d32:	1e43      	subs	r3, r0, #1
 8001d34:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d36:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d20e      	bcs.n	8001d5a <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d3c:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d3e:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d40:	4807      	ldr	r0, [pc, #28]	@ (8001d60 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d42:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d44:	6a03      	ldr	r3, [r0, #32]
 8001d46:	0609      	lsls	r1, r1, #24
 8001d48:	021b      	lsls	r3, r3, #8
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d50:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d52:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d54:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d56:	3307      	adds	r3, #7
 8001d58:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001d5a:	4770      	bx	lr
 8001d5c:	e000e010 	.word	0xe000e010
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d66:	46de      	mov	lr, fp
 8001d68:	4657      	mov	r7, sl
 8001d6a:	464e      	mov	r6, r9
 8001d6c:	4645      	mov	r5, r8
 8001d6e:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d70:	680c      	ldr	r4, [r1, #0]
{
 8001d72:	468b      	mov	fp, r1
  uint32_t position = 0x00u;
 8001d74:	2300      	movs	r3, #0
{
 8001d76:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d78:	2c00      	cmp	r4, #0
 8001d7a:	d070      	beq.n	8001e5e <HAL_GPIO_Init+0xfa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	4694      	mov	ip, r2
 8001d82:	4022      	ands	r2, r4
 8001d84:	4692      	mov	sl, r2

    if (iocurrent != 0x00u)
 8001d86:	4662      	mov	r2, ip
 8001d88:	4214      	tst	r4, r2
 8001d8a:	d064      	beq.n	8001e56 <HAL_GPIO_Init+0xf2>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d8c:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d8e:	465a      	mov	r2, fp
 8001d90:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d92:	40b9      	lsls	r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d94:	6855      	ldr	r5, [r2, #4]
 8001d96:	2203      	movs	r2, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d98:	43c9      	mvns	r1, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d9a:	402a      	ands	r2, r5
 8001d9c:	1e56      	subs	r6, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d9e:	9100      	str	r1, [sp, #0]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001da0:	2e01      	cmp	r6, #1
 8001da2:	d963      	bls.n	8001e6c <HAL_GPIO_Init+0x108>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da4:	2a03      	cmp	r2, #3
 8001da6:	d000      	beq.n	8001daa <HAL_GPIO_Init+0x46>
 8001da8:	e0b5      	b.n	8001f16 <HAL_GPIO_Init+0x1b2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001daa:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8001dac:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001dae:	9900      	ldr	r1, [sp, #0]
 8001db0:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001db2:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 8001db4:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001db6:	22c0      	movs	r2, #192	@ 0xc0
 8001db8:	0292      	lsls	r2, r2, #10
 8001dba:	4215      	tst	r5, r2
 8001dbc:	d04b      	beq.n	8001e56 <HAL_GPIO_Init+0xf2>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001dbe:	2703      	movs	r7, #3
 8001dc0:	260f      	movs	r6, #15
 8001dc2:	4965      	ldr	r1, [pc, #404]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
 8001dc4:	401f      	ands	r7, r3
 8001dc6:	468c      	mov	ip, r1
 8001dc8:	00ff      	lsls	r7, r7, #3
 8001dca:	40be      	lsls	r6, r7
        temp = EXTI->EXTICR[position >> 2u];
 8001dcc:	089a      	lsrs	r2, r3, #2
 8001dce:	0092      	lsls	r2, r2, #2
 8001dd0:	4462      	add	r2, ip
 8001dd2:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001dd4:	43b1      	bics	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001dd6:	26a0      	movs	r6, #160	@ 0xa0
 8001dd8:	05f6      	lsls	r6, r6, #23
 8001dda:	42b0      	cmp	r0, r6
 8001ddc:	d016      	beq.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001dde:	4e5f      	ldr	r6, [pc, #380]	@ (8001f5c <HAL_GPIO_Init+0x1f8>)
 8001de0:	42b0      	cmp	r0, r6
 8001de2:	d100      	bne.n	8001de6 <HAL_GPIO_Init+0x82>
 8001de4:	e0a8      	b.n	8001f38 <HAL_GPIO_Init+0x1d4>
 8001de6:	4e5e      	ldr	r6, [pc, #376]	@ (8001f60 <HAL_GPIO_Init+0x1fc>)
 8001de8:	42b0      	cmp	r0, r6
 8001dea:	d100      	bne.n	8001dee <HAL_GPIO_Init+0x8a>
 8001dec:	e0a8      	b.n	8001f40 <HAL_GPIO_Init+0x1dc>
 8001dee:	4e5d      	ldr	r6, [pc, #372]	@ (8001f64 <HAL_GPIO_Init+0x200>)
 8001df0:	42b0      	cmp	r0, r6
 8001df2:	d100      	bne.n	8001df6 <HAL_GPIO_Init+0x92>
 8001df4:	e09c      	b.n	8001f30 <HAL_GPIO_Init+0x1cc>
 8001df6:	4e5c      	ldr	r6, [pc, #368]	@ (8001f68 <HAL_GPIO_Init+0x204>)
 8001df8:	42b0      	cmp	r0, r6
 8001dfa:	d100      	bne.n	8001dfe <HAL_GPIO_Init+0x9a>
 8001dfc:	e0a4      	b.n	8001f48 <HAL_GPIO_Init+0x1e4>
 8001dfe:	4e5b      	ldr	r6, [pc, #364]	@ (8001f6c <HAL_GPIO_Init+0x208>)
 8001e00:	42b0      	cmp	r0, r6
 8001e02:	d100      	bne.n	8001e06 <HAL_GPIO_Init+0xa2>
 8001e04:	e0a4      	b.n	8001f50 <HAL_GPIO_Init+0x1ec>
 8001e06:	2606      	movs	r6, #6
 8001e08:	40be      	lsls	r6, r7
 8001e0a:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e0c:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 8001e0e:	6611      	str	r1, [r2, #96]	@ 0x60
        temp &= ~(iocurrent);
 8001e10:	4651      	mov	r1, sl
        temp = EXTI->RTSR1;
 8001e12:	4a51      	ldr	r2, [pc, #324]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e14:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8001e16:	43c9      	mvns	r1, r1
        temp = EXTI->RTSR1;
 8001e18:	6812      	ldr	r2, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e1a:	4235      	tst	r5, r6
 8001e1c:	d000      	beq.n	8001e20 <HAL_GPIO_Init+0xbc>
 8001e1e:	e077      	b.n	8001f10 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8001e20:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8001e22:	4e4d      	ldr	r6, [pc, #308]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
 8001e24:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
 8001e26:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e28:	2680      	movs	r6, #128	@ 0x80
 8001e2a:	03b6      	lsls	r6, r6, #14
 8001e2c:	4235      	tst	r5, r6
 8001e2e:	d16c      	bne.n	8001f0a <HAL_GPIO_Init+0x1a6>
        temp &= ~(iocurrent);
 8001e30:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8001e32:	4e49      	ldr	r6, [pc, #292]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
 8001e34:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e36:	2284      	movs	r2, #132	@ 0x84
 8001e38:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e3a:	03af      	lsls	r7, r5, #14
 8001e3c:	d462      	bmi.n	8001f04 <HAL_GPIO_Init+0x1a0>
        temp &= ~(iocurrent);
 8001e3e:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8001e40:	2784      	movs	r7, #132	@ 0x84
 8001e42:	4e45      	ldr	r6, [pc, #276]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
 8001e44:	51f2      	str	r2, [r6, r7]

        temp = EXTI->IMR1;
 8001e46:	2280      	movs	r2, #128	@ 0x80
 8001e48:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e4a:	03ed      	lsls	r5, r5, #15
 8001e4c:	d456      	bmi.n	8001efc <HAL_GPIO_Init+0x198>
        temp &= ~(iocurrent);
 8001e4e:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8001e50:	2180      	movs	r1, #128	@ 0x80
 8001e52:	4d41      	ldr	r5, [pc, #260]	@ (8001f58 <HAL_GPIO_Init+0x1f4>)
 8001e54:	506a      	str	r2, [r5, r1]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e56:	0022      	movs	r2, r4
      }
    }

    position++;
 8001e58:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5a:	40da      	lsrs	r2, r3
 8001e5c:	d18e      	bne.n	8001d7c <HAL_GPIO_Init+0x18>
  }
}
 8001e5e:	b003      	add	sp, #12
 8001e60:	bcf0      	pop	{r4, r5, r6, r7}
 8001e62:	46bb      	mov	fp, r7
 8001e64:	46b2      	mov	sl, r6
 8001e66:	46a9      	mov	r9, r5
 8001e68:	46a0      	mov	r8, r4
 8001e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8001e6c:	6881      	ldr	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e6e:	000e      	movs	r6, r1
 8001e70:	9900      	ldr	r1, [sp, #0]
 8001e72:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e74:	4659      	mov	r1, fp
 8001e76:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e78:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e7a:	000e      	movs	r6, r1
 8001e7c:	40be      	lsls	r6, r7
 8001e7e:	46b0      	mov	r8, r6
 8001e80:	464e      	mov	r6, r9
 8001e82:	4641      	mov	r1, r8
 8001e84:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 8001e86:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001e88:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e8a:	000e      	movs	r6, r1
 8001e8c:	4661      	mov	r1, ip
 8001e8e:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8001e90:	0929      	lsrs	r1, r5, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e92:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8001e94:	000e      	movs	r6, r1
 8001e96:	2101      	movs	r1, #1
 8001e98:	400e      	ands	r6, r1
 8001e9a:	409e      	lsls	r6, r3
 8001e9c:	46b4      	mov	ip, r6
 8001e9e:	4646      	mov	r6, r8
 8001ea0:	4661      	mov	r1, ip
 8001ea2:	430e      	orrs	r6, r1
        GPIOx->OTYPER = temp;
 8001ea4:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8001ea6:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ea8:	000e      	movs	r6, r1
 8001eaa:	9900      	ldr	r1, [sp, #0]
 8001eac:	400e      	ands	r6, r1
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001eae:	4659      	mov	r1, fp
 8001eb0:	6889      	ldr	r1, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001eb2:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001eb4:	000e      	movs	r6, r1
 8001eb6:	40be      	lsls	r6, r7
 8001eb8:	46b4      	mov	ip, r6
 8001eba:	4646      	mov	r6, r8
 8001ebc:	4661      	mov	r1, ip
 8001ebe:	430e      	orrs	r6, r1
        GPIOx->PUPDR = temp;
 8001ec0:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ec2:	2a02      	cmp	r2, #2
 8001ec4:	d000      	beq.n	8001ec8 <HAL_GPIO_Init+0x164>
 8001ec6:	e770      	b.n	8001daa <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3u];
 8001ec8:	08d9      	lsrs	r1, r3, #3
 8001eca:	0089      	lsls	r1, r1, #2
 8001ecc:	468c      	mov	ip, r1
 8001ece:	4484      	add	ip, r0
 8001ed0:	4661      	mov	r1, ip
 8001ed2:	6a0e      	ldr	r6, [r1, #32]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001ed4:	2107      	movs	r1, #7
 8001ed6:	4019      	ands	r1, r3
 8001ed8:	0089      	lsls	r1, r1, #2
 8001eda:	4688      	mov	r8, r1
        temp = GPIOx->AFR[position >> 3u];
 8001edc:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001ede:	210f      	movs	r1, #15
 8001ee0:	4646      	mov	r6, r8
 8001ee2:	40b1      	lsls	r1, r6
 8001ee4:	9e01      	ldr	r6, [sp, #4]
 8001ee6:	438e      	bics	r6, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001ee8:	4659      	mov	r1, fp
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001eea:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001eec:	4646      	mov	r6, r8
 8001eee:	6909      	ldr	r1, [r1, #16]
 8001ef0:	40b1      	lsls	r1, r6
 8001ef2:	9e01      	ldr	r6, [sp, #4]
 8001ef4:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 8001ef6:	4661      	mov	r1, ip
 8001ef8:	620e      	str	r6, [r1, #32]
 8001efa:	e756      	b.n	8001daa <HAL_GPIO_Init+0x46>
          temp |= iocurrent;
 8001efc:	4651      	mov	r1, sl
 8001efe:	4311      	orrs	r1, r2
 8001f00:	000a      	movs	r2, r1
 8001f02:	e7a5      	b.n	8001e50 <HAL_GPIO_Init+0xec>
          temp |= iocurrent;
 8001f04:	4656      	mov	r6, sl
 8001f06:	4332      	orrs	r2, r6
 8001f08:	e79a      	b.n	8001e40 <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8001f0a:	4656      	mov	r6, sl
 8001f0c:	4332      	orrs	r2, r6
 8001f0e:	e790      	b.n	8001e32 <HAL_GPIO_Init+0xce>
          temp |= iocurrent;
 8001f10:	4656      	mov	r6, sl
 8001f12:	4332      	orrs	r2, r6
 8001f14:	e785      	b.n	8001e22 <HAL_GPIO_Init+0xbe>
 8001f16:	000e      	movs	r6, r1
        temp = GPIOx->PUPDR;
 8001f18:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f1a:	4031      	ands	r1, r6
 8001f1c:	4688      	mov	r8, r1
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f1e:	4659      	mov	r1, fp
 8001f20:	6889      	ldr	r1, [r1, #8]
 8001f22:	40b9      	lsls	r1, r7
 8001f24:	468c      	mov	ip, r1
 8001f26:	4641      	mov	r1, r8
 8001f28:	4666      	mov	r6, ip
 8001f2a:	4331      	orrs	r1, r6
        GPIOx->PUPDR = temp;
 8001f2c:	60c1      	str	r1, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2e:	e73c      	b.n	8001daa <HAL_GPIO_Init+0x46>
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001f30:	2603      	movs	r6, #3
 8001f32:	40be      	lsls	r6, r7
 8001f34:	4331      	orrs	r1, r6
 8001f36:	e769      	b.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001f38:	2601      	movs	r6, #1
 8001f3a:	40be      	lsls	r6, r7
 8001f3c:	4331      	orrs	r1, r6
 8001f3e:	e765      	b.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001f40:	2602      	movs	r6, #2
 8001f42:	40be      	lsls	r6, r7
 8001f44:	4331      	orrs	r1, r6
 8001f46:	e761      	b.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001f48:	2604      	movs	r6, #4
 8001f4a:	40be      	lsls	r6, r7
 8001f4c:	4331      	orrs	r1, r6
 8001f4e:	e75d      	b.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001f50:	2605      	movs	r6, #5
 8001f52:	40be      	lsls	r6, r7
 8001f54:	4331      	orrs	r1, r6
 8001f56:	e759      	b.n	8001e0c <HAL_GPIO_Init+0xa8>
 8001f58:	40021800 	.word	0x40021800
 8001f5c:	50000400 	.word	0x50000400
 8001f60:	50000800 	.word	0x50000800
 8001f64:	50000c00 	.word	0x50000c00
 8001f68:	50001000 	.word	0x50001000
 8001f6c:	50001400 	.word	0x50001400

08001f70 <HAL_LCD_MspInit>:
  UNUSED(hlcd);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_LCD_MspInit is to be implemented in the user file
   */
}
 8001f70:	4770      	bx	lr
 8001f72:	46c0      	nop			@ (mov r8, r8)

08001f74 <HAL_LCD_Init>:
{
 8001f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f76:	1e04      	subs	r4, r0, #0
  if (hlcd == NULL)
 8001f78:	d100      	bne.n	8001f7c <HAL_LCD_Init+0x8>
 8001f7a:	e07d      	b.n	8002078 <HAL_LCD_Init+0x104>
  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001f7c:	2335      	movs	r3, #53	@ 0x35
 8001f7e:	5cc3      	ldrb	r3, [r0, r3]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d100      	bne.n	8001f88 <HAL_LCD_Init+0x14>
 8001f86:	e06f      	b.n	8002068 <HAL_LCD_Init+0xf4>
  hlcd->State = HAL_LCD_STATE_BUSY;
 8001f88:	2335      	movs	r3, #53	@ 0x35
 8001f8a:	2202      	movs	r2, #2
  __HAL_LCD_DISABLE(hlcd);
 8001f8c:	2101      	movs	r1, #1
  hlcd->State = HAL_LCD_STATE_BUSY;
 8001f8e:	54e2      	strb	r2, [r4, r3]
  __HAL_LCD_DISABLE(hlcd);
 8001f90:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hlcd->Instance->FCR, \
 8001f92:	68a0      	ldr	r0, [r4, #8]
  __HAL_LCD_DISABLE(hlcd);
 8001f94:	6813      	ldr	r3, [r2, #0]
  tickstart = HAL_GetTick();

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001f96:	27fa      	movs	r7, #250	@ 0xfa
  __HAL_LCD_DISABLE(hlcd);
 8001f98:	438b      	bics	r3, r1
 8001f9a:	6013      	str	r3, [r2, #0]
    hlcd->Instance->RAM[counter] = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	6153      	str	r3, [r2, #20]
 8001fa0:	6193      	str	r3, [r2, #24]
 8001fa2:	61d3      	str	r3, [r2, #28]
 8001fa4:	6213      	str	r3, [r2, #32]
 8001fa6:	6253      	str	r3, [r2, #36]	@ 0x24
 8001fa8:	6293      	str	r3, [r2, #40]	@ 0x28
 8001faa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001fac:	6313      	str	r3, [r2, #48]	@ 0x30
  MODIFY_REG(hlcd->Instance->FCR, \
 8001fae:	6863      	ldr	r3, [r4, #4]
 8001fb0:	6851      	ldr	r1, [r2, #4]
 8001fb2:	4303      	orrs	r3, r0
 8001fb4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001fb6:	2620      	movs	r6, #32
  MODIFY_REG(hlcd->Instance->FCR, \
 8001fb8:	4303      	orrs	r3, r0
 8001fba:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001fbc:	00bf      	lsls	r7, r7, #2
  MODIFY_REG(hlcd->Instance->FCR, \
 8001fbe:	4303      	orrs	r3, r0
 8001fc0:	69e0      	ldr	r0, [r4, #28]
 8001fc2:	4303      	orrs	r3, r0
 8001fc4:	6a20      	ldr	r0, [r4, #32]
 8001fc6:	4303      	orrs	r3, r0
 8001fc8:	69a0      	ldr	r0, [r4, #24]
 8001fca:	4303      	orrs	r3, r0
 8001fcc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001fce:	4303      	orrs	r3, r0
 8001fd0:	482b      	ldr	r0, [pc, #172]	@ (8002080 <HAL_LCD_Init+0x10c>)
 8001fd2:	4001      	ands	r1, r0
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 8001fd8:	f7ff fd2a 	bl	8001a30 <HAL_GetTick>
 8001fdc:	0005      	movs	r5, r0
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001fde:	e004      	b.n	8001fea <HAL_LCD_Init+0x76>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001fe0:	f7ff fd26 	bl	8001a30 <HAL_GetTick>
 8001fe4:	1b40      	subs	r0, r0, r5
 8001fe6:	42b8      	cmp	r0, r7
 8001fe8:	d83a      	bhi.n	8002060 <HAL_LCD_Init+0xec>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	4216      	tst	r6, r2
 8001ff0:	d0f6      	beq.n	8001fe0 <HAL_LCD_Init+0x6c>
  MODIFY_REG(hlcd->Instance->CR, \
 8001ff2:	6920      	ldr	r0, [r4, #16]
 8001ff4:	68e2      	ldr	r2, [r4, #12]
 8001ff6:	6819      	ldr	r1, [r3, #0]
 8001ff8:	4302      	orrs	r2, r0
 8001ffa:	6960      	ldr	r0, [r4, #20]
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001ffc:	27fa      	movs	r7, #250	@ 0xfa
  MODIFY_REG(hlcd->Instance->CR, \
 8001ffe:	4302      	orrs	r2, r0
 8002000:	6b20      	ldr	r0, [r4, #48]	@ 0x30
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002002:	2601      	movs	r6, #1
  MODIFY_REG(hlcd->Instance->CR, \
 8002004:	4302      	orrs	r2, r0
 8002006:	20fe      	movs	r0, #254	@ 0xfe
 8002008:	4381      	bics	r1, r0
 800200a:	430a      	orrs	r2, r1
  __HAL_LCD_ENABLE(hlcd);
 800200c:	2101      	movs	r1, #1
  MODIFY_REG(hlcd->Instance->CR, \
 800200e:	601a      	str	r2, [r3, #0]
  __HAL_LCD_ENABLE(hlcd);
 8002010:	681a      	ldr	r2, [r3, #0]
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002012:	00bf      	lsls	r7, r7, #2
  __HAL_LCD_ENABLE(hlcd);
 8002014:	430a      	orrs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002018:	f7ff fd0a 	bl	8001a30 <HAL_GetTick>
 800201c:	0005      	movs	r5, r0
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800201e:	e004      	b.n	800202a <HAL_LCD_Init+0xb6>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002020:	f7ff fd06 	bl	8001a30 <HAL_GetTick>
 8002024:	1b40      	subs	r0, r0, r5
 8002026:	42b8      	cmp	r0, r7
 8002028:	d823      	bhi.n	8002072 <HAL_LCD_Init+0xfe>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	421e      	tst	r6, r3
 8002030:	d0f6      	beq.n	8002020 <HAL_LCD_Init+0xac>
  tickstart = HAL_GetTick();
 8002032:	f7ff fcfd 	bl	8001a30 <HAL_GetTick>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002036:	27fa      	movs	r7, #250	@ 0xfa
  tickstart = HAL_GetTick();
 8002038:	0005      	movs	r5, r0
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800203a:	2610      	movs	r6, #16
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800203c:	00bf      	lsls	r7, r7, #2
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800203e:	e004      	b.n	800204a <HAL_LCD_Init+0xd6>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002040:	f7ff fcf6 	bl	8001a30 <HAL_GetTick>
 8002044:	1b40      	subs	r0, r0, r5
 8002046:	42b8      	cmp	r0, r7
 8002048:	d818      	bhi.n	800207c <HAL_LCD_Init+0x108>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800204a:	6823      	ldr	r3, [r4, #0]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	421e      	tst	r6, r3
 8002050:	d0f6      	beq.n	8002040 <HAL_LCD_Init+0xcc>
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002052:	2300      	movs	r3, #0
  hlcd->State = HAL_LCD_STATE_READY;
 8002054:	2201      	movs	r2, #1
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002056:	63a3      	str	r3, [r4, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002058:	3335      	adds	r3, #53	@ 0x35
  return status;
 800205a:	2000      	movs	r0, #0
  hlcd->State = HAL_LCD_STATE_READY;
 800205c:	54e2      	strb	r2, [r4, r3]
  return status;
 800205e:	e002      	b.n	8002066 <HAL_LCD_Init+0xf2>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002060:	2301      	movs	r3, #1
 8002062:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002064:	2003      	movs	r0, #3
}
 8002066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlcd->Lock = HAL_UNLOCKED;
 8002068:	3334      	adds	r3, #52	@ 0x34
 800206a:	54c2      	strb	r2, [r0, r3]
    HAL_LCD_MspInit(hlcd);
 800206c:	f7ff ff80 	bl	8001f70 <HAL_LCD_MspInit>
 8002070:	e78a      	b.n	8001f88 <HAL_LCD_Init+0x14>
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002072:	2308      	movs	r3, #8
 8002074:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002076:	e7f5      	b.n	8002064 <HAL_LCD_Init+0xf0>
    return HAL_ERROR;
 8002078:	2001      	movs	r0, #1
 800207a:	e7f4      	b.n	8002066 <HAL_LCD_Init+0xf2>
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800207c:	63a6      	str	r6, [r4, #56]	@ 0x38
      return HAL_TIMEOUT;
 800207e:	e7f1      	b.n	8002064 <HAL_LCD_Init+0xf0>
 8002080:	fc00000e 	.word	0xfc00000e

08002084 <HAL_LCD_Write>:
{
 8002084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002086:	464f      	mov	r7, r9
 8002088:	4646      	mov	r6, r8
 800208a:	46d6      	mov	lr, sl
 800208c:	0015      	movs	r5, r2
  HAL_LCD_StateTypeDef state = hlcd->State;
 800208e:	2235      	movs	r2, #53	@ 0x35
{
 8002090:	b5c0      	push	{r6, r7, lr}
 8002092:	001f      	movs	r7, r3
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002094:	5c83      	ldrb	r3, [r0, r2]
{
 8002096:	0004      	movs	r4, r0
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002098:	3b01      	subs	r3, #1
{
 800209a:	000e      	movs	r6, r1
    return HAL_ERROR;
 800209c:	2001      	movs	r0, #1
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d823      	bhi.n	80020ea <HAL_LCD_Write+0x66>
    if (hlcd->State == HAL_LCD_STATE_READY)
 80020a2:	5ca3      	ldrb	r3, [r4, r2]
 80020a4:	b2d9      	uxtb	r1, r3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d124      	bne.n	80020f4 <HAL_LCD_Write+0x70>
      __HAL_LOCK(hlcd);
 80020aa:	2334      	movs	r3, #52	@ 0x34
 80020ac:	5ce0      	ldrb	r0, [r4, r3]
 80020ae:	2801      	cmp	r0, #1
 80020b0:	d029      	beq.n	8002106 <HAL_LCD_Write+0x82>
 80020b2:	54e1      	strb	r1, [r4, r3]
      hlcd->State = HAL_LCD_STATE_BUSY;
 80020b4:	3b32      	subs	r3, #50	@ 0x32
 80020b6:	54a3      	strb	r3, [r4, r2]
      tickstart = HAL_GetTick();
 80020b8:	f7ff fcba 	bl	8001a30 <HAL_GetTick>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80020bc:	2304      	movs	r3, #4
 80020be:	4699      	mov	r9, r3
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80020c0:	23fa      	movs	r3, #250	@ 0xfa
 80020c2:	009b      	lsls	r3, r3, #2
      tickstart = HAL_GetTick();
 80020c4:	4680      	mov	r8, r0
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80020c6:	469a      	mov	sl, r3
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80020c8:	4649      	mov	r1, r9
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	4211      	tst	r1, r2
 80020d0:	d011      	beq.n	80020f6 <HAL_LCD_Write+0x72>
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80020d2:	f7ff fcad 	bl	8001a30 <HAL_GetTick>
 80020d6:	4643      	mov	r3, r8
 80020d8:	1ac0      	subs	r0, r0, r3
 80020da:	4550      	cmp	r0, sl
 80020dc:	d9f4      	bls.n	80020c8 <HAL_LCD_Write+0x44>
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80020de:	2302      	movs	r3, #2
          __HAL_UNLOCK(hlcd);
 80020e0:	2200      	movs	r2, #0
          return HAL_TIMEOUT;
 80020e2:	2003      	movs	r0, #3
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80020e4:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hlcd);
 80020e6:	3332      	adds	r3, #50	@ 0x32
 80020e8:	54e2      	strb	r2, [r4, r3]
}
 80020ea:	bce0      	pop	{r5, r6, r7}
 80020ec:	46ba      	mov	sl, r7
 80020ee:	46b1      	mov	r9, r6
 80020f0:	46a8      	mov	r8, r5
 80020f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80020f4:	6823      	ldr	r3, [r4, #0]
 80020f6:	00b6      	lsls	r6, r6, #2
 80020f8:	199b      	adds	r3, r3, r6
 80020fa:	695a      	ldr	r2, [r3, #20]
    return HAL_OK;
 80020fc:	2000      	movs	r0, #0
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80020fe:	4015      	ands	r5, r2
 8002100:	433d      	orrs	r5, r7
 8002102:	615d      	str	r5, [r3, #20]
    return HAL_OK;
 8002104:	e7f1      	b.n	80020ea <HAL_LCD_Write+0x66>
      __HAL_LOCK(hlcd);
 8002106:	2002      	movs	r0, #2
 8002108:	e7ef      	b.n	80020ea <HAL_LCD_Write+0x66>
 800210a:	46c0      	nop			@ (mov r8, r8)

0800210c <HAL_LCD_Clear>:
  HAL_LCD_StateTypeDef state = hlcd->State;
 800210c:	2235      	movs	r2, #53	@ 0x35
{
 800210e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002110:	5c83      	ldrb	r3, [r0, r2]
{
 8002112:	0004      	movs	r4, r0
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002114:	3b01      	subs	r3, #1
  HAL_StatusTypeDef status = HAL_ERROR;
 8002116:	2001      	movs	r0, #1
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002118:	2b01      	cmp	r3, #1
 800211a:	d900      	bls.n	800211e <HAL_LCD_Clear+0x12>
}
 800211c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hlcd);
 800211e:	2334      	movs	r3, #52	@ 0x34
 8002120:	5ce1      	ldrb	r1, [r4, r3]
 8002122:	2901      	cmp	r1, #1
 8002124:	d048      	beq.n	80021b8 <HAL_LCD_Clear+0xac>
 8002126:	54e0      	strb	r0, [r4, r3]
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002128:	3b32      	subs	r3, #50	@ 0x32
 800212a:	54a3      	strb	r3, [r4, r2]
    tickstart = HAL_GetTick();
 800212c:	f7ff fc80 	bl	8001a30 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002130:	27fa      	movs	r7, #250	@ 0xfa
    tickstart = HAL_GetTick();
 8002132:	0006      	movs	r6, r0
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002134:	2504      	movs	r5, #4
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002136:	00bf      	lsls	r7, r7, #2
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002138:	e004      	b.n	8002144 <HAL_LCD_Clear+0x38>
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800213a:	f7ff fc79 	bl	8001a30 <HAL_GetTick>
 800213e:	1b80      	subs	r0, r0, r6
 8002140:	42b8      	cmp	r0, r7
 8002142:	d832      	bhi.n	80021aa <HAL_LCD_Clear+0x9e>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002144:	0029      	movs	r1, r5
 8002146:	6823      	ldr	r3, [r4, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	4011      	ands	r1, r2
 800214c:	4215      	tst	r5, r2
 800214e:	d1f4      	bne.n	800213a <HAL_LCD_Clear+0x2e>
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002150:	2208      	movs	r2, #8
      hlcd->Instance->RAM[counter] = 0;
 8002152:	6159      	str	r1, [r3, #20]
 8002154:	6199      	str	r1, [r3, #24]
 8002156:	61d9      	str	r1, [r3, #28]
 8002158:	6219      	str	r1, [r3, #32]
 800215a:	6259      	str	r1, [r3, #36]	@ 0x24
 800215c:	6299      	str	r1, [r3, #40]	@ 0x28
 800215e:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8002160:	6319      	str	r1, [r3, #48]	@ 0x30
 8002162:	6359      	str	r1, [r3, #52]	@ 0x34
 8002164:	6399      	str	r1, [r3, #56]	@ 0x38
 8002166:	63d9      	str	r1, [r3, #60]	@ 0x3c
 8002168:	6419      	str	r1, [r3, #64]	@ 0x40
 800216a:	6459      	str	r1, [r3, #68]	@ 0x44
 800216c:	6499      	str	r1, [r3, #72]	@ 0x48
 800216e:	64d9      	str	r1, [r3, #76]	@ 0x4c
 8002170:	6519      	str	r1, [r3, #80]	@ 0x50
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002172:	60da      	str	r2, [r3, #12]
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002174:	689a      	ldr	r2, [r3, #8]
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002176:	27fa      	movs	r7, #250	@ 0xfa
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002178:	432a      	orrs	r2, r5
 800217a:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 800217c:	f7ff fc58 	bl	8001a30 <HAL_GetTick>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002180:	2608      	movs	r6, #8
  tickstart = HAL_GetTick();
 8002182:	0005      	movs	r5, r0
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002184:	00bf      	lsls	r7, r7, #2
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002186:	e004      	b.n	8002192 <HAL_LCD_Clear+0x86>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002188:	f7ff fc52 	bl	8001a30 <HAL_GetTick>
 800218c:	1b40      	subs	r0, r0, r5
 800218e:	42b8      	cmp	r0, r7
 8002190:	d814      	bhi.n	80021bc <HAL_LCD_Clear+0xb0>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	421e      	tst	r6, r3
 8002198:	d0f6      	beq.n	8002188 <HAL_LCD_Clear+0x7c>
  hlcd->State = HAL_LCD_STATE_READY;
 800219a:	2335      	movs	r3, #53	@ 0x35
 800219c:	2201      	movs	r2, #1
 800219e:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hlcd);
 80021a0:	2200      	movs	r2, #0
 80021a2:	3b01      	subs	r3, #1
  return HAL_OK;
 80021a4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hlcd);
 80021a6:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80021a8:	e7b8      	b.n	800211c <HAL_LCD_Clear+0x10>
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80021aa:	2302      	movs	r3, #2
 80021ac:	63a3      	str	r3, [r4, #56]	@ 0x38
        __HAL_UNLOCK(hlcd);
 80021ae:	2334      	movs	r3, #52	@ 0x34
 80021b0:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 80021b2:	2003      	movs	r0, #3
        __HAL_UNLOCK(hlcd);
 80021b4:	54e2      	strb	r2, [r4, r3]
 80021b6:	e7b1      	b.n	800211c <HAL_LCD_Clear+0x10>
    __HAL_LOCK(hlcd);
 80021b8:	2002      	movs	r0, #2
 80021ba:	e7af      	b.n	800211c <HAL_LCD_Clear+0x10>
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80021bc:	2304      	movs	r3, #4
 80021be:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_TIMEOUT;
 80021c0:	e7f5      	b.n	80021ae <HAL_LCD_Clear+0xa2>
 80021c2:	46c0      	nop			@ (mov r8, r8)

080021c4 <HAL_LCD_UpdateDisplayRequest>:
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80021c4:	2208      	movs	r2, #8
  hlcd->Instance->SR |= LCD_SR_UDR;
 80021c6:	2104      	movs	r1, #4
{
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80021ca:	6803      	ldr	r3, [r0, #0]
{
 80021cc:	0004      	movs	r4, r0
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80021ce:	60da      	str	r2, [r3, #12]
  hlcd->Instance->SR |= LCD_SR_UDR;
 80021d0:	689a      	ldr	r2, [r3, #8]
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80021d2:	27fa      	movs	r7, #250	@ 0xfa
  hlcd->Instance->SR |= LCD_SR_UDR;
 80021d4:	430a      	orrs	r2, r1
 80021d6:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 80021d8:	f7ff fc2a 	bl	8001a30 <HAL_GetTick>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80021dc:	2608      	movs	r6, #8
  tickstart = HAL_GetTick();
 80021de:	0005      	movs	r5, r0
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80021e0:	00bf      	lsls	r7, r7, #2
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80021e2:	e004      	b.n	80021ee <HAL_LCD_UpdateDisplayRequest+0x2a>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80021e4:	f7ff fc24 	bl	8001a30 <HAL_GetTick>
 80021e8:	1b40      	subs	r0, r0, r5
 80021ea:	42b8      	cmp	r0, r7
 80021ec:	d80b      	bhi.n	8002206 <HAL_LCD_UpdateDisplayRequest+0x42>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80021ee:	6823      	ldr	r3, [r4, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	421e      	tst	r6, r3
 80021f4:	d0f6      	beq.n	80021e4 <HAL_LCD_UpdateDisplayRequest+0x20>
  hlcd->State = HAL_LCD_STATE_READY;
 80021f6:	2335      	movs	r3, #53	@ 0x35
 80021f8:	2201      	movs	r2, #1
  return HAL_OK;
 80021fa:	2000      	movs	r0, #0
  hlcd->State = HAL_LCD_STATE_READY;
 80021fc:	54e2      	strb	r2, [r4, r3]
      __HAL_UNLOCK(hlcd);
 80021fe:	2334      	movs	r3, #52	@ 0x34
 8002200:	2200      	movs	r2, #0
 8002202:	54e2      	strb	r2, [r4, r3]
}
 8002204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002206:	2304      	movs	r3, #4
      return HAL_TIMEOUT;
 8002208:	2003      	movs	r0, #3
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800220a:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_TIMEOUT;
 800220c:	e7f7      	b.n	80021fe <HAL_LCD_UpdateDisplayRequest+0x3a>
 800220e:	46c0      	nop			@ (mov r8, r8)

08002210 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002212:	1e05      	subs	r5, r0, #0
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002214:	d100      	bne.n	8002218 <HAL_LPTIM_Init+0x8>
 8002216:	e0a4      	b.n	8002362 <HAL_LPTIM_Init+0x152>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002218:	2352      	movs	r3, #82	@ 0x52
 800221a:	5cc3      	ldrb	r3, [r0, r3]
 800221c:	b2da      	uxtb	r2, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d100      	bne.n	8002224 <HAL_LPTIM_Init+0x14>
 8002222:	e099      	b.n	8002358 <HAL_LPTIM_Init+0x148>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002224:	2352      	movs	r3, #82	@ 0x52
 8002226:	2202      	movs	r2, #2

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8002228:	2680      	movs	r6, #128	@ 0x80
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800222a:	54ea      	strb	r2, [r5, r3]
  __HAL_LPTIM_ENABLE(hlptim);
 800222c:	682c      	ldr	r4, [r5, #0]
 800222e:	3a01      	subs	r2, #1
 8002230:	6923      	ldr	r3, [r4, #16]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8002232:	0076      	lsls	r6, r6, #1
  __HAL_LPTIM_ENABLE(hlptim);
 8002234:	4313      	orrs	r3, r2
 8002236:	6123      	str	r3, [r4, #16]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8002238:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800223a:	6066      	str	r6, [r4, #4]
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800223c:	62a3      	str	r3, [r4, #40]	@ 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
  HAL_StatusTypeDef result = HAL_OK;
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800223e:	4b50      	ldr	r3, [pc, #320]	@ (8002380 <HAL_LPTIM_Init+0x170>)
 8002240:	4950      	ldr	r1, [pc, #320]	@ (8002384 <HAL_LPTIM_Init+0x174>)
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	f7fd ff68 	bl	8000118 <__udivsi3>
 8002248:	0143      	lsls	r3, r0, #5
 800224a:	1a1b      	subs	r3, r3, r0
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	181b      	adds	r3, r3, r0
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	001a      	movs	r2, r3
  do
  {
    count--;
 8002254:	3a01      	subs	r2, #1
    if (count == 0UL)
 8002256:	2a00      	cmp	r2, #0
 8002258:	d05c      	beq.n	8002314 <HAL_LPTIM_Init+0x104>
    {
      result = HAL_TIMEOUT;
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800225a:	6821      	ldr	r1, [r4, #0]
 800225c:	4231      	tst	r1, r6
 800225e:	d0f9      	beq.n	8002254 <HAL_LPTIM_Init+0x44>
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002260:	2210      	movs	r2, #16
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002262:	2110      	movs	r1, #16
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002264:	6062      	str	r2, [r4, #4]
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 8002266:	6a2a      	ldr	r2, [r5, #32]
 8002268:	61a2      	str	r2, [r4, #24]
    count--;
 800226a:	3b01      	subs	r3, #1
    if (count == 0UL)
 800226c:	2b00      	cmp	r3, #0
 800226e:	d051      	beq.n	8002314 <HAL_LPTIM_Init+0x104>
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002270:	6822      	ldr	r2, [r4, #0]
 8002272:	4211      	tst	r1, r2
 8002274:	d0f9      	beq.n	800226a <HAL_LPTIM_Init+0x5a>
  __HAL_LPTIM_DISABLE(hlptim);
 8002276:	4b44      	ldr	r3, [pc, #272]	@ (8002388 <HAL_LPTIM_Init+0x178>)
 8002278:	429c      	cmp	r4, r3
 800227a:	d04e      	beq.n	800231a <HAL_LPTIM_Init+0x10a>
 800227c:	4b43      	ldr	r3, [pc, #268]	@ (800238c <HAL_LPTIM_Init+0x17c>)
 800227e:	429c      	cmp	r4, r3
 8002280:	d04b      	beq.n	800231a <HAL_LPTIM_Init+0x10a>
 8002282:	4b43      	ldr	r3, [pc, #268]	@ (8002390 <HAL_LPTIM_Init+0x180>)
 8002284:	429c      	cmp	r4, r3
 8002286:	d100      	bne.n	800228a <HAL_LPTIM_Init+0x7a>
 8002288:	e070      	b.n	800236c <HAL_LPTIM_Init+0x15c>
 800228a:	2201      	movs	r2, #1
 800228c:	6923      	ldr	r3, [r4, #16]
 800228e:	4393      	bics	r3, r2
 8002290:	6123      	str	r3, [r4, #16]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002292:	6868      	ldr	r0, [r5, #4]
  tmpcfgr = hlptim->Instance->CFGR;
 8002294:	68e3      	ldr	r3, [r4, #12]
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002296:	6aae      	ldr	r6, [r5, #40]	@ 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002298:	2801      	cmp	r0, #1
 800229a:	d055      	beq.n	8002348 <HAL_LPTIM_Init+0x138>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800229c:	2280      	movs	r2, #128	@ 0x80
 800229e:	0412      	lsls	r2, r2, #16
 80022a0:	4296      	cmp	r6, r2
 80022a2:	d051      	beq.n	8002348 <HAL_LPTIM_Init+0x138>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80022a4:	6969      	ldr	r1, [r5, #20]
 80022a6:	4a3b      	ldr	r2, [pc, #236]	@ (8002394 <HAL_LPTIM_Init+0x184>)
 80022a8:	4291      	cmp	r1, r2
 80022aa:	d001      	beq.n	80022b0 <HAL_LPTIM_Init+0xa0>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80022ac:	4a3a      	ldr	r2, [pc, #232]	@ (8002398 <HAL_LPTIM_Init+0x188>)
 80022ae:	4013      	ands	r3, r2
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80022b0:	4a3a      	ldr	r2, [pc, #232]	@ (800239c <HAL_LPTIM_Init+0x18c>)
              hlptim->Init.UpdateMode      |
 80022b2:	68af      	ldr	r7, [r5, #8]
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80022b4:	401a      	ands	r2, r3
              hlptim->Init.UpdateMode      |
 80022b6:	0003      	movs	r3, r0
 80022b8:	4333      	orrs	r3, r6
 80022ba:	433b      	orrs	r3, r7
 80022bc:	6a6f      	ldr	r7, [r5, #36]	@ 0x24
 80022be:	433b      	orrs	r3, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80022c0:	4313      	orrs	r3, r2
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80022c2:	2800      	cmp	r0, #0
 80022c4:	d139      	bne.n	800233a <HAL_LPTIM_Init+0x12a>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80022c6:	69ea      	ldr	r2, [r5, #28]
 80022c8:	6928      	ldr	r0, [r5, #16]
 80022ca:	4302      	orrs	r2, r0
 80022cc:	4313      	orrs	r3, r2
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80022ce:	2280      	movs	r2, #128	@ 0x80
 80022d0:	0412      	lsls	r2, r2, #16
 80022d2:	4296      	cmp	r6, r2
 80022d4:	d033      	beq.n	800233e <HAL_LPTIM_Init+0x12e>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80022d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002394 <HAL_LPTIM_Init+0x184>)
 80022d8:	4291      	cmp	r1, r2
 80022da:	d004      	beq.n	80022e6 <HAL_LPTIM_Init+0xd6>
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80022dc:	69aa      	ldr	r2, [r5, #24]
 80022de:	4311      	orrs	r1, r2
                hlptim->Init.Trigger.ActiveEdge |
 80022e0:	69ea      	ldr	r2, [r5, #28]
 80022e2:	4311      	orrs	r1, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80022e4:	430b      	orrs	r3, r1
  hlptim->Instance->CFGR = tmpcfgr;
 80022e6:	60e3      	str	r3, [r4, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <HAL_LPTIM_Init+0x178>)
 80022ea:	429c      	cmp	r4, r3
 80022ec:	d02f      	beq.n	800234e <HAL_LPTIM_Init+0x13e>
 80022ee:	4b27      	ldr	r3, [pc, #156]	@ (800238c <HAL_LPTIM_Init+0x17c>)
 80022f0:	429c      	cmp	r4, r3
 80022f2:	d02c      	beq.n	800234e <HAL_LPTIM_Init+0x13e>
    if (hlptim->Instance == LPTIM2)
 80022f4:	4b26      	ldr	r3, [pc, #152]	@ (8002390 <HAL_LPTIM_Init+0x180>)
 80022f6:	429c      	cmp	r4, r3
 80022f8:	d035      	beq.n	8002366 <HAL_LPTIM_Init+0x156>
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 80022fa:	2301      	movs	r3, #1
 80022fc:	2253      	movs	r2, #83	@ 0x53
 80022fe:	54ab      	strb	r3, [r5, r2]
 8002300:	3201      	adds	r2, #1
 8002302:	54ab      	strb	r3, [r5, r2]
 8002304:	3201      	adds	r2, #1
 8002306:	54ab      	strb	r3, [r5, r2]
 8002308:	3201      	adds	r2, #1
 800230a:	54ab      	strb	r3, [r5, r2]
  hlptim->State = HAL_LPTIM_STATE_READY;
 800230c:	3a04      	subs	r2, #4
  return HAL_OK;
 800230e:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002310:	54ab      	strb	r3, [r5, r2]
  return HAL_OK;
 8002312:	e001      	b.n	8002318 <HAL_LPTIM_Init+0x108>
    return HAL_TIMEOUT;
 8002314:	2003      	movs	r0, #3
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002316:	6823      	ldr	r3, [r4, #0]
}
 8002318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LPTIM_DISABLE(hlptim);
 800231a:	2302      	movs	r3, #2
 800231c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800231e:	4213      	tst	r3, r2
 8002320:	d1b7      	bne.n	8002292 <HAL_LPTIM_Init+0x82>
 8002322:	2280      	movs	r2, #128	@ 0x80
 8002324:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002326:	0292      	lsls	r2, r2, #10
 8002328:	4211      	tst	r1, r2
 800232a:	d1b2      	bne.n	8002292 <HAL_LPTIM_Init+0x82>
 800232c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800232e:	420b      	tst	r3, r1
 8002330:	d1af      	bne.n	8002292 <HAL_LPTIM_Init+0x82>
 8002332:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002334:	4213      	tst	r3, r2
 8002336:	d1ac      	bne.n	8002292 <HAL_LPTIM_Init+0x82>
 8002338:	e7a7      	b.n	800228a <HAL_LPTIM_Init+0x7a>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800233a:	2801      	cmp	r0, #1
 800233c:	d1c7      	bne.n	80022ce <HAL_LPTIM_Init+0xbe>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800233e:	68ea      	ldr	r2, [r5, #12]
 8002340:	6928      	ldr	r0, [r5, #16]
 8002342:	4302      	orrs	r2, r0
 8002344:	4313      	orrs	r3, r2
 8002346:	e7c6      	b.n	80022d6 <HAL_LPTIM_Init+0xc6>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002348:	221e      	movs	r2, #30
 800234a:	4393      	bics	r3, r2
 800234c:	e7aa      	b.n	80022a4 <HAL_LPTIM_Init+0x94>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800234e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002350:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8002352:	4313      	orrs	r3, r2
 8002354:	6263      	str	r3, [r4, #36]	@ 0x24
 8002356:	e7d0      	b.n	80022fa <HAL_LPTIM_Init+0xea>
    hlptim->Lock = HAL_UNLOCKED;
 8002358:	3351      	adds	r3, #81	@ 0x51
 800235a:	54c2      	strb	r2, [r0, r3]
    HAL_LPTIM_MspInit(hlptim);
 800235c:	f7ff fa36 	bl	80017cc <HAL_LPTIM_MspInit>
 8002360:	e760      	b.n	8002224 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8002362:	2001      	movs	r0, #1
 8002364:	e7d8      	b.n	8002318 <HAL_LPTIM_Init+0x108>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8002366:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002368:	6263      	str	r3, [r4, #36]	@ 0x24
 800236a:	e7c6      	b.n	80022fa <HAL_LPTIM_Init+0xea>
  __HAL_LPTIM_DISABLE(hlptim);
 800236c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800236e:	079b      	lsls	r3, r3, #30
 8002370:	d500      	bpl.n	8002374 <HAL_LPTIM_Init+0x164>
 8002372:	e78e      	b.n	8002292 <HAL_LPTIM_Init+0x82>
 8002374:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002376:	039b      	lsls	r3, r3, #14
 8002378:	d500      	bpl.n	800237c <HAL_LPTIM_Init+0x16c>
 800237a:	e78a      	b.n	8002292 <HAL_LPTIM_Init+0x82>
 800237c:	e785      	b.n	800228a <HAL_LPTIM_Init+0x7a>
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	20000000 	.word	0x20000000
 8002384:	00004e20 	.word	0x00004e20
 8002388:	40007c00 	.word	0x40007c00
 800238c:	40009000 	.word	0x40009000
 8002390:	40009400 	.word	0x40009400
 8002394:	0000ffff 	.word	0x0000ffff
 8002398:	ffff1f3f 	.word	0xffff1f3f
 800239c:	ff39f1fe 	.word	0xff39f1fe

080023a0 <HAL_LPTIM_IC_Start_IT>:
{
 80023a0:	b570      	push	{r4, r5, r6, lr}
 80023a2:	0006      	movs	r6, r0
 80023a4:	1e0d      	subs	r5, r1, #0
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 80023a6:	d134      	bne.n	8002412 <HAL_LPTIM_IC_Start_IT+0x72>
 80023a8:	2253      	movs	r2, #83	@ 0x53
 80023aa:	5c83      	ldrb	r3, [r0, r2]
 80023ac:	b2d9      	uxtb	r1, r3
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d148      	bne.n	8002444 <HAL_LPTIM_IC_Start_IT+0xa4>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80023b2:	2052      	movs	r0, #82	@ 0x52
 80023b4:	3301      	adds	r3, #1
 80023b6:	5433      	strb	r3, [r6, r0]
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 80023b8:	54b3      	strb	r3, [r6, r2]
  __HAL_LPTIM_ENABLE(hlptim);
 80023ba:	6834      	ldr	r4, [r6, #0]
 80023bc:	6923      	ldr	r3, [r4, #16]
 80023be:	430b      	orrs	r3, r1
 80023c0:	6123      	str	r3, [r4, #16]
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC1);
 80023c2:	68a3      	ldr	r3, [r4, #8]
 80023c4:	430b      	orrs	r3, r1
 80023c6:	60a3      	str	r3, [r4, #8]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80023c8:	4b41      	ldr	r3, [pc, #260]	@ (80024d0 <HAL_LPTIM_IC_Start_IT+0x130>)
 80023ca:	4942      	ldr	r1, [pc, #264]	@ (80024d4 <HAL_LPTIM_IC_Start_IT+0x134>)
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	f7fd fea3 	bl	8000118 <__udivsi3>
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80023d2:	2180      	movs	r1, #128	@ 0x80
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80023d4:	0143      	lsls	r3, r0, #5
 80023d6:	1a1b      	subs	r3, r3, r0
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	181b      	adds	r3, r3, r0
 80023dc:	00db      	lsls	r3, r3, #3
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80023de:	0449      	lsls	r1, r1, #17
    count--;
 80023e0:	3b01      	subs	r3, #1
    if (count == 0UL)
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d030      	beq.n	8002448 <HAL_LPTIM_IC_Start_IT+0xa8>
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	420a      	tst	r2, r1
 80023ea:	d0f9      	beq.n	80023e0 <HAL_LPTIM_IC_Start_IT+0x40>
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80023ec:	2204      	movs	r2, #4
 80023ee:	6923      	ldr	r3, [r4, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	6123      	str	r3, [r4, #16]
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 80023f4:	2d02      	cmp	r5, #2
 80023f6:	d051      	beq.n	800249c <HAL_LPTIM_IC_Start_IT+0xfc>
 80023f8:	d829      	bhi.n	800244e <HAL_LPTIM_IC_Start_IT+0xae>
 80023fa:	2d00      	cmp	r5, #0
 80023fc:	d045      	beq.n	800248a <HAL_LPTIM_IC_Start_IT+0xea>
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002402:	029b      	lsls	r3, r3, #10
 8002404:	4313      	orrs	r3, r2
 8002406:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002408:	2352      	movs	r3, #82	@ 0x52
 800240a:	2201      	movs	r2, #1
  return HAL_OK;
 800240c:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800240e:	54f2      	strb	r2, [r6, r3]
  return HAL_OK;
 8002410:	e019      	b.n	8002446 <HAL_LPTIM_IC_Start_IT+0xa6>
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 8002412:	2901      	cmp	r1, #1
 8002414:	d027      	beq.n	8002466 <HAL_LPTIM_IC_Start_IT+0xc6>
 8002416:	2902      	cmp	r1, #2
 8002418:	d048      	beq.n	80024ac <HAL_LPTIM_IC_Start_IT+0x10c>
 800241a:	2256      	movs	r2, #86	@ 0x56
 800241c:	5c83      	ldrb	r3, [r0, r2]
 800241e:	b2d9      	uxtb	r1, r3
 8002420:	2b01      	cmp	r3, #1
 8002422:	d10f      	bne.n	8002444 <HAL_LPTIM_IC_Start_IT+0xa4>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002424:	2052      	movs	r0, #82	@ 0x52
 8002426:	3301      	adds	r3, #1
 8002428:	5433      	strb	r3, [r6, r0]
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 800242a:	54b3      	strb	r3, [r6, r2]
  __HAL_LPTIM_ENABLE(hlptim);
 800242c:	6834      	ldr	r4, [r6, #0]
 800242e:	6923      	ldr	r3, [r4, #16]
 8002430:	430b      	orrs	r3, r1
 8002432:	6123      	str	r3, [r4, #16]
  switch (Channel)
 8002434:	2d03      	cmp	r5, #3
 8002436:	d1c7      	bne.n	80023c8 <HAL_LPTIM_IC_Start_IT+0x28>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC4);
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	68a2      	ldr	r2, [r4, #8]
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	4313      	orrs	r3, r2
 8002440:	60a3      	str	r3, [r4, #8]
      break;
 8002442:	e7c1      	b.n	80023c8 <HAL_LPTIM_IC_Start_IT+0x28>
    return HAL_ERROR;
 8002444:	2001      	movs	r0, #1
}
 8002446:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIMEOUT;
 8002448:	2003      	movs	r0, #3
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800244a:	6823      	ldr	r3, [r4, #0]

  return result;
 800244c:	e7fb      	b.n	8002446 <HAL_LPTIM_IC_Start_IT+0xa6>
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 800244e:	2d03      	cmp	r5, #3
 8002450:	d1da      	bne.n	8002408 <HAL_LPTIM_IC_Start_IT+0x68>
 8002452:	2380      	movs	r3, #128	@ 0x80
 8002454:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002456:	029b      	lsls	r3, r3, #10
 8002458:	4313      	orrs	r3, r2
 800245a:	6323      	str	r3, [r4, #48]	@ 0x30
  hlptim->State = HAL_LPTIM_STATE_READY;
 800245c:	2201      	movs	r2, #1
 800245e:	2352      	movs	r3, #82	@ 0x52
  return HAL_OK;
 8002460:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002462:	54f2      	strb	r2, [r6, r3]
  return HAL_OK;
 8002464:	e7ef      	b.n	8002446 <HAL_LPTIM_IC_Start_IT+0xa6>
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 8002466:	2354      	movs	r3, #84	@ 0x54
 8002468:	5cc2      	ldrb	r2, [r0, r3]
 800246a:	2a01      	cmp	r2, #1
 800246c:	d1ea      	bne.n	8002444 <HAL_LPTIM_IC_Start_IT+0xa4>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800246e:	2202      	movs	r2, #2
 8002470:	2152      	movs	r1, #82	@ 0x52
 8002472:	5442      	strb	r2, [r0, r1]
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 8002474:	54c2      	strb	r2, [r0, r3]
  __HAL_LPTIM_ENABLE(hlptim);
 8002476:	6804      	ldr	r4, [r0, #0]
 8002478:	6923      	ldr	r3, [r4, #16]
 800247a:	432b      	orrs	r3, r5
 800247c:	6123      	str	r3, [r4, #16]
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC2);
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	68a2      	ldr	r2, [r4, #8]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4313      	orrs	r3, r2
 8002486:	60a3      	str	r3, [r4, #8]
      break;
 8002488:	e79e      	b.n	80023c8 <HAL_LPTIM_IC_Start_IT+0x28>
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 800248a:	2202      	movs	r2, #2
 800248c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  return HAL_OK;
 800248e:	2000      	movs	r0, #0
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 8002490:	4313      	orrs	r3, r2
 8002492:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002494:	2201      	movs	r2, #1
 8002496:	2352      	movs	r3, #82	@ 0x52
 8002498:	54f2      	strb	r2, [r6, r3]
  return HAL_OK;
 800249a:	e7d4      	b.n	8002446 <HAL_LPTIM_IC_Start_IT+0xa6>
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 800249c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  hlptim->State = HAL_LPTIM_STATE_READY;
 800249e:	2201      	movs	r2, #1
  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 80024a0:	432b      	orrs	r3, r5
 80024a2:	6323      	str	r3, [r4, #48]	@ 0x30
  hlptim->State = HAL_LPTIM_STATE_READY;
 80024a4:	2352      	movs	r3, #82	@ 0x52
  return HAL_OK;
 80024a6:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 80024a8:	54f2      	strb	r2, [r6, r3]
  return HAL_OK;
 80024aa:	e7cc      	b.n	8002446 <HAL_LPTIM_IC_Start_IT+0xa6>
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 80024ac:	2355      	movs	r3, #85	@ 0x55
 80024ae:	5cc2      	ldrb	r2, [r0, r3]
 80024b0:	b2d1      	uxtb	r1, r2
 80024b2:	2a01      	cmp	r2, #1
 80024b4:	d1c6      	bne.n	8002444 <HAL_LPTIM_IC_Start_IT+0xa4>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80024b6:	3251      	adds	r2, #81	@ 0x51
 80024b8:	5485      	strb	r5, [r0, r2]
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 80024ba:	54c5      	strb	r5, [r0, r3]
  __HAL_LPTIM_ENABLE(hlptim);
 80024bc:	6804      	ldr	r4, [r0, #0]
 80024be:	6923      	ldr	r3, [r4, #16]
 80024c0:	430b      	orrs	r3, r1
 80024c2:	6123      	str	r3, [r4, #16]
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC3);
 80024c4:	2380      	movs	r3, #128	@ 0x80
 80024c6:	68a2      	ldr	r2, [r4, #8]
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60a3      	str	r3, [r4, #8]
      break;
 80024ce:	e77b      	b.n	80023c8 <HAL_LPTIM_IC_Start_IT+0x28>
 80024d0:	20000000 	.word	0x20000000
 80024d4:	00004e20 	.word	0x00004e20

080024d8 <HAL_LPTIM_IC_ConfigChannel>:
{
 80024d8:	b530      	push	{r4, r5, lr}
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80024da:	2352      	movs	r3, #82	@ 0x52
 80024dc:	2402      	movs	r4, #2
 80024de:	54c4      	strb	r4, [r0, r3]
  switch (Channel)
 80024e0:	2a02      	cmp	r2, #2
 80024e2:	d035      	beq.n	8002550 <HAL_LPTIM_IC_ConfigChannel+0x78>
 80024e4:	d81c      	bhi.n	8002520 <HAL_LPTIM_IC_ConfigChannel+0x48>
 80024e6:	2a00      	cmp	r2, #0
 80024e8:	d046      	beq.n	8002578 <HAL_LPTIM_IC_ConfigChannel+0xa0>
  uint32_t tmpccmr1;
  uint32_t tmpcfgr2;

  tmpccmr1 = hlptim->Instance->CCMR1;
  tmpccmr1 &= ~(LPTIM_CCMR1_IC2PSC_Msk | LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_IC2F_Msk);
  tmpccmr1 |= (sConfig->ICPrescaler << (LPTIM_CCMR1_IC2PSC_Pos - LPTIM_CCMR1_IC1PSC_Pos)) |
 80024ea:	684d      	ldr	r5, [r1, #4]
  tmpccmr1 = hlptim->Instance->CCMR1;
 80024ec:	6802      	ldr	r2, [r0, #0]
              (sConfig->ICPolarity << (LPTIM_CCMR1_CC2P_Pos - LPTIM_CCMR1_CC1P_Pos)) |
 80024ee:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = hlptim->Instance->CCMR1;
 80024f0:	6ad4      	ldr	r4, [r2, #44]	@ 0x2c
              (sConfig->ICPolarity << (LPTIM_CCMR1_CC2P_Pos - LPTIM_CCMR1_CC1P_Pos)) |
 80024f2:	432b      	orrs	r3, r5
  tmpccmr1 &= ~(LPTIM_CCMR1_IC2PSC_Msk | LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_IC2F_Msk);
 80024f4:	4d2a      	ldr	r5, [pc, #168]	@ (80025a0 <HAL_LPTIM_IC_ConfigChannel+0xc8>)
  tmpccmr1 |= (sConfig->ICPrescaler << (LPTIM_CCMR1_IC2PSC_Pos - LPTIM_CCMR1_IC1PSC_Pos)) |
 80024f6:	041b      	lsls	r3, r3, #16
  tmpccmr1 &= ~(LPTIM_CCMR1_IC2PSC_Msk | LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_IC2F_Msk);
 80024f8:	402c      	ands	r4, r5
  tmpccmr1 |= (sConfig->ICPrescaler << (LPTIM_CCMR1_IC2PSC_Pos - LPTIM_CCMR1_IC1PSC_Pos)) |
 80024fa:	4323      	orrs	r3, r4
              (sConfig->ICFilter << (LPTIM_CCMR1_IC2F_Pos - LPTIM_CCMR1_IC1F_Pos)) |
 80024fc:	68cc      	ldr	r4, [r1, #12]
              LPTIM_CCMR1_CC2SEL;

  tmpcfgr2 = hlptim->Instance->CFGR2;
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC2SEL_Msk);
 80024fe:	4d29      	ldr	r5, [pc, #164]	@ (80025a4 <HAL_LPTIM_IC_ConfigChannel+0xcc>)
              (sConfig->ICFilter << (LPTIM_CCMR1_IC2F_Pos - LPTIM_CCMR1_IC1F_Pos)) |
 8002500:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= (sConfig->ICPrescaler << (LPTIM_CCMR1_IC2PSC_Pos - LPTIM_CCMR1_IC1PSC_Pos)) |
 8002502:	4323      	orrs	r3, r4
 8002504:	2480      	movs	r4, #128	@ 0x80
 8002506:	0264      	lsls	r4, r4, #9
 8002508:	431c      	orrs	r4, r3
  tmpcfgr2 = hlptim->Instance->CFGR2;
 800250a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  tmpcfgr2 |= sConfig->ICInputSource;
 800250c:	6809      	ldr	r1, [r1, #0]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC2SEL_Msk);
 800250e:	402b      	ands	r3, r5
  tmpcfgr2 |= sConfig->ICInputSource;
 8002510:	430b      	orrs	r3, r1

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8002512:	62d4      	str	r4, [r2, #44]	@ 0x2c

  /* Write to CFGR2 register */
  hlptim->Instance->CFGR2 = tmpcfgr2;
 8002514:	6253      	str	r3, [r2, #36]	@ 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002516:	2352      	movs	r3, #82	@ 0x52
 8002518:	2201      	movs	r2, #1
 800251a:	54c2      	strb	r2, [r0, r3]
}
 800251c:	2000      	movs	r0, #0
 800251e:	bd30      	pop	{r4, r5, pc}
  switch (Channel)
 8002520:	2a03      	cmp	r2, #3
 8002522:	d1f8      	bne.n	8002516 <HAL_LPTIM_IC_ConfigChannel+0x3e>
  uint32_t tmpccmr2;
  uint32_t tmpcfgr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
  tmpccmr2 &= ~(LPTIM_CCMR2_IC4PSC_Msk | LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_IC4F_Msk);
  tmpccmr2 |= (sConfig->ICPrescaler << (LPTIM_CCMR2_IC4PSC_Pos - LPTIM_CCMR2_IC3PSC_Pos)) |
 8002524:	684d      	ldr	r5, [r1, #4]
  tmpccmr2 = hlptim->Instance->CCMR2;
 8002526:	6804      	ldr	r4, [r0, #0]
              (sConfig->ICPolarity << (LPTIM_CCMR2_CC4P_Pos - LPTIM_CCMR2_CC3P_Pos)) |
 8002528:	688b      	ldr	r3, [r1, #8]
  tmpccmr2 = hlptim->Instance->CCMR2;
 800252a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
              (sConfig->ICPolarity << (LPTIM_CCMR2_CC4P_Pos - LPTIM_CCMR2_CC3P_Pos)) |
 800252c:	432b      	orrs	r3, r5
  tmpccmr2 &= ~(LPTIM_CCMR2_IC4PSC_Msk | LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_IC4F_Msk);
 800252e:	4d1c      	ldr	r5, [pc, #112]	@ (80025a0 <HAL_LPTIM_IC_ConfigChannel+0xc8>)
  tmpccmr2 |= (sConfig->ICPrescaler << (LPTIM_CCMR2_IC4PSC_Pos - LPTIM_CCMR2_IC3PSC_Pos)) |
 8002530:	041b      	lsls	r3, r3, #16
  tmpccmr2 &= ~(LPTIM_CCMR2_IC4PSC_Msk | LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_IC4F_Msk);
 8002532:	402a      	ands	r2, r5
  tmpccmr2 |= (sConfig->ICPrescaler << (LPTIM_CCMR2_IC4PSC_Pos - LPTIM_CCMR2_IC3PSC_Pos)) |
 8002534:	4313      	orrs	r3, r2
              (sConfig->ICFilter << (LPTIM_CCMR2_IC4F_Pos - LPTIM_CCMR2_IC3F_Pos)) |
 8002536:	68ca      	ldr	r2, [r1, #12]
              LPTIM_CCMR2_CC3SEL;

  tmpcfgr2 = hlptim->Instance->CFGR2;
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC4SEL_Msk);
 8002538:	4d1b      	ldr	r5, [pc, #108]	@ (80025a8 <HAL_LPTIM_IC_ConfigChannel+0xd0>)
              (sConfig->ICFilter << (LPTIM_CCMR2_IC4F_Pos - LPTIM_CCMR2_IC3F_Pos)) |
 800253a:	0412      	lsls	r2, r2, #16
  tmpccmr2 |= (sConfig->ICPrescaler << (LPTIM_CCMR2_IC4PSC_Pos - LPTIM_CCMR2_IC3PSC_Pos)) |
 800253c:	4313      	orrs	r3, r2
 800253e:	2201      	movs	r2, #1
 8002540:	4313      	orrs	r3, r2
  tmpcfgr2 = hlptim->Instance->CFGR2;
 8002542:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpcfgr2 |= sConfig->ICInputSource;
 8002544:	6809      	ldr	r1, [r1, #0]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC4SEL_Msk);
 8002546:	402a      	ands	r2, r5
  tmpcfgr2 |= sConfig->ICInputSource;
 8002548:	430a      	orrs	r2, r1

  /* Write to CCMR2 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 800254a:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Write to CFGR2 register */
  hlptim->Instance->CFGR2 = tmpcfgr2;
 800254c:	6262      	str	r2, [r4, #36]	@ 0x24
}
 800254e:	e7e2      	b.n	8002516 <HAL_LPTIM_IC_ConfigChannel+0x3e>
  tmpccmr2 |= sConfig->ICPrescaler |
 8002550:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 = hlptim->Instance->CCMR1;
 8002552:	6804      	ldr	r4, [r0, #0]
  tmpccmr2 |= sConfig->ICPrescaler |
 8002554:	684b      	ldr	r3, [r1, #4]
  tmpccmr2 = hlptim->Instance->CCMR1;
 8002556:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  tmpccmr2 |= sConfig->ICPrescaler |
 8002558:	432b      	orrs	r3, r5
  tmpccmr2 &= ~(LPTIM_CCMR2_IC3PSC_Msk | LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_IC3F_Msk);
 800255a:	4d14      	ldr	r5, [pc, #80]	@ (80025ac <HAL_LPTIM_IC_ConfigChannel+0xd4>)
 800255c:	402a      	ands	r2, r5
  tmpccmr2 |= sConfig->ICPrescaler |
 800255e:	4313      	orrs	r3, r2
 8002560:	68ca      	ldr	r2, [r1, #12]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC3SEL_Msk);
 8002562:	4d13      	ldr	r5, [pc, #76]	@ (80025b0 <HAL_LPTIM_IC_ConfigChannel+0xd8>)
  tmpccmr2 |= sConfig->ICPrescaler |
 8002564:	4313      	orrs	r3, r2
 8002566:	2201      	movs	r2, #1
 8002568:	4313      	orrs	r3, r2
  tmpcfgr2 = hlptim->Instance->CFGR2;
 800256a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpcfgr2 |= sConfig->ICInputSource;
 800256c:	6809      	ldr	r1, [r1, #0]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC4SEL_Msk);
 800256e:	402a      	ands	r2, r5
  tmpcfgr2 |= sConfig->ICInputSource;
 8002570:	430a      	orrs	r2, r1
  hlptim->Instance->CCMR2 = tmpccmr2;
 8002572:	6323      	str	r3, [r4, #48]	@ 0x30
  hlptim->Instance->CFGR2 = tmpcfgr2;
 8002574:	6262      	str	r2, [r4, #36]	@ 0x24
 8002576:	e7ce      	b.n	8002516 <HAL_LPTIM_IC_ConfigChannel+0x3e>
  tmpccmr1 |= sConfig->ICPrescaler |
 8002578:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 = hlptim->Instance->CCMR1;
 800257a:	6804      	ldr	r4, [r0, #0]
  tmpccmr1 |= sConfig->ICPrescaler |
 800257c:	684b      	ldr	r3, [r1, #4]
  tmpccmr1 = hlptim->Instance->CCMR1;
 800257e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  tmpccmr1 |= sConfig->ICPrescaler |
 8002580:	432b      	orrs	r3, r5
  tmpccmr1 &= ~(LPTIM_CCMR1_IC1PSC_Msk | LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_IC1F_Msk);
 8002582:	4d0a      	ldr	r5, [pc, #40]	@ (80025ac <HAL_LPTIM_IC_ConfigChannel+0xd4>)
 8002584:	402a      	ands	r2, r5
  tmpccmr1 |= sConfig->ICPrescaler |
 8002586:	4313      	orrs	r3, r2
 8002588:	68ca      	ldr	r2, [r1, #12]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC1SEL_Msk);
 800258a:	4d0a      	ldr	r5, [pc, #40]	@ (80025b4 <HAL_LPTIM_IC_ConfigChannel+0xdc>)
  tmpccmr1 |= sConfig->ICPrescaler |
 800258c:	4313      	orrs	r3, r2
 800258e:	2201      	movs	r2, #1
 8002590:	4313      	orrs	r3, r2
  tmpcfgr2 = hlptim->Instance->CFGR2;
 8002592:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpcfgr2 |= sConfig->ICInputSource;
 8002594:	6809      	ldr	r1, [r1, #0]
  tmpcfgr2 &= ~(LPTIM_CFGR2_IC1SEL_Msk);
 8002596:	402a      	ands	r2, r5
  tmpcfgr2 |= sConfig->ICInputSource;
 8002598:	430a      	orrs	r2, r1
  hlptim->Instance->CCMR1 = tmpccmr1;
 800259a:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hlptim->Instance->CFGR2 = tmpcfgr2;
 800259c:	6262      	str	r2, [r4, #36]	@ 0x24
}
 800259e:	e7ba      	b.n	8002516 <HAL_LPTIM_IC_ConfigChannel+0x3e>
 80025a0:	ccf3ffff 	.word	0xccf3ffff
 80025a4:	ffcfffff 	.word	0xffcfffff
 80025a8:	cfffffff 	.word	0xcfffffff
 80025ac:	ffffccf3 	.word	0xffffccf3
 80025b0:	fcffffff 	.word	0xfcffffff
 80025b4:	fffcffff 	.word	0xfffcffff

080025b8 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025b8:	2380      	movs	r3, #128	@ 0x80
 80025ba:	4a03      	ldr	r2, [pc, #12]	@ (80025c8 <HAL_PWR_EnableBkUpAccess+0x10>)
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	6811      	ldr	r1, [r2, #0]
 80025c0:	430b      	orrs	r3, r1
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	4770      	bx	lr
 80025c6:	46c0      	nop			@ (mov r8, r8)
 80025c8:	40007000 	.word	0x40007000

080025cc <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025cc:	2380      	movs	r3, #128	@ 0x80
{
 80025ce:	b510      	push	{r4, lr}
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4298      	cmp	r0, r3
 80025d4:	d00f      	beq.n	80025f6 <HAL_PWREx_ControlVoltageScaling+0x2a>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025d6:	22c0      	movs	r2, #192	@ 0xc0
 80025d8:	491a      	ldr	r1, [pc, #104]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80025da:	00d2      	lsls	r2, r2, #3
 80025dc:	680b      	ldr	r3, [r1, #0]
 80025de:	4013      	ands	r3, r2
 80025e0:	2280      	movs	r2, #128	@ 0x80
 80025e2:	00d2      	lsls	r2, r2, #3
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d004      	beq.n	80025f2 <HAL_PWREx_ControlVoltageScaling+0x26>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025e8:	680b      	ldr	r3, [r1, #0]
 80025ea:	4817      	ldr	r0, [pc, #92]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80025ec:	4003      	ands	r3, r0
 80025ee:	431a      	orrs	r2, r3
 80025f0:	600a      	str	r2, [r1, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 80025f2:	2000      	movs	r0, #0
}
 80025f4:	bd10      	pop	{r4, pc}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80025f6:	22c0      	movs	r2, #192	@ 0xc0
 80025f8:	4c12      	ldr	r4, [pc, #72]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80025fa:	00d2      	lsls	r2, r2, #3
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	4013      	ands	r3, r2
 8002600:	4283      	cmp	r3, r0
 8002602:	d0f6      	beq.n	80025f2 <HAL_PWREx_ControlVoltageScaling+0x26>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	4a10      	ldr	r2, [pc, #64]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x7c>)
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002608:	4910      	ldr	r1, [pc, #64]	@ (800264c <HAL_PWREx_ControlVoltageScaling+0x80>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800260a:	4013      	ands	r3, r2
 800260c:	4318      	orrs	r0, r3
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <HAL_PWREx_ControlVoltageScaling+0x84>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002610:	6020      	str	r0, [r4, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	2332      	movs	r3, #50	@ 0x32
 8002616:	4358      	muls	r0, r3
 8002618:	f7fd fd7e 	bl	8000118 <__udivsi3>
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	6963      	ldr	r3, [r4, #20]
 8002620:	00d2      	lsls	r2, r2, #3
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002622:	3001      	adds	r0, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002624:	4213      	tst	r3, r2
 8002626:	d102      	bne.n	800262e <HAL_PWREx_ControlVoltageScaling+0x62>
 8002628:	e005      	b.n	8002636 <HAL_PWREx_ControlVoltageScaling+0x6a>
 800262a:	2800      	cmp	r0, #0
 800262c:	d003      	beq.n	8002636 <HAL_PWREx_ControlVoltageScaling+0x6a>
 800262e:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8002630:	3801      	subs	r0, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002632:	4213      	tst	r3, r2
 8002634:	d1f9      	bne.n	800262a <HAL_PWREx_ControlVoltageScaling+0x5e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002636:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	055b      	lsls	r3, r3, #21
 800263c:	d5d9      	bpl.n	80025f2 <HAL_PWREx_ControlVoltageScaling+0x26>
        return HAL_TIMEOUT;
 800263e:	2003      	movs	r0, #3
 8002640:	e7d8      	b.n	80025f4 <HAL_PWREx_ControlVoltageScaling+0x28>
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	40007000 	.word	0x40007000
 8002648:	fffff9ff 	.word	0xfffff9ff
 800264c:	000f4240 	.word	0x000f4240
 8002650:	20000000 	.word	0x20000000

08002654 <HAL_PWREx_GetVoltageRange>:
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8002654:	4b02      	ldr	r3, [pc, #8]	@ (8002660 <HAL_PWREx_GetVoltageRange+0xc>)
 8002656:	6818      	ldr	r0, [r3, #0]
 8002658:	23c0      	movs	r3, #192	@ 0xc0
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4018      	ands	r0, r3
}
 800265e:	4770      	bx	lr
 8002660:	40007000 	.word	0x40007000

08002664 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002664:	2380      	movs	r3, #128	@ 0x80
 8002666:	4a03      	ldr	r2, [pc, #12]	@ (8002674 <HAL_PWREx_EnableLowPowerRunMode+0x10>)
 8002668:	01db      	lsls	r3, r3, #7
 800266a:	6811      	ldr	r1, [r2, #0]
 800266c:	430b      	orrs	r3, r1
 800266e:	6013      	str	r3, [r2, #0]
}
 8002670:	4770      	bx	lr
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	40007000 	.word	0x40007000

08002678 <HAL_PWREx_EnterSTOP1Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_0);
 8002678:	2107      	movs	r1, #7
 800267a:	4a0c      	ldr	r2, [pc, #48]	@ (80026ac <HAL_PWREx_EnterSTOP1Mode+0x34>)
 800267c:	6813      	ldr	r3, [r2, #0]
 800267e:	438b      	bics	r3, r1
 8002680:	3906      	subs	r1, #6
 8002682:	430b      	orrs	r3, r1
 8002684:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002686:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <HAL_PWREx_EnterSTOP1Mode+0x38>)
 8002688:	3103      	adds	r1, #3
 800268a:	6913      	ldr	r3, [r2, #16]
 800268c:	430b      	orrs	r3, r1
 800268e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002690:	2801      	cmp	r0, #1
 8002692:	d008      	beq.n	80026a6 <HAL_PWREx_EnterSTOP1Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002694:	bf40      	sev
    __WFE();
 8002696:	bf20      	wfe
    __WFE();
 8002698:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800269a:	2104      	movs	r1, #4
 800269c:	4a04      	ldr	r2, [pc, #16]	@ (80026b0 <HAL_PWREx_EnterSTOP1Mode+0x38>)
 800269e:	6913      	ldr	r3, [r2, #16]
 80026a0:	438b      	bics	r3, r1
 80026a2:	6113      	str	r3, [r2, #16]
}
 80026a4:	4770      	bx	lr
    __WFI();
 80026a6:	bf30      	wfi
 80026a8:	e7f7      	b.n	800269a <HAL_PWREx_EnterSTOP1Mode+0x22>
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	40007000 	.word	0x40007000
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <RCC_SetFlashLatencyFromMSIRange>:
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026b4:	2380      	movs	r3, #128	@ 0x80
{
 80026b6:	b530      	push	{r4, r5, lr}
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026b8:	4d1e      	ldr	r5, [pc, #120]	@ (8002734 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80026ba:	055b      	lsls	r3, r3, #21
 80026bc:	6daa      	ldr	r2, [r5, #88]	@ 0x58
{
 80026be:	0004      	movs	r4, r0
 80026c0:	b083      	sub	sp, #12
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026c2:	421a      	tst	r2, r3
 80026c4:	d016      	beq.n	80026f4 <RCC_SetFlashLatencyFromMSIRange+0x40>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026c6:	f7ff ffc5 	bl	8002654 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026ca:	2380      	movs	r3, #128	@ 0x80
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4298      	cmp	r0, r3
 80026d0:	d021      	beq.n	8002716 <RCC_SetFlashLatencyFromMSIRange+0x62>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026d2:	2102      	movs	r1, #2
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80026d4:	2c7f      	cmp	r4, #127	@ 0x7f
 80026d6:	d929      	bls.n	800272c <RCC_SetFlashLatencyFromMSIRange+0x78>
      latency = FLASH_LATENCY_0; /* 0WS */
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026d8:	2007      	movs	r0, #7
 80026da:	4a17      	ldr	r2, [pc, #92]	@ (8002738 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 80026dc:	6813      	ldr	r3, [r2, #0]
 80026de:	4383      	bics	r3, r0
 80026e0:	430b      	orrs	r3, r1
 80026e2:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80026e4:	6813      	ldr	r3, [r2, #0]
 80026e6:	4018      	ands	r0, r3
 80026e8:	1a40      	subs	r0, r0, r1
 80026ea:	1e43      	subs	r3, r0, #1
 80026ec:	4198      	sbcs	r0, r3
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80026ee:	b2c0      	uxtb	r0, r0
 80026f0:	b003      	add	sp, #12
 80026f2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80026f4:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 80026f6:	431a      	orrs	r2, r3
 80026f8:	65aa      	str	r2, [r5, #88]	@ 0x58
 80026fa:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 80026fc:	4013      	ands	r3, r2
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002702:	f7ff ffa7 	bl	8002654 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002706:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002708:	4a0c      	ldr	r2, [pc, #48]	@ (800273c <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800270a:	4013      	ands	r3, r2
 800270c:	65ab      	str	r3, [r5, #88]	@ 0x58
  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4298      	cmp	r0, r3
 8002714:	d1dd      	bne.n	80026d2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
      latency = FLASH_LATENCY_0; /* 0WS */
 8002716:	2100      	movs	r1, #0
    if (msirange > RCC_MSIRANGE_8)
 8002718:	2c80      	cmp	r4, #128	@ 0x80
 800271a:	d9dd      	bls.n	80026d8 <RCC_SetFlashLatencyFromMSIRange+0x24>
        latency = FLASH_LATENCY_2; /* 2WS */
 800271c:	3102      	adds	r1, #2
      if (msirange > RCC_MSIRANGE_11)
 800271e:	2cb0      	cmp	r4, #176	@ 0xb0
 8002720:	d8da      	bhi.n	80026d8 <RCC_SetFlashLatencyFromMSIRange+0x24>
      else if (msirange > RCC_MSIRANGE_9)
 8002722:	318e      	adds	r1, #142	@ 0x8e
 8002724:	42a1      	cmp	r1, r4
 8002726:	4189      	sbcs	r1, r1
 8002728:	4249      	negs	r1, r1
 800272a:	e7d5      	b.n	80026d8 <RCC_SetFlashLatencyFromMSIRange+0x24>
    else if (msirange == RCC_MSIRANGE_7)
 800272c:	3c70      	subs	r4, #112	@ 0x70
 800272e:	4261      	negs	r1, r4
 8002730:	4161      	adcs	r1, r4
 8002732:	e7d1      	b.n	80026d8 <RCC_SetFlashLatencyFromMSIRange+0x24>
 8002734:	40021000 	.word	0x40021000
 8002738:	40022000 	.word	0x40022000
 800273c:	efffffff 	.word	0xefffffff

08002740 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002740:	2238      	movs	r2, #56	@ 0x38
 8002742:	0011      	movs	r1, r2
 8002744:	482c      	ldr	r0, [pc, #176]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0xb8>)
{
 8002746:	b510      	push	{r4, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002748:	6883      	ldr	r3, [r0, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800274a:	68c0      	ldr	r0, [r0, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800274c:	4019      	ands	r1, r3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800274e:	421a      	tst	r2, r3
 8002750:	d00a      	beq.n	8002768 <HAL_RCC_GetSysClockFreq+0x28>
 8002752:	2918      	cmp	r1, #24
 8002754:	d003      	beq.n	800275e <HAL_RCC_GetSysClockFreq+0x1e>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002756:	2908      	cmp	r1, #8
 8002758:	d13a      	bne.n	80027d0 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSI_VALUE;
 800275a:	4828      	ldr	r0, [pc, #160]	@ (80027fc <HAL_RCC_GetSysClockFreq+0xbc>)
 800275c:	e030      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800275e:	2303      	movs	r3, #3
 8002760:	4003      	ands	r3, r0
  uint32_t msirange = 0U;
 8002762:	2000      	movs	r0, #0
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002764:	2b01      	cmp	r3, #1
 8002766:	d113      	bne.n	8002790 <HAL_RCC_GetSysClockFreq+0x50>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002768:	4a23      	ldr	r2, [pc, #140]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800276a:	6813      	ldr	r3, [r2, #0]
 800276c:	071b      	lsls	r3, r3, #28
 800276e:	d528      	bpl.n	80027c2 <HAL_RCC_GetSysClockFreq+0x82>
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002770:	6813      	ldr	r3, [r2, #0]
 8002772:	061b      	lsls	r3, r3, #24
 8002774:	0f1b      	lsrs	r3, r3, #28
      msirange = 0U;
 8002776:	200b      	movs	r0, #11
 8002778:	2200      	movs	r2, #0
 800277a:	4298      	cmp	r0, r3
 800277c:	4152      	adcs	r2, r2
 800277e:	4252      	negs	r2, r2
 8002780:	4013      	ands	r3, r2
    msirange = MSIRangeTable[msirange];
 8002782:	4a1f      	ldr	r2, [pc, #124]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	5898      	ldr	r0, [r3, r2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002788:	2900      	cmp	r1, #0
 800278a:	d019      	beq.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800278c:	2918      	cmp	r1, #24
 800278e:	d130      	bne.n	80027f2 <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002790:	2303      	movs	r3, #3
 8002792:	4a19      	ldr	r2, [pc, #100]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002794:	68d1      	ldr	r1, [r2, #12]
 8002796:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002798:	68d1      	ldr	r1, [r2, #12]
 800279a:	0649      	lsls	r1, r1, #25
 800279c:	0f49      	lsrs	r1, r1, #29
 800279e:	3101      	adds	r1, #1
    switch (pllsource)
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d019      	beq.n	80027d8 <HAL_RCC_GetSysClockFreq+0x98>
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d011      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x8c>
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80027a8:	4a13      	ldr	r2, [pc, #76]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027aa:	68d3      	ldr	r3, [r2, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80027ac:	68d4      	ldr	r4, [r2, #12]
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80027ae:	045b      	lsls	r3, r3, #17
 80027b0:	0e5b      	lsrs	r3, r3, #25
 80027b2:	4358      	muls	r0, r3
 80027b4:	f7fd fcb0 	bl	8000118 <__udivsi3>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80027b8:	0f61      	lsrs	r1, r4, #29
 80027ba:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80027bc:	f7fd fcac 	bl	8000118 <__udivsi3>
}
 80027c0:	bd10      	pop	{r4, pc}
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 80027c2:	2394      	movs	r3, #148	@ 0x94
 80027c4:	58d3      	ldr	r3, [r2, r3]
 80027c6:	051b      	lsls	r3, r3, #20
 80027c8:	0f1b      	lsrs	r3, r3, #28
 80027ca:	e7d4      	b.n	8002776 <HAL_RCC_GetSysClockFreq+0x36>
    switch (pllsource)
 80027cc:	480d      	ldr	r0, [pc, #52]	@ (8002804 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027ce:	e7eb      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x68>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027d0:	2910      	cmp	r1, #16
 80027d2:	d103      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0x9c>
    sysclockfreq = HSE_VALUE;
 80027d4:	480b      	ldr	r0, [pc, #44]	@ (8002804 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027d6:	e7f3      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
        pllsourcefreq = HSI_VALUE;
 80027d8:	4808      	ldr	r0, [pc, #32]	@ (80027fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80027da:	e7e5      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x68>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027dc:	2920      	cmp	r1, #32
 80027de:	d102      	bne.n	80027e6 <HAL_RCC_GetSysClockFreq+0xa6>
    sysclockfreq = LSI_VALUE;
 80027e0:	20fa      	movs	r0, #250	@ 0xfa
 80027e2:	01c0      	lsls	r0, r0, #7
 80027e4:	e7ec      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 80027e6:	3928      	subs	r1, #40	@ 0x28
 80027e8:	0008      	movs	r0, r1
 80027ea:	4243      	negs	r3, r0
 80027ec:	4158      	adcs	r0, r3
 80027ee:	03c0      	lsls	r0, r0, #15
 80027f0:	e7e6      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
 80027f2:	2000      	movs	r0, #0
  return sysclockfreq;
 80027f4:	e7e4      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x80>
 80027f6:	46c0      	nop			@ (mov r8, r8)
 80027f8:	40021000 	.word	0x40021000
 80027fc:	00f42400 	.word	0x00f42400
 8002800:	080036fc 	.word	0x080036fc
 8002804:	003d0900 	.word	0x003d0900

08002808 <HAL_RCC_OscConfig>:
{
 8002808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800280a:	4646      	mov	r6, r8
 800280c:	46d6      	mov	lr, sl
 800280e:	464f      	mov	r7, r9
 8002810:	b5c0      	push	{r6, r7, lr}
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002812:	2603      	movs	r6, #3
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002814:	2538      	movs	r5, #56	@ 0x38
 8002816:	4bcc      	ldr	r3, [pc, #816]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
{
 8002818:	0004      	movs	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800281a:	689a      	ldr	r2, [r3, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800281c:	68db      	ldr	r3, [r3, #12]
{
 800281e:	b082      	sub	sp, #8
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002820:	401e      	ands	r6, r3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002822:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002824:	4015      	ands	r5, r2
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002826:	06da      	lsls	r2, r3, #27
 8002828:	d541      	bpl.n	80028ae <HAL_RCC_OscConfig+0xa6>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800282a:	2d00      	cmp	r5, #0
 800282c:	d000      	beq.n	8002830 <HAL_RCC_OscConfig+0x28>
 800282e:	e15d      	b.n	8002aec <HAL_RCC_OscConfig+0x2e4>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002830:	4bc5      	ldr	r3, [pc, #788]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	079b      	lsls	r3, r3, #30
 8002836:	d503      	bpl.n	8002840 <HAL_RCC_OscConfig+0x38>
 8002838:	69e3      	ldr	r3, [r4, #28]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d100      	bne.n	8002840 <HAL_RCC_OscConfig+0x38>
 800283e:	e1c0      	b.n	8002bc2 <HAL_RCC_OscConfig+0x3ba>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002840:	4bc1      	ldr	r3, [pc, #772]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 8002842:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	0712      	lsls	r2, r2, #28
 8002848:	d500      	bpl.n	800284c <HAL_RCC_OscConfig+0x44>
 800284a:	e191      	b.n	8002b70 <HAL_RCC_OscConfig+0x368>
 800284c:	2294      	movs	r2, #148	@ 0x94
 800284e:	589a      	ldr	r2, [r3, r2]
 8002850:	23f0      	movs	r3, #240	@ 0xf0
 8002852:	0912      	lsrs	r2, r2, #4
 8002854:	4013      	ands	r3, r2
 8002856:	4298      	cmp	r0, r3
 8002858:	d900      	bls.n	800285c <HAL_RCC_OscConfig+0x54>
 800285a:	e25a      	b.n	8002d12 <HAL_RCC_OscConfig+0x50a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800285c:	2108      	movs	r1, #8
 800285e:	4bba      	ldr	r3, [pc, #744]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002860:	4fba      	ldr	r7, [pc, #744]	@ (8002b4c <HAL_RCC_OscConfig+0x344>)
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	31e8      	adds	r1, #232	@ 0xe8
 800286c:	438a      	bics	r2, r1
 800286e:	4302      	orrs	r2, r0
 8002870:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002872:	6859      	ldr	r1, [r3, #4]
 8002874:	6a22      	ldr	r2, [r4, #32]
 8002876:	4039      	ands	r1, r7
 8002878:	0212      	lsls	r2, r2, #8
 800287a:	430a      	orrs	r2, r1
 800287c:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800287e:	2d00      	cmp	r5, #0
 8002880:	d100      	bne.n	8002884 <HAL_RCC_OscConfig+0x7c>
 8002882:	e273      	b.n	8002d6c <HAL_RCC_OscConfig+0x564>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002884:	f7ff ff5c 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 8002888:	4baf      	ldr	r3, [pc, #700]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 800288a:	4ab1      	ldr	r2, [pc, #708]	@ (8002b50 <HAL_RCC_OscConfig+0x348>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	49b1      	ldr	r1, [pc, #708]	@ (8002b54 <HAL_RCC_OscConfig+0x34c>)
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002890:	051b      	lsls	r3, r3, #20
 8002892:	0f1b      	lsrs	r3, r3, #28
 8002894:	5cd2      	ldrb	r2, [r2, r3]
 8002896:	231f      	movs	r3, #31
 8002898:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800289a:	40d8      	lsrs	r0, r3
        status = HAL_InitTick(uwTickPrio);
 800289c:	4bae      	ldr	r3, [pc, #696]	@ (8002b58 <HAL_RCC_OscConfig+0x350>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800289e:	6008      	str	r0, [r1, #0]
        status = HAL_InitTick(uwTickPrio);
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	f7ff f887 	bl	80019b4 <HAL_InitTick>
        if (status != HAL_OK)
 80028a6:	2800      	cmp	r0, #0
 80028a8:	d000      	beq.n	80028ac <HAL_RCC_OscConfig+0xa4>
 80028aa:	e119      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2d8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	07da      	lsls	r2, r3, #31
 80028b0:	d52b      	bpl.n	800290a <HAL_RCC_OscConfig+0x102>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80028b2:	2d10      	cmp	r5, #16
 80028b4:	d100      	bne.n	80028b8 <HAL_RCC_OscConfig+0xb0>
 80028b6:	e17b      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3a8>
 80028b8:	2d18      	cmp	r5, #24
 80028ba:	d100      	bne.n	80028be <HAL_RCC_OscConfig+0xb6>
 80028bc:	e175      	b.n	8002baa <HAL_RCC_OscConfig+0x3a2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028be:	2280      	movs	r2, #128	@ 0x80
 80028c0:	6863      	ldr	r3, [r4, #4]
 80028c2:	0252      	lsls	r2, r2, #9
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d100      	bne.n	80028ca <HAL_RCC_OscConfig+0xc2>
 80028c8:	e195      	b.n	8002bf6 <HAL_RCC_OscConfig+0x3ee>
 80028ca:	22a0      	movs	r2, #160	@ 0xa0
 80028cc:	02d2      	lsls	r2, r2, #11
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d100      	bne.n	80028d4 <HAL_RCC_OscConfig+0xcc>
 80028d2:	e190      	b.n	8002bf6 <HAL_RCC_OscConfig+0x3ee>
 80028d4:	4f9c      	ldr	r7, [pc, #624]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 80028d6:	49a1      	ldr	r1, [pc, #644]	@ (8002b5c <HAL_RCC_OscConfig+0x354>)
 80028d8:	683a      	ldr	r2, [r7, #0]
 80028da:	400a      	ands	r2, r1
 80028dc:	603a      	str	r2, [r7, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d000      	beq.n	80028e4 <HAL_RCC_OscConfig+0xdc>
 80028e2:	e18c      	b.n	8002bfe <HAL_RCC_OscConfig+0x3f6>
        tickstart = HAL_GetTick();
 80028e4:	f7ff f8a4 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e8:	2380      	movs	r3, #128	@ 0x80
 80028ea:	029b      	lsls	r3, r3, #10
        tickstart = HAL_GetTick();
 80028ec:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ee:	4699      	mov	r9, r3
 80028f0:	e006      	b.n	8002900 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80028f2:	f7ff f89d 	bl	8001a30 <HAL_GetTick>
 80028f6:	4643      	mov	r3, r8
 80028f8:	1ac0      	subs	r0, r0, r3
 80028fa:	2864      	cmp	r0, #100	@ 0x64
 80028fc:	d900      	bls.n	8002900 <HAL_RCC_OscConfig+0xf8>
 80028fe:	e1b5      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002900:	464a      	mov	r2, r9
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	4213      	tst	r3, r2
 8002906:	d1f4      	bne.n	80028f2 <HAL_RCC_OscConfig+0xea>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002908:	6823      	ldr	r3, [r4, #0]
 800290a:	079a      	lsls	r2, r3, #30
 800290c:	d526      	bpl.n	800295c <HAL_RCC_OscConfig+0x154>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800290e:	2d08      	cmp	r5, #8
 8002910:	d100      	bne.n	8002914 <HAL_RCC_OscConfig+0x10c>
 8002912:	e18c      	b.n	8002c2e <HAL_RCC_OscConfig+0x426>
 8002914:	2d18      	cmp	r5, #24
 8002916:	d100      	bne.n	800291a <HAL_RCC_OscConfig+0x112>
 8002918:	e186      	b.n	8002c28 <HAL_RCC_OscConfig+0x420>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800291a:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 800291c:	4d8a      	ldr	r5, [pc, #552]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800291e:	2b00      	cmp	r3, #0
 8002920:	d100      	bne.n	8002924 <HAL_RCC_OscConfig+0x11c>
 8002922:	e1a5      	b.n	8002c70 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_HSI_ENABLE();
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	682a      	ldr	r2, [r5, #0]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	4313      	orrs	r3, r2
 800292c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800292e:	f7ff f87f 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002932:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002934:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002936:	00ff      	lsls	r7, r7, #3
 8002938:	e005      	b.n	8002946 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800293a:	f7ff f879 	bl	8001a30 <HAL_GetTick>
 800293e:	1b80      	subs	r0, r0, r6
 8002940:	2802      	cmp	r0, #2
 8002942:	d900      	bls.n	8002946 <HAL_RCC_OscConfig+0x13e>
 8002944:	e192      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002946:	682b      	ldr	r3, [r5, #0]
 8002948:	423b      	tst	r3, r7
 800294a:	d0f6      	beq.n	800293a <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294c:	686a      	ldr	r2, [r5, #4]
 800294e:	6923      	ldr	r3, [r4, #16]
 8002950:	4983      	ldr	r1, [pc, #524]	@ (8002b60 <HAL_RCC_OscConfig+0x358>)
 8002952:	061b      	lsls	r3, r3, #24
 8002954:	400a      	ands	r2, r1
 8002956:	4313      	orrs	r3, r2
 8002958:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	071a      	lsls	r2, r3, #28
 800295e:	d525      	bpl.n	80029ac <HAL_RCC_OscConfig+0x1a4>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002960:	6963      	ldr	r3, [r4, #20]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d100      	bne.n	8002968 <HAL_RCC_OscConfig+0x160>
 8002966:	e12e      	b.n	8002bc6 <HAL_RCC_OscConfig+0x3be>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8002968:	69a3      	ldr	r3, [r4, #24]
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 800296a:	2294      	movs	r2, #148	@ 0x94
 800296c:	4976      	ldr	r1, [pc, #472]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800296e:	2b00      	cmp	r3, #0
 8002970:	d000      	beq.n	8002974 <HAL_RCC_OscConfig+0x16c>
 8002972:	e191      	b.n	8002c98 <HAL_RCC_OscConfig+0x490>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8002974:	2004      	movs	r0, #4
 8002976:	588b      	ldr	r3, [r1, r2]
 8002978:	4383      	bics	r3, r0
 800297a:	508b      	str	r3, [r1, r2]
      __HAL_RCC_LSI_ENABLE();
 800297c:	2294      	movs	r2, #148	@ 0x94
 800297e:	2101      	movs	r1, #1
 8002980:	4d71      	ldr	r5, [pc, #452]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002982:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8002984:	58ab      	ldr	r3, [r5, r2]
 8002986:	430b      	orrs	r3, r1
 8002988:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 800298a:	f7ff f851 	bl	8001a30 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800298e:	2394      	movs	r3, #148	@ 0x94
      tickstart = HAL_GetTick();
 8002990:	0006      	movs	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002992:	4698      	mov	r8, r3
 8002994:	e005      	b.n	80029a2 <HAL_RCC_OscConfig+0x19a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002996:	f7ff f84b 	bl	8001a30 <HAL_GetTick>
 800299a:	1b80      	subs	r0, r0, r6
 800299c:	2811      	cmp	r0, #17
 800299e:	d900      	bls.n	80029a2 <HAL_RCC_OscConfig+0x19a>
 80029a0:	e164      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029a2:	4643      	mov	r3, r8
 80029a4:	58eb      	ldr	r3, [r5, r3]
 80029a6:	421f      	tst	r7, r3
 80029a8:	d0f5      	beq.n	8002996 <HAL_RCC_OscConfig+0x18e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	075a      	lsls	r2, r3, #29
 80029ae:	d559      	bpl.n	8002a64 <HAL_RCC_OscConfig+0x25c>
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80029b0:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80029b4:	4b64      	ldr	r3, [pc, #400]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 80029b6:	0552      	lsls	r2, r2, #21
 80029b8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    FlagStatus       pwrclkchanged = RESET;
 80029ba:	4682      	mov	sl, r0
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80029bc:	4211      	tst	r1, r2
 80029be:	d108      	bne.n	80029d2 <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80029c2:	4311      	orrs	r1, r2
 80029c4:	6599      	str	r1, [r3, #88]	@ 0x58
 80029c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c8:	4013      	ands	r3, r2
 80029ca:	9301      	str	r3, [sp, #4]
 80029cc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029ce:	2301      	movs	r3, #1
 80029d0:	469a      	mov	sl, r3
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d2:	2780      	movs	r7, #128	@ 0x80
 80029d4:	4e63      	ldr	r6, [pc, #396]	@ (8002b64 <HAL_RCC_OscConfig+0x35c>)
 80029d6:	007f      	lsls	r7, r7, #1
 80029d8:	6833      	ldr	r3, [r6, #0]
 80029da:	423b      	tst	r3, r7
 80029dc:	d100      	bne.n	80029e0 <HAL_RCC_OscConfig+0x1d8>
 80029de:	e136      	b.n	8002c4e <HAL_RCC_OscConfig+0x446>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80029e0:	2201      	movs	r2, #1
 80029e2:	68a3      	ldr	r3, [r4, #8]
 80029e4:	421a      	tst	r2, r3
 80029e6:	d100      	bne.n	80029ea <HAL_RCC_OscConfig+0x1e2>
 80029e8:	e15b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x49a>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80029ea:	2004      	movs	r0, #4
 80029ec:	4218      	tst	r0, r3
 80029ee:	d100      	bne.n	80029f2 <HAL_RCC_OscConfig+0x1ea>
 80029f0:	e1c3      	b.n	8002d7a <HAL_RCC_OscConfig+0x572>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80029f2:	2390      	movs	r3, #144	@ 0x90
 80029f4:	4954      	ldr	r1, [pc, #336]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 80029f6:	58ce      	ldr	r6, [r1, r3]
 80029f8:	4330      	orrs	r0, r6
 80029fa:	50c8      	str	r0, [r1, r3]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80029fc:	58c8      	ldr	r0, [r1, r3]
 80029fe:	4302      	orrs	r2, r0
 8002a00:	50ca      	str	r2, [r1, r3]
      tickstart = HAL_GetTick();
 8002a02:	f7ff f815 	bl	8001a30 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a06:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002a08:	0006      	movs	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a0a:	2790      	movs	r7, #144	@ 0x90
 8002a0c:	4699      	mov	r9, r3
 8002a0e:	4d4e      	ldr	r5, [pc, #312]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 8002a10:	e006      	b.n	8002a20 <HAL_RCC_OscConfig+0x218>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7ff f80d 	bl	8001a30 <HAL_GetTick>
 8002a16:	4b54      	ldr	r3, [pc, #336]	@ (8002b68 <HAL_RCC_OscConfig+0x360>)
 8002a18:	1b80      	subs	r0, r0, r6
 8002a1a:	4298      	cmp	r0, r3
 8002a1c:	d900      	bls.n	8002a20 <HAL_RCC_OscConfig+0x218>
 8002a1e:	e125      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a20:	464a      	mov	r2, r9
 8002a22:	59eb      	ldr	r3, [r5, r7]
 8002a24:	421a      	tst	r2, r3
 8002a26:	d0f4      	beq.n	8002a12 <HAL_RCC_OscConfig+0x20a>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002a28:	2380      	movs	r3, #128	@ 0x80
 8002a2a:	68a2      	ldr	r2, [r4, #8]
 8002a2c:	421a      	tst	r2, r3
 8002a2e:	d100      	bne.n	8002a32 <HAL_RCC_OscConfig+0x22a>
 8002a30:	e1f0      	b.n	8002e14 <HAL_RCC_OscConfig+0x60c>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a32:	59ea      	ldr	r2, [r5, r7]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	51eb      	str	r3, [r5, r7]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002a38:	2780      	movs	r7, #128	@ 0x80
 8002a3a:	4b43      	ldr	r3, [pc, #268]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 8002a3c:	2590      	movs	r5, #144	@ 0x90
 8002a3e:	4699      	mov	r9, r3
 8002a40:	013f      	lsls	r7, r7, #4
 8002a42:	e006      	b.n	8002a52 <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f7fe fff4 	bl	8001a30 <HAL_GetTick>
 8002a48:	4b47      	ldr	r3, [pc, #284]	@ (8002b68 <HAL_RCC_OscConfig+0x360>)
 8002a4a:	1b80      	subs	r0, r0, r6
 8002a4c:	4298      	cmp	r0, r3
 8002a4e:	d900      	bls.n	8002a52 <HAL_RCC_OscConfig+0x24a>
 8002a50:	e10c      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002a52:	464b      	mov	r3, r9
 8002a54:	595b      	ldr	r3, [r3, r5]
 8002a56:	423b      	tst	r3, r7
 8002a58:	d0f4      	beq.n	8002a44 <HAL_RCC_OscConfig+0x23c>
    if (pwrclkchanged == SET)
 8002a5a:	4653      	mov	r3, sl
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d100      	bne.n	8002a62 <HAL_RCC_OscConfig+0x25a>
 8002a60:	e1d1      	b.n	8002e06 <HAL_RCC_OscConfig+0x5fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	069b      	lsls	r3, r3, #26
 8002a66:	d51a      	bpl.n	8002a9e <HAL_RCC_OscConfig+0x296>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a68:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      __HAL_RCC_HSI48_ENABLE();
 8002a6a:	2298      	movs	r2, #152	@ 0x98
 8002a6c:	4d36      	ldr	r5, [pc, #216]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d100      	bne.n	8002a74 <HAL_RCC_OscConfig+0x26c>
 8002a72:	e166      	b.n	8002d42 <HAL_RCC_OscConfig+0x53a>
      __HAL_RCC_HSI48_ENABLE();
 8002a74:	2101      	movs	r1, #1
 8002a76:	58ab      	ldr	r3, [r5, r2]
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a78:	2702      	movs	r7, #2
      __HAL_RCC_HSI48_ENABLE();
 8002a7a:	430b      	orrs	r3, r1
 8002a7c:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8002a7e:	f7fe ffd7 	bl	8001a30 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a82:	2398      	movs	r3, #152	@ 0x98
      tickstart = HAL_GetTick();
 8002a84:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a86:	4698      	mov	r8, r3
 8002a88:	e005      	b.n	8002a96 <HAL_RCC_OscConfig+0x28e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a8a:	f7fe ffd1 	bl	8001a30 <HAL_GetTick>
 8002a8e:	1b80      	subs	r0, r0, r6
 8002a90:	2802      	cmp	r0, #2
 8002a92:	d900      	bls.n	8002a96 <HAL_RCC_OscConfig+0x28e>
 8002a94:	e0ea      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a96:	4643      	mov	r3, r8
 8002a98:	58eb      	ldr	r3, [r5, r3]
 8002a9a:	421f      	tst	r7, r3
 8002a9c:	d0f5      	beq.n	8002a8a <HAL_RCC_OscConfig+0x282>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a9e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01c      	beq.n	8002ade <HAL_RCC_OscConfig+0x2d6>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aa4:	2238      	movs	r2, #56	@ 0x38
 8002aa6:	4d28      	ldr	r5, [pc, #160]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
 8002aa8:	68a9      	ldr	r1, [r5, #8]
 8002aaa:	400a      	ands	r2, r1
 8002aac:	2a18      	cmp	r2, #24
 8002aae:	d100      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x2aa>
 8002ab0:	e087      	b.n	8002bc2 <HAL_RCC_OscConfig+0x3ba>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d100      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x2b0>
 8002ab6:	e166      	b.n	8002d86 <HAL_RCC_OscConfig+0x57e>
        __HAL_RCC_PLL_DISABLE();
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	4a2c      	ldr	r2, [pc, #176]	@ (8002b6c <HAL_RCC_OscConfig+0x364>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002abc:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002abe:	4013      	ands	r3, r2
 8002ac0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ac2:	f7fe ffb5 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac6:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8002ac8:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aca:	e005      	b.n	8002ad8 <HAL_RCC_OscConfig+0x2d0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002acc:	f7fe ffb0 	bl	8001a30 <HAL_GetTick>
 8002ad0:	1b00      	subs	r0, r0, r4
 8002ad2:	2802      	cmp	r0, #2
 8002ad4:	d900      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x2d0>
 8002ad6:	e0c9      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ad8:	682b      	ldr	r3, [r5, #0]
 8002ada:	4233      	tst	r3, r6
 8002adc:	d1f6      	bne.n	8002acc <HAL_RCC_OscConfig+0x2c4>
  return HAL_OK;
 8002ade:	2000      	movs	r0, #0
}
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bce0      	pop	{r5, r6, r7}
 8002ae4:	46ba      	mov	sl, r7
 8002ae6:	46b1      	mov	r9, r6
 8002ae8:	46a8      	mov	r8, r5
 8002aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002aec:	2d18      	cmp	r5, #24
 8002aee:	d059      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x39c>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002af0:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_MSI_ENABLE();
 8002af2:	4f15      	ldr	r7, [pc, #84]	@ (8002b48 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d03f      	beq.n	8002b78 <HAL_RCC_OscConfig+0x370>
        __HAL_RCC_MSI_ENABLE();
 8002af8:	2201      	movs	r2, #1
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002b00:	f7fe ff96 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b04:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8002b06:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b08:	4699      	mov	r9, r3
 8002b0a:	e006      	b.n	8002b1a <HAL_RCC_OscConfig+0x312>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8002b0c:	f7fe ff90 	bl	8001a30 <HAL_GetTick>
 8002b10:	4643      	mov	r3, r8
 8002b12:	1ac0      	subs	r0, r0, r3
 8002b14:	2802      	cmp	r0, #2
 8002b16:	d900      	bls.n	8002b1a <HAL_RCC_OscConfig+0x312>
 8002b18:	e0a8      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b1a:	464a      	mov	r2, r9
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	421a      	tst	r2, r3
 8002b20:	d0f4      	beq.n	8002b0c <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b22:	2208      	movs	r2, #8
 8002b24:	683b      	ldr	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b26:	4909      	ldr	r1, [pc, #36]	@ (8002b4c <HAL_RCC_OscConfig+0x344>)
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	603b      	str	r3, [r7, #0]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	32e8      	adds	r2, #232	@ 0xe8
 8002b30:	4393      	bics	r3, r2
 8002b32:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002b34:	4313      	orrs	r3, r2
 8002b36:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6a23      	ldr	r3, [r4, #32]
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	4313      	orrs	r3, r2
 8002b42:	607b      	str	r3, [r7, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	e6b2      	b.n	80028ae <HAL_RCC_OscConfig+0xa6>
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	ffff00ff 	.word	0xffff00ff
 8002b50:	0800372c 	.word	0x0800372c
 8002b54:	20000000 	.word	0x20000000
 8002b58:	20000008 	.word	0x20000008
 8002b5c:	fffaffff 	.word	0xfffaffff
 8002b60:	80ffffff 	.word	0x80ffffff
 8002b64:	40007000 	.word	0x40007000
 8002b68:	00001388 	.word	0x00001388
 8002b6c:	feffffff 	.word	0xfeffffff
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	23f0      	movs	r3, #240	@ 0xf0
 8002b74:	4013      	ands	r3, r2
 8002b76:	e66e      	b.n	8002856 <HAL_RCC_OscConfig+0x4e>
        __HAL_RCC_MSI_DISABLE();
 8002b78:	2201      	movs	r2, #1
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	4393      	bics	r3, r2
 8002b7e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002b80:	f7fe ff56 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b84:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8002b86:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b88:	4699      	mov	r9, r3
 8002b8a:	e005      	b.n	8002b98 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8002b8c:	f7fe ff50 	bl	8001a30 <HAL_GetTick>
 8002b90:	4643      	mov	r3, r8
 8002b92:	1ac0      	subs	r0, r0, r3
 8002b94:	2802      	cmp	r0, #2
 8002b96:	d869      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b98:	464a      	mov	r2, r9
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	421a      	tst	r2, r3
 8002b9e:	d1f5      	bne.n	8002b8c <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ba0:	6823      	ldr	r3, [r4, #0]
 8002ba2:	e684      	b.n	80028ae <HAL_RCC_OscConfig+0xa6>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ba4:	2e01      	cmp	r6, #1
 8002ba6:	d1a3      	bne.n	8002af0 <HAL_RCC_OscConfig+0x2e8>
 8002ba8:	e642      	b.n	8002830 <HAL_RCC_OscConfig+0x28>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002baa:	2e03      	cmp	r6, #3
 8002bac:	d000      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x3a8>
 8002bae:	e686      	b.n	80028be <HAL_RCC_OscConfig+0xb6>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb0:	4aa3      	ldr	r2, [pc, #652]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	0392      	lsls	r2, r2, #14
 8002bb6:	d400      	bmi.n	8002bba <HAL_RCC_OscConfig+0x3b2>
 8002bb8:	e6a7      	b.n	800290a <HAL_RCC_OscConfig+0x102>
 8002bba:	6862      	ldr	r2, [r4, #4]
 8002bbc:	2a00      	cmp	r2, #0
 8002bbe:	d000      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x3ba>
 8002bc0:	e6a3      	b.n	800290a <HAL_RCC_OscConfig+0x102>
        return HAL_ERROR;
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	e78c      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_LSI_DISABLE();
 8002bc6:	2294      	movs	r2, #148	@ 0x94
 8002bc8:	2101      	movs	r1, #1
 8002bca:	4d9d      	ldr	r5, [pc, #628]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bcc:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8002bce:	58ab      	ldr	r3, [r5, r2]
 8002bd0:	438b      	bics	r3, r1
 8002bd2:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8002bd4:	f7fe ff2c 	bl	8001a30 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bd8:	2394      	movs	r3, #148	@ 0x94
      tickstart = HAL_GetTick();
 8002bda:	0006      	movs	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bdc:	4698      	mov	r8, r3
 8002bde:	e004      	b.n	8002bea <HAL_RCC_OscConfig+0x3e2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be0:	f7fe ff26 	bl	8001a30 <HAL_GetTick>
 8002be4:	1b80      	subs	r0, r0, r6
 8002be6:	2811      	cmp	r0, #17
 8002be8:	d840      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bea:	4643      	mov	r3, r8
 8002bec:	58eb      	ldr	r3, [r5, r3]
 8002bee:	421f      	tst	r7, r3
 8002bf0:	d1f6      	bne.n	8002be0 <HAL_RCC_OscConfig+0x3d8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	e6da      	b.n	80029ac <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bf6:	4992      	ldr	r1, [pc, #584]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002bf8:	680a      	ldr	r2, [r1, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8002bfe:	f7fe ff17 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c02:	4b8f      	ldr	r3, [pc, #572]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
        tickstart = HAL_GetTick();
 8002c04:	0007      	movs	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c06:	4699      	mov	r9, r3
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	4698      	mov	r8, r3
 8002c0e:	e004      	b.n	8002c1a <HAL_RCC_OscConfig+0x412>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002c10:	f7fe ff0e 	bl	8001a30 <HAL_GetTick>
 8002c14:	1bc0      	subs	r0, r0, r7
 8002c16:	2864      	cmp	r0, #100	@ 0x64
 8002c18:	d828      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	4642      	mov	r2, r8
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4213      	tst	r3, r2
 8002c22:	d0f5      	beq.n	8002c10 <HAL_RCC_OscConfig+0x408>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	e670      	b.n	800290a <HAL_RCC_OscConfig+0x102>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c28:	2e02      	cmp	r6, #2
 8002c2a:	d000      	beq.n	8002c2e <HAL_RCC_OscConfig+0x426>
 8002c2c:	e675      	b.n	800291a <HAL_RCC_OscConfig+0x112>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c2e:	4a84      	ldr	r2, [pc, #528]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002c30:	6812      	ldr	r2, [r2, #0]
 8002c32:	0552      	lsls	r2, r2, #21
 8002c34:	d502      	bpl.n	8002c3c <HAL_RCC_OscConfig+0x434>
 8002c36:	68e2      	ldr	r2, [r4, #12]
 8002c38:	2a00      	cmp	r2, #0
 8002c3a:	d0c2      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3c:	4880      	ldr	r0, [pc, #512]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002c3e:	6922      	ldr	r2, [r4, #16]
 8002c40:	6841      	ldr	r1, [r0, #4]
 8002c42:	4d80      	ldr	r5, [pc, #512]	@ (8002e44 <HAL_RCC_OscConfig+0x63c>)
 8002c44:	0612      	lsls	r2, r2, #24
 8002c46:	4029      	ands	r1, r5
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	6042      	str	r2, [r0, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c4c:	e686      	b.n	800295c <HAL_RCC_OscConfig+0x154>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c4e:	6833      	ldr	r3, [r6, #0]
 8002c50:	433b      	orrs	r3, r7
 8002c52:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002c54:	f7fe feec 	bl	8001a30 <HAL_GetTick>
 8002c58:	0005      	movs	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c5a:	6833      	ldr	r3, [r6, #0]
 8002c5c:	423b      	tst	r3, r7
 8002c5e:	d000      	beq.n	8002c62 <HAL_RCC_OscConfig+0x45a>
 8002c60:	e6be      	b.n	80029e0 <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c62:	f7fe fee5 	bl	8001a30 <HAL_GetTick>
 8002c66:	1b40      	subs	r0, r0, r5
 8002c68:	2802      	cmp	r0, #2
 8002c6a:	d9f6      	bls.n	8002c5a <HAL_RCC_OscConfig+0x452>
            return HAL_TIMEOUT;
 8002c6c:	2003      	movs	r0, #3
 8002c6e:	e737      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2d8>
        __HAL_RCC_HSI_DISABLE();
 8002c70:	682b      	ldr	r3, [r5, #0]
 8002c72:	4a75      	ldr	r2, [pc, #468]	@ (8002e48 <HAL_RCC_OscConfig+0x640>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c74:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8002c76:	4013      	ands	r3, r2
 8002c78:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002c7a:	f7fe fed9 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c7e:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8002c80:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c82:	e004      	b.n	8002c8e <HAL_RCC_OscConfig+0x486>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002c84:	f7fe fed4 	bl	8001a30 <HAL_GetTick>
 8002c88:	1b80      	subs	r0, r0, r6
 8002c8a:	2802      	cmp	r0, #2
 8002c8c:	d8ee      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	423b      	tst	r3, r7
 8002c92:	d1f7      	bne.n	8002c84 <HAL_RCC_OscConfig+0x47c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	e661      	b.n	800295c <HAL_RCC_OscConfig+0x154>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8002c98:	2004      	movs	r0, #4
 8002c9a:	588b      	ldr	r3, [r1, r2]
 8002c9c:	4303      	orrs	r3, r0
 8002c9e:	508b      	str	r3, [r1, r2]
 8002ca0:	e66c      	b.n	800297c <HAL_RCC_OscConfig+0x174>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ca2:	2190      	movs	r1, #144	@ 0x90
 8002ca4:	4e66      	ldr	r6, [pc, #408]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002ca6:	5870      	ldr	r0, [r6, r1]
 8002ca8:	4390      	bics	r0, r2
 8002caa:	5070      	str	r0, [r6, r1]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002cac:	2004      	movs	r0, #4
 8002cae:	5872      	ldr	r2, [r6, r1]
 8002cb0:	4382      	bics	r2, r0
 8002cb2:	5072      	str	r2, [r6, r1]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d000      	beq.n	8002cba <HAL_RCC_OscConfig+0x4b2>
 8002cb8:	e6a3      	b.n	8002a02 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8002cba:	f7fe feb9 	bl	8001a30 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cbe:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002cc0:	0007      	movs	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cc2:	2590      	movs	r5, #144	@ 0x90
 8002cc4:	4699      	mov	r9, r3
 8002cc6:	e005      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7fe feb2 	bl	8001a30 <HAL_GetTick>
 8002ccc:	4b5f      	ldr	r3, [pc, #380]	@ (8002e4c <HAL_RCC_OscConfig+0x644>)
 8002cce:	1bc0      	subs	r0, r0, r7
 8002cd0:	4298      	cmp	r0, r3
 8002cd2:	d8cb      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cd4:	464a      	mov	r2, r9
 8002cd6:	5973      	ldr	r3, [r6, r5]
 8002cd8:	421a      	tst	r2, r3
 8002cda:	d1f5      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4c0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002cdc:	2380      	movs	r3, #128	@ 0x80
 8002cde:	5972      	ldr	r2, [r6, r5]
 8002ce0:	4213      	tst	r3, r2
 8002ce2:	d100      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x4de>
 8002ce4:	e6b9      	b.n	8002a5a <HAL_RCC_OscConfig+0x252>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002ce6:	5972      	ldr	r2, [r6, r5]
 8002ce8:	439a      	bics	r2, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002cea:	4b55      	ldr	r3, [pc, #340]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cec:	5172      	str	r2, [r6, r5]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002cee:	4699      	mov	r9, r3
 8002cf0:	2680      	movs	r6, #128	@ 0x80
 8002cf2:	2390      	movs	r3, #144	@ 0x90
 8002cf4:	0136      	lsls	r6, r6, #4
 8002cf6:	4698      	mov	r8, r3
 8002cf8:	e005      	b.n	8002d06 <HAL_RCC_OscConfig+0x4fe>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfa:	f7fe fe99 	bl	8001a30 <HAL_GetTick>
 8002cfe:	4b53      	ldr	r3, [pc, #332]	@ (8002e4c <HAL_RCC_OscConfig+0x644>)
 8002d00:	1bc0      	subs	r0, r0, r7
 8002d02:	4298      	cmp	r0, r3
 8002d04:	d8b2      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d06:	464b      	mov	r3, r9
 8002d08:	4642      	mov	r2, r8
 8002d0a:	589b      	ldr	r3, [r3, r2]
 8002d0c:	4233      	tst	r3, r6
 8002d0e:	d1f4      	bne.n	8002cfa <HAL_RCC_OscConfig+0x4f2>
 8002d10:	e6a3      	b.n	8002a5a <HAL_RCC_OscConfig+0x252>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d12:	f7ff fccf 	bl	80026b4 <RCC_SetFlashLatencyFromMSIRange>
 8002d16:	2800      	cmp	r0, #0
 8002d18:	d000      	beq.n	8002d1c <HAL_RCC_OscConfig+0x514>
 8002d1a:	e752      	b.n	8002bc2 <HAL_RCC_OscConfig+0x3ba>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d1c:	2108      	movs	r1, #8
 8002d1e:	4b48      	ldr	r3, [pc, #288]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d20:	484b      	ldr	r0, [pc, #300]	@ (8002e50 <HAL_RCC_OscConfig+0x648>)
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	31e8      	adds	r1, #232	@ 0xe8
 8002d2c:	438a      	bics	r2, r1
 8002d2e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002d30:	430a      	orrs	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d34:	6859      	ldr	r1, [r3, #4]
 8002d36:	6a22      	ldr	r2, [r4, #32]
 8002d38:	4001      	ands	r1, r0
 8002d3a:	0212      	lsls	r2, r2, #8
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	605a      	str	r2, [r3, #4]
 8002d40:	e5a0      	b.n	8002884 <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSI48_DISABLE();
 8002d42:	2101      	movs	r1, #1
 8002d44:	58ab      	ldr	r3, [r5, r2]
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8002d46:	2702      	movs	r7, #2
      __HAL_RCC_HSI48_DISABLE();
 8002d48:	438b      	bics	r3, r1
 8002d4a:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8002d4c:	f7fe fe70 	bl	8001a30 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8002d50:	2398      	movs	r3, #152	@ 0x98
      tickstart = HAL_GetTick();
 8002d52:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8002d54:	4698      	mov	r8, r3
 8002d56:	e004      	b.n	8002d62 <HAL_RCC_OscConfig+0x55a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d58:	f7fe fe6a 	bl	8001a30 <HAL_GetTick>
 8002d5c:	1b80      	subs	r0, r0, r6
 8002d5e:	2802      	cmp	r0, #2
 8002d60:	d884      	bhi.n	8002c6c <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8002d62:	4643      	mov	r3, r8
 8002d64:	58eb      	ldr	r3, [r5, r3]
 8002d66:	421f      	tst	r7, r3
 8002d68:	d1f6      	bne.n	8002d58 <HAL_RCC_OscConfig+0x550>
 8002d6a:	e698      	b.n	8002a9e <HAL_RCC_OscConfig+0x296>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d6c:	f7ff fca2 	bl	80026b4 <RCC_SetFlashLatencyFromMSIRange>
 8002d70:	2800      	cmp	r0, #0
 8002d72:	d100      	bne.n	8002d76 <HAL_RCC_OscConfig+0x56e>
 8002d74:	e586      	b.n	8002884 <HAL_RCC_OscConfig+0x7c>
        return HAL_ERROR;
 8002d76:	2001      	movs	r0, #1
 8002d78:	e6b2      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2d8>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d7a:	2190      	movs	r1, #144	@ 0x90
 8002d7c:	4830      	ldr	r0, [pc, #192]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002d7e:	5843      	ldr	r3, [r0, r1]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	5043      	str	r3, [r0, r1]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d84:	e63d      	b.n	8002a02 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_PLL_DISABLE();
 8002d86:	682b      	ldr	r3, [r5, #0]
 8002d88:	4a32      	ldr	r2, [pc, #200]	@ (8002e54 <HAL_RCC_OscConfig+0x64c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d90:	f7fe fe4e 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d94:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8002d96:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d98:	e005      	b.n	8002da6 <HAL_RCC_OscConfig+0x59e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9a:	f7fe fe49 	bl	8001a30 <HAL_GetTick>
 8002d9e:	1b80      	subs	r0, r0, r6
 8002da0:	2802      	cmp	r0, #2
 8002da2:	d900      	bls.n	8002da6 <HAL_RCC_OscConfig+0x59e>
 8002da4:	e762      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da6:	682b      	ldr	r3, [r5, #0]
 8002da8:	423b      	tst	r3, r7
 8002daa:	d1f6      	bne.n	8002d9a <HAL_RCC_OscConfig+0x592>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002dae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002db0:	68ea      	ldr	r2, [r5, #12]
 8002db2:	430b      	orrs	r3, r1
 8002db4:	4928      	ldr	r1, [pc, #160]	@ (8002e58 <HAL_RCC_OscConfig+0x650>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002db6:	4e22      	ldr	r6, [pc, #136]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db8:	400a      	ands	r2, r1
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002dca:	0212      	lsls	r2, r2, #8
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8002dd0:	2380      	movs	r3, #128	@ 0x80
 8002dd2:	68ea      	ldr	r2, [r5, #12]
 8002dd4:	055b      	lsls	r3, r3, #21
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8002dda:	2380      	movs	r3, #128	@ 0x80
 8002ddc:	682a      	ldr	r2, [r5, #0]
 8002dde:	045b      	lsls	r3, r3, #17
 8002de0:	4313      	orrs	r3, r2
 8002de2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002de4:	f7fe fe24 	bl	8001a30 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de8:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002dea:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dec:	04ad      	lsls	r5, r5, #18
 8002dee:	e005      	b.n	8002dfc <HAL_RCC_OscConfig+0x5f4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df0:	f7fe fe1e 	bl	8001a30 <HAL_GetTick>
 8002df4:	1b00      	subs	r0, r0, r4
 8002df6:	2802      	cmp	r0, #2
 8002df8:	d900      	bls.n	8002dfc <HAL_RCC_OscConfig+0x5f4>
 8002dfa:	e737      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dfc:	6833      	ldr	r3, [r6, #0]
 8002dfe:	422b      	tst	r3, r5
 8002e00:	d0f6      	beq.n	8002df0 <HAL_RCC_OscConfig+0x5e8>
  return HAL_OK;
 8002e02:	2000      	movs	r0, #0
 8002e04:	e66c      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e06:	4a0e      	ldr	r2, [pc, #56]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002e08:	4914      	ldr	r1, [pc, #80]	@ (8002e5c <HAL_RCC_OscConfig+0x654>)
 8002e0a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002e0c:	400b      	ands	r3, r1
 8002e0e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e10:	6823      	ldr	r3, [r4, #0]
 8002e12:	e627      	b.n	8002a64 <HAL_RCC_OscConfig+0x25c>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e14:	59ea      	ldr	r2, [r5, r7]
 8002e16:	439a      	bics	r2, r3
 8002e18:	51ea      	str	r2, [r5, r7]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e1a:	2780      	movs	r7, #128	@ 0x80
 8002e1c:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <HAL_RCC_OscConfig+0x638>)
 8002e1e:	2590      	movs	r5, #144	@ 0x90
 8002e20:	4699      	mov	r9, r3
 8002e22:	013f      	lsls	r7, r7, #4
 8002e24:	e006      	b.n	8002e34 <HAL_RCC_OscConfig+0x62c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e26:	f7fe fe03 	bl	8001a30 <HAL_GetTick>
 8002e2a:	4b08      	ldr	r3, [pc, #32]	@ (8002e4c <HAL_RCC_OscConfig+0x644>)
 8002e2c:	1b80      	subs	r0, r0, r6
 8002e2e:	4298      	cmp	r0, r3
 8002e30:	d900      	bls.n	8002e34 <HAL_RCC_OscConfig+0x62c>
 8002e32:	e71b      	b.n	8002c6c <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e34:	464b      	mov	r3, r9
 8002e36:	595b      	ldr	r3, [r3, r5]
 8002e38:	423b      	tst	r3, r7
 8002e3a:	d1f4      	bne.n	8002e26 <HAL_RCC_OscConfig+0x61e>
 8002e3c:	e60d      	b.n	8002a5a <HAL_RCC_OscConfig+0x252>
 8002e3e:	46c0      	nop			@ (mov r8, r8)
 8002e40:	40021000 	.word	0x40021000
 8002e44:	80ffffff 	.word	0x80ffffff
 8002e48:	fffffeff 	.word	0xfffffeff
 8002e4c:	00001388 	.word	0x00001388
 8002e50:	ffff00ff 	.word	0xffff00ff
 8002e54:	feffffff 	.word	0xfeffffff
 8002e58:	11c1808c 	.word	0x11c1808c
 8002e5c:	efffffff 	.word	0xefffffff

08002e60 <HAL_RCC_ClockConfig>:
{
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	46ce      	mov	lr, r9
 8002e64:	4647      	mov	r7, r8
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e66:	2307      	movs	r3, #7
{
 8002e68:	000d      	movs	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e6a:	4947      	ldr	r1, [pc, #284]	@ (8002f88 <HAL_RCC_ClockConfig+0x128>)
{
 8002e6c:	0004      	movs	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e6e:	680a      	ldr	r2, [r1, #0]
{
 8002e70:	b580      	push	{r7, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e72:	401a      	ands	r2, r3
 8002e74:	42aa      	cmp	r2, r5
 8002e76:	d20c      	bcs.n	8002e92 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e78:	680a      	ldr	r2, [r1, #0]
 8002e7a:	439a      	bics	r2, r3
 8002e7c:	432a      	orrs	r2, r5
 8002e7e:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e80:	680a      	ldr	r2, [r1, #0]
 8002e82:	4013      	ands	r3, r2
 8002e84:	42ab      	cmp	r3, r5
 8002e86:	d004      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x32>
      return HAL_ERROR;
 8002e88:	2001      	movs	r0, #1
}
 8002e8a:	bcc0      	pop	{r6, r7}
 8002e8c:	46b9      	mov	r9, r7
 8002e8e:	46b0      	mov	r8, r6
 8002e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	07da      	lsls	r2, r3, #31
 8002e96:	d525      	bpl.n	8002ee4 <HAL_RCC_ClockConfig+0x84>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e98:	6863      	ldr	r3, [r4, #4]
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d058      	beq.n	8002f50 <HAL_RCC_ClockConfig+0xf0>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d051      	beq.n	8002f46 <HAL_RCC_ClockConfig+0xe6>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d15b      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xfe>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ea6:	4a39      	ldr	r2, [pc, #228]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	0792      	lsls	r2, r2, #30
 8002eac:	d5ec      	bpl.n	8002e88 <HAL_RCC_ClockConfig+0x28>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002eae:	2107      	movs	r1, #7
 8002eb0:	4e36      	ldr	r6, [pc, #216]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002eb2:	68b2      	ldr	r2, [r6, #8]
 8002eb4:	438a      	bics	r2, r1
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002eba:	f7fe fdb9 	bl	8001a30 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebe:	2338      	movs	r3, #56	@ 0x38
 8002ec0:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec2:	4b33      	ldr	r3, [pc, #204]	@ (8002f90 <HAL_RCC_ClockConfig+0x130>)
    tickstart = HAL_GetTick();
 8002ec4:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec6:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec8:	e004      	b.n	8002ed4 <HAL_RCC_ClockConfig+0x74>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eca:	f7fe fdb1 	bl	8001a30 <HAL_GetTick>
 8002ece:	1bc0      	subs	r0, r0, r7
 8002ed0:	4548      	cmp	r0, r9
 8002ed2:	d842      	bhi.n	8002f5a <HAL_RCC_ClockConfig+0xfa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed4:	4643      	mov	r3, r8
 8002ed6:	68b2      	ldr	r2, [r6, #8]
 8002ed8:	401a      	ands	r2, r3
 8002eda:	6863      	ldr	r3, [r4, #4]
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d1f3      	bne.n	8002eca <HAL_RCC_ClockConfig+0x6a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee2:	6823      	ldr	r3, [r4, #0]
 8002ee4:	079a      	lsls	r2, r3, #30
 8002ee6:	d506      	bpl.n	8002ef6 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4928      	ldr	r1, [pc, #160]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002eea:	482a      	ldr	r0, [pc, #168]	@ (8002f94 <HAL_RCC_ClockConfig+0x134>)
 8002eec:	688a      	ldr	r2, [r1, #8]
 8002eee:	4002      	ands	r2, r0
 8002ef0:	68a0      	ldr	r0, [r4, #8]
 8002ef2:	4302      	orrs	r2, r0
 8002ef4:	608a      	str	r2, [r1, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef6:	2107      	movs	r1, #7
 8002ef8:	4823      	ldr	r0, [pc, #140]	@ (8002f88 <HAL_RCC_ClockConfig+0x128>)
 8002efa:	6802      	ldr	r2, [r0, #0]
 8002efc:	400a      	ands	r2, r1
 8002efe:	42aa      	cmp	r2, r5
 8002f00:	d907      	bls.n	8002f12 <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	6802      	ldr	r2, [r0, #0]
 8002f04:	438a      	bics	r2, r1
 8002f06:	432a      	orrs	r2, r5
 8002f08:	6002      	str	r2, [r0, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	6802      	ldr	r2, [r0, #0]
 8002f0c:	4011      	ands	r1, r2
 8002f0e:	42a9      	cmp	r1, r5
 8002f10:	d1ba      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f12:	075b      	lsls	r3, r3, #29
 8002f14:	d506      	bpl.n	8002f24 <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f16:	4a1d      	ldr	r2, [pc, #116]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002f18:	491f      	ldr	r1, [pc, #124]	@ (8002f98 <HAL_RCC_ClockConfig+0x138>)
 8002f1a:	6893      	ldr	r3, [r2, #8]
 8002f1c:	400b      	ands	r3, r1
 8002f1e:	68e1      	ldr	r1, [r4, #12]
 8002f20:	430b      	orrs	r3, r1
 8002f22:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002f24:	f7ff fc0c 	bl	8002740 <HAL_RCC_GetSysClockFreq>
 8002f28:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002f2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f9c <HAL_RCC_ClockConfig+0x13c>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	491c      	ldr	r1, [pc, #112]	@ (8002fa0 <HAL_RCC_ClockConfig+0x140>)
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f30:	051b      	lsls	r3, r3, #20
 8002f32:	0f1b      	lsrs	r3, r3, #28
 8002f34:	5cd2      	ldrb	r2, [r2, r3]
 8002f36:	231f      	movs	r3, #31
 8002f38:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002f3a:	40d8      	lsrs	r0, r3
 8002f3c:	6008      	str	r0, [r1, #0]
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8002f3e:	2003      	movs	r0, #3
 8002f40:	f7fe fd38 	bl	80019b4 <HAL_InitTick>
  return halstatus;
 8002f44:	e7a1      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2a>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f46:	4a11      	ldr	r2, [pc, #68]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	0392      	lsls	r2, r2, #14
 8002f4c:	d4af      	bmi.n	8002eae <HAL_RCC_ClockConfig+0x4e>
 8002f4e:	e79b      	b.n	8002e88 <HAL_RCC_ClockConfig+0x28>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f50:	4a0e      	ldr	r2, [pc, #56]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	0192      	lsls	r2, r2, #6
 8002f56:	d4aa      	bmi.n	8002eae <HAL_RCC_ClockConfig+0x4e>
 8002f58:	e796      	b.n	8002e88 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8002f5a:	2003      	movs	r0, #3
 8002f5c:	e795      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2a>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d00c      	beq.n	8002f7c <HAL_RCC_ClockConfig+0x11c>
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f62:	490a      	ldr	r1, [pc, #40]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d004      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x112>
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f68:	2290      	movs	r2, #144	@ 0x90
 8002f6a:	588a      	ldr	r2, [r1, r2]
 8002f6c:	0792      	lsls	r2, r2, #30
 8002f6e:	d49e      	bmi.n	8002eae <HAL_RCC_ClockConfig+0x4e>
 8002f70:	e78a      	b.n	8002e88 <HAL_RCC_ClockConfig+0x28>
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f72:	2294      	movs	r2, #148	@ 0x94
 8002f74:	588a      	ldr	r2, [r1, r2]
 8002f76:	0792      	lsls	r2, r2, #30
 8002f78:	d499      	bmi.n	8002eae <HAL_RCC_ClockConfig+0x4e>
 8002f7a:	e785      	b.n	8002e88 <HAL_RCC_ClockConfig+0x28>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f7c:	4a03      	ldr	r2, [pc, #12]	@ (8002f8c <HAL_RCC_ClockConfig+0x12c>)
 8002f7e:	6812      	ldr	r2, [r2, #0]
 8002f80:	0552      	lsls	r2, r2, #21
 8002f82:	d494      	bmi.n	8002eae <HAL_RCC_ClockConfig+0x4e>
 8002f84:	e780      	b.n	8002e88 <HAL_RCC_ClockConfig+0x28>
 8002f86:	46c0      	nop			@ (mov r8, r8)
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	00001388 	.word	0x00001388
 8002f94:	fffff0ff 	.word	0xfffff0ff
 8002f98:	ffff8fff 	.word	0xffff8fff
 8002f9c:	0800372c 	.word	0x0800372c
 8002fa0:	20000000 	.word	0x20000000

08002fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fa6:	46d6      	mov	lr, sl
 8002fa8:	464f      	mov	r7, r9
 8002faa:	4646      	mov	r6, r8
 8002fac:	b5c0      	push	{r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fae:	6803      	ldr	r3, [r0, #0]
{
 8002fb0:	0004      	movs	r4, r0
 8002fb2:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fb4:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fb6:	041a      	lsls	r2, r3, #16
 8002fb8:	d559      	bpl.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xca>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fba:	2280      	movs	r2, #128	@ 0x80
 8002fbc:	4b9f      	ldr	r3, [pc, #636]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002fbe:	0552      	lsls	r2, r2, #21
 8002fc0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    FlagStatus       pwrclkchanged = RESET;
 8002fc2:	4682      	mov	sl, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fc4:	4211      	tst	r1, r2
 8002fc6:	d100      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002fc8:	e101      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fca:	2780      	movs	r7, #128	@ 0x80
 8002fcc:	4d9c      	ldr	r5, [pc, #624]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002fce:	007f      	lsls	r7, r7, #1
 8002fd0:	682b      	ldr	r3, [r5, #0]
 8002fd2:	433b      	orrs	r3, r7
 8002fd4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fd6:	f7fe fd2b 	bl	8001a30 <HAL_GetTick>
 8002fda:	0006      	movs	r6, r0

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fdc:	e005      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fde:	f7fe fd27 	bl	8001a30 <HAL_GetTick>
 8002fe2:	1b80      	subs	r0, r0, r6
 8002fe4:	2802      	cmp	r0, #2
 8002fe6:	d900      	bls.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x46>
 8002fe8:	e0fb      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fea:	682b      	ldr	r3, [r5, #0]
 8002fec:	423b      	tst	r3, r7
 8002fee:	d0f6      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ff0:	2390      	movs	r3, #144	@ 0x90
 8002ff2:	4d92      	ldr	r5, [pc, #584]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002ff4:	22c0      	movs	r2, #192	@ 0xc0
 8002ff6:	58e9      	ldr	r1, [r5, r3]
 8002ff8:	0092      	lsls	r2, r2, #2
 8002ffa:	000e      	movs	r6, r1

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ffc:	6c20      	ldr	r0, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ffe:	4016      	ands	r6, r2
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003000:	4211      	tst	r1, r2
 8003002:	d027      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8003004:	4286      	cmp	r6, r0
 8003006:	d025      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003008:	58ea      	ldr	r2, [r5, r3]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800300a:	58ee      	ldr	r6, [r5, r3]
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800300c:	498d      	ldr	r1, [pc, #564]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
        __HAL_RCC_BACKUPRESET_FORCE();
 800300e:	46b4      	mov	ip, r6
 8003010:	2680      	movs	r6, #128	@ 0x80
 8003012:	4667      	mov	r7, ip
 8003014:	0276      	lsls	r6, r6, #9
 8003016:	433e      	orrs	r6, r7
 8003018:	50ee      	str	r6, [r5, r3]
        __HAL_RCC_BACKUPRESET_RELEASE();
 800301a:	58ee      	ldr	r6, [r5, r3]
 800301c:	4f8a      	ldr	r7, [pc, #552]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800301e:	4011      	ands	r1, r2
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003020:	403e      	ands	r6, r7
 8003022:	50ee      	str	r6, [r5, r3]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003024:	50e9      	str	r1, [r5, r3]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003026:	07d2      	lsls	r2, r2, #31
 8003028:	d514      	bpl.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302a:	f7fe fd01 	bl	8001a30 <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800302e:	2390      	movs	r3, #144	@ 0x90
 8003030:	4699      	mov	r9, r3
 8003032:	3b8e      	subs	r3, #142	@ 0x8e
        tickstart = HAL_GetTick();
 8003034:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003036:	4698      	mov	r8, r3
 8003038:	e006      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xa4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800303a:	f7fe fcf9 	bl	8001a30 <HAL_GetTick>
 800303e:	4b83      	ldr	r3, [pc, #524]	@ (800324c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003040:	1b80      	subs	r0, r0, r6
 8003042:	4298      	cmp	r0, r3
 8003044:	d900      	bls.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003046:	e0cc      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003048:	464b      	mov	r3, r9
 800304a:	4642      	mov	r2, r8
 800304c:	58eb      	ldr	r3, [r5, r3]
 800304e:	421a      	tst	r2, r3
 8003050:	d0f3      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x96>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003052:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8003054:	2290      	movs	r2, #144	@ 0x90
 8003056:	4979      	ldr	r1, [pc, #484]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003058:	4d7a      	ldr	r5, [pc, #488]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800305a:	588b      	ldr	r3, [r1, r2]
 800305c:	402b      	ands	r3, r5
 800305e:	4303      	orrs	r3, r0
 8003060:	508b      	str	r3, [r1, r2]
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003062:	4652      	mov	r2, sl
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003064:	2000      	movs	r0, #0
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003066:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8003068:	2a01      	cmp	r2, #1
 800306a:	d100      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xca>
 800306c:	e0bf      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800306e:	07da      	lsls	r2, r3, #31
 8003070:	d507      	bpl.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0xde>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003072:	2188      	movs	r1, #136	@ 0x88
 8003074:	2603      	movs	r6, #3
 8003076:	4d71      	ldr	r5, [pc, #452]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003078:	586a      	ldr	r2, [r5, r1]
 800307a:	43b2      	bics	r2, r6
 800307c:	6866      	ldr	r6, [r4, #4]
 800307e:	4332      	orrs	r2, r6
 8003080:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003082:	079a      	lsls	r2, r3, #30
 8003084:	d507      	bpl.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003086:	2188      	movs	r1, #136	@ 0x88
 8003088:	260c      	movs	r6, #12
 800308a:	4d6c      	ldr	r5, [pc, #432]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800308c:	586a      	ldr	r2, [r5, r1]
 800308e:	43b2      	bics	r2, r6
 8003090:	68a6      	ldr	r6, [r4, #8]
 8003092:	4332      	orrs	r2, r6
 8003094:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003096:	06da      	lsls	r2, r3, #27
 8003098:	d507      	bpl.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800309a:	2188      	movs	r1, #136	@ 0x88
 800309c:	4d67      	ldr	r5, [pc, #412]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800309e:	4e6c      	ldr	r6, [pc, #432]	@ (8003250 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80030a0:	586a      	ldr	r2, [r5, r1]
 80030a2:	4032      	ands	r2, r6
 80030a4:	6966      	ldr	r6, [r4, #20]
 80030a6:	4332      	orrs	r2, r6
 80030a8:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80030aa:	071a      	lsls	r2, r3, #28
 80030ac:	d507      	bpl.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80030ae:	2188      	movs	r1, #136	@ 0x88
 80030b0:	4d62      	ldr	r5, [pc, #392]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80030b2:	4e64      	ldr	r6, [pc, #400]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80030b4:	586a      	ldr	r2, [r5, r1]
 80030b6:	4032      	ands	r2, r6
 80030b8:	6926      	ldr	r6, [r4, #16]
 80030ba:	4332      	orrs	r2, r6
 80030bc:	506a      	str	r2, [r5, r1]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 80030be:	075a      	lsls	r2, r3, #29
 80030c0:	d507      	bpl.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 80030c2:	2188      	movs	r1, #136	@ 0x88
 80030c4:	26c0      	movs	r6, #192	@ 0xc0
 80030c6:	4d5d      	ldr	r5, [pc, #372]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80030c8:	586a      	ldr	r2, [r5, r1]
 80030ca:	43b2      	bics	r2, r6
 80030cc:	68e6      	ldr	r6, [r4, #12]
 80030ce:	4332      	orrs	r2, r6
 80030d0:	506a      	str	r2, [r5, r1]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030d2:	069a      	lsls	r2, r3, #26
 80030d4:	d507      	bpl.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030d6:	2188      	movs	r1, #136	@ 0x88
 80030d8:	4d58      	ldr	r5, [pc, #352]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80030da:	4e5e      	ldr	r6, [pc, #376]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80030dc:	586a      	ldr	r2, [r5, r1]
 80030de:	4032      	ands	r2, r6
 80030e0:	69a6      	ldr	r6, [r4, #24]
 80030e2:	4332      	orrs	r2, r6
 80030e4:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030e6:	065a      	lsls	r2, r3, #25
 80030e8:	d507      	bpl.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030ea:	2188      	movs	r1, #136	@ 0x88
 80030ec:	4d53      	ldr	r5, [pc, #332]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80030ee:	4e5a      	ldr	r6, [pc, #360]	@ (8003258 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80030f0:	586a      	ldr	r2, [r5, r1]
 80030f2:	4032      	ands	r2, r6
 80030f4:	69e6      	ldr	r6, [r4, #28]
 80030f6:	4332      	orrs	r2, r6
 80030f8:	506a      	str	r2, [r5, r1]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030fa:	061a      	lsls	r2, r3, #24
 80030fc:	d507      	bpl.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x16a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030fe:	2188      	movs	r1, #136	@ 0x88
 8003100:	4d4e      	ldr	r5, [pc, #312]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003102:	4e56      	ldr	r6, [pc, #344]	@ (800325c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8003104:	586a      	ldr	r2, [r5, r1]
 8003106:	4032      	ands	r2, r6
 8003108:	6a26      	ldr	r6, [r4, #32]
 800310a:	4332      	orrs	r2, r6
 800310c:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800310e:	05da      	lsls	r2, r3, #23
 8003110:	d507      	bpl.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003112:	2188      	movs	r1, #136	@ 0x88
 8003114:	4d49      	ldr	r5, [pc, #292]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003116:	4e52      	ldr	r6, [pc, #328]	@ (8003260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003118:	586a      	ldr	r2, [r5, r1]
 800311a:	4032      	ands	r2, r6
 800311c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800311e:	4332      	orrs	r2, r6
 8003120:	506a      	str	r2, [r5, r1]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003122:	059a      	lsls	r2, r3, #22
 8003124:	d507      	bpl.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003126:	2188      	movs	r1, #136	@ 0x88
 8003128:	4d44      	ldr	r5, [pc, #272]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800312a:	4e4e      	ldr	r6, [pc, #312]	@ (8003264 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800312c:	586a      	ldr	r2, [r5, r1]
 800312e:	4032      	ands	r2, r6
 8003130:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003132:	4332      	orrs	r2, r6
 8003134:	506a      	str	r2, [r5, r1]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003136:	045a      	lsls	r2, r3, #17
 8003138:	d50b      	bpl.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 800313a:	2280      	movs	r2, #128	@ 0x80
 800313c:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800313e:	0552      	lsls	r2, r2, #21
 8003140:	4296      	cmp	r6, r2
 8003142:	d05a      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x256>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003144:	2188      	movs	r1, #136	@ 0x88
 8003146:	4d3d      	ldr	r5, [pc, #244]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003148:	4f47      	ldr	r7, [pc, #284]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800314a:	586a      	ldr	r2, [r5, r1]
 800314c:	403a      	ands	r2, r7
 800314e:	4332      	orrs	r2, r6
 8003150:	506a      	str	r2, [r5, r1]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003152:	04da      	lsls	r2, r3, #19
 8003154:	d50b      	bpl.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8003156:	2280      	movs	r2, #128	@ 0x80
 8003158:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 800315a:	0512      	lsls	r2, r2, #20
 800315c:	4296      	cmp	r6, r2
 800315e:	d053      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x264>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003160:	2188      	movs	r1, #136	@ 0x88
 8003162:	4d36      	ldr	r5, [pc, #216]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003164:	4f41      	ldr	r7, [pc, #260]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003166:	586a      	ldr	r2, [r5, r1]
 8003168:	403a      	ands	r2, r7
 800316a:	4332      	orrs	r2, r6
 800316c:	506a      	str	r2, [r5, r1]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800316e:	049a      	lsls	r2, r3, #18
 8003170:	d50b      	bpl.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8003172:	2280      	movs	r2, #128	@ 0x80
 8003174:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8003176:	0512      	lsls	r2, r2, #20
 8003178:	4296      	cmp	r6, r2
 800317a:	d04c      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800317c:	2188      	movs	r1, #136	@ 0x88
 800317e:	4d2f      	ldr	r5, [pc, #188]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003180:	4f3a      	ldr	r7, [pc, #232]	@ (800326c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003182:	586a      	ldr	r2, [r5, r1]
 8003184:	403a      	ands	r2, r7
 8003186:	4332      	orrs	r2, r6
 8003188:	506a      	str	r2, [r5, r1]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800318a:	055a      	lsls	r2, r3, #21
 800318c:	d50b      	bpl.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x202>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 800318e:	2280      	movs	r2, #128	@ 0x80
 8003190:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003192:	0452      	lsls	r2, r2, #17
 8003194:	4291      	cmp	r1, r2
 8003196:	d045      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003198:	2588      	movs	r5, #136	@ 0x88
 800319a:	4e28      	ldr	r6, [pc, #160]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800319c:	4f34      	ldr	r7, [pc, #208]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800319e:	5972      	ldr	r2, [r6, r5]
 80031a0:	403a      	ands	r2, r7
 80031a2:	430a      	orrs	r2, r1
 80031a4:	5172      	str	r2, [r6, r5]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80031a6:	051b      	lsls	r3, r3, #20
 80031a8:	d50b      	bpl.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 80031aa:	2380      	movs	r3, #128	@ 0x80
 80031ac:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 80031ae:	049b      	lsls	r3, r3, #18
 80031b0:	429c      	cmp	r4, r3
 80031b2:	d03c      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80031b4:	2288      	movs	r2, #136	@ 0x88
 80031b6:	4921      	ldr	r1, [pc, #132]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80031b8:	4d2d      	ldr	r5, [pc, #180]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80031ba:	588b      	ldr	r3, [r1, r2]
 80031bc:	402b      	ands	r3, r5
 80031be:	4323      	orrs	r3, r4
 80031c0:	508b      	str	r3, [r1, r2]

  }

  return status;
}
 80031c2:	b002      	add	sp, #8
 80031c4:	bce0      	pop	{r5, r6, r7}
 80031c6:	46ba      	mov	sl, r7
 80031c8:	46b1      	mov	r9, r6
 80031ca:	46a8      	mov	r8, r5
 80031cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ce:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80031d0:	4311      	orrs	r1, r2
 80031d2:	6599      	str	r1, [r3, #88]	@ 0x58
 80031d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d6:	4013      	ands	r3, r2
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80031dc:	2301      	movs	r3, #1
 80031de:	469a      	mov	sl, r3
 80031e0:	e6f3      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x26>
    if (pwrclkchanged == SET)
 80031e2:	4652      	mov	r2, sl
        status = ret;
 80031e4:	2003      	movs	r0, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031e6:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 80031e8:	2a01      	cmp	r2, #1
 80031ea:	d000      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80031ec:	e73f      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ee:	4913      	ldr	r1, [pc, #76]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80031f0:	4d20      	ldr	r5, [pc, #128]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80031f2:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80031f4:	402a      	ands	r2, r5
 80031f6:	658a      	str	r2, [r1, #88]	@ 0x58
 80031f8:	e739      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 80031fa:	2280      	movs	r2, #128	@ 0x80
 80031fc:	490f      	ldr	r1, [pc, #60]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80031fe:	0252      	lsls	r2, r2, #9
 8003200:	68cd      	ldr	r5, [r1, #12]
 8003202:	432a      	orrs	r2, r5
 8003204:	60ca      	str	r2, [r1, #12]
 8003206:	e79d      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003208:	2280      	movs	r2, #128	@ 0x80
 800320a:	490c      	ldr	r1, [pc, #48]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800320c:	0452      	lsls	r2, r2, #17
 800320e:	68cd      	ldr	r5, [r1, #12]
 8003210:	432a      	orrs	r2, r5
 8003212:	60ca      	str	r2, [r1, #12]
 8003214:	e7a4      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003216:	2280      	movs	r2, #128	@ 0x80
 8003218:	4908      	ldr	r1, [pc, #32]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800321a:	0452      	lsls	r2, r2, #17
 800321c:	68cd      	ldr	r5, [r1, #12]
 800321e:	432a      	orrs	r2, r5
 8003220:	60ca      	str	r2, [r1, #12]
 8003222:	e7ab      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003224:	4d05      	ldr	r5, [pc, #20]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003226:	68ea      	ldr	r2, [r5, #12]
 8003228:	430a      	orrs	r2, r1
 800322a:	60ea      	str	r2, [r5, #12]
 800322c:	e7b4      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 800322e:	2380      	movs	r3, #128	@ 0x80
 8003230:	4a02      	ldr	r2, [pc, #8]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003232:	045b      	lsls	r3, r3, #17
 8003234:	68d1      	ldr	r1, [r2, #12]
 8003236:	430b      	orrs	r3, r1
 8003238:	60d3      	str	r3, [r2, #12]
 800323a:	e7bb      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800323c:	40021000 	.word	0x40021000
 8003240:	40007000 	.word	0x40007000
 8003244:	fffffcff 	.word	0xfffffcff
 8003248:	fffeffff 	.word	0xfffeffff
 800324c:	00001388 	.word	0x00001388
 8003250:	fffff3ff 	.word	0xfffff3ff
 8003254:	ffffcfff 	.word	0xffffcfff
 8003258:	fffcffff 	.word	0xfffcffff
 800325c:	fff3ffff 	.word	0xfff3ffff
 8003260:	ffcfffff 	.word	0xffcfffff
 8003264:	ff3fffff 	.word	0xff3fffff
 8003268:	cfffffff 	.word	0xcfffffff
 800326c:	f3ffffff 	.word	0xf3ffffff
 8003270:	feffffff 	.word	0xfeffffff
 8003274:	efffffff 	.word	0xefffffff

08003278 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800327a:	46c6      	mov	lr, r8
 800327c:	0004      	movs	r4, r0
 800327e:	b500      	push	{lr}
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003280:	2800      	cmp	r0, #0
 8003282:	d064      	beq.n	800334e <HAL_RTC_Init+0xd6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003284:	232d      	movs	r3, #45	@ 0x2d
 8003286:	5cc3      	ldrb	r3, [r0, r3]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d055      	beq.n	800333a <HAL_RTC_Init+0xc2>
      HAL_RTC_MspInit(hrtc);
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800328e:	232d      	movs	r3, #45	@ 0x2d
 8003290:	2202      	movs	r2, #2

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003292:	4d3a      	ldr	r5, [pc, #232]	@ (800337c <HAL_RTC_Init+0x104>)
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003294:	54e2      	strb	r2, [r4, r3]
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003296:	339d      	adds	r3, #157	@ 0x9d
 8003298:	626b      	str	r3, [r5, #36]	@ 0x24
 800329a:	3b77      	subs	r3, #119	@ 0x77
 800329c:	626b      	str	r3, [r5, #36]	@ 0x24
{
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800329e:	68eb      	ldr	r3, [r5, #12]
 80032a0:	065b      	lsls	r3, r3, #25
 80032a2:	d535      	bpl.n	8003310 <HAL_RTC_Init+0x98>
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80032a4:	4d35      	ldr	r5, [pc, #212]	@ (800337c <HAL_RTC_Init+0x104>)
 80032a6:	4a36      	ldr	r2, [pc, #216]	@ (8003380 <HAL_RTC_Init+0x108>)
 80032a8:	69ab      	ldr	r3, [r5, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61ab      	str	r3, [r5, #24]
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80032ae:	6921      	ldr	r1, [r4, #16]
 80032b0:	6863      	ldr	r3, [r4, #4]
 80032b2:	69aa      	ldr	r2, [r5, #24]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	4313      	orrs	r3, r2
 80032b8:	69a2      	ldr	r2, [r4, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61ab      	str	r3, [r5, #24]
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80032be:	68a3      	ldr	r3, [r4, #8]
 80032c0:	68e2      	ldr	r2, [r4, #12]
 80032c2:	041b      	lsls	r3, r3, #16
 80032c4:	4313      	orrs	r3, r2
 80032c6:	612b      	str	r3, [r5, #16]
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80032c8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80032ca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80032cc:	68ea      	ldr	r2, [r5, #12]
 80032ce:	430b      	orrs	r3, r1
 80032d0:	492c      	ldr	r1, [pc, #176]	@ (8003384 <HAL_RTC_Init+0x10c>)
 80032d2:	400a      	ands	r2, r1
 80032d4:	4313      	orrs	r3, r2
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80032d6:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80032d8:	60eb      	str	r3, [r5, #12]
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80032da:	68eb      	ldr	r3, [r5, #12]
 80032dc:	4393      	bics	r3, r2
 80032de:	60eb      	str	r3, [r5, #12]
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80032e0:	2320      	movs	r3, #32
 80032e2:	69aa      	ldr	r2, [r5, #24]
 80032e4:	4213      	tst	r3, r2
 80032e6:	d034      	beq.n	8003352 <HAL_RTC_Init+0xda>
        MODIFY_REG(RTC->CR, \
 80032e8:	4924      	ldr	r1, [pc, #144]	@ (800337c <HAL_RTC_Init+0x104>)
 80032ea:	69e0      	ldr	r0, [r4, #28]
 80032ec:	698a      	ldr	r2, [r1, #24]
 80032ee:	6a23      	ldr	r3, [r4, #32]
 80032f0:	00d2      	lsls	r2, r2, #3
 80032f2:	4303      	orrs	r3, r0
 80032f4:	08d2      	lsrs	r2, r2, #3
 80032f6:	4313      	orrs	r3, r2
 80032f8:	6962      	ldr	r2, [r4, #20]
        hrtc->State = HAL_RTC_STATE_READY;
 80032fa:	2000      	movs	r0, #0
        MODIFY_REG(RTC->CR, \
 80032fc:	4313      	orrs	r3, r2
 80032fe:	618b      	str	r3, [r1, #24]
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003300:	23ff      	movs	r3, #255	@ 0xff
        hrtc->State = HAL_RTC_STATE_READY;
 8003302:	2201      	movs	r2, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003304:	624b      	str	r3, [r1, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_READY;
 8003306:	3bd2      	subs	r3, #210	@ 0xd2
 8003308:	54e2      	strb	r2, [r4, r3]
}
 800330a:	bc80      	pop	{r7}
 800330c:	46b8      	mov	r8, r7
 800330e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003310:	68eb      	ldr	r3, [r5, #12]
 8003312:	327e      	adds	r2, #126	@ 0x7e
 8003314:	4313      	orrs	r3, r2
 8003316:	60eb      	str	r3, [r5, #12]

    tickstart = HAL_GetTick();
 8003318:	f7fe fb8a 	bl	8001a30 <HAL_GetTick>
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800331c:	23fa      	movs	r3, #250	@ 0xfa
 800331e:	009b      	lsls	r3, r3, #2
    tickstart = HAL_GetTick();
 8003320:	0006      	movs	r6, r0
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003322:	2740      	movs	r7, #64	@ 0x40
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003324:	4698      	mov	r8, r3
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003326:	e004      	b.n	8003332 <HAL_RTC_Init+0xba>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003328:	f7fe fb82 	bl	8001a30 <HAL_GetTick>
 800332c:	1b80      	subs	r0, r0, r6
 800332e:	4540      	cmp	r0, r8
 8003330:	d808      	bhi.n	8003344 <HAL_RTC_Init+0xcc>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003332:	68eb      	ldr	r3, [r5, #12]
 8003334:	421f      	tst	r7, r3
 8003336:	d0f7      	beq.n	8003328 <HAL_RTC_Init+0xb0>
 8003338:	e7b4      	b.n	80032a4 <HAL_RTC_Init+0x2c>
      hrtc->Lock = HAL_UNLOCKED;
 800333a:	332c      	adds	r3, #44	@ 0x2c
 800333c:	54c2      	strb	r2, [r0, r3]
      HAL_RTC_MspInit(hrtc);
 800333e:	f7fe fa79 	bl	8001834 <HAL_RTC_MspInit>
 8003342:	e7a4      	b.n	800328e <HAL_RTC_Init+0x16>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003344:	23ff      	movs	r3, #255	@ 0xff
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003346:	2204      	movs	r2, #4
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003348:	626b      	str	r3, [r5, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_ERROR;
 800334a:	3bd2      	subs	r3, #210	@ 0xd2
 800334c:	54e2      	strb	r2, [r4, r3]
  HAL_StatusTypeDef status = HAL_ERROR;
 800334e:	2001      	movs	r0, #1
 8003350:	e7db      	b.n	800330a <HAL_RTC_Init+0x92>
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8003352:	68ea      	ldr	r2, [r5, #12]
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003354:	2720      	movs	r7, #32
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8003356:	439a      	bics	r2, r3
 8003358:	60ea      	str	r2, [r5, #12]
  tickstart = HAL_GetTick();
 800335a:	f7fe fb69 	bl	8001a30 <HAL_GetTick>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800335e:	23fa      	movs	r3, #250	@ 0xfa
 8003360:	009b      	lsls	r3, r3, #2
  tickstart = HAL_GetTick();
 8003362:	0006      	movs	r6, r0
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003364:	4698      	mov	r8, r3
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003366:	e004      	b.n	8003372 <HAL_RTC_Init+0xfa>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003368:	f7fe fb62 	bl	8001a30 <HAL_GetTick>
 800336c:	1b80      	subs	r0, r0, r6
 800336e:	4540      	cmp	r0, r8
 8003370:	d8e8      	bhi.n	8003344 <HAL_RTC_Init+0xcc>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003372:	68eb      	ldr	r3, [r5, #12]
 8003374:	421f      	tst	r7, r3
 8003376:	d0f7      	beq.n	8003368 <HAL_RTC_Init+0xf0>
 8003378:	e7b6      	b.n	80032e8 <HAL_RTC_Init+0x70>
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	40002800 	.word	0x40002800
 8003380:	fb8fffbf 	.word	0xfb8fffbf
 8003384:	ffffe0ff 	.word	0xffffe0ff

08003388 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                         EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock,
                                              uint32_t WakeUpAutoClr)
{
 8003388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800338a:	464e      	mov	r6, r9
 800338c:	46de      	mov	lr, fp
 800338e:	4657      	mov	r7, sl
 8003390:	4645      	mov	r5, r8
 8003392:	4699      	mov	r9, r3
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003394:	232c      	movs	r3, #44	@ 0x2c
{
 8003396:	b5e0      	push	{r5, r6, r7, lr}
 8003398:	4692      	mov	sl, r2
  __HAL_LOCK(hrtc);
 800339a:	5cc2      	ldrb	r2, [r0, r3]
{
 800339c:	0006      	movs	r6, r0
 800339e:	468b      	mov	fp, r1
  __HAL_LOCK(hrtc);
 80033a0:	2a01      	cmp	r2, #1
 80033a2:	d067      	beq.n	8003474 <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
 80033a4:	2201      	movs	r2, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 80033a6:	4c34      	ldr	r4, [pc, #208]	@ (8003478 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
  __HAL_LOCK(hrtc);
 80033a8:	54c2      	strb	r2, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80033aa:	3301      	adds	r3, #1
 80033ac:	3201      	adds	r2, #1
 80033ae:	54c2      	strb	r2, [r0, r3]
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 80033b0:	69a3      	ldr	r3, [r4, #24]
 80033b2:	055b      	lsls	r3, r3, #21
 80033b4:	d50f      	bpl.n	80033d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x4e>
  {
    tickstart = HAL_GetTick();
 80033b6:	f7fe fb3b 	bl	8001a30 <HAL_GetTick>

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033ba:	23fa      	movs	r3, #250	@ 0xfa
 80033bc:	009b      	lsls	r3, r3, #2
    tickstart = HAL_GetTick();
 80033be:	0005      	movs	r5, r0
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80033c0:	2704      	movs	r7, #4
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033c2:	4698      	mov	r8, r3
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80033c4:	e004      	b.n	80033d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x48>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033c6:	f7fe fb33 	bl	8001a30 <HAL_GetTick>
 80033ca:	1b40      	subs	r0, r0, r5
 80033cc:	4540      	cmp	r0, r8
 80033ce:	d84b      	bhi.n	8003468 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80033d0:	68e3      	ldr	r3, [r4, #12]
 80033d2:	421f      	tst	r7, r3
 80033d4:	d1f7      	bne.n	80033c6 <HAL_RTCEx_SetWakeUpTimer_IT+0x3e>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Disable the Wake-Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 80033d6:	4c28      	ldr	r4, [pc, #160]	@ (8003478 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
 80033d8:	4a28      	ldr	r2, [pc, #160]	@ (800347c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 80033da:	69a3      	ldr	r3, [r4, #24]
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);

  tickstart = HAL_GetTick();

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80033dc:	2704      	movs	r7, #4
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 80033de:	4013      	ands	r3, r2
 80033e0:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 80033e2:	2304      	movs	r3, #4
 80033e4:	65e3      	str	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 80033e6:	f7fe fb23 	bl	8001a30 <HAL_GetTick>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033ea:	23fa      	movs	r3, #250	@ 0xfa
 80033ec:	009b      	lsls	r3, r3, #2
  tickstart = HAL_GetTick();
 80033ee:	0005      	movs	r5, r0
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033f0:	4698      	mov	r8, r3
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80033f2:	e004      	b.n	80033fe <HAL_RTCEx_SetWakeUpTimer_IT+0x76>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033f4:	f7fe fb1c 	bl	8001a30 <HAL_GetTick>
 80033f8:	1b40      	subs	r0, r0, r5
 80033fa:	4540      	cmp	r0, r8
 80033fc:	d82a      	bhi.n	8003454 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80033fe:	68e3      	ldr	r3, [r4, #12]
 8003400:	421f      	tst	r7, r3
 8003402:	d0f7      	beq.n	80033f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x6c>
      return HAL_TIMEOUT;
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8003404:	464b      	mov	r3, r9
 8003406:	465a      	mov	r2, fp
 8003408:	041b      	lsls	r3, r3, #16
 800340a:	4313      	orrs	r3, r2

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 800340c:	2207      	movs	r2, #7
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 800340e:	6163      	str	r3, [r4, #20]
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003410:	69a3      	ldr	r3, [r4, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8003412:	491b      	ldr	r1, [pc, #108]	@ (8003480 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003414:	4393      	bics	r3, r2
 8003416:	4652      	mov	r2, sl
 8003418:	4313      	orrs	r3, r2
 800341a:	61a3      	str	r3, [r4, #24]
  if (WakeUpAutoClr != 0U)
 800341c:	464b      	mov	r3, r9
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 800341e:	2284      	movs	r2, #132	@ 0x84
  if (WakeUpAutoClr != 0U)
 8003420:	2b00      	cmp	r3, #0
 8003422:	d025      	beq.n	8003470 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003424:	2380      	movs	r3, #128	@ 0x80
 8003426:	5888      	ldr	r0, [r1, r2]
 8003428:	055b      	lsls	r3, r3, #21
 800342a:	4303      	orrs	r3, r0
 800342c:	508b      	str	r3, [r1, r2]
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 800342e:	2388      	movs	r3, #136	@ 0x88
 8003430:	4a11      	ldr	r2, [pc, #68]	@ (8003478 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
 8003432:	01db      	lsls	r3, r3, #7
 8003434:	6991      	ldr	r1, [r2, #24]
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);

  return HAL_OK;
 8003436:	2000      	movs	r0, #0
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8003438:	430b      	orrs	r3, r1
 800343a:	6193      	str	r3, [r2, #24]
  hrtc->State = HAL_RTC_STATE_READY;
 800343c:	232d      	movs	r3, #45	@ 0x2d
 800343e:	2201      	movs	r2, #1
 8003440:	54f2      	strb	r2, [r6, r3]
  __HAL_UNLOCK(hrtc);
 8003442:	2200      	movs	r2, #0
 8003444:	3b01      	subs	r3, #1
 8003446:	54f2      	strb	r2, [r6, r3]
}
 8003448:	bcf0      	pop	{r4, r5, r6, r7}
 800344a:	46bb      	mov	fp, r7
 800344c:	46b2      	mov	sl, r6
 800344e:	46a9      	mov	r9, r5
 8003450:	46a0      	mov	r8, r4
 8003452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003454:	23ff      	movs	r3, #255	@ 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003456:	2203      	movs	r2, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003458:	6263      	str	r3, [r4, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800345a:	3bd2      	subs	r3, #210	@ 0xd2
 800345c:	54f2      	strb	r2, [r6, r3]
      __HAL_UNLOCK(hrtc);
 800345e:	232c      	movs	r3, #44	@ 0x2c
 8003460:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 8003462:	2003      	movs	r0, #3
      __HAL_UNLOCK(hrtc);
 8003464:	54f2      	strb	r2, [r6, r3]
 8003466:	e7ef      	b.n	8003448 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003468:	232d      	movs	r3, #45	@ 0x2d
 800346a:	2203      	movs	r2, #3
 800346c:	54f2      	strb	r2, [r6, r3]
        return HAL_TIMEOUT;
 800346e:	e7f6      	b.n	800345e <HAL_RTCEx_SetWakeUpTimer_IT+0xd6>
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003470:	2280      	movs	r2, #128	@ 0x80
 8003472:	e7d7      	b.n	8003424 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  __HAL_LOCK(hrtc);
 8003474:	2002      	movs	r0, #2
 8003476:	e7e7      	b.n	8003448 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>
 8003478:	40002800 	.word	0x40002800
 800347c:	fffffbff 	.word	0xfffffbff
 8003480:	40021800 	.word	0x40021800

08003484 <HAL_RTCEx_DeactivateWakeUpTimer>:
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003484:	222c      	movs	r2, #44	@ 0x2c
{
 8003486:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hrtc);
 8003488:	5c83      	ldrb	r3, [r0, r2]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d00d      	beq.n	80034aa <HAL_RTCEx_DeactivateWakeUpTimer+0x26>

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800348e:	212d      	movs	r1, #45	@ 0x2d
 8003490:	2302      	movs	r3, #2

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8003492:	4c07      	ldr	r4, [pc, #28]	@ (80034b0 <HAL_RTCEx_DeactivateWakeUpTimer+0x2c>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003494:	5443      	strb	r3, [r0, r1]
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8003496:	69a3      	ldr	r3, [r4, #24]
 8003498:	4d06      	ldr	r5, [pc, #24]	@ (80034b4 <HAL_RTCEx_DeactivateWakeUpTimer+0x30>)
 800349a:	402b      	ands	r3, r5
 800349c:	61a3      	str	r3, [r4, #24]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800349e:	2301      	movs	r3, #1
 80034a0:	5443      	strb	r3, [r0, r1]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80034a2:	2300      	movs	r3, #0
 80034a4:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 80034a6:	2000      	movs	r0, #0
}
 80034a8:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hrtc);
 80034aa:	2002      	movs	r0, #2
 80034ac:	e7fc      	b.n	80034a8 <HAL_RTCEx_DeactivateWakeUpTimer+0x24>
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	40002800 	.word	0x40002800
 80034b4:	ffffbbff 	.word	0xffffbbff

080034b8 <memset>:
 80034b8:	0003      	movs	r3, r0
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	4293      	cmp	r3, r2
 80034be:	d100      	bne.n	80034c2 <memset+0xa>
 80034c0:	4770      	bx	lr
 80034c2:	7019      	strb	r1, [r3, #0]
 80034c4:	3301      	adds	r3, #1
 80034c6:	e7f9      	b.n	80034bc <memset+0x4>

080034c8 <__libc_init_array>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	2600      	movs	r6, #0
 80034cc:	4c0c      	ldr	r4, [pc, #48]	@ (8003500 <__libc_init_array+0x38>)
 80034ce:	4d0d      	ldr	r5, [pc, #52]	@ (8003504 <__libc_init_array+0x3c>)
 80034d0:	1b64      	subs	r4, r4, r5
 80034d2:	10a4      	asrs	r4, r4, #2
 80034d4:	42a6      	cmp	r6, r4
 80034d6:	d109      	bne.n	80034ec <__libc_init_array+0x24>
 80034d8:	2600      	movs	r6, #0
 80034da:	f000 f819 	bl	8003510 <_init>
 80034de:	4c0a      	ldr	r4, [pc, #40]	@ (8003508 <__libc_init_array+0x40>)
 80034e0:	4d0a      	ldr	r5, [pc, #40]	@ (800350c <__libc_init_array+0x44>)
 80034e2:	1b64      	subs	r4, r4, r5
 80034e4:	10a4      	asrs	r4, r4, #2
 80034e6:	42a6      	cmp	r6, r4
 80034e8:	d105      	bne.n	80034f6 <__libc_init_array+0x2e>
 80034ea:	bd70      	pop	{r4, r5, r6, pc}
 80034ec:	00b3      	lsls	r3, r6, #2
 80034ee:	58eb      	ldr	r3, [r5, r3]
 80034f0:	4798      	blx	r3
 80034f2:	3601      	adds	r6, #1
 80034f4:	e7ee      	b.n	80034d4 <__libc_init_array+0xc>
 80034f6:	00b3      	lsls	r3, r6, #2
 80034f8:	58eb      	ldr	r3, [r5, r3]
 80034fa:	4798      	blx	r3
 80034fc:	3601      	adds	r6, #1
 80034fe:	e7f2      	b.n	80034e6 <__libc_init_array+0x1e>
 8003500:	0800373c 	.word	0x0800373c
 8003504:	0800373c 	.word	0x0800373c
 8003508:	08003740 	.word	0x08003740
 800350c:	0800373c 	.word	0x0800373c

08003510 <_init>:
 8003510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003512:	46c0      	nop			@ (mov r8, r8)
 8003514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003516:	bc08      	pop	{r3}
 8003518:	469e      	mov	lr, r3
 800351a:	4770      	bx	lr

0800351c <_fini>:
 800351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800351e:	46c0      	nop			@ (mov r8, r8)
 8003520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003522:	bc08      	pop	{r3}
 8003524:	469e      	mov	lr, r3
 8003526:	4770      	bx	lr
