<stg><name>discardBitStreamLL</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:0 %n_bits_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n_bits_val

]]></Node>
<StgValue><ssdm name="n_bits_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %bits_cntr_read_6 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read

]]></Node>
<StgValue><ssdm name="bits_cntr_read_6"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %bitbuffer_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read

]]></Node>
<StgValue><ssdm name="bitbuffer_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="5">
<![CDATA[
entry:3 %n_bits_val_cast = zext i5 %n_bits_val_read

]]></Node>
<StgValue><ssdm name="n_bits_val_cast"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="5">
<![CDATA[
entry:4 %zext_ln73 = zext i5 %n_bits_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %lshr_ln73 = lshr i32 %bitbuffer_read_2, i32 %zext_ln73

]]></Node>
<StgValue><ssdm name="lshr_ln73"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:6 %sub_ln74 = sub i6 %bits_cntr_read_6, i6 %n_bits_val_cast

]]></Node>
<StgValue><ssdm name="sub_ln74"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="38" op_0_bw="38" op_1_bw="32">
<![CDATA[
entry:7 %mrv = insertvalue i38 <undef>, i32 %lshr_ln73

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="38" op_0_bw="38" op_1_bw="6">
<![CDATA[
entry:8 %mrv_1 = insertvalue i38 %mrv, i6 %sub_ln74

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="38">
<![CDATA[
entry:9 %ret_ln75 = ret i38 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="13" name="bitbuffer_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bitbuffer_read"/></StgValue>
</port>
<port id="14" name="bits_cntr_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bits_cntr_read"/></StgValue>
</port>
<port id="15" name="n_bits_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_bits_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="_ssdm_op_Read.ap_auto.i5" to="n_bits_val_read" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="n_bits_val" to="n_bits_val_read" fromId="15" toId="2">
</dataflow>
<dataflow id="20" from="_ssdm_op_Read.ap_auto.i6" to="bits_cntr_read_6" fromId="19" toId="3">
</dataflow>
<dataflow id="21" from="bits_cntr_read" to="bits_cntr_read_6" fromId="14" toId="3">
</dataflow>
<dataflow id="23" from="_ssdm_op_Read.ap_auto.i32" to="bitbuffer_read_2" fromId="22" toId="4">
</dataflow>
<dataflow id="24" from="bitbuffer_read" to="bitbuffer_read_2" fromId="13" toId="4">
</dataflow>
<dataflow id="25" from="n_bits_val_read" to="n_bits_val_cast" fromId="2" toId="5">
</dataflow>
<dataflow id="26" from="n_bits_val_read" to="zext_ln73" fromId="2" toId="6">
</dataflow>
<dataflow id="27" from="bitbuffer_read_2" to="lshr_ln73" fromId="4" toId="7">
</dataflow>
<dataflow id="28" from="zext_ln73" to="lshr_ln73" fromId="6" toId="7">
</dataflow>
<dataflow id="29" from="bits_cntr_read_6" to="sub_ln74" fromId="3" toId="8">
</dataflow>
<dataflow id="30" from="n_bits_val_cast" to="sub_ln74" fromId="5" toId="8">
</dataflow>
<dataflow id="32" from="StgValue_31" to="mrv" fromId="31" toId="9">
</dataflow>
<dataflow id="33" from="lshr_ln73" to="mrv" fromId="7" toId="9">
</dataflow>
<dataflow id="34" from="mrv" to="mrv_1" fromId="9" toId="10">
</dataflow>
<dataflow id="35" from="sub_ln74" to="mrv_1" fromId="8" toId="10">
</dataflow>
<dataflow id="36" from="mrv_1" to="ret_ln75" fromId="10" toId="11">
</dataflow>
</dataflows>


</stg>
