[{"DBLP title": "Automated detection and verification of parity-protected memory elements.", "DBLP authors": ["Eli Arbel", "Shlomit Koyfman", "Prabhakar Kudva", "Shiri Moran"], "year": 2014, "MAG papers": [{"PaperId": 1997747503, "PaperTitle": "automated detection and verification of parity protected memory elements", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ibm": 1.0, "mount carmel health": 3.0}}], "source": "ES"}, {"DBLP title": "Validating direct memory access interfaces with conformance checking.", "DBLP authors": ["Li Lei", "Kai Cong", "Zhenkun Yang", "Fei Xie"], "year": 2014, "MAG papers": [{"PaperId": 2073882021, "PaperTitle": "validating direct memory access interfaces with conformance checking", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"portland state university": 4.0}}], "source": "ES"}, {"DBLP title": "Data-parallel simulation for fast and accurate timing validation of CMOS circuits.", "DBLP authors": ["Eric Schneider", "Stefan Holst", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2048597497, "PaperTitle": "data parallel simulation for fast and accurate timing validation of cmos circuits", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyushu institute of technology": 2.0, "university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Security-aware mapping for TDMA-based real-time distributed systems.", "DBLP authors": ["Chung-Wei Lin", "Qi Zhu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "MAG papers": [{"PaperId": 2018485795, "PaperTitle": "security aware mapping for tdma based real time distributed systems", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california berkeley": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Reinforcement learning based power management for hybrid electric vehicles.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Paul Bogdan", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2040712302, "PaperTitle": "reinforcement learning based power management for hybrid electric vehicles", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of southern california": 4.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Functional modeling compiler for system-level design of automotive cyber-physical systems.", "DBLP authors": ["Arquimedes Canedo", "Jiang Wan", "Mohammad Abdullah Al Faruque"], "year": 2014, "MAG papers": [{"PaperId": 2051578405, "PaperTitle": "functional modeling compiler for system level design of automotive cyber physical systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california irvine": 2.0, "siemens": 1.0}}], "source": "ES"}, {"DBLP title": "BDD-based synthesis of reconfigurable single-electron transistor arrays.", "DBLP authors": ["Zheng Zhao", "Chian-Wei Liu", "Chun-Yao Wang", "Weikang Qian"], "year": 2014, "MAG papers": [{"PaperId": 2060412925, "PaperTitle": "bdd based synthesis of reconfigurable single electron transistor arrays", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shanghai jiao tong university": 2.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecting 3D vertical resistive memory for next-generation storage systems.", "DBLP authors": ["Cong Xu", "Pai-Yu Chen", "Dimin Niu", "Yang Zheng", "Shimeng Yu", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2049381570, "PaperTitle": "architecting 3d vertical resistive memory for next generation storage systems", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"pennsylvania state university": 4.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems.", "DBLP authors": ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Tingwen Huang", "Qing Wu", "Mark Barnell"], "year": 2014, "MAG papers": [{"PaperId": 2082311137, "PaperTitle": "reduction and ir drop compensations techniques for reliable neuromorphic computing systems", "Year": 2014, "CitationCount": 69, "EstimatedCitation": 87, "Affiliations": {"university of pittsburgh": 3.0, "carnegie mellon university": 1.0, "air force research laboratory": 2.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "The role of adaptation and resiliency in computation and power management.", "DBLP authors": ["Arijit Raychowdhury", "Saad Bin Nasir", "Samantak Gangopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 2067835895, "PaperTitle": "the role of adaptation and resiliency in computation and power management", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Channel-adaptive zero-margin & process-adaptive self-healing communication circuits/systems.", "DBLP authors": ["Shreyas Sen"], "year": 2014, "MAG papers": [{"PaperId": 2030157653, "PaperTitle": "channel adaptive zero margin process adaptive self healing communication circuits systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling oscillator arrays for video analytic applications.", "DBLP authors": ["Yan Fang", "Victor V. Yashin", "Andrew J. Seel", "Brandon B. Jennings", "Reggie Barnett", "Donald M. Chiarulli", "Steven P. Levitan"], "year": 2014, "MAG papers": [{"PaperId": 2066792763, "PaperTitle": "modeling oscillator arrays for video analytic applications", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of pittsburgh": 7.0}}], "source": "ES"}, {"DBLP title": "Cellular neural networks for image analysis using steep slope devices.", "DBLP authors": ["Indranil Palit", "Qiuwen Lou", "Michael T. Niemier", "Behnam Sedighi", "Joseph Nahas", "Xiaobo Sharon Hu"], "year": 2014, "MAG papers": [{"PaperId": 2139920138, "PaperTitle": "cellular neural networks for image analysis using steep slope devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of notre dame": 6.0}}], "source": "ES"}, {"DBLP title": "A hardware accelerated multilevel visual classifier for embedded visual-assist systems.", "DBLP authors": ["Matthew Cotter", "Siddharth Advani", "Jack Sampson", "Kevin M. Irick", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 1964312592, "PaperTitle": "a hardware accelerated multilevel visual classifier for embedded visual assist systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "DRC-based hotspot detection considering edge tolerance and incomplete specification.", "DBLP authors": ["Yen-Ting Yu", "Iris Hui-Ru Jiang", "Yumin Zhang", "Charles C. Chiang"], "year": 2014, "MAG papers": [{"PaperId": 2004233241, "PaperTitle": "drc based hotspot detection considering edge tolerance and incomplete specification", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"synopsys": 2.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Triple patterning lithography aware optimization for standard cell based design.", "DBLP authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"], "year": 2014, "MAG papers": [{"PaperId": 2034194269, "PaperTitle": "triple patterning lithography aware optimization for standard cell based design", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Triple patterning aware detailed placement with constrained pattern assignment.", "DBLP authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "year": 2014, "MAG papers": [{"PaperId": 2081206460, "PaperTitle": "triple patterning aware detailed placement with constrained pattern assignment", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of illinois at urbana champaign": 4.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Sub-20 nm design technology co-optimization for standard cell logic.", "DBLP authors": ["Kaushik Vaidyanathan", "Lars Liebmann", "Andrzej J. Strojwas", "Larry T. Pileggi"], "year": 2014, "MAG papers": [{"PaperId": 2092902147, "PaperTitle": "sub 20 nm design technology co optimization for standard cell logic", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient architecture for advanced video memory.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 1992877834, "PaperTitle": "energy efficient architecture for advanced video memory", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"universidade federal do rio grande do sul": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Compaction-free compressed cache for high performance multi-core system.", "DBLP authors": ["Po-Yang Hsu", "Pei-Lan Lin", "TingTing Hwang"], "year": 2014, "MAG papers": [{"PaperId": 2037903968, "PaperTitle": "compaction free compressed cache for high performance multi core system", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A non-volatile memory based physically unclonable function without helper data.", "DBLP authors": ["Wenjie Che", "Jim Plusquellic", "Swarup Bhunia"], "year": 2014, "MAG papers": [{"PaperId": 2080240202, "PaperTitle": "a non volatile memory based physically unclonable function without helper data", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 55, "Affiliations": {"case western reserve university": 1.0, "university of new mexico": 2.0}}], "source": "ES"}, {"DBLP title": "Cryptoraptor: high throughput reconfigurable cryptographic processor.", "DBLP authors": ["Gokhan Sayilar", "Derek Chiou"], "year": 2014, "MAG papers": [{"PaperId": 1997782453, "PaperTitle": "cryptoraptor high throughput reconfigurable cryptographic processor", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "BIST-PUF: online, hardware-based evaluation of physically unclonable circuit identifiers.", "DBLP authors": ["Siam U. Hussain", "Sudha Yellapantula", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "year": 2014, "MAG papers": [{"PaperId": 1967816545, "PaperTitle": "bist puf online hardware based evaluation of physically unclonable circuit identifiers", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Shielding and securing integrated circuits with sensors.", "DBLP authors": ["Davood Shahrjerdi", "Jeyavijayan Rajendran", "Siddharth Garg", "Farinaz Koushanfar", "Ramesh Karri"], "year": 2014, "MAG papers": [{"PaperId": 1978803131, "PaperTitle": "shielding and securing integrated circuits with sensors", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"new york university": 4.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Power consumption characterization, modeling and estimation of electric vehicles.", "DBLP authors": ["Naehyuck Chang", "Donkyu Baek", "Jeongmin Hong"], "year": 2014, "MAG papers": [{"PaperId": 2040305321, "PaperTitle": "power consumption characterization modeling and estimation of electric vehicles", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Vulnerability assessment and defense technology for smart home cybersecurity considering pricing cyberattacks.", "DBLP authors": ["Yang Liu", "Shiyan Hu", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 1991882944, "PaperTitle": "vulnerability assessment and defense technology for smart home cybersecurity considering pricing cyberattacks", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"michigan technological university": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Co-scheduling of HVAC control, EV charging and battery usage for building energy efficiency.", "DBLP authors": ["Tianshu Wei", "Qi Zhu", "Mehdi Maasoumy"], "year": 2014, "MAG papers": [{"PaperId": 2025965975, "PaperTitle": "co scheduling of hvac control ev charging and battery usage for building energy efficiency", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Real time anomaly detection in wide area monitoring of smart grids.", "DBLP authors": ["Jie Wu", "Jinjun Xiong", "Prasenjit Shil", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 2003000445, "PaperTitle": "real time anomaly detection in wide area monitoring of smart grids", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"missouri university of science and technology": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Variation aware optimal threshold voltage computation for on-chip noise sensors.", "DBLP authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Pei-Wen Luo", "Liang-Chia Cheng", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 1998506354, "PaperTitle": "variation aware optimal threshold voltage computation for on chip noise sensors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"industrial technology research institute": 2.0, "missouri university of science and technology": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "More effective power-gated circuit optimization with multi-bit retention registers.", "DBLP authors": ["Shu-Hung Lin", "Mark Po-Hung Lin"], "year": 2014, "MAG papers": [{"PaperId": 1978702420, "PaperTitle": "more effective power gated circuit optimization with multi bit retention registers", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chung cheng university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient spectral graph sparsification approach to scalable reduction of large flip-chip power grids.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng", "Cheng Zhuo"], "year": 2014, "MAG papers": [{"PaperId": 2061930789, "PaperTitle": "an efficient spectral graph sparsification approach to scalable reduction of large flip chip power grids", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Reinforcement learning based self-adaptive voltage-swing adjustment of 2.5D I/Os for many-core microprocessor and memory communication.", "DBLP authors": ["Hantao Huang", "Sai Manoj Pudukotai Dinakarrao", "Dongjun Xu", "Hao Yu", "Zhigang Hao"], "year": 2014, "MAG papers": [{"PaperId": 2020198822, "PaperTitle": "reinforcement learning based self adaptive voltage swing adjustment of 2 5d i os for many core microprocessor and memory communication", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nanyang technological university": 4.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Fast lithographic mask optimization considering process variation.", "DBLP authors": ["Yu-Hsuan Su", "Yu-Chen Huang", "Liang-Chun Tsai", "Yao-Wen Chang", "Shayak Banerjee"], "year": 2014, "MAG papers": [{"PaperId": 2038980326, "PaperTitle": "fast lithographic mask optimization considering process variation", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"samsung": 1.0, "national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "A fast process variation and pattern fidelity aware mask optimization algorithm.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"], "year": 2014, "MAG papers": [{"PaperId": 1995708416, "PaperTitle": "a fast process variation and pattern fidelity aware mask optimization algorithm", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"toshiba": 2.0, "tokyo institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Benchmarking of mask fracturing heuristics.", "DBLP authors": ["Tuck-Boon Chan", "Puneet Gupta", "Kwangsoo Han", "Abde Ali Kagalwalla", "Andrew B. Kahng", "Emile Sahouria"], "year": 2014, "MAG papers": [{"PaperId": 1984431648, "PaperTitle": "benchmarking of mask fracturing heuristics", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california los angeles": 2.0, "university of california san diego": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Overlapping-aware throughput-driven stencil planning for E-beam lithography.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2014, "MAG papers": [{"PaperId": 2038869283, "PaperTitle": "overlapping aware throughput driven stencil planning for e beam lithography", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Protecting integrated circuits from piracy with test-aware logic locking.", "DBLP authors": ["Stephen M. Plaza", "Igor L. Markov"], "year": 2014, "MAG papers": [{"PaperId": 1986376163, "PaperTitle": "protecting integrated circuits from piracy with test aware logic locking", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of michigan": 1.0, "janelia farm research campus": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware obfuscation using PUF-based logic.", "DBLP authors": ["James B. Wendt", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 1973410838, "PaperTitle": "hardware obfuscation using puf based logic", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 82, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "On trojan side channel design and identification.", "DBLP authors": ["Jie Zhang", "Guantong Su", "Yannan Liu", "Lingxiao Wei", "Feng Yuan", "Guoqiang Bai", "Qiang Xu"], "year": 2014, "MAG papers": [{"PaperId": 2040221583, "PaperTitle": "on trojan side channel design and identification", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 2.0, "the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "High-radix on-chip networks with low-radix routers.", "DBLP authors": ["Animesh Jain", "Ritesh Parikh", "Valeria Bertacco"], "year": 2014, "MAG papers": [{"PaperId": 1979594591, "PaperTitle": "high radix on chip networks with low radix routers", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Data-aware DRAM refresh to squeeze the margin of retention time in hybrid memory cube.", "DBLP authors": ["Yinhe Han", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2163593926, "PaperTitle": "data aware dram refresh to squeeze the margin of retention time in hybrid memory cube", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing.", "DBLP authors": ["Ping Chi", "Cong Xu", "Tao Zhang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2008807311, "PaperTitle": "using multi level cell stt ram for fast and energy efficient local checkpointing", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"pennsylvania state university": 3.0, "nvidia": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of nonstationary low-frequency noise in circuit simulators: enabling non monte carlo techniques.", "DBLP authors": ["Ahmet Gokcen Mahmutoglu", "Alper Demir"], "year": 2014, "MAG papers": [{"PaperId": 2059559972, "PaperTitle": "modeling and analysis of nonstationary low frequency noise in circuit simulators enabling non monte carlo techniques", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"koc university": 2.0}}], "source": "ES"}, {"DBLP title": "MPME-DP: multi-population moment estimation via dirichlet process for efficient validation of analog/mixed-signal circuits.", "DBLP authors": ["Manzil Zaheer", "Xin Li", "Chenjie Gu"], "year": 2014, "MAG papers": [{"PaperId": 2032010602, "PaperTitle": "mpme dp multi population moment estimation via dirichlet process for efficient validation of analog mixed signal circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Fast statistical analysis of rare circuit failure events via subset simulation in high-dimensional variation space.", "DBLP authors": ["Shupeng Sun", "Xin Li"], "year": 2014, "MAG papers": [{"PaperId": 2092478972, "PaperTitle": "fast statistical analysis of rare circuit failure events via subset simulation in high dimensional variation space", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Removing concurrency for rapid functional verification.", "DBLP authors": ["Stephen Longfield Jr.", "Rajit Manohar"], "year": 2014, "MAG papers": [{"PaperId": 2111154673, "PaperTitle": "removing concurrency for rapid functional verification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards formal evaluation and verification of probabilistic design.", "DBLP authors": ["Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2014, "MAG papers": [{"PaperId": 1995935127, "PaperTitle": "towards formal evaluation and verification of probabilistic design", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Silicon fault diagnosis using sequence interpolation with backbones.", "DBLP authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"], "year": 2014, "MAG papers": [{"PaperId": 2088645237, "PaperTitle": "silicon fault diagnosis using sequence interpolation with backbones", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"princeton university": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2014 CAD contest in simultaneous CNF encoder optimization with SAT solver setting selection and benchmark suite.", "DBLP authors": ["Chih-Jen Hsu", "Wei-Hsun Lin", "Chi-An Wu", "Kei-Yong Khoo"], "year": 2014, "MAG papers": [{"PaperId": 2018629850, "PaperTitle": "iccad 2014 cad contest in simultaneous cnf encoder optimization with sat solver setting selection and benchmark suite", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2014 CAD contest in incremental timing-driven placement and benchmark suite.", "DBLP authors": ["Myung-Chul Kim", "Jin Hu", "Natarajan Viswanathan"], "year": 2014, "MAG papers": [{"PaperId": 2054507614, "PaperTitle": "iccad 2014 cad contest in incremental timing driven placement and benchmark suite", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 60, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal offloading control for a mobile device based on a realistic battery model and semi-markov decision process.", "DBLP authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2066312862, "PaperTitle": "optimal offloading control for a mobile device based on a realistic battery model and semi markov decision process", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "A learning-on-cloud power management policy for smart devices.", "DBLP authors": ["Gung-Yu Pan", "Bo-Cheng Charles Lai", "Sheng-Yen Chen", "Jing-Yang Jou"], "year": 2014, "MAG papers": [{"PaperId": 2004517846, "PaperTitle": "a learning on cloud power management policy for smart devices", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Smart grid load balancing techniques via simultaneous switch/tie-line/wire configurations.", "DBLP authors": ["Iris Hui-Ru Jiang", "Gi-Joon Nam", "Hua-Yu Chang", "Sani R. Nassif", "Jerry Hayes"], "year": 2014, "MAG papers": [{"PaperId": 2083907462, "PaperTitle": "smart grid load balancing techniques via simultaneous switch tie line wire configurations", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 1.0, "ibm": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A resource-level parallel approach for global-routing-based routing congestion estimation and a method to quantify estimation accuracy.", "DBLP authors": ["Wen-Hao Liu", "Zhen-Yu Peng", "Ting-Chi Wang"], "year": 2014, "MAG papers": [{"PaperId": 2037936647, "PaperTitle": "a resource level parallel approach for global routing based routing congestion estimation and a method to quantify estimation accuracy", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "MCFRoute: a detailed router based on multi-commodity flow method.", "DBLP authors": ["Xiaotao Jia", "Yici Cai", "Qiang Zhou", "Gang Chen", "Zhuoyuan Li", "Zuowei Li"], "year": 2014, "MAG papers": [{"PaperId": 1982222146, "PaperTitle": "mcfroute a detailed router based on multi commodity flow method", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Exact routing for digital microfluidic biochips with temporary blockages.", "DBLP authors": ["Oliver Kesz\u00f6cze", "Robert Wille", "Rolf Drechsler"], "year": 2014, "MAG papers": [{"PaperId": 2043906215, "PaperTitle": "exact routing for digital microfluidic biochips with temporary blockages", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Design things for the internet of things: an EDA perspective.", "DBLP authors": ["Gang Qu", "Lin Yuan"], "year": 2014, "MAG papers": [{"PaperId": 2027597614, "PaperTitle": "design things for the internet of things an eda perspective", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Security of IoT systems: design challenges and opportunities.", "DBLP authors": ["Teng Xu", "James B. Wendt", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 2038244154, "PaperTitle": "security of iot systems design challenges and opportunities", "Year": 2014, "CitationCount": 160, "EstimatedCitation": 288, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Towards a rich sensing stack for IoT devices.", "DBLP authors": ["Chenguang Shen", "Haksoo Choi", "Supriyo Chakraborty", "Mani B. Srivastava"], "year": 2014, "MAG papers": [{"PaperId": 2090124067, "PaperTitle": "towards a rich sensing stack for iot devices", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "IR-drop based electromigration assessment: parametric failure chip-scale analysis.", "DBLP authors": ["Valeriy Sukharev", "Xin Huang", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2014, "MAG papers": [{"PaperId": 2024267036, "PaperTitle": "ir drop based electromigration assessment parametric failure chip scale analysis", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california riverside": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Lifetime optimization for real-time embedded systems considering electromigration effects.", "DBLP authors": ["Taeyoung Kim", "Bowen Zheng", "Hai-Bao Chen", "Qi Zhu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2014, "MAG papers": [{"PaperId": 2019081055, "PaperTitle": "lifetime optimization for real time embedded systems considering electromigration effects", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california riverside": 5.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate full-chip estimation of power map, current densities and temperature for EM assessment.", "DBLP authors": ["Marko Chew", "Ara Aslyan", "Jun-Ho Choy", "Xin Huang"], "year": 2014, "MAG papers": [{"PaperId": 2044698740, "PaperTitle": "accurate full chip estimation of power map current densities and temperature for em assessment", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 3.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "TonyChopper: a desynchronization package.", "DBLP authors": ["Zhao Wang", "Xiao He", "Carl M. Sechen"], "year": 2014, "MAG papers": [{"PaperId": 2033117084, "PaperTitle": "tonychopper a desynchronization package", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "SuperPUF: integrating heterogeneous physically unclonable functions.", "DBLP authors": ["Michael Wang", "Andrew Yates", "Igor L. Markov"], "year": 2014, "MAG papers": [{"PaperId": 1988343723, "PaperTitle": "superpuf integrating heterogeneous physically unclonable functions", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Constrained interpolation for guided logic synthesis.", "DBLP authors": ["Ana Petkovska", "David Novo", "Alan Mishchenko", "Paolo Ienne"], "year": 2014, "MAG papers": [{"PaperId": 2036110084, "PaperTitle": "constrained interpolation for guided logic synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Logic synthesis and a generalized notation for memristor-realized material implication gates.", "DBLP authors": ["Anika Raghuvanshi", "Marek A. Perkowski"], "year": 2014, "MAG papers": [{"PaperId": 2067472652, "PaperTitle": "logic synthesis and a generalized notation for memristor realized material implication gates", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards interdependencies of aging mechanisms.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "Thomas Ebi", "Volker Wenzel", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 1966935108, "PaperTitle": "towards interdependencies of aging mechanisms", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 77, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A systematic approach for analyzing and optimizing cell-internal signal electromigration.", "DBLP authors": ["Gracieli Posser", "Vivek Mishra", "Palkesh Jain", "Ricardo Reis", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 2038026471, "PaperTitle": "a systematic approach for analyzing and optimizing cell internal signal electromigration", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of minnesota": 2.0, "universidade federal do rio grande do sul": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "ReSCALE: recalibrating sensor circuits for aging and lifetime estimation under BTI.", "DBLP authors": ["Deepashree Sengupta", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 2047140074, "PaperTitle": "rescale recalibrating sensor circuits for aging and lifetime estimation under bti", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Sensorless estimation of global device-parameters based on Fmax testing.", "DBLP authors": ["Michihiro Shintani", "Takashi Sato"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Multi-level approximate logic synthesis under general error constraints.", "DBLP authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2014, "MAG papers": [{"PaperId": 2063203247, "PaperTitle": "multi level approximate logic synthesis under general error constraints", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "On error modeling and analysis of approximate adders.", "DBLP authors": ["Li Li", "Hai Zhou"], "year": 2014, "MAG papers": [{"PaperId": 2001240796, "PaperTitle": "on error modeling and analysis of approximate adders", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"synopsys": 1.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Generating multiple correlated probabilities for MUX-based stochastic computing architecture.", "DBLP authors": ["Yili Ding", "Yi Wu", "Weikang Qian"], "year": 2014, "MAG papers": [{"PaperId": 2065464414, "PaperTitle": "generating multiple correlated probabilities for mux based stochastic computing architecture", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "PowerCool: simulation of integrated microfluidic power generation in bright silicon MPSoCs.", "DBLP authors": ["Arvind Sridhar", "Mohamed M. Sabry", "Patrick W. Ruch", "David Atienza", "Bruno Michel"], "year": 2014, "MAG papers": [{"PaperId": 2020728182, "PaperTitle": "powercool simulation of integrated microfluidic power generation in bright silicon mpsocs", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 3.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting.", "DBLP authors": ["Sri Harsha Choday", "Kon-Woo Kwon", "Kaushik Roy"], "year": 2014, "MAG papers": [{"PaperId": 2061886743, "PaperTitle": "workload dependent evaluation of thin film thermoelectric devices for on chip cooling and energy harvesting", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate emissivity and absolute temperature maps measurement for integrated circuits.", "DBLP authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Yiyu Shi", "Shu-Fei Tsai"], "year": 2014, "MAG papers": [{"PaperId": 2061964460, "PaperTitle": "fast and accurate emissivity and absolute temperature maps measurement for integrated circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"missouri university of science and technology": 2.0, "industrial technology research institute": 3.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient layout generation and evaluation of vertical channel devices.", "DBLP authors": ["Wei-Che Wang", "Puneet Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2093610128, "PaperTitle": "efficient layout generation and evaluation of vertical channel devices", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware synthesis of integrated photonic ring resonators.", "DBLP authors": ["Christopher Condrat", "Priyank Kalla", "Steve Blair"], "year": 2014, "MAG papers": [{"PaperId": 1977330776, "PaperTitle": "thermal aware synthesis of integrated photonic ring resonators", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Full chip impact study of power delivery network designs in monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Kambiz Samadi", "Pratyush Kamal", "Yang Du", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2041464298, "PaperTitle": "full chip impact study of power delivery network designs in monolithic 3d ics", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"georgia institute of technology": 2.0, "qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Design and manufacturing process co-optimization in nano-technology.", "DBLP authors": ["Meng-Kai Hsu", "Nitesh Katta", "Homer Yen-Hung Lin", "Keny Tzu-Hen Lin", "King Ho Tam", "Ken Chung-Hsing Wang"], "year": 2014, "MAG papers": [{"PaperId": 2007038177, "PaperTitle": "design and manufacturing process co optimization in nano technology", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design and technology co-optimization near single-digit nodes.", "DBLP authors": ["Lars W. Liebmann", "Rasit Onur Topaloglu"], "year": 2014, "MAG papers": [{"PaperId": 2020646752, "PaperTitle": "design and technology co optimization near single digit nodes", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Automated and quality-driven requirements engineering.", "DBLP authors": ["Rolf Drechsler", "Mathias Soeken", "Robert Wille"], "year": 2014, "MAG papers": [{"PaperId": 2037683132, "PaperTitle": "automated and quality driven requirements engineering", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Common path pessimism removal: an industry perspective.", "DBLP authors": ["Vibhor Garg"], "year": 2014, "MAG papers": [{"PaperId": 2063027865, "PaperTitle": "common path pessimism removal an industry perspective", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Fast path-based timing analysis for CPPR.", "DBLP authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin D. F. Wong"], "year": 2014, "MAG papers": [{"PaperId": 2031548766, "PaperTitle": "fast path based timing analysis for cppr", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "iTimerC: common path pessimism removal using effective reduction methods.", "DBLP authors": ["Yu-Ming Yang", "Yu-Wei Chang", "Iris Hui-Ru Jiang"], "year": 2014, "MAG papers": [{"PaperId": 2060278032, "PaperTitle": "itimerc common path pessimism removal using effective reduction methods", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "TKtimer: fast & accurate clock network pessimism removal.", "DBLP authors": ["Christos Kalonakis", "Charalampos Antoniadis", "Panagiotis Giannakou", "Dimos Dioudis", "Georgios Pinitas", "Georgios I. Stamoulis"], "year": 2014, "MAG papers": [{"PaperId": 2023104913, "PaperTitle": "tktimer fast accurate clock network pessimism removal", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of thessaly": 5.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A novel linear algebra method for the determination of periodic steady states of nonlinear oscillators.", "DBLP authors": ["Haotian Liu", "Kim Batselier", "Ngai Wong"], "year": 2014, "MAG papers": [{"PaperId": 1996276442, "PaperTitle": "a novel linear algebra method for the determination of periodic steady states of nonlinear oscillators", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A unifying and robust method for efficient envelope-following simulation of PWM/PFM DC-DC converters.", "DBLP authors": ["Ya Wang", "Peng Li", "Suming Lai"], "year": 2014, "MAG papers": [{"PaperId": 2043605582, "PaperTitle": "a unifying and robust method for efficient envelope following simulation of pwm pfm dc dc converters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Large-signal MOSFET modeling using frequency-domain nonlinear system identification.", "DBLP authors": ["Moning Zhang", "Yang Tang", "Zuochang Ye"], "year": 2014, "MAG papers": [{"PaperId": 2007196883, "PaperTitle": "large signal mosfet modeling using frequency domain nonlinear system identification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models.", "DBLP authors": ["Frank Austin Nothaft", "Luis Fernandez", "Stephen Cefali", "Nishant Shah", "Jacob Rael", "Luke Darnell"], "year": 2014, "MAG papers": [{"PaperId": 2005050206, "PaperTitle": "pragma based floating to fixed point conversion for the emulation of analog behavioral models", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"broadcom": 6.0}}], "source": "ES"}, {"DBLP title": "Asynchronous circuit placement by lagrangian relaxation.", "DBLP authors": ["Gang Wu", "Tao Lin", "Hsin-Ho Huang", "Chris Chu", "Peter A. Beerel"], "year": 2014, "MAG papers": [{"PaperId": 1982422554, "PaperTitle": "asynchronous circuit placement by lagrangian relaxation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 2.0, "iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs.", "DBLP authors": ["Yu-Chen Chen", "Sheng-Yen Chen", "Yao-Wen Chang"], "year": 2014, "MAG papers": [{"PaperId": 2020549672, "PaperTitle": "efficient and effective packing and analytical placement for large scale heterogeneous fpgas", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A hierarchical approach for generating regular floorplans.", "DBLP authors": ["Javier de San Pedro", "Jordi Cortadella", "Antoni Roca"], "year": 2014, "MAG papers": [{"PaperId": 2070705382, "PaperTitle": "a hierarchical approach for generating regular floorplans", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Planning and placing power clamps for effective CDM protection.", "DBLP authors": ["Hsin-Chun Lin", "Shih-Ying Sean Liu", "Hung-Ming Chen"], "year": 2014, "MAG papers": [{"PaperId": 1990498632, "PaperTitle": "planning and placing power clamps for effective cdm protection", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "On application of data mining in functional debug.", "DBLP authors": ["Kuo-Kai Hsieh", "Wen Chen", "Li-C. Wang", "Jayanta Bhadra"], "year": 2014, "MAG papers": [{"PaperId": 1975503598, "PaperTitle": "on application of data mining in functional debug", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"freescale semiconductor": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the efficiency of automated debugging of pipelined microprocessors by symmetry breaking in modular schemes for boolean encoding of cardinality.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2014, "MAG papers": [{"PaperId": 2151640752, "PaperTitle": "improving the efficiency of automated debugging of pipelined microprocessors by symmetry breaking in modular schemes for boolean encoding of cardinality", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"aries": 2.0}}], "source": "ES"}, {"DBLP title": "Multiple clock domain synchronization in a QBF-based verification environment.", "DBLP authors": ["Djordje Maksimovic", "Bao Le", "Andreas G. Veneris"], "year": 2014, "MAG papers": [{"PaperId": 2039770390, "PaperTitle": "multiple clock domain synchronization in a qbf based verification environment", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Probabilistic model checking for comparative analysis of automated air traffic control systems.", "DBLP authors": ["Yang Zhao", "Kristin Y. Rozier"], "year": 2014, "MAG papers": [{"PaperId": 2048710626, "PaperTitle": "probabilistic model checking for comparative analysis of automated air traffic control systems", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ames research center": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "A zonotoped macromodeling for reachability verification of eye-diagram in high-speed I/O links with jitter.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Hao Yu", "Chenjie Gu", "Cheng Zhuo"], "year": 2014, "MAG papers": [{"PaperId": 2006898728, "PaperTitle": "a zonotoped macromodeling for reachability verification of eye diagram in high speed i o links with jitter", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias.", "DBLP authors": ["Wenjian Yu", "Chao Zhang", "Qing Wang", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 2063996526, "PaperTitle": "random walk based capacitance extraction for 3d ics with cylindrical inter tier vias", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 3.0, "missouri university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Self-learning MIMO-RF receiver systems: process resilient real-time adaptation to channel conditions for low power operation.", "DBLP authors": ["Debashis Banerjee", "Barry John Muldrey", "Shreyas Sen", "Xian Wang", "Abhijit Chatterjee"], "year": 2014, "MAG papers": [{"PaperId": 1969326037, "PaperTitle": "self learning mimo rf receiver systems process resilient real time adaptation to channel conditions for low power operation", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Multithreaded pipeline synthesis for data-parallel kernels.", "DBLP authors": ["Mingxing Tan", "Bin Liu", "Steve Dai", "Zhiru Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2085884196, "PaperTitle": "multithreaded pipeline synthesis for data parallel kernels", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"facebook": 1.0, "cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Toward scalable source level accuracy analysis for floating-point to fixed-point conversion.", "DBLP authors": ["Ga\u00ebl Deest", "Tomofumi Yuki", "Olivier Sentieys", "Steven Derrien"], "year": 2014, "MAG papers": [{"PaperId": 1996312408, "PaperTitle": "toward scalable source level accuracy analysis for floating point to fixed point conversion", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "Warranty-aware page management for PCM-based embedded systems.", "DBLP authors": ["Sheng-Wei Cheng", "Yu-Fen Chang", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2014, "MAG papers": [{"PaperId": 1973185655, "PaperTitle": "warranty aware page management for pcm based embedded systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 1.0, "tamkang university": 1.0, "national tsing hua university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Frequency-centric resonant rotary clock distribution network design.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2014, "MAG papers": [{"PaperId": 2085100131, "PaperTitle": "frequency centric resonant rotary clock distribution network design", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Opportunistic through-silicon-via inductor utilization in LC resonant clocks: concept and algorithms.", "DBLP authors": ["Umamaheswara Rao Tida", "Varun Mittapalli", "Cheng Zhuo", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 2027647972, "PaperTitle": "opportunistic through silicon via inductor utilization in lc resonant clocks concept and algorithms", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"missouri university of science and technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "UI-timer: an ultra-fast clock network pessimism removal algorithm.", "DBLP authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin D. F. Wong"], "year": 2014, "MAG papers": [{"PaperId": 1969547768, "PaperTitle": "ui timer an ultra fast clock network pessimism removal algorithm", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}]