Welcome to NucleusRV's documentation!
===================================

**NucleusRV** is a 32-bit 5 stage pipelined RISC-V core written in Chisel. It implements I base ISA, M multiply and divide, and C compressed instructions (RV32IMC). NucleusRV has been taped out in Google's sponsered OpenMPW-6 shuttle on SKY130nm process node.

Overview

Check out the :doc:`usage` section for further information, including
how to :ref:`installation` the project.

Developer Guide
.. note::

   This project is under active development.

Contents
--------

.. toctree::

   usage
   api

