Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  7 07:58:48 2022
| Host         : Hephaestus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              44 |           13 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                     Enable Signal                     |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  clkGen/inst/clk_out1                      |                                                       |                                                                 |                3 |              7 |         2.33 |
|  clkGen/inst/clk_out1_vgaCLKgen_en_clk     |                                                       | vga_Gen/vgaS/vsyncGenerator/sw[1]                               |                1 |              8 |         8.00 |
|  clkGen/inst/clk_out1                      |                                                       | vga_Gen/vgaS/hsyncGenerator/SR[0]                               |                4 |             10 |         2.50 |
|  clkGen/inst/clk_out1                      | vga_Gen/pixelCounter/ypix[9]_i_2_n_0                  | vga_Gen/vgaS/vsyncGenerator/pwm_out_reg_1[0]                    |                4 |             10 |         2.50 |
| ~vga_Gen/vgaS/hsyncGenerator/pwm_out_reg_0 |                                                       | vga_Gen/vgaS/vsyncGenerator/sw[1]                               |                4 |             12 |         3.00 |
|  clkGen/inst/clk_out1                      | vga_Gen/testPattern/is_statemachine/addressrequested  | vga_Gen/testPattern/is_statemachine/addressrequested[0]_i_1_n_0 |                3 |             12 |         4.00 |
|  clkGen/inst/clk_out1                      | vga_Gen/testPattern/is_statemachine/pixelsRemaining_0 | vga_Gen/vgaS/vsyncGenerator/SS[0]                               |                5 |             19 |         3.80 |
|  clkGen/inst/clk_out1                      |                                                       | vga_Gen/vgaS/vsyncGenerator/sw[1]                               |                8 |             24 |         3.00 |
+--------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


