#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9a03f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9a7bc0 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x99e000 .functor NOT 1, L_0x9cf9a0, C4<0>, C4<0>, C4<0>;
L_0x9cf700 .functor XOR 1, L_0x9cf5c0, L_0x9cf660, C4<0>, C4<0>;
L_0x9cf890 .functor XOR 1, L_0x9cf700, L_0x9cf7c0, C4<0>, C4<0>;
v0x9cdb00_0 .net *"_ivl_10", 0 0, L_0x9cf7c0;  1 drivers
v0x9cdc00_0 .net *"_ivl_12", 0 0, L_0x9cf890;  1 drivers
v0x9cdce0_0 .net *"_ivl_2", 0 0, L_0x9cf520;  1 drivers
v0x9cdda0_0 .net *"_ivl_4", 0 0, L_0x9cf5c0;  1 drivers
v0x9cde80_0 .net *"_ivl_6", 0 0, L_0x9cf660;  1 drivers
v0x9cdfb0_0 .net *"_ivl_8", 0 0, L_0x9cf700;  1 drivers
v0x9ce090_0 .var "clk", 0 0;
v0x9ce130_0 .net "in", 7 0, v0x9cc780_0;  1 drivers
v0x9ce1d0_0 .net "parity_dut", 0 0, L_0x9cf3c0;  1 drivers
v0x9ce300_0 .net "parity_ref", 0 0, L_0x9ce6d0;  1 drivers
v0x9ce3a0_0 .var/2u "stats1", 159 0;
v0x9ce440_0 .var/2u "strobe", 0 0;
v0x9ce500_0 .net "tb_match", 0 0, L_0x9cf9a0;  1 drivers
v0x9ce5c0_0 .net "tb_mismatch", 0 0, L_0x99e000;  1 drivers
L_0x9cf520 .concat [ 1 0 0 0], L_0x9ce6d0;
L_0x9cf5c0 .concat [ 1 0 0 0], L_0x9ce6d0;
L_0x9cf660 .concat [ 1 0 0 0], L_0x9cf3c0;
L_0x9cf7c0 .concat [ 1 0 0 0], L_0x9ce6d0;
L_0x9cf9a0 .cmp/eeq 1, L_0x9cf520, L_0x9cf890;
S_0x9a7d50 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x9a7bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x99e270_0 .net "in", 7 0, v0x9cc780_0;  alias, 1 drivers
v0x99e310_0 .net "parity", 0 0, L_0x9ce6d0;  alias, 1 drivers
L_0x9ce6d0 .reduce/xor v0x9cc780_0;
S_0x9cc430 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x9a7bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x9cc6a0_0 .net "clk", 0 0, v0x9ce090_0;  1 drivers
v0x9cc780_0 .var "in", 7 0;
E_0x9a64b0/0 .event negedge, v0x9cc6a0_0;
E_0x9a64b0/1 .event posedge, v0x9cc6a0_0;
E_0x9a64b0 .event/or E_0x9a64b0/0, E_0x9a64b0/1;
S_0x9cc880 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x9a7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x9a86a0 .functor XOR 1, L_0x9ce800, L_0x9ce8a0, C4<0>, C4<0>;
L_0x99e070 .functor XOR 1, L_0x9a86a0, L_0x9ce9f0, C4<0>, C4<0>;
L_0x9cec00 .functor XOR 1, L_0x99e070, L_0x9ceb30, C4<0>, C4<0>;
L_0x9cedb0 .functor XOR 1, L_0x9cec00, L_0x9ced10, C4<0>, C4<0>;
L_0x9cefd0 .functor XOR 1, L_0x9cedb0, L_0x9ceef0, C4<0>, C4<0>;
L_0x9cf180 .functor XOR 1, L_0x9cefd0, L_0x9cf0e0, C4<0>, C4<0>;
L_0x9cf3c0 .functor XOR 1, L_0x9cf180, L_0x9cf2d0, C4<0>, C4<0>;
v0x9ccab0_0 .net *"_ivl_1", 0 0, L_0x9ce800;  1 drivers
v0x9ccb90_0 .net *"_ivl_11", 0 0, L_0x9ceb30;  1 drivers
v0x9ccc70_0 .net *"_ivl_12", 0 0, L_0x9cec00;  1 drivers
v0x9ccd30_0 .net *"_ivl_15", 0 0, L_0x9ced10;  1 drivers
v0x9cce10_0 .net *"_ivl_16", 0 0, L_0x9cedb0;  1 drivers
v0x9ccf40_0 .net *"_ivl_19", 0 0, L_0x9ceef0;  1 drivers
v0x9cd020_0 .net *"_ivl_20", 0 0, L_0x9cefd0;  1 drivers
v0x9cd100_0 .net *"_ivl_23", 0 0, L_0x9cf0e0;  1 drivers
v0x9cd1e0_0 .net *"_ivl_24", 0 0, L_0x9cf180;  1 drivers
v0x9cd2c0_0 .net *"_ivl_27", 0 0, L_0x9cf2d0;  1 drivers
v0x9cd3a0_0 .net *"_ivl_3", 0 0, L_0x9ce8a0;  1 drivers
v0x9cd480_0 .net *"_ivl_4", 0 0, L_0x9a86a0;  1 drivers
v0x9cd560_0 .net *"_ivl_7", 0 0, L_0x9ce9f0;  1 drivers
v0x9cd640_0 .net *"_ivl_8", 0 0, L_0x99e070;  1 drivers
v0x9cd720_0 .net "in", 7 0, v0x9cc780_0;  alias, 1 drivers
v0x9cd7e0_0 .net "parity", 0 0, L_0x9cf3c0;  alias, 1 drivers
L_0x9ce800 .part v0x9cc780_0, 0, 1;
L_0x9ce8a0 .part v0x9cc780_0, 1, 1;
L_0x9ce9f0 .part v0x9cc780_0, 2, 1;
L_0x9ceb30 .part v0x9cc780_0, 3, 1;
L_0x9ced10 .part v0x9cc780_0, 4, 1;
L_0x9ceef0 .part v0x9cc780_0, 5, 1;
L_0x9cf0e0 .part v0x9cc780_0, 6, 1;
L_0x9cf2d0 .part v0x9cc780_0, 7, 1;
S_0x9cd900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x9a7bc0;
 .timescale -12 -12;
E_0x9a62e0 .event anyedge, v0x9ce440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9ce440_0;
    %nor/r;
    %assign/vec4 v0x9ce440_0, 0;
    %wait E_0x9a62e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9cc430;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9a64b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x9cc780_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x9a7bc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ce090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ce440_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x9a7bc0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x9ce090_0;
    %inv;
    %store/vec4 v0x9ce090_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x9a7bc0;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9cc6a0_0, v0x9ce5c0_0, v0x9ce130_0, v0x9ce300_0, v0x9ce1d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x9a7bc0;
T_5 ;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x9a7bc0;
T_6 ;
    %wait E_0x9a64b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9ce3a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ce3a0_0, 4, 32;
    %load/vec4 v0x9ce500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ce3a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9ce3a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ce3a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x9ce300_0;
    %load/vec4 v0x9ce300_0;
    %load/vec4 v0x9ce1d0_0;
    %xor;
    %load/vec4 v0x9ce300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ce3a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x9ce3a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ce3a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/reduction/iter0/response53/top_module.sv";
