vendor_name = ModelSim
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/CPU16bit.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/mux_div_reg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/mux_ans.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/sim/testtop.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/a1_8trs.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/tb.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/led.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/key.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/CMP_V.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/instrReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/workReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/ALU.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/shiftReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/REG_AR7.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/programReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/addrReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/memory_ram.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/buffer.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/memory_ram.qip
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/DATA7X16.mif
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/Contrlblock.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/Waveform.vwf
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/clkstep.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/clkdiv.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/connection.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/testmod.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/db/CPU16bit.cbx.xml
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/db/altsyncram_62j1.tdf
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/cputestv1/db/altsyncram_va92.tdf
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = CPU16bit
instance = comp, \databus[0]~output , databus[0]~output, CPU16bit, 1
instance = comp, \databus[1]~output , databus[1]~output, CPU16bit, 1
instance = comp, \databus[2]~output , databus[2]~output, CPU16bit, 1
instance = comp, \databus[3]~output , databus[3]~output, CPU16bit, 1
instance = comp, \databus[4]~output , databus[4]~output, CPU16bit, 1
instance = comp, \databus[5]~output , databus[5]~output, CPU16bit, 1
instance = comp, \databus[6]~output , databus[6]~output, CPU16bit, 1
instance = comp, \databus[7]~output , databus[7]~output, CPU16bit, 1
instance = comp, \databus[8]~output , databus[8]~output, CPU16bit, 1
instance = comp, \databus[9]~output , databus[9]~output, CPU16bit, 1
instance = comp, \databus[10]~output , databus[10]~output, CPU16bit, 1
instance = comp, \databus[11]~output , databus[11]~output, CPU16bit, 1
instance = comp, \databus[12]~output , databus[12]~output, CPU16bit, 1
instance = comp, \databus[13]~output , databus[13]~output, CPU16bit, 1
instance = comp, \databus[14]~output , databus[14]~output, CPU16bit, 1
instance = comp, \databus[15]~output , databus[15]~output, CPU16bit, 1
instance = comp, \DS_A~output , DS_A~output, CPU16bit, 1
instance = comp, \DS_B~output , DS_B~output, CPU16bit, 1
instance = comp, \DS_E~output , DS_E~output, CPU16bit, 1
instance = comp, \DS_F~output , DS_F~output, CPU16bit, 1
instance = comp, \DS_EN1~output , DS_EN1~output, CPU16bit, 1
instance = comp, \DS_EN2~output , DS_EN2~output, CPU16bit, 1
instance = comp, \DS_EN3~output , DS_EN3~output, CPU16bit, 1
instance = comp, \DS_EN4~output , DS_EN4~output, CPU16bit, 1
instance = comp, \DS_C~output , DS_C~output, CPU16bit, 1
instance = comp, \DS_D~output , DS_D~output, CPU16bit, 1
instance = comp, \DS_G~output , DS_G~output, CPU16bit, 1
instance = comp, \DS_DP~output , DS_DP~output, CPU16bit, 1
instance = comp, \BP1~output , BP1~output, CPU16bit, 1
instance = comp, \com_out[0]~output , com_out[0]~output, CPU16bit, 1
instance = comp, \com_out[1]~output , com_out[1]~output, CPU16bit, 1
instance = comp, \com_out[2]~output , com_out[2]~output, CPU16bit, 1
instance = comp, \com_out[3]~output , com_out[3]~output, CPU16bit, 1
instance = comp, \com_out[4]~output , com_out[4]~output, CPU16bit, 1
instance = comp, \com_out[5]~output , com_out[5]~output, CPU16bit, 1
instance = comp, \com_out[6]~output , com_out[6]~output, CPU16bit, 1
instance = comp, \com_out[7]~output , com_out[7]~output, CPU16bit, 1
instance = comp, \com_out[8]~output , com_out[8]~output, CPU16bit, 1
instance = comp, \com_out[9]~output , com_out[9]~output, CPU16bit, 1
instance = comp, \com_out[10]~output , com_out[10]~output, CPU16bit, 1
instance = comp, \com_out[11]~output , com_out[11]~output, CPU16bit, 1
instance = comp, \com_out[12]~output , com_out[12]~output, CPU16bit, 1
instance = comp, \com_out[13]~output , com_out[13]~output, CPU16bit, 1
instance = comp, \com_out[14]~output , com_out[14]~output, CPU16bit, 1
instance = comp, \com_out[15]~output , com_out[15]~output, CPU16bit, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, CPU16bit, 1
instance = comp, \CLK_SYSTEM~input , CLK_SYSTEM~input, CPU16bit, 1
instance = comp, \CLK_SYSTEM~inputclkctrl , CLK_SYSTEM~inputclkctrl, CPU16bit, 1
instance = comp, \b2v_inst1|cnt[0]~1 , b2v_inst1|cnt[0]~1, CPU16bit, 1
instance = comp, \KEY4~input , KEY4~input, CPU16bit, 1
instance = comp, \b2v_inst1|cnt[0] , b2v_inst1|cnt[0], CPU16bit, 1
instance = comp, \b2v_inst1|cnt[1]~0 , b2v_inst1|cnt[1]~0, CPU16bit, 1
instance = comp, \b2v_inst1|cnt[1] , b2v_inst1|cnt[1], CPU16bit, 1
instance = comp, \b2v_inst1|STEP~0 , b2v_inst1|STEP~0, CPU16bit, 1
instance = comp, \b2v_inst1|STEP , b2v_inst1|STEP, CPU16bit, 1
instance = comp, \b2v_inst1|STEP~clkctrl , b2v_inst1|STEP~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset1~feeder , b2v_inst|current_state.reset1~feeder, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset1 , b2v_inst|current_state.reset1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset2~0 , b2v_inst|current_state.reset2~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset2 , b2v_inst|current_state.reset2, CPU16bit, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, CPU16bit, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, CPU16bit, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0, CPU16bit, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_6 , b2v_inst3|SYNTHESIZED_WIRE_6, CPU16bit, 1
instance = comp, \b2v_inst3|DFF_inst3 , b2v_inst3|DFF_inst3, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_4 , b2v_inst3|SYNTHESIZED_WIRE_4, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_1~0 , b2v_inst3|SYNTHESIZED_WIRE_1~0, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_5 , b2v_inst3|SYNTHESIZED_WIRE_5, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_5~clkctrl , b2v_inst3|SYNTHESIZED_WIRE_5~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst|WideOr18~0 , b2v_inst|WideOr18~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump4 , b2v_inst|current_state.ljump4, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump5 , b2v_inst|current_state.ljump5, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump6 , b2v_inst|current_state.ljump6, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset3~feeder , b2v_inst|current_state.reset3~feeder, CPU16bit, 1
instance = comp, \b2v_inst|current_state.reset3 , b2v_inst|current_state.reset3, CPU16bit, 1
instance = comp, \b2v_inst|WideOr13~1 , b2v_inst|WideOr13~1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.execute , b2v_inst|current_state.execute, CPU16bit, 1
instance = comp, \b2v_inst|next_state.ld1~0 , b2v_inst|next_state.ld1~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ld1 , b2v_inst|current_state.ld1, CPU16bit, 1
instance = comp, \b2v_inst|WideOr2~0 , b2v_inst|WideOr2~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ld2 , b2v_inst|current_state.ld2, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~30 , DataBus_ALTERA_SYNTHESIZED[0]~30, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~31 , DataBus_ALTERA_SYNTHESIZED[0]~31, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ld3 , b2v_inst|current_state.ld3, CPU16bit, 1
instance = comp, \b2v_inst|WideOr13~0 , b2v_inst|WideOr13~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.adds3 , b2v_inst|current_state.adds3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~29 , DataBus_ALTERA_SYNTHESIZED[0]~29, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux7 , b2v_inst|current_state.mux7, CPU16bit, 1
instance = comp, \b2v_inst|next_state~0 , b2v_inst|next_state~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux3 , b2v_inst|current_state.mux3, CPU16bit, 1
instance = comp, \b2v_inst|Selector16~1 , b2v_inst|Selector16~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~32 , DataBus_ALTERA_SYNTHESIZED[0]~32, CPU16bit, 1
instance = comp, \b2v_inst|WideOr15~0 , b2v_inst|WideOr15~0, CPU16bit, 1
instance = comp, \b2v_programReg|q[13] , b2v_programReg|q[13], CPU16bit, 1
instance = comp, \b2v_inst|WideOr16~0 , b2v_inst|WideOr16~0, CPU16bit, 1
instance = comp, \SYNTHESIZED_WIRE_4~clkctrl , SYNTHESIZED_WIRE_4~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst|WideOr16~1 , b2v_inst|WideOr16~1, CPU16bit, 1
instance = comp, \b2v_inst|Selector6~0 , b2v_inst|Selector6~0, CPU16bit, 1
instance = comp, \b2v_inst|Selector6~1 , b2v_inst|Selector6~1, CPU16bit, 1
instance = comp, \b2v_inst3|SYNTHESIZED_WIRE_6~clkctrl , b2v_inst3|SYNTHESIZED_WIRE_6~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst|WideOr12 , b2v_inst|WideOr12, CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[0] , b2v_addrReg|addrout[0], CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~2 , b2v_inst17|Selector16~2, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~17 , b2v_inst17|Selector16~17, CPU16bit, 1
instance = comp, \b2v_inst|Add0~1 , b2v_inst|Add0~1, CPU16bit, 1
instance = comp, \b2v_inst|Selector10~0 , b2v_inst|Selector10~0, CPU16bit, 1
instance = comp, \b2v_inst|WideOr23~0 , b2v_inst|WideOr23~0, CPU16bit, 1
instance = comp, \b2v_inst|muxsel[3] , b2v_inst|muxsel[3], CPU16bit, 1
instance = comp, \b2v_inst|WideOr1~0 , b2v_inst|WideOr1~0, CPU16bit, 1
instance = comp, \b2v_inst|WideOr1~0clkctrl , b2v_inst|WideOr1~0clkctrl, CPU16bit, 1
instance = comp, \b2v_inst|aluSel[0] , b2v_inst|aluSel[0], CPU16bit, 1
instance = comp, \b2v_inst|aluSel[1] , b2v_inst|aluSel[1], CPU16bit, 1
instance = comp, \b2v_inst|Selector15~0 , b2v_inst|Selector15~0, CPU16bit, 1
instance = comp, \b2v_inst6|q[5] , b2v_inst6|q[5], CPU16bit, 1
instance = comp, \b2v_inst|WideOr2~1 , b2v_inst|WideOr2~1, CPU16bit, 1
instance = comp, \b2v_inst|aluSel[3] , b2v_inst|aluSel[3], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~17 , b2v_inst7|Add0~17, CPU16bit, 1
instance = comp, \b2v_programReg|q[4] , b2v_programReg|q[4], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][3] , b2v_inst11|ramdata[0][3], CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~6 , b2v_inst11|Decoder0~6, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][3] , b2v_inst11|ramdata[1][3], CPU16bit, 1
instance = comp, \b2v_inst11|Mux12~2 , b2v_inst11|Mux12~2, CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~7 , b2v_inst11|Decoder0~7, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][3] , b2v_inst11|ramdata[3][3], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][3]~feeder , b2v_inst11|ramdata[2][3]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~5 , b2v_inst11|Decoder0~5, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][3] , b2v_inst11|ramdata[2][3], CPU16bit, 1
instance = comp, \b2v_inst11|Mux12~3 , b2v_inst11|Mux12~3, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][3]~feeder , b2v_inst11|ramdata[5][3]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~1 , b2v_inst11|Decoder0~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][3] , b2v_inst11|ramdata[5][3], CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~4 , b2v_inst11|Decoder0~4, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][3] , b2v_inst11|ramdata[7][3], CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~3 , b2v_inst11|Decoder0~3, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][3] , b2v_inst11|ramdata[4][3], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][3]~feeder , b2v_inst11|ramdata[6][3]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~2 , b2v_inst11|Decoder0~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][3] , b2v_inst11|ramdata[6][3], CPU16bit, 1
instance = comp, \b2v_inst11|Mux12~0 , b2v_inst11|Mux12~0, CPU16bit, 1
instance = comp, \b2v_inst11|Mux12~1 , b2v_inst11|Mux12~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~54 , DataBus_ALTERA_SYNTHESIZED[3]~54, CPU16bit, 1
instance = comp, \b2v_programReg|q[3] , b2v_programReg|q[3], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~55 , DataBus_ALTERA_SYNTHESIZED[3]~55, CPU16bit, 1
instance = comp, \b2v_inst|aluSel[2] , b2v_inst|aluSel[2], CPU16bit, 1
instance = comp, \b2v_inst6|q[3] , b2v_inst6|q[3], CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~2 , b2v_inst7|Mux12~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~3 , b2v_inst7|Mux12~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~0 , b2v_inst7|Mux8~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~1 , b2v_inst7|Mux12~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~4 , b2v_inst7|Mux12~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~0 , b2v_inst7|Mux1~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~0 , b2v_inst7|Mux12~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux12~5 , b2v_inst7|Mux12~5, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~1 , b2v_inst7|Mux8~1, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~11 , b2v_inst7|Add0~11, CPU16bit, 1
instance = comp, \b2v_inst6|q[2] , b2v_inst6|q[2], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~8 , b2v_inst7|Add0~8, CPU16bit, 1
instance = comp, \b2v_inst6|q[1] , b2v_inst6|q[1], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~5 , b2v_inst7|Add0~5, CPU16bit, 1
instance = comp, \b2v_inst6|q[0] , b2v_inst6|q[0], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~0 , b2v_inst7|Add0~0, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~2 , b2v_inst7|Add0~2, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~3 , b2v_inst7|Add0~3, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~6 , b2v_inst7|Add0~6, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~9 , b2v_inst7|Add0~9, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~12 , b2v_inst7|Add0~12, CPU16bit, 1
instance = comp, \b2v_buffer|q[3]~3 , b2v_buffer|q[3]~3, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~15 , b2v_inst7|Add0~15, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~2 , b2v_inst7|Mux11~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~3 , b2v_inst7|Mux11~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~1 , b2v_inst7|Mux11~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~4 , b2v_inst7|Mux11~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~0 , b2v_inst7|Mux11~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux11~5 , b2v_inst7|Mux11~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[4]~4 , b2v_buffer|q[4]~4, CPU16bit, 1
instance = comp, \b2v_inst|shiftSel[1] , b2v_inst|shiftSel[1], CPU16bit, 1
instance = comp, \b2v_buffer|q[3] , b2v_buffer|q[3], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~56 , DataBus_ALTERA_SYNTHESIZED[3]~56, CPU16bit, 1
instance = comp, \SYNTHESIZED_WIRE_11~clkctrl , SYNTHESIZED_WIRE_11~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[3] , b2v_inst9|reg_1[3], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[3] , b2v_inst9|reg_0[3], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[2] , b2v_inst9|reg_0[2], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[1] , b2v_inst9|reg_0[1], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[0] , b2v_inst9|reg_0[0], CPU16bit, 1
instance = comp, \b2v_inst9|Add0~0 , b2v_inst9|Add0~0, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~2 , b2v_inst9|Add0~2, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~4 , b2v_inst9|Add0~4, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~6 , b2v_inst9|Add0~6, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~57 , DataBus_ALTERA_SYNTHESIZED[3]~57, CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[2]~feeder , b2v_addrReg|addrout[2]~feeder, CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[2] , b2v_addrReg|addrout[2], CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[3] , b2v_addrReg|addrout[3], CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[4] , b2v_addrReg|addrout[4], CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[5] , b2v_addrReg|addrout[5], CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[6] , b2v_addrReg|addrout[6], CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux5 , b2v_inst|current_state.mux5, CPU16bit, 1
instance = comp, \b2v_inst17|c[7]~3 , b2v_inst17|c[7]~3, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[0] , b2v_inst9|reg_1[0], CPU16bit, 1
instance = comp, \b2v_inst17|c[7]~66 , b2v_inst17|c[7]~66, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~4 , b2v_inst17|Selector15~4, CPU16bit, 1
instance = comp, \b2v_inst|muxWr~1 , b2v_inst|muxWr~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[28]~62 , b2v_inst17|c[28]~62, CPU16bit, 1
instance = comp, \b2v_inst17|Selector4~0 , b2v_inst17|Selector4~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[26] , b2v_inst17|c[26], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~33 , b2v_inst17|Mux0~33, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~10 , b2v_inst17|Decoder0~10, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~7 , b2v_inst17|Decoder0~7, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~5 , b2v_inst17|Decoder0~5, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~6 , b2v_inst17|Decoder0~6, CPU16bit, 1
instance = comp, \b2v_inst17|c[17]~54 , b2v_inst17|c[17]~54, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~56 , b2v_inst17|c[22]~56, CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[9] , b2v_inst9|reg_0[9], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[8] , b2v_inst9|reg_0[8], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[7] , b2v_inst9|reg_0[7], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[6] , b2v_inst9|reg_0[6], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[5] , b2v_inst9|reg_0[5], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[4] , b2v_inst9|reg_0[4], CPU16bit, 1
instance = comp, \b2v_inst9|Add0~8 , b2v_inst9|Add0~8, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~10 , b2v_inst9|Add0~10, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~12 , b2v_inst9|Add0~12, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~14 , b2v_inst9|Add0~14, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~16 , b2v_inst9|Add0~16, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~18 , b2v_inst9|Add0~18, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[9] , b2v_inst9|reg_1[9], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~166 , DataBus_ALTERA_SYNTHESIZED[14]~166, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , b2v_inst18|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU16bit, 1
instance = comp, \b2v_inst|WideOr13 , b2v_inst|WideOr13, CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[11] , b2v_inst9|reg_0[11], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[10] , b2v_inst9|reg_0[10], CPU16bit, 1
instance = comp, \b2v_inst9|Add0~20 , b2v_inst9|Add0~20, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~22 , b2v_inst9|Add0~22, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[11] , b2v_inst9|reg_1[11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~136 , DataBus_ALTERA_SYNTHESIZED[11]~136, CPU16bit, 1
instance = comp, \b2v_inst6|q[11] , b2v_inst6|q[11], CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~1 , b2v_inst7|Mux4~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~2 , b2v_inst7|Mux4~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~3 , b2v_inst7|Mux4~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~4 , b2v_inst7|Mux4~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~0 , b2v_inst7|Mux4~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux4~5 , b2v_inst7|Mux4~5, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~35 , b2v_inst7|Add0~35, CPU16bit, 1
instance = comp, \b2v_inst6|q[10] , b2v_inst6|q[10], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~32 , b2v_inst7|Add0~32, CPU16bit, 1
instance = comp, \b2v_inst6|q[9] , b2v_inst6|q[9], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~29 , b2v_inst7|Add0~29, CPU16bit, 1
instance = comp, \b2v_inst6|q[8] , b2v_inst6|q[8], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~26 , b2v_inst7|Add0~26, CPU16bit, 1
instance = comp, \b2v_inst6|q[7] , b2v_inst6|q[7], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~23 , b2v_inst7|Add0~23, CPU16bit, 1
instance = comp, \b2v_inst6|q[6] , b2v_inst6|q[6], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~20 , b2v_inst7|Add0~20, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~18 , b2v_inst7|Add0~18, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~21 , b2v_inst7|Add0~21, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~24 , b2v_inst7|Add0~24, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~27 , b2v_inst7|Add0~27, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~30 , b2v_inst7|Add0~30, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~33 , b2v_inst7|Add0~33, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~36 , b2v_inst7|Add0~36, CPU16bit, 1
instance = comp, \b2v_buffer|q[11]~11 , b2v_buffer|q[11]~11, CPU16bit, 1
instance = comp, \b2v_inst6|q[12] , b2v_inst6|q[12], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~38 , b2v_inst7|Add0~38, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~39 , b2v_inst7|Add0~39, CPU16bit, 1
instance = comp, \b2v_programReg|q[12] , b2v_programReg|q[12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][12] , b2v_inst11|ramdata[4][12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][12] , b2v_inst11|ramdata[6][12], CPU16bit, 1
instance = comp, \b2v_inst11|Mux3~0 , b2v_inst11|Mux3~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][12]~feeder , b2v_inst11|ramdata[5][12]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][12] , b2v_inst11|ramdata[5][12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][12] , b2v_inst11|ramdata[7][12], CPU16bit, 1
instance = comp, \b2v_inst11|Mux3~1 , b2v_inst11|Mux3~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][12] , b2v_inst11|ramdata[2][12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][12] , b2v_inst11|ramdata[3][12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][12] , b2v_inst11|ramdata[0][12], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][12] , b2v_inst11|ramdata[1][12], CPU16bit, 1
instance = comp, \b2v_inst11|Mux3~2 , b2v_inst11|Mux3~2, CPU16bit, 1
instance = comp, \b2v_inst11|Mux3~3 , b2v_inst11|Mux3~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~139 , DataBus_ALTERA_SYNTHESIZED[12]~139, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~140 , DataBus_ALTERA_SYNTHESIZED[12]~140, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~3 , b2v_inst17|Selector15~3, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~14 , b2v_inst17|Selector15~14, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~7 , b2v_inst17|Selector15~7, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~16 , b2v_inst17|Selector15~16, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~17 , b2v_inst17|Selector15~17, CPU16bit, 1
instance = comp, \b2v_inst17|Selector17~0 , b2v_inst17|Selector17~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector21~0 , b2v_inst17|Selector21~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector17~1 , b2v_inst17|Selector17~1, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~2 , b2v_inst17|Decoder0~2, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~1 , b2v_inst17|Decoder0~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[12]~46 , b2v_inst17|c[12]~46, CPU16bit, 1
instance = comp, \b2v_inst17|c[13] , b2v_inst17|c[13], CPU16bit, 1
instance = comp, \b2v_inst17|c[17]~55 , b2v_inst17|c[17]~55, CPU16bit, 1
instance = comp, \b2v_inst17|Selector13~0 , b2v_inst17|Selector13~0, CPU16bit, 1
instance = comp, \b2v_inst|Add0~0 , b2v_inst|Add0~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector9~0 , b2v_inst17|Selector9~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector13~1 , b2v_inst17|Selector13~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[17] , b2v_inst17|c[17], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~14 , b2v_inst17|Mux0~14, CPU16bit, 1
instance = comp, \b2v_inst17|Mux1~0 , b2v_inst17|Mux1~0, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~13 , b2v_inst17|Decoder0~13, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~12 , b2v_inst17|Decoder0~12, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~11 , b2v_inst17|Decoder0~11, CPU16bit, 1
instance = comp, \b2v_inst17|c[19]~57 , b2v_inst17|c[19]~57, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~58 , b2v_inst17|c[22]~58, CPU16bit, 1
instance = comp, \b2v_inst17|Selector9~1 , b2v_inst17|Selector9~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[21] , b2v_inst17|c[21], CPU16bit, 1
instance = comp, \b2v_inst17|Selector5~3 , b2v_inst17|Selector5~3, CPU16bit, 1
instance = comp, \b2v_inst17|Selector5~2 , b2v_inst17|Selector5~2, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr3~0 , b2v_inst17|WideOr3~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[25]~61 , b2v_inst17|c[25]~61, CPU16bit, 1
instance = comp, \b2v_inst17|c[25] , b2v_inst17|c[25], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~31 , b2v_inst17|Mux0~31, CPU16bit, 1
instance = comp, \b2v_inst17|Mux12~1 , b2v_inst17|Mux12~1, CPU16bit, 1
instance = comp, \b2v_programReg|q[14] , b2v_programReg|q[14], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][14] , b2v_inst11|ramdata[6][14], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][14] , b2v_inst11|ramdata[7][14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~195 , DataBus_ALTERA_SYNTHESIZED[14]~195, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][14] , b2v_inst11|ramdata[4][14], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][14] , b2v_inst11|ramdata[5][14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~196 , DataBus_ALTERA_SYNTHESIZED[14]~196, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][14] , b2v_inst11|ramdata[2][14], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][14] , b2v_inst11|ramdata[0][14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~197 , DataBus_ALTERA_SYNTHESIZED[14]~197, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][14] , b2v_inst11|ramdata[3][14], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][14] , b2v_inst11|ramdata[1][14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~198 , DataBus_ALTERA_SYNTHESIZED[14]~198, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~199 , DataBus_ALTERA_SYNTHESIZED[14]~199, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~200 , DataBus_ALTERA_SYNTHESIZED[14]~200, CPU16bit, 1
instance = comp, \b2v_inst6|q[14] , b2v_inst6|q[14], CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~3 , b2v_inst7|Mux1~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~4 , b2v_inst7|Mux1~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~2 , b2v_inst7|Mux1~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~5 , b2v_inst7|Mux1~5, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~1 , b2v_inst7|Mux1~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux1~6 , b2v_inst7|Mux1~6, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~44 , b2v_inst7|Add0~44, CPU16bit, 1
instance = comp, \b2v_inst6|q[13] , b2v_inst6|q[13], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~41 , b2v_inst7|Add0~41, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~42 , b2v_inst7|Add0~42, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~45 , b2v_inst7|Add0~45, CPU16bit, 1
instance = comp, \b2v_buffer|q[14]~14 , b2v_buffer|q[14]~14, CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[15] , b2v_inst9|reg_0[15], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[14] , b2v_inst9|reg_0[14], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[13] , b2v_inst9|reg_0[13], CPU16bit, 1
instance = comp, \b2v_inst9|reg_0[12] , b2v_inst9|reg_0[12], CPU16bit, 1
instance = comp, \b2v_inst9|Add0~24 , b2v_inst9|Add0~24, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~26 , b2v_inst9|Add0~26, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~28 , b2v_inst9|Add0~28, CPU16bit, 1
instance = comp, \b2v_inst9|Add0~30 , b2v_inst9|Add0~30, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[15] , b2v_inst9|reg_1[15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~167 , DataBus_ALTERA_SYNTHESIZED[15]~167, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~168 , DataBus_ALTERA_SYNTHESIZED[15]~168, CPU16bit, 1
instance = comp, \b2v_inst6|q[15] , b2v_inst6|q[15], CPU16bit, 1
instance = comp, \b2v_programReg|q[15] , b2v_programReg|q[15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~169 , DataBus_ALTERA_SYNTHESIZED[15]~169, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~2 , b2v_inst7|Mux0~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~3 , b2v_inst7|Mux0~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~4 , b2v_inst7|Mux0~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~1 , b2v_inst7|Mux0~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~5 , b2v_inst7|Mux0~5, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~6 , b2v_inst7|Mux0~6, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~47 , b2v_inst7|Add0~47, CPU16bit, 1
instance = comp, \b2v_inst7|Add0~48 , b2v_inst7|Add0~48, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~0 , b2v_inst7|Mux0~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~7 , b2v_inst7|Mux0~7, CPU16bit, 1
instance = comp, \b2v_buffer|q[14] , b2v_buffer|q[14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~156 , DataBus_ALTERA_SYNTHESIZED[14]~156, CPU16bit, 1
instance = comp, \b2v_inst17|c[29]~65 , b2v_inst17|c[29]~65, CPU16bit, 1
instance = comp, \b2v_inst17|c[29] , b2v_inst17|c[29], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~158 , DataBus_ALTERA_SYNTHESIZED[14]~158, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~82 , DataBus_ALTERA_SYNTHESIZED[14]~82, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~159 , DataBus_ALTERA_SYNTHESIZED[14]~159, CPU16bit, 1
instance = comp, \b2v_inst17|Selector3~0 , b2v_inst17|Selector3~0, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr1~0 , b2v_inst17|WideOr1~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[27]~63 , b2v_inst17|c[27]~63, CPU16bit, 1
instance = comp, \b2v_inst17|c[27] , b2v_inst17|c[27], CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~8 , b2v_inst17|Selector15~8, CPU16bit, 1
instance = comp, \b2v_inst17|Selector7~0 , b2v_inst17|Selector7~0, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr5~0 , b2v_inst17|WideOr5~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[23]~59 , b2v_inst17|c[23]~59, CPU16bit, 1
instance = comp, \b2v_inst17|c[23] , b2v_inst17|c[23], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~35 , b2v_inst17|Mux0~35, CPU16bit, 1
instance = comp, \b2v_inst17|Mux14~1 , b2v_inst17|Mux14~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~194 , DataBus_ALTERA_SYNTHESIZED[14]~194, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[14] , b2v_inst9|reg_1[14], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~157 , DataBus_ALTERA_SYNTHESIZED[14]~157, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~201 , DataBus_ALTERA_SYNTHESIZED[14]~201, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~9 , b2v_inst17|Selector15~9, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~10 , b2v_inst17|Selector15~10, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~11 , b2v_inst17|Selector15~11, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~12 , b2v_inst17|Selector15~12, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~5 , b2v_inst17|Selector15~5, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~13 , b2v_inst17|Selector15~13, CPU16bit, 1
instance = comp, \b2v_inst17|c[15]~42 , b2v_inst17|c[15]~42, CPU16bit, 1
instance = comp, \b2v_inst17|c[15] , b2v_inst17|c[15], CPU16bit, 1
instance = comp, \b2v_inst17|Selector11~0 , b2v_inst17|Selector11~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector11~1 , b2v_inst17|Selector11~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[19] , b2v_inst17|c[19], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~20 , b2v_inst17|Mux0~20, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~36 , b2v_inst17|Mux0~36, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~143 , DataBus_ALTERA_SYNTHESIZED[12]~143, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~9 , b2v_inst17|Selector16~9, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~16 , b2v_inst17|Selector16~16, CPU16bit, 1
instance = comp, \b2v_inst17|Selector10~2 , b2v_inst17|Selector10~2, CPU16bit, 1
instance = comp, \b2v_inst17|Selector6~3 , b2v_inst17|Selector6~3, CPU16bit, 1
instance = comp, \b2v_inst17|c[24]~60 , b2v_inst17|c[24]~60, CPU16bit, 1
instance = comp, \b2v_inst17|c[24] , b2v_inst17|c[24], CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~6 , b2v_inst17|Selector16~6, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~15 , b2v_inst17|Selector16~15, CPU16bit, 1
instance = comp, \b2v_inst17|Selector10~0 , b2v_inst17|Selector10~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector10~1 , b2v_inst17|Selector10~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~18 , b2v_inst17|c[22]~18, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~67 , b2v_inst17|c[22]~67, CPU16bit, 1
instance = comp, \b2v_inst17|c[20] , b2v_inst17|c[20], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~29 , b2v_inst17|Mux0~29, CPU16bit, 1
instance = comp, \b2v_inst17|Selector6~2 , b2v_inst17|Selector6~2, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~13 , b2v_inst17|Selector16~13, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~3 , b2v_inst17|Selector16~3, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~14 , b2v_inst17|Selector16~14, CPU16bit, 1
instance = comp, \b2v_inst17|Selector14~0 , b2v_inst17|Selector14~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector14~1 , b2v_inst17|Selector14~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[16] , b2v_inst17|c[16], CPU16bit, 1
instance = comp, \b2v_inst17|Selector18~0 , b2v_inst17|Selector18~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector6~4 , b2v_inst17|Selector6~4, CPU16bit, 1
instance = comp, \b2v_inst17|Selector18~1 , b2v_inst17|Selector18~1, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~0 , b2v_inst17|Decoder0~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[12]~39 , b2v_inst17|c[12]~39, CPU16bit, 1
instance = comp, \b2v_inst17|c[12] , b2v_inst17|c[12], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~12 , b2v_inst17|Mux0~12, CPU16bit, 1
instance = comp, \b2v_inst17|Mux12~0 , b2v_inst17|Mux12~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~144 , DataBus_ALTERA_SYNTHESIZED[12]~144, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[12] , b2v_inst9|reg_1[12], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~141 , DataBus_ALTERA_SYNTHESIZED[12]~141, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~142 , DataBus_ALTERA_SYNTHESIZED[12]~142, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~192 , DataBus_ALTERA_SYNTHESIZED[12]~192, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~2 , b2v_inst7|Mux3~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~3 , b2v_inst7|Mux3~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~1 , b2v_inst7|Mux3~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~4 , b2v_inst7|Mux3~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~0 , b2v_inst7|Mux3~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux3~5 , b2v_inst7|Mux3~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[12]~12 , b2v_buffer|q[12]~12, CPU16bit, 1
instance = comp, \b2v_buffer|q[11] , b2v_buffer|q[11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~135 , DataBus_ALTERA_SYNTHESIZED[11]~135, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~137 , DataBus_ALTERA_SYNTHESIZED[11]~137, CPU16bit, 1
instance = comp, \b2v_inst17|Mux11~1 , b2v_inst17|Mux11~1, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~32 , b2v_inst17|Mux0~32, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~127 , DataBus_ALTERA_SYNTHESIZED[11]~127, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~27 , b2v_inst17|Mux0~27, CPU16bit, 1
instance = comp, \b2v_inst17|Selector19~0 , b2v_inst17|Selector19~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector19~1 , b2v_inst17|Selector19~1, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~8 , b2v_inst17|Decoder0~8, CPU16bit, 1
instance = comp, \b2v_inst17|c[7]~43 , b2v_inst17|c[7]~43, CPU16bit, 1
instance = comp, \b2v_inst17|c[11] , b2v_inst17|c[11], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~1 , b2v_inst17|Mux0~1, CPU16bit, 1
instance = comp, \b2v_inst17|Mux11~0 , b2v_inst17|Mux11~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~128 , DataBus_ALTERA_SYNTHESIZED[11]~128, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][11]~feeder , b2v_inst11|ramdata[4][11]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][11] , b2v_inst11|ramdata[4][11], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][11] , b2v_inst11|ramdata[5][11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~129 , DataBus_ALTERA_SYNTHESIZED[11]~129, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][11] , b2v_inst11|ramdata[6][11], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][11] , b2v_inst11|ramdata[7][11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~130 , DataBus_ALTERA_SYNTHESIZED[11]~130, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][11] , b2v_inst11|ramdata[2][11], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][11] , b2v_inst11|ramdata[0][11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~131 , DataBus_ALTERA_SYNTHESIZED[11]~131, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][11] , b2v_inst11|ramdata[1][11], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][11] , b2v_inst11|ramdata[3][11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~132 , DataBus_ALTERA_SYNTHESIZED[11]~132, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~133 , DataBus_ALTERA_SYNTHESIZED[11]~133, CPU16bit, 1
instance = comp, \b2v_programReg|q[11] , b2v_programReg|q[11], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~134 , DataBus_ALTERA_SYNTHESIZED[11]~134, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~138 , DataBus_ALTERA_SYNTHESIZED[11]~138, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~112 , DataBus_ALTERA_SYNTHESIZED[9]~112, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~113 , DataBus_ALTERA_SYNTHESIZED[9]~113, CPU16bit, 1
instance = comp, \b2v_programReg|q[9] , b2v_programReg|q[9], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~115 , DataBus_ALTERA_SYNTHESIZED[9]~115, CPU16bit, 1
instance = comp, \b2v_inst7|Mux6~6 , b2v_inst7|Mux6~6, CPU16bit, 1
instance = comp, \b2v_inst7|Mux6~7 , b2v_inst7|Mux6~7, CPU16bit, 1
instance = comp, \b2v_inst7|Mux6~4 , b2v_inst7|Mux6~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux6~5 , b2v_inst7|Mux6~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[9]~9 , b2v_buffer|q[9]~9, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~1 , b2v_inst7|Mux5~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~2 , b2v_inst7|Mux5~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~3 , b2v_inst7|Mux5~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~4 , b2v_inst7|Mux5~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~0 , b2v_inst7|Mux5~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux5~5 , b2v_inst7|Mux5~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[10]~10 , b2v_buffer|q[10]~10, CPU16bit, 1
instance = comp, \b2v_buffer|q[9] , b2v_buffer|q[9], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~116 , DataBus_ALTERA_SYNTHESIZED[9]~116, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~28 , b2v_inst17|Mux0~28, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~30 , b2v_inst17|Mux0~30, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~114 , DataBus_ALTERA_SYNTHESIZED[9]~114, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~24 , b2v_inst17|Mux0~24, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~202 , DataBus_ALTERA_SYNTHESIZED[9]~202, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~117 , DataBus_ALTERA_SYNTHESIZED[9]~117, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][9] , b2v_inst11|ramdata[5][9], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][9] , b2v_inst11|ramdata[7][9], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][9] , b2v_inst11|ramdata[4][9], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][9] , b2v_inst11|ramdata[6][9], CPU16bit, 1
instance = comp, \b2v_inst11|Mux6~0 , b2v_inst11|Mux6~0, CPU16bit, 1
instance = comp, \b2v_inst11|Mux6~1 , b2v_inst11|Mux6~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][9] , b2v_inst11|ramdata[1][9], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][9] , b2v_inst11|ramdata[0][9], CPU16bit, 1
instance = comp, \b2v_inst11|Mux6~2 , b2v_inst11|Mux6~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][9] , b2v_inst11|ramdata[3][9], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][9] , b2v_inst11|ramdata[2][9], CPU16bit, 1
instance = comp, \b2v_inst11|Mux6~3 , b2v_inst11|Mux6~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~111 , DataBus_ALTERA_SYNTHESIZED[9]~111, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~118 , DataBus_ALTERA_SYNTHESIZED[9]~118, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[10] , b2v_inst9|reg_1[10], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~124 , DataBus_ALTERA_SYNTHESIZED[10]~124, CPU16bit, 1
instance = comp, \b2v_buffer|q[10] , b2v_buffer|q[10], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~123 , DataBus_ALTERA_SYNTHESIZED[10]~123, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~125 , DataBus_ALTERA_SYNTHESIZED[10]~125, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][10] , b2v_inst11|ramdata[4][10], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][10]~feeder , b2v_inst11|ramdata[6][10]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][10] , b2v_inst11|ramdata[6][10], CPU16bit, 1
instance = comp, \b2v_inst11|Mux5~0 , b2v_inst11|Mux5~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][10] , b2v_inst11|ramdata[7][10], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][10]~feeder , b2v_inst11|ramdata[5][10]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][10] , b2v_inst11|ramdata[5][10], CPU16bit, 1
instance = comp, \b2v_inst11|Mux5~1 , b2v_inst11|Mux5~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][10] , b2v_inst11|ramdata[1][10], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][10] , b2v_inst11|ramdata[0][10], CPU16bit, 1
instance = comp, \b2v_inst11|Mux5~2 , b2v_inst11|Mux5~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][10] , b2v_inst11|ramdata[2][10], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][10] , b2v_inst11|ramdata[3][10], CPU16bit, 1
instance = comp, \b2v_inst11|Mux5~3 , b2v_inst11|Mux5~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~121 , DataBus_ALTERA_SYNTHESIZED[10]~121, CPU16bit, 1
instance = comp, \b2v_programReg|q[10] , b2v_programReg|q[10], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~122 , DataBus_ALTERA_SYNTHESIZED[10]~122, CPU16bit, 1
instance = comp, \b2v_inst17|Mux10~0 , b2v_inst17|Mux10~0, CPU16bit, 1
instance = comp, \b2v_inst17|Mux10~1 , b2v_inst17|Mux10~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~119 , DataBus_ALTERA_SYNTHESIZED[10]~119, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~120 , DataBus_ALTERA_SYNTHESIZED[10]~120, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~126 , DataBus_ALTERA_SYNTHESIZED[10]~126, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~7 , b2v_inst17|Selector16~7, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~8 , b2v_inst17|Selector16~8, CPU16bit, 1
instance = comp, \b2v_inst17|Selector12~0 , b2v_inst17|Selector12~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector12~1 , b2v_inst17|Selector12~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[18] , b2v_inst17|c[18], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~17 , b2v_inst17|Mux0~17, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~34 , b2v_inst17|Mux0~34, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~22 , b2v_inst17|Mux0~22, CPU16bit, 1
instance = comp, \b2v_inst17|Selector2~0 , b2v_inst17|Selector2~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[28]~64 , b2v_inst17|c[28]~64, CPU16bit, 1
instance = comp, \b2v_inst17|c[28] , b2v_inst17|c[28], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~37 , b2v_inst17|Mux0~37, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~38 , b2v_inst17|Mux0~38, CPU16bit, 1
instance = comp, \b2v_inst17|Mux14~0 , b2v_inst17|Mux14~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~160 , DataBus_ALTERA_SYNTHESIZED[14]~160, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~161 , DataBus_ALTERA_SYNTHESIZED[14]~161, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~163 , DataBus_ALTERA_SYNTHESIZED[14]~163, CPU16bit, 1
instance = comp, \b2v_inst11|Mux1~2 , b2v_inst11|Mux1~2, CPU16bit, 1
instance = comp, \b2v_inst11|Mux1~3 , b2v_inst11|Mux1~3, CPU16bit, 1
instance = comp, \b2v_inst11|Mux1~0 , b2v_inst11|Mux1~0, CPU16bit, 1
instance = comp, \b2v_inst11|Mux1~1 , b2v_inst11|Mux1~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~162 , DataBus_ALTERA_SYNTHESIZED[14]~162, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~164 , DataBus_ALTERA_SYNTHESIZED[14]~164, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[14]~165 , DataBus_ALTERA_SYNTHESIZED[14]~165, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~18 , b2v_inst17|Selector15~18, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~10 , b2v_inst17|Selector16~10, CPU16bit, 1
instance = comp, \b2v_inst17|Selector8~0 , b2v_inst17|Selector8~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~33 , b2v_inst17|c[22]~33, CPU16bit, 1
instance = comp, \b2v_inst17|c[22]~68 , b2v_inst17|c[22]~68, CPU16bit, 1
instance = comp, \b2v_inst17|c[22] , b2v_inst17|c[22], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~25 , b2v_inst17|Mux0~25, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~26 , b2v_inst17|Mux0~26, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~203 , DataBus_ALTERA_SYNTHESIZED[9]~203, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~188 , DataBus_ALTERA_SYNTHESIZED[9]~188, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[9]~189 , DataBus_ALTERA_SYNTHESIZED[9]~189, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~6 , b2v_inst17|Selector15~6, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~15 , b2v_inst17|Selector15~15, CPU16bit, 1
instance = comp, \b2v_inst17|Selector21~1 , b2v_inst17|Selector21~1, CPU16bit, 1
instance = comp, \b2v_inst17|Selector21~2 , b2v_inst17|Selector21~2, CPU16bit, 1
instance = comp, \b2v_inst17|c[9] , b2v_inst17|c[9], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~4 , b2v_inst17|Mux0~4, CPU16bit, 1
instance = comp, \b2v_inst17|Mux8~1 , b2v_inst17|Mux8~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~103 , DataBus_ALTERA_SYNTHESIZED[8]~103, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~4 , b2v_inst17|Decoder0~4, CPU16bit, 1
instance = comp, \b2v_inst17|c[7]~53 , b2v_inst17|c[7]~53, CPU16bit, 1
instance = comp, \b2v_inst17|Selector22~0 , b2v_inst17|Selector22~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector22~1 , b2v_inst17|Selector22~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[8] , b2v_inst17|c[8], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~10 , b2v_inst17|Mux0~10, CPU16bit, 1
instance = comp, \b2v_inst17|Mux8~0 , b2v_inst17|Mux8~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~104 , DataBus_ALTERA_SYNTHESIZED[8]~104, CPU16bit, 1
instance = comp, \b2v_programReg|q[8] , b2v_programReg|q[8], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][8] , b2v_inst11|ramdata[4][8], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][8]~feeder , b2v_inst11|ramdata[6][8]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][8] , b2v_inst11|ramdata[6][8], CPU16bit, 1
instance = comp, \b2v_inst11|Mux7~0 , b2v_inst11|Mux7~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][8] , b2v_inst11|ramdata[7][8], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][8] , b2v_inst11|ramdata[5][8], CPU16bit, 1
instance = comp, \b2v_inst11|Mux7~1 , b2v_inst11|Mux7~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][8] , b2v_inst11|ramdata[1][8], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][8] , b2v_inst11|ramdata[0][8], CPU16bit, 1
instance = comp, \b2v_inst11|Mux7~2 , b2v_inst11|Mux7~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][8] , b2v_inst11|ramdata[3][8], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][8] , b2v_inst11|ramdata[2][8], CPU16bit, 1
instance = comp, \b2v_inst11|Mux7~3 , b2v_inst11|Mux7~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~105 , DataBus_ALTERA_SYNTHESIZED[8]~105, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~106 , DataBus_ALTERA_SYNTHESIZED[8]~106, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~2 , b2v_inst7|Mux7~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~3 , b2v_inst7|Mux7~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~1 , b2v_inst7|Mux7~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~4 , b2v_inst7|Mux7~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~0 , b2v_inst7|Mux7~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux7~5 , b2v_inst7|Mux7~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[8]~8 , b2v_buffer|q[8]~8, CPU16bit, 1
instance = comp, \b2v_buffer|q[8] , b2v_buffer|q[8], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~107 , DataBus_ALTERA_SYNTHESIZED[8]~107, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[8] , b2v_inst9|reg_1[8], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~108 , DataBus_ALTERA_SYNTHESIZED[8]~108, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~109 , DataBus_ALTERA_SYNTHESIZED[8]~109, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~110 , DataBus_ALTERA_SYNTHESIZED[8]~110, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~58 , DataBus_ALTERA_SYNTHESIZED[3]~58, CPU16bit, 1
instance = comp, \b2v_inst17|Selector26~0 , b2v_inst17|Selector26~0, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr20~0 , b2v_inst17|WideOr20~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[4]~51 , b2v_inst17|c[4]~51, CPU16bit, 1
instance = comp, \b2v_inst17|c[4] , b2v_inst17|c[4], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~11 , b2v_inst17|Mux0~11, CPU16bit, 1
instance = comp, \b2v_inst17|Mux3~1 , b2v_inst17|Mux3~1, CPU16bit, 1
instance = comp, \b2v_inst17|Selector25~0 , b2v_inst17|Selector25~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[5]~44 , b2v_inst17|c[5]~44, CPU16bit, 1
instance = comp, \b2v_inst17|c[5] , b2v_inst17|c[5], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~13 , b2v_inst17|Mux0~13, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~15 , b2v_inst17|Mux0~15, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr18~0 , b2v_inst17|WideOr18~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[6]~47 , b2v_inst17|c[6]~47, CPU16bit, 1
instance = comp, \b2v_inst17|Selector24~0 , b2v_inst17|Selector24~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[6] , b2v_inst17|c[6], CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~9 , b2v_inst17|Decoder0~9, CPU16bit, 1
instance = comp, \b2v_inst17|c[10]~50 , b2v_inst17|c[10]~50, CPU16bit, 1
instance = comp, \b2v_inst17|Selector20~0 , b2v_inst17|Selector20~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector20~1 , b2v_inst17|Selector20~1, CPU16bit, 1
instance = comp, \b2v_inst17|c[10] , b2v_inst17|c[10], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~16 , b2v_inst17|Mux0~16, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~18 , b2v_inst17|Mux0~18, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~52 , DataBus_ALTERA_SYNTHESIZED[3]~52, CPU16bit, 1
instance = comp, \b2v_inst17|Selector27~0 , b2v_inst17|Selector27~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[1]~41 , b2v_inst17|c[1]~41, CPU16bit, 1
instance = comp, \b2v_inst17|c[3] , b2v_inst17|c[3], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~0 , b2v_inst17|Mux0~0, CPU16bit, 1
instance = comp, \b2v_inst17|Mux3~0 , b2v_inst17|Mux3~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~53 , DataBus_ALTERA_SYNTHESIZED[3]~53, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~59 , DataBus_ALTERA_SYNTHESIZED[3]~59, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[3] , b2v_inst2|instrout[3], CPU16bit, 1
instance = comp, \b2v_inst2|instrout[0] , b2v_inst2|instrout[0], CPU16bit, 1
instance = comp, \b2v_inst|Selector6~2 , b2v_inst|Selector6~2, CPU16bit, 1
instance = comp, \b2v_inst|Selector6~3 , b2v_inst|Selector6~3, CPU16bit, 1
instance = comp, \b2v_inst|regSel[0] , b2v_inst|regSel[0], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][4] , b2v_inst11|ramdata[1][4], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][4] , b2v_inst11|ramdata[0][4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~65 , DataBus_ALTERA_SYNTHESIZED[4]~65, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][4] , b2v_inst11|ramdata[3][4], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][4] , b2v_inst11|ramdata[2][4], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][4] , b2v_inst11|ramdata[5][4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~66 , DataBus_ALTERA_SYNTHESIZED[4]~66, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~67 , DataBus_ALTERA_SYNTHESIZED[4]~67, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][4] , b2v_inst11|ramdata[7][4], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][4] , b2v_inst11|ramdata[6][4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~62 , DataBus_ALTERA_SYNTHESIZED[4]~62, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~63 , DataBus_ALTERA_SYNTHESIZED[4]~63, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][4] , b2v_inst11|ramdata[4][4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~64 , DataBus_ALTERA_SYNTHESIZED[4]~64, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~68 , DataBus_ALTERA_SYNTHESIZED[4]~68, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~69 , DataBus_ALTERA_SYNTHESIZED[4]~69, CPU16bit, 1
instance = comp, \b2v_inst17|Mux4~0 , b2v_inst17|Mux4~0, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~21 , b2v_inst17|Mux0~21, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~60 , DataBus_ALTERA_SYNTHESIZED[4]~60, CPU16bit, 1
instance = comp, \b2v_inst17|Mux4~1 , b2v_inst17|Mux4~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~61 , DataBus_ALTERA_SYNTHESIZED[4]~61, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[4] , b2v_inst9|reg_1[4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~71 , DataBus_ALTERA_SYNTHESIZED[4]~71, CPU16bit, 1
instance = comp, \b2v_buffer|q[4] , b2v_buffer|q[4], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~70 , DataBus_ALTERA_SYNTHESIZED[4]~70, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~72 , DataBus_ALTERA_SYNTHESIZED[4]~72, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~73 , DataBus_ALTERA_SYNTHESIZED[4]~73, CPU16bit, 1
instance = comp, \b2v_inst6|q[4] , b2v_inst6|q[4], CPU16bit, 1
instance = comp, \b2v_inst7|Add0~14 , b2v_inst7|Add0~14, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~2 , b2v_inst7|Mux10~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~3 , b2v_inst7|Mux10~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~1 , b2v_inst7|Mux10~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~4 , b2v_inst7|Mux10~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~0 , b2v_inst7|Mux10~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux10~5 , b2v_inst7|Mux10~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[5]~5 , b2v_buffer|q[5]~5, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~2 , b2v_inst7|Mux9~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~3 , b2v_inst7|Mux9~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~1 , b2v_inst7|Mux9~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~4 , b2v_inst7|Mux9~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~0 , b2v_inst7|Mux9~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux9~5 , b2v_inst7|Mux9~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[6]~6 , b2v_buffer|q[6]~6, CPU16bit, 1
instance = comp, \b2v_buffer|q[5] , b2v_buffer|q[5], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~78 , DataBus_ALTERA_SYNTHESIZED[5]~78, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[5] , b2v_inst9|reg_1[5], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~79 , DataBus_ALTERA_SYNTHESIZED[5]~79, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~80 , DataBus_ALTERA_SYNTHESIZED[5]~80, CPU16bit, 1
instance = comp, \b2v_inst17|Mux5~1 , b2v_inst17|Mux5~1, CPU16bit, 1
instance = comp, \b2v_inst17|Mux5~0 , b2v_inst17|Mux5~0, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~23 , b2v_inst17|Mux0~23, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~74 , DataBus_ALTERA_SYNTHESIZED[5]~74, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~75 , DataBus_ALTERA_SYNTHESIZED[5]~75, CPU16bit, 1
instance = comp, \b2v_programReg|q[5] , b2v_programReg|q[5], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][5] , b2v_inst11|ramdata[4][5], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][5] , b2v_inst11|ramdata[6][5], CPU16bit, 1
instance = comp, \b2v_inst11|Mux10~0 , b2v_inst11|Mux10~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][5] , b2v_inst11|ramdata[7][5], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][5]~feeder , b2v_inst11|ramdata[5][5]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][5] , b2v_inst11|ramdata[5][5], CPU16bit, 1
instance = comp, \b2v_inst11|Mux10~1 , b2v_inst11|Mux10~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][5] , b2v_inst11|ramdata[0][5], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][5] , b2v_inst11|ramdata[1][5], CPU16bit, 1
instance = comp, \b2v_inst11|Mux10~2 , b2v_inst11|Mux10~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][5] , b2v_inst11|ramdata[3][5], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][5] , b2v_inst11|ramdata[2][5], CPU16bit, 1
instance = comp, \b2v_inst11|Mux10~3 , b2v_inst11|Mux10~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~76 , DataBus_ALTERA_SYNTHESIZED[5]~76, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~77 , DataBus_ALTERA_SYNTHESIZED[5]~77, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~81 , DataBus_ALTERA_SYNTHESIZED[5]~81, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~4 , b2v_inst17|Selector16~4, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~5 , b2v_inst17|Selector16~5, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~11 , b2v_inst17|Selector16~11, CPU16bit, 1
instance = comp, \b2v_inst17|Selector16~12 , b2v_inst17|Selector16~12, CPU16bit, 1
instance = comp, \b2v_inst17|c[14]~49 , b2v_inst17|c[14]~49, CPU16bit, 1
instance = comp, \b2v_inst17|c[14] , b2v_inst17|c[14], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~8 , b2v_inst17|Mux0~8, CPU16bit, 1
instance = comp, \b2v_inst17|WideOr22~0 , b2v_inst17|WideOr22~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[2]~48 , b2v_inst17|c[2]~48, CPU16bit, 1
instance = comp, \b2v_inst17|Selector28~0 , b2v_inst17|Selector28~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[2] , b2v_inst17|c[2], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~7 , b2v_inst17|Mux0~7, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~9 , b2v_inst17|Mux0~9, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~34 , DataBus_ALTERA_SYNTHESIZED[1]~34, CPU16bit, 1
instance = comp, \b2v_inst17|c[1]~45 , b2v_inst17|c[1]~45, CPU16bit, 1
instance = comp, \b2v_inst17|Selector29~0 , b2v_inst17|Selector29~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[1] , b2v_inst17|c[1], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~3 , b2v_inst17|Mux0~3, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~5 , b2v_inst17|Mux0~5, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~2 , b2v_inst17|Mux0~2, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~35 , DataBus_ALTERA_SYNTHESIZED[1]~35, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~36 , DataBus_ALTERA_SYNTHESIZED[1]~36, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][1] , b2v_inst11|ramdata[4][1], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][1] , b2v_inst11|ramdata[6][1], CPU16bit, 1
instance = comp, \b2v_inst11|Mux14~0 , b2v_inst11|Mux14~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][1] , b2v_inst11|ramdata[7][1], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][1]~feeder , b2v_inst11|ramdata[5][1]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][1] , b2v_inst11|ramdata[5][1], CPU16bit, 1
instance = comp, \b2v_inst11|Mux14~1 , b2v_inst11|Mux14~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][1] , b2v_inst11|ramdata[2][1], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][1] , b2v_inst11|ramdata[3][1], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][1] , b2v_inst11|ramdata[0][1], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][1] , b2v_inst11|ramdata[1][1], CPU16bit, 1
instance = comp, \b2v_inst11|Mux14~2 , b2v_inst11|Mux14~2, CPU16bit, 1
instance = comp, \b2v_inst11|Mux14~3 , b2v_inst11|Mux14~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~37 , DataBus_ALTERA_SYNTHESIZED[1]~37, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~0 , b2v_inst7|Mux14~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~2 , b2v_inst7|Mux14~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~3 , b2v_inst7|Mux14~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~1 , b2v_inst7|Mux14~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~4 , b2v_inst7|Mux14~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux14~5 , b2v_inst7|Mux14~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[1]~1 , b2v_buffer|q[1]~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~2 , b2v_inst7|Mux13~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~3 , b2v_inst7|Mux13~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~1 , b2v_inst7|Mux13~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~4 , b2v_inst7|Mux13~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~0 , b2v_inst7|Mux13~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux13~5 , b2v_inst7|Mux13~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[2]~2 , b2v_buffer|q[2]~2, CPU16bit, 1
instance = comp, \b2v_buffer|q[1] , b2v_buffer|q[1], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~38 , DataBus_ALTERA_SYNTHESIZED[1]~38, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[1] , b2v_inst9|reg_1[1], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~39 , DataBus_ALTERA_SYNTHESIZED[1]~39, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~40 , DataBus_ALTERA_SYNTHESIZED[1]~40, CPU16bit, 1
instance = comp, \b2v_programReg|q[1] , b2v_programReg|q[1], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~41 , DataBus_ALTERA_SYNTHESIZED[1]~41, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~42 , DataBus_ALTERA_SYNTHESIZED[1]~42, CPU16bit, 1
instance = comp, \b2v_addrReg|addrout[1] , b2v_addrReg|addrout[1], CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[2] , b2v_inst9|reg_1[2], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~49 , DataBus_ALTERA_SYNTHESIZED[2]~49, CPU16bit, 1
instance = comp, \b2v_buffer|q[2] , b2v_buffer|q[2], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~48 , DataBus_ALTERA_SYNTHESIZED[2]~48, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~50 , DataBus_ALTERA_SYNTHESIZED[2]~50, CPU16bit, 1
instance = comp, \b2v_programReg|q[2] , b2v_programReg|q[2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][2] , b2v_inst11|ramdata[4][2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][2]~feeder , b2v_inst11|ramdata[6][2]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][2] , b2v_inst11|ramdata[6][2], CPU16bit, 1
instance = comp, \b2v_inst11|Mux13~0 , b2v_inst11|Mux13~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][2] , b2v_inst11|ramdata[7][2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][2] , b2v_inst11|ramdata[5][2], CPU16bit, 1
instance = comp, \b2v_inst11|Mux13~1 , b2v_inst11|Mux13~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][2] , b2v_inst11|ramdata[1][2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][2] , b2v_inst11|ramdata[0][2], CPU16bit, 1
instance = comp, \b2v_inst11|Mux13~2 , b2v_inst11|Mux13~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][2] , b2v_inst11|ramdata[3][2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][2]~feeder , b2v_inst11|ramdata[2][2]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][2] , b2v_inst11|ramdata[2][2], CPU16bit, 1
instance = comp, \b2v_inst11|Mux13~3 , b2v_inst11|Mux13~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~46 , DataBus_ALTERA_SYNTHESIZED[2]~46, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~47 , DataBus_ALTERA_SYNTHESIZED[2]~47, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~43 , DataBus_ALTERA_SYNTHESIZED[2]~43, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~44 , DataBus_ALTERA_SYNTHESIZED[2]~44, CPU16bit, 1
instance = comp, \b2v_inst17|Mux2~1 , b2v_inst17|Mux2~1, CPU16bit, 1
instance = comp, \b2v_inst17|Mux2~0 , b2v_inst17|Mux2~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~45 , DataBus_ALTERA_SYNTHESIZED[2]~45, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~51 , DataBus_ALTERA_SYNTHESIZED[2]~51, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~1 , b2v_inst17|Selector15~1, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~0 , b2v_inst17|Selector15~0, CPU16bit, 1
instance = comp, \b2v_inst17|Selector15~2 , b2v_inst17|Selector15~2, CPU16bit, 1
instance = comp, \b2v_inst17|Selector23~0 , b2v_inst17|Selector23~0, CPU16bit, 1
instance = comp, \b2v_inst17|Decoder0~3 , b2v_inst17|Decoder0~3, CPU16bit, 1
instance = comp, \b2v_inst17|c[7]~40 , b2v_inst17|c[7]~40, CPU16bit, 1
instance = comp, \b2v_inst17|c[7] , b2v_inst17|c[7], CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~19 , b2v_inst17|Mux0~19, CPU16bit, 1
instance = comp, \b2v_inst17|Mux6~1 , b2v_inst17|Mux6~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~83 , DataBus_ALTERA_SYNTHESIZED[6]~83, CPU16bit, 1
instance = comp, \b2v_inst17|Mux6~0 , b2v_inst17|Mux6~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~84 , DataBus_ALTERA_SYNTHESIZED[6]~84, CPU16bit, 1
instance = comp, \b2v_programReg|q[6] , b2v_programReg|q[6], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][6] , b2v_inst11|ramdata[4][6], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][6]~feeder , b2v_inst11|ramdata[6][6]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][6] , b2v_inst11|ramdata[6][6], CPU16bit, 1
instance = comp, \b2v_inst11|Mux9~0 , b2v_inst11|Mux9~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][6] , b2v_inst11|ramdata[7][6], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][6]~feeder , b2v_inst11|ramdata[5][6]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][6] , b2v_inst11|ramdata[5][6], CPU16bit, 1
instance = comp, \b2v_inst11|Mux9~1 , b2v_inst11|Mux9~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][6] , b2v_inst11|ramdata[1][6], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][6] , b2v_inst11|ramdata[0][6], CPU16bit, 1
instance = comp, \b2v_inst11|Mux9~2 , b2v_inst11|Mux9~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][6] , b2v_inst11|ramdata[3][6], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][6] , b2v_inst11|ramdata[2][6], CPU16bit, 1
instance = comp, \b2v_inst11|Mux9~3 , b2v_inst11|Mux9~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~85 , DataBus_ALTERA_SYNTHESIZED[6]~85, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~86 , DataBus_ALTERA_SYNTHESIZED[6]~86, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~3 , b2v_inst7|Mux8~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~4 , b2v_inst7|Mux8~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~5 , b2v_inst7|Mux8~5, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~6 , b2v_inst7|Mux8~6, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~2 , b2v_inst7|Mux8~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux8~7 , b2v_inst7|Mux8~7, CPU16bit, 1
instance = comp, \b2v_buffer|q[7]~7 , b2v_buffer|q[7]~7, CPU16bit, 1
instance = comp, \b2v_buffer|q[6] , b2v_buffer|q[6], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~87 , DataBus_ALTERA_SYNTHESIZED[6]~87, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[6] , b2v_inst9|reg_1[6], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~88 , DataBus_ALTERA_SYNTHESIZED[6]~88, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~89 , DataBus_ALTERA_SYNTHESIZED[6]~89, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~90 , DataBus_ALTERA_SYNTHESIZED[6]~90, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[6] , b2v_inst2|instrout[6], CPU16bit, 1
instance = comp, \b2v_inst|Selector5~0 , b2v_inst|Selector5~0, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[4] , b2v_inst2|instrout[4], CPU16bit, 1
instance = comp, \b2v_inst2|instrout[1]~feeder , b2v_inst2|instrout[1]~feeder, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[1] , b2v_inst2|instrout[1], CPU16bit, 1
instance = comp, \b2v_inst|Selector5~1 , b2v_inst|Selector5~1, CPU16bit, 1
instance = comp, \b2v_inst|regSel[1] , b2v_inst|regSel[1], CPU16bit, 1
instance = comp, \b2v_inst11|Decoder0~0 , b2v_inst11|Decoder0~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][13] , b2v_inst11|ramdata[0][13], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][13] , b2v_inst11|ramdata[1][13], CPU16bit, 1
instance = comp, \b2v_inst11|Mux2~2 , b2v_inst11|Mux2~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][13] , b2v_inst11|ramdata[3][13], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][13] , b2v_inst11|ramdata[2][13], CPU16bit, 1
instance = comp, \b2v_inst11|Mux2~3 , b2v_inst11|Mux2~3, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][13]~feeder , b2v_inst11|ramdata[5][13]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][13] , b2v_inst11|ramdata[5][13], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][13] , b2v_inst11|ramdata[4][13], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][13] , b2v_inst11|ramdata[6][13], CPU16bit, 1
instance = comp, \b2v_inst11|Mux2~0 , b2v_inst11|Mux2~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][13] , b2v_inst11|ramdata[7][13], CPU16bit, 1
instance = comp, \b2v_inst11|Mux2~1 , b2v_inst11|Mux2~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~149 , DataBus_ALTERA_SYNTHESIZED[13]~149, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~150 , DataBus_ALTERA_SYNTHESIZED[13]~150, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~0 , b2v_inst7|Mux2~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~1 , b2v_inst7|Mux2~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~2 , b2v_inst7|Mux2~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~3 , b2v_inst7|Mux2~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~4 , b2v_inst7|Mux2~4, CPU16bit, 1
instance = comp, \b2v_inst7|Mux2~5 , b2v_inst7|Mux2~5, CPU16bit, 1
instance = comp, \b2v_buffer|q[13]~13 , b2v_buffer|q[13]~13, CPU16bit, 1
instance = comp, \b2v_buffer|q[13] , b2v_buffer|q[13], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~151 , DataBus_ALTERA_SYNTHESIZED[13]~151, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~152 , DataBus_ALTERA_SYNTHESIZED[13]~152, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[13] , b2v_inst9|reg_1[13], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~153 , DataBus_ALTERA_SYNTHESIZED[13]~153, CPU16bit, 1
instance = comp, \b2v_inst17|Mux13~1 , b2v_inst17|Mux13~1, CPU16bit, 1
instance = comp, \b2v_inst17|Mux13~2 , b2v_inst17|Mux13~2, CPU16bit, 1
instance = comp, \b2v_inst17|Mux13~0 , b2v_inst17|Mux13~0, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~148 , DataBus_ALTERA_SYNTHESIZED[13]~148, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~154 , DataBus_ALTERA_SYNTHESIZED[13]~154, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[13]~155 , DataBus_ALTERA_SYNTHESIZED[13]~155, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[13] , b2v_inst2|instrout[13], CPU16bit, 1
instance = comp, \b2v_inst|next_state.adds1~0 , b2v_inst|next_state.adds1~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.adds1 , b2v_inst|current_state.adds1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.adds2 , b2v_inst|current_state.adds2, CPU16bit, 1
instance = comp, \b2v_inst|WideOr3~0 , b2v_inst|WideOr3~0, CPU16bit, 1
instance = comp, \SYNTHESIZED_WIRE_1~clkctrl , SYNTHESIZED_WIRE_1~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst7|Mux15~0 , b2v_inst7|Mux15~0, CPU16bit, 1
instance = comp, \b2v_inst7|Mux15~1 , b2v_inst7|Mux15~1, CPU16bit, 1
instance = comp, \b2v_inst7|Mux15~2 , b2v_inst7|Mux15~2, CPU16bit, 1
instance = comp, \b2v_inst7|Mux15~3 , b2v_inst7|Mux15~3, CPU16bit, 1
instance = comp, \b2v_inst7|Mux15~4 , b2v_inst7|Mux15~4, CPU16bit, 1
instance = comp, \b2v_buffer|q[0]~0 , b2v_buffer|q[0]~0, CPU16bit, 1
instance = comp, \b2v_buffer|q[0] , b2v_buffer|q[0], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~22 , DataBus_ALTERA_SYNTHESIZED[0]~22, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~23 , DataBus_ALTERA_SYNTHESIZED[0]~23, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][0] , b2v_inst11|ramdata[4][0], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][0]~feeder , b2v_inst11|ramdata[6][0]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][0] , b2v_inst11|ramdata[6][0], CPU16bit, 1
instance = comp, \b2v_inst11|Mux15~0 , b2v_inst11|Mux15~0, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][0] , b2v_inst11|ramdata[7][0], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][0] , b2v_inst11|ramdata[5][0], CPU16bit, 1
instance = comp, \b2v_inst11|Mux15~1 , b2v_inst11|Mux15~1, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][0] , b2v_inst11|ramdata[0][0], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][0] , b2v_inst11|ramdata[1][0], CPU16bit, 1
instance = comp, \b2v_inst11|Mux15~2 , b2v_inst11|Mux15~2, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][0] , b2v_inst11|ramdata[3][0], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][0]~feeder , b2v_inst11|ramdata[2][0]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][0] , b2v_inst11|ramdata[2][0], CPU16bit, 1
instance = comp, \b2v_inst11|Mux15~3 , b2v_inst11|Mux15~3, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~21 , DataBus_ALTERA_SYNTHESIZED[0]~21, CPU16bit, 1
instance = comp, \b2v_programReg|q[0] , b2v_programReg|q[0], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~20 , DataBus_ALTERA_SYNTHESIZED[0]~20, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~24 , DataBus_ALTERA_SYNTHESIZED[0]~24, CPU16bit, 1
instance = comp, \b2v_inst17|Mux0~6 , b2v_inst17|Mux0~6, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~25 , DataBus_ALTERA_SYNTHESIZED[0]~25, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~33 , DataBus_ALTERA_SYNTHESIZED[0]~33, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CPU16bit, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CPU16bit, 1
instance = comp, \b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , b2v_inst18|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU16bit, 1
instance = comp, \b2v_inst9|reg_1[7] , b2v_inst9|reg_1[7], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~100 , DataBus_ALTERA_SYNTHESIZED[7]~100, CPU16bit, 1
instance = comp, \b2v_buffer|q[7] , b2v_buffer|q[7], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~99 , DataBus_ALTERA_SYNTHESIZED[7]~99, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~101 , DataBus_ALTERA_SYNTHESIZED[7]~101, CPU16bit, 1
instance = comp, \b2v_programReg|q[7] , b2v_programReg|q[7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][7] , b2v_inst11|ramdata[3][7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][7] , b2v_inst11|ramdata[1][7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][7] , b2v_inst11|ramdata[0][7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][7] , b2v_inst11|ramdata[2][7], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~95 , DataBus_ALTERA_SYNTHESIZED[7]~95, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~96 , DataBus_ALTERA_SYNTHESIZED[7]~96, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][7] , b2v_inst11|ramdata[6][7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][7] , b2v_inst11|ramdata[7][7], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~93 , DataBus_ALTERA_SYNTHESIZED[7]~93, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][7]~feeder , b2v_inst11|ramdata[5][7]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][7] , b2v_inst11|ramdata[5][7], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][7] , b2v_inst11|ramdata[4][7], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~94 , DataBus_ALTERA_SYNTHESIZED[7]~94, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~97 , DataBus_ALTERA_SYNTHESIZED[7]~97, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~98 , DataBus_ALTERA_SYNTHESIZED[7]~98, CPU16bit, 1
instance = comp, \b2v_inst17|Mux7~0 , b2v_inst17|Mux7~0, CPU16bit, 1
instance = comp, \b2v_inst17|Mux7~1 , b2v_inst17|Mux7~1, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~91 , DataBus_ALTERA_SYNTHESIZED[7]~91, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~92 , DataBus_ALTERA_SYNTHESIZED[7]~92, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~102 , DataBus_ALTERA_SYNTHESIZED[7]~102, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[7] , b2v_inst2|instrout[7], CPU16bit, 1
instance = comp, \b2v_inst|Add1~0 , b2v_inst|Add1~0, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[8] , b2v_inst2|instrout[8], CPU16bit, 1
instance = comp, \b2v_inst2|instrout[2]~feeder , b2v_inst2|instrout[2]~feeder, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[2] , b2v_inst2|instrout[2], CPU16bit, 1
instance = comp, \b2v_inst2|instrout[5] , b2v_inst2|instrout[5], CPU16bit, 1
instance = comp, \b2v_inst|Selector4~0 , b2v_inst|Selector4~0, CPU16bit, 1
instance = comp, \b2v_inst|Selector4~1 , b2v_inst|Selector4~1, CPU16bit, 1
instance = comp, \b2v_inst|regSel[2] , b2v_inst|regSel[2], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[0][15] , b2v_inst11|ramdata[0][15], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[1][15] , b2v_inst11|ramdata[1][15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~173 , DataBus_ALTERA_SYNTHESIZED[15]~173, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[2][15] , b2v_inst11|ramdata[2][15], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[3][15] , b2v_inst11|ramdata[3][15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~174 , DataBus_ALTERA_SYNTHESIZED[15]~174, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~175 , DataBus_ALTERA_SYNTHESIZED[15]~175, CPU16bit, 1
instance = comp, \b2v_inst7|Mux0~8 , b2v_inst7|Mux0~8, CPU16bit, 1
instance = comp, \b2v_inst8|Mux0~0 , b2v_inst8|Mux0~0, CPU16bit, 1
instance = comp, \b2v_buffer|q[15] , b2v_buffer|q[15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~170 , DataBus_ALTERA_SYNTHESIZED[15]~170, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[6][15] , b2v_inst11|ramdata[6][15], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[4][15] , b2v_inst11|ramdata[4][15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~171 , DataBus_ALTERA_SYNTHESIZED[15]~171, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[7][15] , b2v_inst11|ramdata[7][15], CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][15]~feeder , b2v_inst11|ramdata[5][15]~feeder, CPU16bit, 1
instance = comp, \b2v_inst11|ramdata[5][15] , b2v_inst11|ramdata[5][15], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~172 , DataBus_ALTERA_SYNTHESIZED[15]~172, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~176 , DataBus_ALTERA_SYNTHESIZED[15]~176, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~177 , DataBus_ALTERA_SYNTHESIZED[15]~177, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[15] , b2v_inst2|instrout[15], CPU16bit, 1
instance = comp, \b2v_inst2|instrout[11]~feeder , b2v_inst2|instrout[11]~feeder, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[11] , b2v_inst2|instrout[11], CPU16bit, 1
instance = comp, \b2v_inst|Decoder0~0 , b2v_inst|Decoder0~0, CPU16bit, 1
instance = comp, \b2v_inst|next_state.ljump1~0 , b2v_inst|next_state.ljump1~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump1 , b2v_inst|current_state.ljump1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump2 , b2v_inst|current_state.ljump2, CPU16bit, 1
instance = comp, \b2v_inst|current_state.ljump3 , b2v_inst|current_state.ljump3, CPU16bit, 1
instance = comp, \b2v_inst|WideOr10~0 , b2v_inst|WideOr10~0, CPU16bit, 1
instance = comp, \b2v_buffer|q[12] , b2v_buffer|q[12], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~145 , DataBus_ALTERA_SYNTHESIZED[12]~145, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~146 , DataBus_ALTERA_SYNTHESIZED[12]~146, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[12]~147 , DataBus_ALTERA_SYNTHESIZED[12]~147, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[12] , b2v_inst2|instrout[12], CPU16bit, 1
instance = comp, \b2v_inst|Selector13~0 , b2v_inst|Selector13~0, CPU16bit, 1
instance = comp, \b2v_inst|Selector13~1 , b2v_inst|Selector13~1, CPU16bit, 1
instance = comp, \b2v_inst|Selector13~2 , b2v_inst|Selector13~2, CPU16bit, 1
instance = comp, \b2v_inst|current_state.incPC1 , b2v_inst|current_state.incPC1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.incPC2 , b2v_inst|current_state.incPC2, CPU16bit, 1
instance = comp, \b2v_inst|current_state.incPC3~feeder , b2v_inst|current_state.incPC3~feeder, CPU16bit, 1
instance = comp, \b2v_inst|current_state.incPC3 , b2v_inst|current_state.incPC3, CPU16bit, 1
instance = comp, \SYNTHESIZED_WIRE_7~clkctrl , SYNTHESIZED_WIRE_7~clkctrl, CPU16bit, 1
instance = comp, \b2v_inst2|instrout[14] , b2v_inst2|instrout[14], CPU16bit, 1
instance = comp, \b2v_inst|Decoder0~1 , b2v_inst|Decoder0~1, CPU16bit, 1
instance = comp, \b2v_inst|next_state.mux1~0 , b2v_inst|next_state.mux1~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux1 , b2v_inst|current_state.mux1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux2 , b2v_inst|current_state.mux2, CPU16bit, 1
instance = comp, \b2v_inst|Selector14~0 , b2v_inst|Selector14~0, CPU16bit, 1
instance = comp, \b2v_inst|muxsel[0] , b2v_inst|muxsel[0], CPU16bit, 1
instance = comp, \b2v_inst|Selector12~0 , b2v_inst|Selector12~0, CPU16bit, 1
instance = comp, \b2v_inst|muxsel[1] , b2v_inst|muxsel[1], CPU16bit, 1
instance = comp, \b2v_inst|next_state.mux8~0 , b2v_inst|next_state.mux8~0, CPU16bit, 1
instance = comp, \b2v_inst|next_state.mux8~1 , b2v_inst|next_state.mux8~1, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux8 , b2v_inst|current_state.mux8, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux9 , b2v_inst|current_state.mux9, CPU16bit, 1
instance = comp, \b2v_inst|Selector11~0 , b2v_inst|Selector11~0, CPU16bit, 1
instance = comp, \b2v_inst|muxsel[2] , b2v_inst|muxsel[2], CPU16bit, 1
instance = comp, \b2v_inst|next_state.mux6~0 , b2v_inst|next_state.mux6~0, CPU16bit, 1
instance = comp, \b2v_inst|current_state.mux6 , b2v_inst|current_state.mux6, CPU16bit, 1
instance = comp, \b2v_inst|mdsel~0 , b2v_inst|mdsel~0, CPU16bit, 1
instance = comp, \b2v_inst|WideOr21~0 , b2v_inst|WideOr21~0, CPU16bit, 1
instance = comp, \b2v_inst|mdsel , b2v_inst|mdsel, CPU16bit, 1
instance = comp, \b2v_inst|muxWr~0 , b2v_inst|muxWr~0, CPU16bit, 1
instance = comp, \b2v_inst|Selector16~0 , b2v_inst|Selector16~0, CPU16bit, 1
instance = comp, \b2v_inst17|c[0]~52 , b2v_inst17|c[0]~52, CPU16bit, 1
instance = comp, \b2v_inst17|c[0] , b2v_inst17|c[0], CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~26 , DataBus_ALTERA_SYNTHESIZED[0]~26, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~27 , DataBus_ALTERA_SYNTHESIZED[0]~27, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~28 , DataBus_ALTERA_SYNTHESIZED[0]~28, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[0]~178 , DataBus_ALTERA_SYNTHESIZED[0]~178, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~179 , DataBus_ALTERA_SYNTHESIZED[1]~179, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[1]~180 , DataBus_ALTERA_SYNTHESIZED[1]~180, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[2]~181 , DataBus_ALTERA_SYNTHESIZED[2]~181, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[3]~182 , DataBus_ALTERA_SYNTHESIZED[3]~182, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[4]~183 , DataBus_ALTERA_SYNTHESIZED[4]~183, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[5]~184 , DataBus_ALTERA_SYNTHESIZED[5]~184, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[6]~185 , DataBus_ALTERA_SYNTHESIZED[6]~185, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[7]~186 , DataBus_ALTERA_SYNTHESIZED[7]~186, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[8]~187 , DataBus_ALTERA_SYNTHESIZED[8]~187, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[10]~190 , DataBus_ALTERA_SYNTHESIZED[10]~190, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[11]~191 , DataBus_ALTERA_SYNTHESIZED[11]~191, CPU16bit, 1
instance = comp, \DataBus_ALTERA_SYNTHESIZED[15]~193 , DataBus_ALTERA_SYNTHESIZED[15]~193, CPU16bit, 1
instance = comp, \b2v_inst4|times[0]~16 , b2v_inst4|times[0]~16, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan0~1 , b2v_inst4|LessThan0~1, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan0~2 , b2v_inst4|LessThan0~2, CPU16bit, 1
instance = comp, \b2v_inst4|times[14]~44 , b2v_inst4|times[14]~44, CPU16bit, 1
instance = comp, \b2v_inst4|times[15]~46 , b2v_inst4|times[15]~46, CPU16bit, 1
instance = comp, \b2v_inst4|times[15] , b2v_inst4|times[15], CPU16bit, 1
instance = comp, \b2v_inst4|LessThan0~0 , b2v_inst4|LessThan0~0, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan0~3 , b2v_inst4|LessThan0~3, CPU16bit, 1
instance = comp, \b2v_inst4|times[0] , b2v_inst4|times[0], CPU16bit, 1
instance = comp, \b2v_inst4|times[1]~18 , b2v_inst4|times[1]~18, CPU16bit, 1
instance = comp, \b2v_inst4|times[1] , b2v_inst4|times[1], CPU16bit, 1
instance = comp, \b2v_inst4|times[2]~20 , b2v_inst4|times[2]~20, CPU16bit, 1
instance = comp, \b2v_inst4|times[2] , b2v_inst4|times[2], CPU16bit, 1
instance = comp, \b2v_inst4|times[3]~22 , b2v_inst4|times[3]~22, CPU16bit, 1
instance = comp, \b2v_inst4|times[3] , b2v_inst4|times[3], CPU16bit, 1
instance = comp, \b2v_inst4|times[4]~24 , b2v_inst4|times[4]~24, CPU16bit, 1
instance = comp, \b2v_inst4|times[4] , b2v_inst4|times[4], CPU16bit, 1
instance = comp, \b2v_inst4|times[5]~26 , b2v_inst4|times[5]~26, CPU16bit, 1
instance = comp, \b2v_inst4|times[5] , b2v_inst4|times[5], CPU16bit, 1
instance = comp, \b2v_inst4|times[6]~28 , b2v_inst4|times[6]~28, CPU16bit, 1
instance = comp, \b2v_inst4|times[6] , b2v_inst4|times[6], CPU16bit, 1
instance = comp, \b2v_inst4|times[7]~30 , b2v_inst4|times[7]~30, CPU16bit, 1
instance = comp, \b2v_inst4|times[7] , b2v_inst4|times[7], CPU16bit, 1
instance = comp, \b2v_inst4|times[8]~32 , b2v_inst4|times[8]~32, CPU16bit, 1
instance = comp, \b2v_inst4|times[8] , b2v_inst4|times[8], CPU16bit, 1
instance = comp, \b2v_inst4|times[9]~34 , b2v_inst4|times[9]~34, CPU16bit, 1
instance = comp, \b2v_inst4|times[9] , b2v_inst4|times[9], CPU16bit, 1
instance = comp, \b2v_inst4|times[10]~36 , b2v_inst4|times[10]~36, CPU16bit, 1
instance = comp, \b2v_inst4|times[10] , b2v_inst4|times[10], CPU16bit, 1
instance = comp, \b2v_inst4|times[11]~38 , b2v_inst4|times[11]~38, CPU16bit, 1
instance = comp, \b2v_inst4|times[11] , b2v_inst4|times[11], CPU16bit, 1
instance = comp, \b2v_inst4|times[12]~40 , b2v_inst4|times[12]~40, CPU16bit, 1
instance = comp, \b2v_inst4|times[12] , b2v_inst4|times[12], CPU16bit, 1
instance = comp, \b2v_inst4|times[13]~42 , b2v_inst4|times[13]~42, CPU16bit, 1
instance = comp, \b2v_inst4|times[13] , b2v_inst4|times[13], CPU16bit, 1
instance = comp, \b2v_inst4|times[14] , b2v_inst4|times[14], CPU16bit, 1
instance = comp, \b2v_inst4|LessThan4~0 , b2v_inst4|LessThan4~0, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan4~1 , b2v_inst4|LessThan4~1, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan4~2 , b2v_inst4|LessThan4~2, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan4~3 , b2v_inst4|LessThan4~3, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~0 , b2v_inst4|LessThan2~0, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan4~4 , b2v_inst4|LessThan4~4, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan5~0 , b2v_inst4|LessThan5~0, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~2 , b2v_inst4|LessThan2~2, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~1 , b2v_inst4|LessThan2~1, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~3 , b2v_inst4|LessThan2~3, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~4 , b2v_inst4|LessThan2~4, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan5~1 , b2v_inst4|LessThan5~1, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan5~2 , b2v_inst4|LessThan5~2, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan5~3 , b2v_inst4|LessThan5~3, CPU16bit, 1
instance = comp, \b2v_inst4|LessThan5~4 , b2v_inst4|LessThan5~4, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[4]~0 , b2v_inst4|ds_reg[4]~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr13~0 , b2v_inst4|WideOr13~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr27~0 , b2v_inst4|WideOr27~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[4]~1 , b2v_inst4|ds_reg[4]~1, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr6~0 , b2v_inst4|WideOr6~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr20~0 , b2v_inst4|WideOr20~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~2 , b2v_inst4|ds_reg~2, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~3 , b2v_inst4|ds_reg~3, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[0] , b2v_inst4|ds_reg[0], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr5~0 , b2v_inst4|WideOr5~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr19~0 , b2v_inst4|WideOr19~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~4 , b2v_inst4|ds_reg~4, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr26~0 , b2v_inst4|WideOr26~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr12~0 , b2v_inst4|WideOr12~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~5 , b2v_inst4|ds_reg~5, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[1] , b2v_inst4|ds_reg[1], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr2~0 , b2v_inst4|WideOr2~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr9~0 , b2v_inst4|WideOr9~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr16~0 , b2v_inst4|WideOr16~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr23~0 , b2v_inst4|WideOr23~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~6 , b2v_inst4|ds_reg~6, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~7 , b2v_inst4|ds_reg~7, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[4] , b2v_inst4|ds_reg[4], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr22~0 , b2v_inst4|WideOr22~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr1~0 , b2v_inst4|WideOr1~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr15~0 , b2v_inst4|WideOr15~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~8 , b2v_inst4|ds_reg~8, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr8~0 , b2v_inst4|WideOr8~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~9 , b2v_inst4|ds_reg~9, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[5] , b2v_inst4|ds_reg[5], CPU16bit, 1
instance = comp, \b2v_inst4|ds_en~0 , b2v_inst4|ds_en~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_en[3] , b2v_inst4|ds_en[3], CPU16bit, 1
instance = comp, \b2v_inst4|ds_en~1 , b2v_inst4|ds_en~1, CPU16bit, 1
instance = comp, \b2v_inst4|ds_en[2] , b2v_inst4|ds_en[2], CPU16bit, 1
instance = comp, \b2v_inst4|always1~0 , b2v_inst4|always1~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_en[1] , b2v_inst4|ds_en[1], CPU16bit, 1
instance = comp, \b2v_inst4|LessThan2~5 , b2v_inst4|LessThan2~5, CPU16bit, 1
instance = comp, \b2v_inst4|ds_en[0] , b2v_inst4|ds_en[0], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr25~0 , b2v_inst4|WideOr25~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr18~0 , b2v_inst4|WideOr18~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~10 , b2v_inst4|ds_reg~10, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr11~0 , b2v_inst4|WideOr11~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr4~0 , b2v_inst4|WideOr4~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~11 , b2v_inst4|ds_reg~11, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[2] , b2v_inst4|ds_reg[2], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr3~0 , b2v_inst4|WideOr3~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr17~0 , b2v_inst4|WideOr17~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~12 , b2v_inst4|ds_reg~12, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr10~0 , b2v_inst4|WideOr10~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr24~0 , b2v_inst4|WideOr24~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~13 , b2v_inst4|ds_reg~13, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[3] , b2v_inst4|ds_reg[3], CPU16bit, 1
instance = comp, \b2v_inst4|WideOr14~0 , b2v_inst4|WideOr14~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr21~0 , b2v_inst4|WideOr21~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~14 , b2v_inst4|ds_reg~14, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr0~0 , b2v_inst4|WideOr0~0, CPU16bit, 1
instance = comp, \b2v_inst4|WideOr7~0 , b2v_inst4|WideOr7~0, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg~15 , b2v_inst4|ds_reg~15, CPU16bit, 1
instance = comp, \b2v_inst4|ds_reg[6] , b2v_inst4|ds_reg[6], CPU16bit, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CPU16bit, 1
