<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 604</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page604-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce604.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-30&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">DEBUG,&#160;BRANCH&#160;PROFILE,&#160;TSC,&#160;AND RESOURCE&#160;MONITORING&#160;FEATURES</p>
<p style="position:absolute;top:288px;left:68px;white-space:nowrap" class="ft09">The call stack profiling capability is an&#160;enhancement of the LBR facility.&#160;The LBR stack is a ring buffer&#160;typically&#160;used&#160;<br/>to profile&#160;control flow&#160;transitions resulting from&#160;branches. However,&#160;the finite&#160;depth of the&#160;LBR stack&#160;often&#160;become&#160;<br/>less effective when&#160;profiling&#160;certain&#160;high-level languages (e.g. C++),&#160;where a&#160;transition of the&#160;execution&#160;flow is&#160;<br/>accompanied by a large number of leaf function calls, each of which returns an individual parameter to form&#160;the list&#160;<br/>of&#160;parameters for the main execution&#160;function call.&#160;A long&#160;list&#160;of&#160;such&#160;parameters returned by the leaf&#160;functions&#160;<br/>would&#160;serve to&#160;flush&#160;the data captured in&#160;the LBR&#160;stack,&#160;often losing&#160;the main execution&#160;context.&#160;<br/>When&#160;the call stack feature&#160;is enabled,&#160;the LBR&#160;stack will capture unfiltered&#160;call&#160;data&#160;normally,&#160;but as&#160;return&#160;<br/>instructions&#160;are&#160;executed the last captured&#160;branch record is flushed from the on-chip registers in a last-in&#160;first-out&#160;<br/>(LIFO)&#160;manner. Thus, branch&#160;information relative&#160;to leaf&#160;functions will not be captured, while preserving&#160;the call&#160;<br/>stack information&#160;of&#160;the main line&#160;execution&#160;path.<br/>The configuration of&#160;the call&#160;stack facility is&#160;summarized below:</p>
<p style="position:absolute;top:490px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:491px;left:93px;white-space:nowrap" class="ft07">Set&#160;IA32_DEBUGCTL.LBR&#160;(bit 0) to enable&#160;the LBR stack&#160;to capture&#160;branch&#160;records. The&#160;source&#160;and target&#160;<br/>addresses&#160;of the&#160;call branches will be&#160;captured&#160;in the&#160;16 pairs of&#160;From/To&#160;LBR MSRs&#160;that form&#160;the LBR stack.</p>
<p style="position:absolute;top:529px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:530px;left:93px;white-space:nowrap" class="ft07">Program&#160;the Top of Stack (TOS)&#160;MSR&#160;that points&#160;to the&#160;last&#160;valid from/to pair. This&#160;register is&#160;incremented by&#160;<br/>1,&#160;modulo&#160;16,&#160;before&#160;recording the&#160;next pair&#160;of addresses.</p>
<p style="position:absolute;top:568px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:569px;left:93px;white-space:nowrap" class="ft02">Program the&#160;branch&#160;filtering bits of MSR_LBR_SELECT&#160;(bits 0:8) as&#160;desired.</p>
<p style="position:absolute;top:591px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:592px;left:93px;white-space:nowrap" class="ft08">Program the&#160;MSR_LBR_SELECT&#160;to enable&#160;LIFO&#160;filtering&#160;of&#160;return instructions with:<br/>—&#160;The following bits in MSR_LBR_SELECT&#160;must&#160;be&#160;set to&#160;‘1’:&#160;JCC, NEAR_IND_JMP, NEAR_REL_JMP,&#160;</p>
<p style="position:absolute;top:632px;left:119px;white-space:nowrap" class="ft02">FAR_BRANCH, EN_CALLSTACK;</p>
<p style="position:absolute;top:656px;left:93px;white-space:nowrap" class="ft08">—&#160;The following bits in MSR_LBR_SELECT&#160;must&#160;be&#160;cleared: NEAR_REL_CALL, NEAR-IND_CALL,&#160;NEAR_RET;<br/>—&#160;At&#160;most one&#160;of&#160;CPL_EQ_0,&#160;CPL_NEQ_0&#160;is set.</p>
<p style="position:absolute;top:704px;left:68px;white-space:nowrap" class="ft07">Note that when call stack profiling is enabled, “zero length&#160;calls” are excluded&#160;from&#160;writing into&#160;the LBRs. (A “zero&#160;<br/>length&#160;call” uses&#160;the&#160;attribute&#160;of the&#160;call instruction to&#160;push&#160;the immediate instruction&#160;pointer&#160;on to the&#160;stack and&#160;<br/>then pops off that address&#160;into a&#160;register. This&#160;is&#160;accomplished&#160;without any&#160;matching return on&#160;the call.)</p>
<p style="position:absolute;top:787px;left:68px;white-space:nowrap" class="ft04">17.9.1&#160;</p>
<p style="position:absolute;top:787px;left:148px;white-space:nowrap" class="ft04">LBR Stack Enhancement</p>
<p style="position:absolute;top:818px;left:68px;white-space:nowrap" class="ft07">Processors based&#160;on Intel&#160;microarchitecture code name&#160;Haswell&#160;provide 16 pairs of MSR&#160;to record last&#160;branch&#160;<br/>record information. The layout&#160;of&#160;each MSR&#160;pair&#160;is&#160;enumerated by&#160;IA32_PERF_CAPABILITIES[5:0] = 04H, and&#160;is&#160;<br/>shown in&#160;<a href="o_fe12b1e2a880e0ce-604.html">Table&#160;17-14&#160;and</a><a href="o_fe12b1e2a880e0ce-602.html">&#160;Table&#160;17-9.</a></p>
<p style="position:absolute;top:144px;left:72px;white-space:nowrap" class="ft02">FAR_BRANCH</p>
<p style="position:absolute;top:144px;left:191px;white-space:nowrap" class="ft02">8</p>
<p style="position:absolute;top:144px;left:270px;white-space:nowrap" class="ft02">R/W</p>
<p style="position:absolute;top:144px;left:332px;white-space:nowrap" class="ft02">When set, do not capture far&#160;branches</p>
<p style="position:absolute;top:166px;left:72px;white-space:nowrap" class="ft02">EN_CALLSTACK</p>
<p style="position:absolute;top:163px;left:164px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:166px;left:191px;white-space:nowrap" class="ft02">9</p>
<p style="position:absolute;top:166px;left:332px;white-space:nowrap" class="ft02">Enable&#160;LBR stack to&#160;use&#160;LIFO&#160;filtering to capture Call stack&#160;profile</p>
<p style="position:absolute;top:189px;left:72px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:189px;left:191px;white-space:nowrap" class="ft02">63:10</p>
<p style="position:absolute;top:189px;left:332px;white-space:nowrap" class="ft02">Must be&#160;zero</p>
<p style="position:absolute;top:215px;left:69px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:234px;left:68px;white-space:nowrap" class="ft02">1.&#160;Must&#160;set valid combination&#160;of&#160;bits&#160;0-8 in&#160;conjunction&#160;with&#160;bit 9 (as&#160;described below), otherwise the&#160;contents of&#160;the&#160;LBR MSRs are&#160;</p>
<p style="position:absolute;top:251px;left:82px;white-space:nowrap" class="ft02">undefined.</p>
<p style="position:absolute;top:906px;left:221px;white-space:nowrap" class="ft06">Table 17-14. &#160;&#160;MSR_LASTBRANCH_x_FROM_IP with TSX Information</p>
<p style="position:absolute;top:927px;left:72px;white-space:nowrap" class="ft02">Bit Field</p>
<p style="position:absolute;top:927px;left:191px;white-space:nowrap" class="ft02">Bit&#160;Offset</p>
<p style="position:absolute;top:927px;left:270px;white-space:nowrap" class="ft02">Access</p>
<p style="position:absolute;top:927px;left:332px;white-space:nowrap" class="ft02">Description</p>
<p style="position:absolute;top:950px;left:72px;white-space:nowrap" class="ft02">Data</p>
<p style="position:absolute;top:950px;left:191px;white-space:nowrap" class="ft02">47:0</p>
<p style="position:absolute;top:950px;left:270px;white-space:nowrap" class="ft02">R/O</p>
<p style="position:absolute;top:950px;left:332px;white-space:nowrap" class="ft02">This is&#160;the “branch from“ address.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-590.html">Section 17.4.8.1</a>&#160;for address&#160;format.</p>
<p style="position:absolute;top:972px;left:72px;white-space:nowrap" class="ft02">SIGN_EXT</p>
<p style="position:absolute;top:972px;left:191px;white-space:nowrap" class="ft02">60:48</p>
<p style="position:absolute;top:972px;left:270px;white-space:nowrap" class="ft02">R/0</p>
<p style="position:absolute;top:972px;left:332px;white-space:nowrap" class="ft02">Signed&#160;extension of&#160;bit 47 of&#160;this register.</p>
<p style="position:absolute;top:995px;left:72px;white-space:nowrap" class="ft02">TSX_ABORT</p>
<p style="position:absolute;top:995px;left:191px;white-space:nowrap" class="ft02">61</p>
<p style="position:absolute;top:995px;left:270px;white-space:nowrap" class="ft02">R/0</p>
<p style="position:absolute;top:995px;left:332px;white-space:nowrap" class="ft02">When set, indicates a TSX Abort entry</p>
<p style="position:absolute;top:1011px;left:332px;white-space:nowrap" class="ft02">LBR_FROM:&#160;EIP at&#160;the time&#160;of&#160;the&#160;TSX Abort</p>
<p style="position:absolute;top:1028px;left:332px;white-space:nowrap" class="ft02">LBR_TO: EIP of&#160;the start&#160;of&#160;HLE region,&#160;or&#160;EIP&#160;of&#160;the&#160;RTM&#160;Abort&#160;Handler</p>
<p style="position:absolute;top:1050px;left:72px;white-space:nowrap" class="ft02">IN_TSX</p>
<p style="position:absolute;top:1050px;left:191px;white-space:nowrap" class="ft02">62</p>
<p style="position:absolute;top:1050px;left:270px;white-space:nowrap" class="ft02">R/0</p>
<p style="position:absolute;top:1050px;left:332px;white-space:nowrap" class="ft02">When set, indicates the entry occurred&#160;in&#160;a&#160;TSX&#160;region</p>
<p style="position:absolute;top:100px;left:183px;white-space:nowrap" class="ft06">Table&#160;17-13.&#160;&#160; MSR_LBR_SELECT&#160;for Intel® microarchitecture code name&#160;Haswell</p>
<p style="position:absolute;top:121px;left:72px;white-space:nowrap" class="ft02">Bit Field</p>
<p style="position:absolute;top:121px;left:191px;white-space:nowrap" class="ft02">Bit&#160;Offset</p>
<p style="position:absolute;top:121px;left:270px;white-space:nowrap" class="ft02">Access</p>
<p style="position:absolute;top:121px;left:332px;white-space:nowrap" class="ft02">Description</p>
</div>
</body>
</html>
