<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vispDhub</title></head>
<body>
<h1>vispDhub
        </h1>
<p><a HREF="#vdHub64bDhubChMap">INTERFACE: vdHub64bDhubChMap</a></p>
<p><a HREF="#vdHub64bDhubSemMap">INTERFACE: vdHub64bDhubSemMap</a></p>
<p><a NAME="vdHub64bDhubChMap"> 
<a HREF="#vispDhub">vdHub64bDhubChMap</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>vdHub64bDhubChMap</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="vdHub64bDhubChMap_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p>vdHub64b</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BANK #0</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX1_IPI0_W</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI0 Write (2ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX1_IPI1_W</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI1 Write (2ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX1_IPI2_W</p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI2 Write (2ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX1_IPI3_W</p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 IPI3 Write (2ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX2_Y_W</p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2 Y Write (4ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX2_C_W</p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2_C Write (4ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX1_EMD_W</p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX1 4to1 selected IPI Embedded Data Write (1ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>RX2_EMD_W</p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI-RX2 IPI Embedded Data Write (1ND) channel</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>BCM_R</p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BCM read (1D) channel</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="vdHub64bDhubChMap_RSVDx0_b4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="vdHub64bDhubSemMap"> 
<a HREF="#vispDhub">vdHub64bDhubSemMap</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>vdHub64bDhubSemMap</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="vdHub64bDhubSemMap_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="vdHub64bDhubSemMap_vdHub64bDhub">vdHub64bDhub</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH0_intr</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH1_intr</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH2_intr</p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH3_intr</p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH4_intr</p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH5_intr</p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH6_intr</p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH7_intr</p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH8_intr</p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH9_intr</p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH10_intr</p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH11_intr</p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH12_intr</p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH13_intr</p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH14_intr</p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>CH15_intr</p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DHUB semaphore interrupt v_intr0 to v_intr15 are configurable, 30 Interrupts are selected by 30bit selector controls to use any 16 semaphore interrupts. BF_LPGLOB_VISPLP_INTR_uPINT*_ENB selector control bits are used for interrupt selection of each semaphore interrupt channel. Bellow interrupt mapping is the default interrupt mapping done based on the default value of the selector value. Recommended to change the selector values as needed.</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr0</p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: csirx1_irq_pl:- CSI2RX1-Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr1</p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: isplite_irq_pl:- ISPPICO Processing interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr2</p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_to_cpu_captch0_pl:- 1Shot/1inNthShot CSIRX1-IPI0 video capture Interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr3</p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_to_cpu_captch1_pl:- 1Shot/1inNthShot CSIRX1-IPI1video capture Interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr4</p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_to_cpu_captch2_pl:- 1Shot/1inNthShot CSIRX1-IPI2 video capture Interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr5</p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_to_cpu_captch3_pl:- 1Shot/1inNthShot CSIRX1-IPI3 video capture Interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr6</p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: video_mute_intr_sync_pl:- CSI-RX1 Video HW Mute Assert/Deassert Indication Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr7</p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: visp_bcmInvalidReq_pl:- BCMQ invalid Request Flag</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr8</p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_ISPLITE_to_cpu_pl:- ISPLITE input IPI frame End Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr9</p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: csirx2_irq_pl :- CSI2RX2-Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr10</p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: ispfull_irq_pl:- ISP8000UL Processing interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr11</p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: dwp_dwe_int_pl:- Dewarp Processing interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr12</p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: venc_irq_pl:- Vencoder Processing interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr13</p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: video_mute_intr_pl:- CSI-RX2 Video HW Mute Assert/Deassert Indication Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr14</p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_to_cpu_captch_pl:- 1Shot/1inNthShot CSIRX2-IPI video capture Interrupt to CPU</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>v_intr15</p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Default: eof_pl_ISPFULL_to_cpu_pl:- ISPFULL input IPI frame End Interrupt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="vdHub64bDhubSemMap_RSVDx0_b5"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
</body></html>