// Seed: 2405316386
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5
    , id_22,
    input uwire id_6,
    input tri id_7,
    output tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input wire id_16,
    input tri id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri0 id_20
);
  assign id_1  = 1;
  assign id_22 = 1;
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri id_6,
    output wand id_7,
    output tri id_8,
    output wand id_9,
    output tri1 id_10,
    input wor id_11,
    output wor id_12,
    input supply1 id_13,
    input tri id_14,
    input tri1 id_15
);
  assign id_10 = id_1;
  module_0(
      id_6,
      id_10,
      id_14,
      id_3,
      id_5,
      id_3,
      id_11,
      id_4,
      id_12,
      id_15,
      id_3,
      id_0,
      id_13,
      id_11,
      id_1,
      id_11,
      id_0,
      id_3,
      id_8,
      id_7,
      id_3
  );
endmodule
