// Seed: 396298838
module module_0 #(
    parameter id_17 = 32'd91
) (
    output wire id_0,
    input tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input tri0 id_10
    , _id_17,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input wire id_14,
    input wor id_15
);
  wire id_18;
  assign module_1.id_1 = 0;
  logic [id_17 : 1] id_19;
  ;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  tri  id_5,
    input  wor  id_6
    , id_8
);
  logic id_9;
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_6,
      id_1,
      id_2,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0
  );
endmodule
