// Seed: 1480572481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wire id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input supply1 id_17,
    input tri1 id_18,
    input wire id_19,
    input wand id_20,
    input tri id_21,
    output tri id_22,
    input wire id_23,
    output uwire id_24,
    input wor id_25,
    input wor id_26,
    output tri id_27,
    input uwire id_28,
    output tri0 id_29,
    output wor id_30,
    output tri1 id_31,
    output supply1 id_32,
    input uwire id_33,
    input wor id_34,
    output wor id_35,
    input wand id_36
);
  uwire id_38 = 1'h0;
  module_0(
      id_38, id_38, id_38, id_38, id_38, id_38, id_38
  );
endmodule
