<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mark1_rpi_camera.twx mark1_rpi_camera.ncd -o
mark1_rpi_camera.twr mark1_rpi_camera.pcf -ucf mark1_rpi_camera.ucf

</twCmdLine><twDesign>mark1_rpi_camera.ncd</twDesign><twDesignPath>mark1_rpi_camera.ncd</twDesignPath><twPCF>mark1_rpi_camera.pcf</twPCF><twPcfPath>mark1_rpi_camera.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK100 = PERIOD &quot;clkspi_grp&quot; 10.0 ns;" ScopeName="">TS_PER_CLK100 = PERIOD TIMEGRP &quot;clkspi_grp&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.567</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_12 (SLICE_X15Y49.C1), 13 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.433</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>4.486</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y58.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;13&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>4.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.730</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_9</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>4.191</twTotPathDel><twClkSkew dest = "0.662" src = "0.706">0.044</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_9</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;13&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>2.899</twRouteDel><twTotDel>4.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.748</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_12</twDest><twTotPathDel>4.171</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;13&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3</twBEL><twBEL>mem_interface0/data_out_sr_12</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>4.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_7 (SLICE_X15Y52.A2), 13 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.496</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_7</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew dest = "0.658" src = "0.708">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y58.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13</twBEL><twBEL>mem_interface0/data_out_sr_7</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>2.937</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.587</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_8</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_7</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew dest = "0.658" src = "0.706">0.048</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_8</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13</twBEL><twBEL>mem_interface0/data_out_sr_7</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>2.931</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.591</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_5</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_7</twDest><twTotPathDel>4.327</twTotPathDel><twClkSkew dest = "0.658" src = "0.705">0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_5</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>N90</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;9&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13</twBEL><twBEL>mem_interface0/data_out_sr_7</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>2.882</twRouteDel><twTotDel>4.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_2 (SLICE_X16Y57.B3), 13 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.555</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>4.355</twTotPathDel><twClkSkew dest = "0.653" src = "0.708">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y58.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.346</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>4.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.852</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_9</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew dest = "0.653" src = "0.706">0.053</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_9</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.258</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>4.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.870</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>4.040</twTotPathDel><twClkSkew dest = "0.653" src = "0.708">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/sum_y_step_1&lt;13&gt;</twComp><twBEL>cs_preview_fifo&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.258</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>4.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP &quot;clkspi_grp&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_11 (SLICE_X7Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_11</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_7 (SLICE_X9Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_6</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_7</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_6</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_interface0/data_in_sr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_7</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_3 (SLICE_X11Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_2</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_3</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_2</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>mem_interface0/data_in_sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP &quot;clkspi_grp&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="9.520" period="10.000" constraintValue="10.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_in_sr&lt;14&gt;/CLK" logResource="mem_interface0/data_in_sr_12/CK" locationPin="SLICE_X8Y58.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="9.520" period="10.000" constraintValue="5.000" deviceLimit="0.240" physResource="mem_interface0/data_in_sr&lt;14&gt;/SR" logResource="mem_interface0/data_in_sr_12/SR" locationPin="SLICE_X8Y58.SR" clockNet="SYS_SPI_SS_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;</twConstName><twItemCnt>3061</twItemCnt><twErrCntSetup>78</twErrCntSetup><twErrCntEndPt>78</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>460</twEndPtCnt><twPathErrCnt>78</twPathErrCnt><twMinPer>101.438</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_5 (SLICE_X23Y27.B5), 10 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.390</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_5</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew dest = "1.325" src = "1.973">0.648</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N158</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N237</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/i2c_data_5_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_5</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.880</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_5</twDest><twTotPathDel>4.627</twTotPathDel><twClkSkew dest = "0.298" src = "0.306">0.008</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO13</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>rom_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N237</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/i2c_data_5_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_5</twBEL></twPathDel><twLogDel>2.432</twLogDel><twRouteDel>2.195</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.150</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_5</twDest><twTotPathDel>4.357</twTotPathDel><twClkSkew dest = "0.298" src = "0.306">0.008</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>rom_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N237</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;5&gt;</twComp><twBEL>camera_conf_block/i2c_data_5_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_5</twBEL></twPathDel><twLogDel>2.432</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>4.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_4 (SLICE_X22Y27.A5), 7 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.307</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>3.054</twTotPathDel><twClkSkew dest = "1.325" src = "1.973">0.648</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N159</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N238</twComp><twBEL>camera_conf_block/_n0110_inv_SW9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>N241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>3.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.319</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>4.188</twTotPathDel><twClkSkew dest = "0.298" src = "0.306">0.008</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO12</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>rom_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N238</twComp><twBEL>camera_conf_block/_n0110_inv_SW9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>N241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.785</twRouteDel><twTotDel>4.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.575</twSlack><twSrc BELType="FF">camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>3.907</twTotPathDel><twClkSkew dest = "0.690" src = "0.723">0.033</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd2</twComp><twBEL>camera_conf_block/reg_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N159</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N238</twComp><twBEL>camera_conf_block/_n0110_inv_SW9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>N241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>2.615</twRouteDel><twTotDel>3.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_3 (SLICE_X20Y27.D6), 10 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.259</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>3.006</twTotPathDel><twClkSkew dest = "1.325" src = "1.973">0.648</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N158</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N243</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>1.646</twRouteDel><twTotDel>3.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.987</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>4.520</twTotPathDel><twClkSkew dest = "0.298" src = "0.306">0.008</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>rom_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N243</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>2.393</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>4.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.273</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>4.234</twTotPathDel><twClkSkew dest = "0.298" src = "0.306">0.008</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO11</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>rom_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N243</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>2.393</twLogDel><twRouteDel>1.841</twRouteDel><twTotDel>4.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X19Y30.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037151</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_5</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X19Y30.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037131</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/tick_count_3 (SLICE_X21Y33.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/tick_count_3</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/tick_count_3</twDest><twTotPathDel>0.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/tick_count_3</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/tick_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/tick_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux_state[3]_X_42_o_wide_mux_140_OUT84</twBEL><twBEL>camera_conf_block/i2c_master0/tick_count_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>91.2</twPctLog><twPctRoute>8.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="conf_rom/Mram_rom/CLKAWRCLK" logResource="conf_rom/Mram_rom/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="PMOD4_4_OBUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="39.000" period="41.666" constraintValue="41.666" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout2_buf/I0" logResource="sys_clocks_gen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="camera_conf_block/temp_counter/Qp&lt;3&gt;/CLK" logResource="camera_conf_block/temp_counter/Qp_0/CK" locationPin="SLICE_X20Y31.CLK" clockNet="PMOD4_4_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns;" ScopeName="">TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>141071</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.385</twMinPer></twConstHead><twPathRptBanner iPaths="759" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI12), 759 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.237</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.191</twLogDel><twRouteDel>6.046</twRouteDel><twTotDel>9.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.194</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;1&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pixel_from_sobel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;1&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.191</twLogDel><twRouteDel>6.003</twRouteDel><twTotDel>9.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.736</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.116</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;3</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.360</twLogDel><twRouteDel>5.756</twRouteDel><twTotDel>9.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="757" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI10), 757 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.185</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ds_image/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>harris_detector/gradxy_sum_col_2&lt;7&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ds_image/line_ram_data_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.179</twLogDel><twRouteDel>6.006</twRouteDel><twTotDel>9.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.710</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.142</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;1&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pixel_from_sobel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;1&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ds_image/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>harris_detector/gradxy_sum_col_2&lt;7&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ds_image/line_ram_data_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.179</twLogDel><twRouteDel>5.963</twRouteDel><twTotDel>9.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.788</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>9.064</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;3</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ds_image/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>harris_detector/gradxy_sum_col_2&lt;7&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ds_image/line_ram_data_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.348</twLogDel><twRouteDel>5.716</twRouteDel><twTotDel>9.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="760" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI13), 760 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.886</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.966</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.258</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>8.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.929</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.923</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;1&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pixel_from_sobel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;1&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.258</twLogDel><twRouteDel>5.665</twRouteDel><twTotDel>8.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.007</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.845</twTotPathDel><twClkSkew dest = "0.682" src = "0.712">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;3</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera0/vsynct</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>5.418</twRouteDel><twTotDel>8.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAMB8_X1Y7.DIADI10), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twSrc><twDest BELType="RAM">harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twSrc><twDest BELType='RAM'>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;6&gt;</twComp><twBEL>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y7.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y7.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twComp><twBEL>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAMB8_X1Y7.DIADI14), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6</twSrc><twDest BELType="RAM">harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6</twSrc><twDest BELType='RAM'>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;6&gt;</twComp><twBEL>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y7.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y7.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twComp><twBEL>harris_detector/gauss3x3_0/block0/lines0/Mram_RAM</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point harris_detector/sobel0/block0/lines0/Mram_RAM (RAMB8_X1Y11.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1</twSrc><twDest BELType="RAM">harris_detector/sobel0/block0/lines0/Mram_RAM</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.067" src = "0.064">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1</twSrc><twDest BELType='RAM'>harris_detector/sobel0/block0/lines0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y22.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;6&gt;</twComp><twBEL>harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y11.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y11.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>harris_detector/sobel0/block0/lines0/Mram_RAM</twComp><twBEL>harris_detector/sobel0/block0/lines0/Mram_RAM</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_96"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="clk_96"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk_96"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="97"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="48.690" errors="0" errorRollup="78" items="0" itemsRollup="144132"/><twConstRollup name="TS_sys_clocks_gen_clkout1" fullName="TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;" type="child" depth="1" requirement="41.667" prefType="period" actual="101.438" actualRollup="N/A" errors="78" errorRollup="0" items="3061" itemsRollup="0"/><twConstRollup name="TS_sys_clocks_gen_clkout2" fullName="TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.385" actualRollup="N/A" errors="0" errorRollup="0" items="141071" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">1</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>9.385</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="101" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>4.567</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>78</twErrCnt><twScore>119232</twScore><twSetupScore>119232</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>144991</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7882</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>101.438</twMinPer><twFootnote number="1" /><twMaxFreq>9.858</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 31 18:00:22 2013 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 437 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
