<!DOCTYPE html>
<!-- Created by pdf2htmlEX (https://github.com/coolwanglu/pdf2htmlex) -->
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta charset="utf-8"/>
<meta name="generator" content="pdf2htmlEX"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"/>
<link rel="stylesheet" href="base.min.css"/>
<link rel="stylesheet" href="fancy.min.css"/>
<link rel="stylesheet" href="test.css"/>
<script src="compatibility.js"></script>
<script src="pdf2htmlEX.min.js"></script>
<script>
try{
pdf2htmlEX.defaultViewer = new pdf2htmlEX.Viewer({});
}catch(e){}
</script>
<title></title>
</head>
<body>
<div id="sidebar">
<div id="outline">
</div>
</div>
<div id="page-container">
<div id="pf1" class="pf w0 h0" data-page-no="1"><div class="pc pc1 w0 h0"><img class="bi x0 y0 w1 h1" alt="" src="bg1.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">2<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z1<span class="_ _1"></span>4 <span class="_ _1"></span>T<span class="_ _2"></span>ec<span class="_ _1"></span>hn<span class="_ _1"></span>ic<span class="_ _1"></span>a<span class="_ _1"></span>l <span class="_ _1"></span>In<span class="_ _1"></span>t<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x1 h3 y2 ff1 fs2 fc0 sc0 ls0 ws0">1.1  The z14: A secur<span class="_ _1"></span>e platf<span class="_ _3"></span>orm integrated and<span class="_ _1"></span> open by design</div><div class="t m0 x0 h2 y3 ff2 fs0 fc0 sc0 ls0 ws0">The z14 introduces<span class="_ _1"></span> a paradigm shift for protecting data an<span class="_ _1"></span>d transactions, from selective </div><div class="t m0 x0 h2 y4 ff2 fs0 fc0 sc0 ls0 ws0">encr<span class="_ _1"></span>yption to per<span class="_ _1"></span>vasive encryp<span class="_ _1"></span>tion.</div><div class="t m0 x2 h4 y5 ff2 fs3 fc0 sc0 ls0 ws0">1</div><div class="t m0 x3 h2 y6 ff2 fs0 fc0 sc0 ls0 ws0"> It includes higher-p<span class="_ _1"></span>erf<span class="_ _3"></span>or<span class="_ _1"></span>mance processo<span class="_ _1"></span>rs and </div><div class="t m0 x0 h2 y7 ff2 fs0 fc0 sc0 ls0 ws0">co-process<span class="_ _1"></span>ors, increased cache densit<span class="_ _1"></span>y<span class="_ _4"></span>, up to 32 TB of <span class="_ _1"></span>memor<span class="_ _1"></span>y<span class="_ _4"></span>, enhanced<span class="_ _1"></span> access to dat<span class="_ _1"></span>a, </div><div class="t m0 x0 h2 y8 ff2 fs0 fc0 sc0 ls0 ws0">improv<span class="_ _3"></span>ed <span class="_ _3"></span>vir<span class="_ _1"></span>tuali<span class="_ _1"></span>zation f<span class="_ _2"></span>o<span class="_ _1"></span>r <span class="_ _3"></span>running Linux <span class="_ _3"></span>on <span class="_ _3"></span>z Systems, <span class="_ _3"></span>and <span class="_ _3"></span>enhancements <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _3"></span>J<span class="_ _3"></span>av<span class="_ _3"></span>a <span class="_ _3"></span>and <span class="_ _3"></span>other </div><div class="t m0 x0 h2 y9 ff2 fs0 fc0 sc0 ls0 ws0">compilers.</div><div class="t m0 x0 h2 ya ff2 fs0 fc0 sc0 ls0 ws0">The z14 offers a f<span class="_ _3"></span>ast, scalable, and securable enterpr<span class="_ _1"></span>ise system. Co<span class="_ _1"></span>mpared to its </div><div class="t m0 x0 h2 yb ff2 fs0 fc0 sc0 ls0 ws0">predecessor <span class="_ _1"></span>platforms, the z14 provides more of wha<span class="_ _1"></span>t you need to satisfy today’<span class="_ _2"></span>s growing IT </div><div class="t m0 x0 h2 yc ff2 fs0 fc0 sc0 ls0 ws0">demands:</div><div class="t m0 x0 h2 yd ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Compute power f<span class="_ _3"></span>or increased<span class="_ _1"></span> throughput</span></div><div class="t m0 x0 h2 ye ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Large-scale me<span class="_ _1"></span>mor<span class="_ _1"></span>y to process d<span class="_ _1"></span>ata f<span class="_ _3"></span>aster</span></div><div class="t m0 x0 h2 yf ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Industr<span class="_ _1"></span>y-unique c<span class="_ _1"></span>ache design to op<span class="_ _1"></span>timize perf<span class="_ _3"></span>orman<span class="_ _1"></span>ce</span></div><div class="t m0 x0 h2 y10 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Accelerated I/O bandw<span class="_ _1"></span>idth to proces<span class="_ _1"></span>s massive amounts of data</span></div><div class="t m0 x0 h2 y11 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Data compressi<span class="_ _1"></span>on to economically<span class="_ _1"></span> store and process<span class="_ _1"></span> inf<span class="_ _3"></span>orm<span class="_ _1"></span>ation</span></div><div class="t m0 x0 h2 y12 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">High-speed cr<span class="_ _6"></span>yptographic operations to help secure <span class="_ _1"></span>transactions and data</span></div><div class="t m0 x0 h2 y13 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>rom the hundreds of microp<span class="_ _1"></span>rocessors to t<span class="_ _1"></span>he software stack, the z14 is built to quickly </div><div class="t m0 x0 h2 y14 ff2 fs0 fc0 sc0 ls0 ws0">respond to change. This <span class="_ _1"></span>e<span class="_ _3"></span>v<span class="_ _3"></span>olution of the Z pla<span class="_ _1"></span>tf<span class="_ _3"></span>orm<span class="_ _1"></span> embodies a proven infrastructure </div><div class="t m0 x0 h2 y15 ff2 fs0 fc0 sc0 ls0 ws0">designed from <span class="_ _1"></span>the ground up for data and transactions. Figure 1-1 shows the z14.</div><div class="t m0 x0 h5 y16 ff4 fs1 fc0 sc0 ls0 ws0">Figure 1-1   The IBM z14</div><div class="t m0 x0 h2 y17 ff2 fs0 fc0 sc0 ls0 ws0">The new Z platf<span class="_ _3"></span>or<span class="_ _1"></span>m incor<span class="_ _1"></span>porates the ability to<span class="_ _1"></span> access larger dat<span class="_ _1"></span>a in memor<span class="_ _1"></span>y<span class="_ _4"></span>,<span class="_ _1"></span> and has </div><div class="t m0 x0 h2 y18 ff2 fs0 fc0 sc0 ls0 ws0">industr<span class="_ _1"></span>y-exclusive I/O processors f<span class="_ _3"></span>or offloading data-in<span class="_ _1"></span>tensive workloads. </div><div class="t m0 x0 h6 y19 ff2 fs4 fc0 sc0 ls0 ws0">1  </div><div class="t m0 x4 h4 y1a ff2 fs3 fc0 sc0 ls0 ws0">P<span class="_ _3"></span>ervasive encryption is a data-centr<span class="_ _1"></span>ic approach to information secur<span class="_ _1"></span>ity that entails protecting data enter<span class="_ _1"></span>ing and </div><div class="t m0 x4 h4 y1b ff2 fs3 fc0 sc0 ls0 ws0">exiting the z14 platf<span class="_ _3"></span>orm through wi<span class="_ _1"></span>despread encr<span class="_ _1"></span>yption. See “P<span class="_ _3"></span>ervasive encryption” on page 82 <span class="_ _1"></span>for more </div><div class="t m0 x4 h4 y1c ff2 fs3 fc0 sc0 ls0 ws0">information.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf2" class="pf w0 h0" data-page-no="2"><div class="pc pc2 w0 h0"><img class="bi x0 y1d w2 h7" alt="" src="bg2.png"/><div class="t m0 x5 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">3</span></div><div class="t m0 x0 h2 y1e ff2 fs0 fc0 sc0 ls0 ws0">The z14 meets the <span class="_ _1"></span>needs of the tr<span class="_ _1"></span>ust economy and digita<span class="_ _1"></span>l era using these techni<span class="_ _1"></span>ques:</div><div class="t m0 x0 h2 y1f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Securin<span class="_ _1"></span>g data with per<span class="_ _1"></span>vasiv<span class="_ _3"></span>e encr<span class="_ _1"></span>yption</span></div><div class="t m0 x0 h2 y20 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">T<span class="_ _4"></span>r<span class="_ _3"></span>ansforming a transac<span class="_ _1"></span>tional platform in<span class="_ _1"></span>to a data powerhouse</span></div><div class="t m0 x0 h2 y21 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Getting more out of the<span class="_ _1"></span> platform with IT Operational <span class="_ _1"></span>Analytics</span></div><div class="t m0 x0 h2 y22 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Providing resilience with<span class="_ _1"></span> ke<span class="_ _3"></span>y to zero downtime</span></div><div class="t m0 x0 h2 y23 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Accelerating digital transformation wi<span class="_ _1"></span>th agile ser<span class="_ _1"></span>vice<span class="_ _1"></span> delivery</span></div><div class="t m0 x0 h2 y24 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Re<span class="_ _3"></span>volutionizing business processes</span></div><div class="t m0 x0 h2 y25 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Blending open so<span class="_ _1"></span>urce and Z techno<span class="_ _1"></span>logies</span></div><div class="t m0 x1 h8 y26 ff1 fs5 fc0 sc0 ls0 ws0">1.1.1  Securing data wit<span class="_ _1"></span>h pervasive encryption</div><div class="t m0 x0 h2 y27 ff2 fs0 fc0 sc0 ls0 ws0">The z14 <span class="_ _3"></span>e<span class="_ _3"></span>xcels with <span class="_ _3"></span>security features <span class="_ _3"></span>that are <span class="_ _3"></span>b<span class="_ _3"></span>uilt into <span class="_ _3"></span>the hardw<span class="_ _3"></span>are, <span class="_ _3"></span>firm<span class="_ _1"></span>ware<span class="_ _3"></span>, and <span class="_ _3"></span>operating </div><div class="t m0 x0 h2 y28 ff2 fs0 fc0 sc0 ls0 ws0">systems. The built-in features range from storage protection ke<span class="_ _3"></span>ys and workl<span class="_ _1"></span>oad isolation to </div><div class="t m0 x0 h2 y29 ff2 fs0 fc0 sc0 ls0 ws0">granular audit capabilities, and more. The Central Processor Assist for Cr<span class="_ _1"></span>yptographic </div><div class="t m0 x0 h2 y2a ff2 fs0 fc0 sc0 ls0 ws0">Function (CP<span class="_ _4"></span>ACF), standard on ev<span class="_ _3"></span>ery core, suppor<span class="_ _6"></span>ts per<span class="_ _1"></span>vasiv<span class="_ _3"></span>e encr<span class="_ _1"></span>yption and p<span class="_ _1"></span>rovides </div><div class="t m0 x0 h2 y2b ff2 fs0 fc0 sc0 ls0 ws0">hardware acceleration for encryption operatio<span class="_ _1"></span>ns. In addition, the new Crypto Ex<span class="_ _1"></span>press6S gets </div><div class="t m0 x0 h2 y2c ff2 fs0 fc0 sc0 ls0 ws0">a performance bo<span class="_ _1"></span>ost on z14. Comb<span class="_ _1"></span>ined, these two enhanc<span class="_ _1"></span>ements perform encr<span class="_ _1"></span>y<span class="_ _1"></span>ption more </div><div class="t m0 x0 h2 y2d ff2 fs0 fc0 sc0 ls0 ws0">efficiently on<span class="_ _1"></span> the z14 than on ear<span class="_ _1"></span>lier Z pla<span class="_ _1"></span>tf<span class="_ _3"></span>orms.</div><div class="t m0 x0 h2 y2e ff2 fs0 fc0 sc0 ls0 ws0">IBM Z per<span class="_ _1"></span>vasive encryption<span class="_ _1"></span> provides the comprehensi<span class="_ _1"></span>v<span class="_ _3"></span>e data protection<span class="_ _1"></span> that your </div><div class="t m0 x0 h2 y2f ff2 fs0 fc0 sc0 ls0 ws0">organization and <span class="_ _1"></span>customers deman<span class="_ _1"></span>d. By placin<span class="_ _1"></span>g the security co<span class="_ _1"></span>ntrols on the d<span class="_ _1"></span>ata itself, the </div><div class="t m0 x0 h2 y30 ff2 fs0 fc0 sc0 ls0 ws0">solution cre<span class="_ _1"></span>ates an env<span class="_ _3"></span>elope of protection a<span class="_ _1"></span>round the data on Z. For e<span class="_ _3"></span>xample, Z per<span class="_ _1"></span>vasiv<span class="_ _3"></span>e </div><div class="t m0 x0 h2 y31 ff2 fs0 fc0 sc0 ls0 ws0">encr<span class="_ _1"></span>yption hel<span class="_ _1"></span>ps protect the at-rest<span class="_ _1"></span> and in-flight data <span class="_ _1"></span>that is on your Z infrastruc<span class="_ _1"></span>ture. Also<span class="_ _3"></span>, </div><div class="t m0 x0 h2 y32 ff2 fs0 fc0 sc0 ls0 ws0">centralized, policy-based d<span class="_ _1"></span>ata encr<span class="_ _1"></span>yption contr<span class="_ _1"></span>ols signif<span class="_ _1"></span>icantly reduce the costs<span class="_ _1"></span> that are </div><div class="t m0 x0 h2 y33 ff2 fs0 fc0 sc0 ls0 ws0">associated wi<span class="_ _1"></span>th data security<span class="_ _1"></span> and regulator<span class="_ _1"></span>y co<span class="_ _1"></span>mpliance, including the new General Data </div><div class="t m0 x0 h2 y34 ff2 fs0 fc0 sc0 ls0 ws0">Protection Re<span class="_ _1"></span>gulations (GDPR).</div><div class="t m0 x6 h4 y35 ff2 fs3 fc0 sc0 ls0 ws0">2</div><div class="t m0 x0 h2 y36 ff2 fs0 fc0 sc0 ls0 ws0">IBM Z per<span class="_ _1"></span>vasiv<span class="_ _3"></span>e encr<span class="_ _1"></span>yption imple<span class="_ _1"></span>ments this comprehen<span class="_ _1"></span>sive security with your ongoing<span class="_ _1"></span> </div><div class="t m0 x0 h2 y37 ff2 fs0 fc0 sc0 ls0 ws0">operations in mind. <span class="_ _1"></span>Theref<span class="_ _3"></span>ore, it does not require you to make any application chan<span class="_ _1"></span>ges, and </div><div class="t m0 x0 h2 y38 ff2 fs0 fc0 sc0 ls0 ws0">can <span class="_ _3"></span>be <span class="_ _3"></span>implemented <span class="_ _3"></span>b<span class="_ _3"></span>y <span class="_ _3"></span>using <span class="_ _3"></span>policy-based <span class="_ _3"></span>controls <span class="_ _3"></span>with <span class="_ _3"></span>lo<span class="_ _3"></span>w <span class="_ _3"></span>ov<span class="_ _3"></span>erhead. <span class="_ _3"></span>These <span class="_ _2"></span>capa<span class="_ _1"></span>bilities <span class="_ _3"></span>can </div><div class="t m0 x0 h2 y39 ff2 fs0 fc0 sc0 ls0 ws0">slash the co<span class="_ _1"></span>sts associa<span class="_ _1"></span>ted with data secur<span class="_ _1"></span>ity and complianc<span class="_ _1"></span>e.</div><div class="t m0 x1 h8 y3a ff1 fs5 fc0 sc0 ls0 ws0">1.1.2  T<span class="_ _4"></span>ransforming a transactional platform into a data powerhouse </div><div class="t m0 x0 h2 y3b ff2 fs0 fc0 sc0 ls0 ws0">Currently<span class="_ _4"></span>, data i<span class="_ _1"></span>s one of the m<span class="_ _1"></span>ost valuab<span class="_ _3"></span>le resources an organizat<span class="_ _1"></span>ion possesses. Der<span class="_ _1"></span>iving </div><div class="t m0 x0 h2 y3c ff2 fs0 fc0 sc0 ls0 ws0">insights from that <span class="_ _1"></span>data to dri<span class="_ _1"></span>v<span class="_ _3"></span>e optimal business deci<span class="_ _1"></span>sions becomes one o<span class="_ _1"></span>f the biggest </div><div class="t m0 x0 h2 y3d ff2 fs0 fc0 sc0 ls0 ws0">challenges. T<span class="_ _4"></span>o maximize the value of that resource, your enter<span class="_ _1"></span>prise m<span class="_ _1"></span>ight need to integrate </div><div class="t m0 x0 h2 y3e ff2 fs0 fc0 sc0 ls0 ws0">additional external<span class="_ _1"></span> data sources to extract hidden insights.</div><div class="t m0 x0 h2 y3f ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or decades, <span class="_ _3"></span>clients typically copied <span class="_ _3"></span>business-critical data from their <span class="_ _3"></span>mainframe tr<span class="_ _3"></span>ansactional </div><div class="t m0 x0 h2 y40 ff2 fs0 fc0 sc0 ls0 ws0">systems to other p<span class="_ _1"></span>latf<span class="_ _3"></span>or<span class="_ _1"></span>ms, or e<span class="_ _3"></span>v<span class="_ _3"></span>en data lakes, to perf<span class="_ _3"></span>orm sophi<span class="_ _1"></span>sticated analyt<span class="_ _1"></span>ics. This </div><div class="t m0 x0 h2 y41 ff2 fs0 fc0 sc0 ls0 ws0">process was inefficie<span class="_ _1"></span>nt, e<span class="_ _3"></span>xpensive, time-consuming, and introduced<span class="_ _1"></span> both risk on<span class="_ _1"></span> </div><div class="t m0 x0 h2 y42 ff2 fs0 fc0 sc0 ls0 ws0">lower-security platform<span class="_ _1"></span>s and data latency<span class="_ _2"></span>.</div><div class="t m0 x0 h2 y43 ff2 fs0 fc0 sc0 ls0 ws0">By accessing your enter<span class="_ _1"></span>pr<span class="_ _1"></span>ise data in-pla<span class="_ _1"></span>ce with minimal<span class="_ _1"></span> data duplicatio<span class="_ _1"></span>n or mov<span class="_ _3"></span>ement, you </div><div class="t m0 x0 h2 y44 ff2 fs0 fc0 sc0 ls0 ws0">can minimi<span class="_ _1"></span>ze the cost and complexity of analytics. Y<span class="_ _8"></span>ou can also m<span class="_ _1"></span>ake enterpr<span class="_ _1"></span>ise data highly<span class="_ _1"></span> </div><div class="t m0 x0 h2 y45 ff2 fs0 fc0 sc0 ls0 ws0">accessible to analytics appl<span class="_ _1"></span>ications and tools<span class="_ _1"></span> by integr<span class="_ _3"></span>ating transactional and ana<span class="_ _1"></span>lytics </div><div class="t m0 x0 h2 y46 ff2 fs0 fc0 sc0 ls0 ws0">processing, a<span class="_ _1"></span>nd protect sensitive data by keeping it within the secure Z p<span class="_ _1"></span>latf<span class="_ _3"></span>orm<span class="_ _1"></span>.</div><div class="t m0 x0 h6 y47 ff2 fs4 fc0 sc0 ls0 ws0">2  </div><div class="t m0 x4 h4 y48 ff2 fs3 fc0 sc0 ls0 ws0">For more inf<span class="_ _3"></span>ormation about GDPR<span class="_ _1"></span>, see the <span class="fc1">Clear the Path to the GPDR</span> website.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf3" class="pf w0 h0" data-page-no="3"><div class="pc pc3 w0 h0"><img class="bi x0 y49 w3 h9" alt="" src="bg3.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">4<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z1<span class="_ _1"></span>4 <span class="_ _1"></span>T<span class="_ _2"></span>ec<span class="_ _1"></span>hn<span class="_ _1"></span>ic<span class="_ _1"></span>a<span class="_ _1"></span>l <span class="_ _1"></span>In<span class="_ _1"></span>t<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">Because of <span class="_ _2"></span>the adv<span class="_ _3"></span>anced <span class="_ _3"></span>infrastructure, <span class="_ _3"></span>with <span class="_ _3"></span>doub<span class="_ _3"></span>le <span class="_ _3"></span>the <span class="_ _3"></span>cache <span class="_ _3"></span>density <span class="_ _3"></span>on <span class="_ _3"></span>each <span class="_ _3"></span>chip <span class="_ _3"></span>and <span class="_ _3"></span>up <span class="_ _2"></span>to </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">32 TB memor<span class="_ _1"></span>y<span class="_ _4"></span>,<span class="_ _1"></span> the z14 can supp<span class="_ _1"></span>or<span class="_ _1"></span>t state-of-th<span class="_ _1"></span>e-ar<span class="_ _1"></span>t cognitive solutions:</div><div class="t m0 x0 h2 y4c ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Apache <span class="_ _3"></span>Spark:<span class="_ _1"></span> <span class="_ _3"></span>An <span class="_ _3"></span>open <span class="_ _3"></span>source, <span class="_ _2"></span>in-pl<span class="_ _1"></span>ace <span class="_ _3"></span>analytics <span class="_ _3"></span>solution f<span class="_ _2"></span>or z/OS <span class="_ _3"></span>that <span class="_ _3"></span>simplifies <span class="_ _3"></span>big <span class="_ _3"></span>data </span></div><div class="t m0 x7 h2 y4d ff2 fs0 fc0 sc0 ls0 ws0">analysis. Apache Spark <span class="_ _1"></span>gives de<span class="_ _3"></span>v<span class="_ _3"></span>elopers and data s<span class="_ _1"></span>cientists the ability <span class="_ _1"></span>to analyze </div><div class="t m0 x7 h2 y4e ff2 fs0 fc0 sc0 ls0 ws0">business-critical z/OS da<span class="_ _1"></span>ta in place, with no data m<span class="_ _1"></span>ov<span class="_ _3"></span>ement. Apache Spar<span class="_ _1"></span>k on z/OS can </div><div class="t m0 x7 h2 y4f ff2 fs0 fc0 sc0 ls0 ws0">also provide a federated vie<span class="_ _3"></span>w by accessing and analyz<span class="_ _1"></span>ing distributed and loc<span class="_ _1"></span>al data. </div><div class="t m0 x0 h2 y50 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">IBM Machine L<span class="_ _1"></span>ear<span class="_ _1"></span>ning f<span class="_ _3"></span>or z/OS: A com<span class="_ _1"></span>prehensive solution that manages t<span class="_ _1"></span>he entire </span></div><div class="t m0 x7 h2 y51 ff2 fs0 fc0 sc0 ls0 ws0">machine lear<span class="_ _1"></span>ning wor<span class="_ _1"></span>kflow<span class="_ _2"></span>, beginni<span class="_ _1"></span>ng with quick ingestion and transformatio<span class="_ _1"></span>n of Z data </div><div class="t m0 x7 h2 y52 ff2 fs0 fc0 sc0 ls0 ws0">where it resides. The solut<span class="_ _1"></span>ion then securely crea<span class="_ _1"></span>tes, deplo<span class="_ _3"></span>ys, and manages high quality </div><div class="t m0 x7 h2 y53 ff2 fs0 fc0 sc0 ls0 ws0">self-lear<span class="_ _1"></span>ning behavior models to he<span class="_ _1"></span>lp you e<span class="_ _3"></span>xtract hidden insights that more a<span class="_ _1"></span>ccurately </div><div class="t m0 x7 h2 y54 ff2 fs0 fc0 sc0 ls0 ws0">anticipate organiz<span class="_ _1"></span>ational needs.</div><div class="t m0 x0 h2 y55 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">The IBM DB2® A<span class="_ _1"></span>nalytics Ac<span class="_ _1"></span>celerator for z/OS: A high-perf<span class="_ _3"></span>orma<span class="_ _1"></span>nce appliance that<span class="_ _1"></span> </span></div><div class="t m0 x7 h2 y56 ff2 fs0 fc0 sc0 ls0 ws0">transf<span class="_ _3"></span>orm<span class="_ _1"></span>s your mainframe into a highly efficien<span class="_ _1"></span>t transactional and analytic<span class="_ _1"></span>s-processing </div><div class="t m0 x7 h2 y57 ff2 fs0 fc0 sc0 ls0 ws0">environment. It suppor<span class="_ _6"></span>ts the full lifecycle of a real-time analy<span class="_ _1"></span>tics solution on <span class="_ _1"></span>a single </div><div class="t m0 x7 h2 y58 ff2 fs0 fc0 sc0 ls0 ws0">system that i<span class="_ _1"></span>ntegrates transactional data, histor<span class="_ _1"></span>ical data, and predi<span class="_ _1"></span>ctive analytics.</div><div class="t m0 x1 h8 y59 ff1 fs5 fc0 sc0 ls0 ws0">1.1.3  Getting more o<span class="_ _1"></span>ut of the platform with IT Operational Analytics</div><div class="t m0 x0 h2 y5a ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>oday<span class="_ _4"></span>, demands for 24 x 7 high-performan<span class="_ _1"></span>ce operations continue to r<span class="_ _1"></span>ise. At the same tim<span class="_ _1"></span>e, </div><div class="t m0 x0 h2 y5b ff2 fs0 fc0 sc0 ls0 ws0">allowed ser<span class="_ _1"></span>vice windows shrin<span class="_ _1"></span>k and are much less frequen<span class="_ _1"></span>t. Increasing syst<span class="_ _1"></span>em comple<span class="_ _3"></span>xity </div><div class="t m0 x0 h2 y5c ff2 fs0 fc0 sc0 ls0 ws0">makes planning, maintaining, a<span class="_ _1"></span>nd troubleshooting more difficult <span class="_ _1"></span>and time consuming.<span class="_ _1"></span> IT </div><div class="t m0 x0 h2 y5d ff2 fs0 fc0 sc0 ls0 ws0">operations analytics <span class="_ _1"></span>represent a possible solution to thi<span class="_ _1"></span>s challenge.</div><div class="t m0 x0 h2 y5e ff2 fs0 fc0 sc0 ls0 ws0">The z14 provides the infrastr<span class="_ _1"></span>ucture to hos<span class="_ _1"></span>t real-time analytic<span class="_ _1"></span>s tools so you can clear<span class="_ _1"></span>ly see </div><div class="t m0 x0 h2 y5f ff2 fs0 fc0 sc0 ls0 ws0">your operating en<span class="_ _3"></span>vironment, th<span class="_ _1"></span>en maximize operational efficiencies t<span class="_ _1"></span>o help reduce costs.</div><div class="t m0 x0 h2 y60 ff2 fs0 fc0 sc0 ls0 ws0">IBM designed IBM<span class="_ _1"></span> Operations Analytics<span class="_ _1"></span> f<span class="_ _3"></span>or z (IOAz), IBM Common Da<span class="_ _1"></span>ta Provider f<span class="_ _3"></span>or z, and </div><div class="t m0 x0 h2 y61 ff2 fs0 fc0 sc0 ls0 ws0">IBM z Operational Insights<span class="_ _1"></span> to ensure that your Z operates at peak <span class="_ _1"></span>performance. T<span class="_ _4"></span>o get the </div><div class="t m0 x0 h2 y62 ff2 fs0 fc0 sc0 ls0 ws0">most out of your system, Operations A<span class="_ _1"></span>nalytics for z provides deep insights b<span class="_ _1"></span>ased on IBM’<span class="_ _3"></span>s </div><div class="t m0 x0 h2 y63 ff2 fs0 fc0 sc0 ls0 ws0">industr<span class="_ _1"></span>y-leadin<span class="_ _1"></span>g e<span class="_ _3"></span>xper<span class="_ _1"></span>tise into <span class="_ _1"></span>your Z operational data.</div><div class="t m0 x1 h8 y64 ff1 fs5 fc0 sc0 ls0 ws0">1.1.4  Pro<span class="_ _3"></span>viding resilience with key to z<span class="_ _1"></span>er<span class="_ _3"></span>o downtime </div><div class="t m0 x0 h2 y65 ff2 fs0 fc0 sc0 ls0 ws0">Every sec<span class="_ _1"></span>ond of downtime (planned or unplann<span class="_ _1"></span>ed) can mean lost rev<span class="_ _3"></span>enue. It is crucial <span class="_ _1"></span>to </div><div class="t m0 x0 h2 y66 ff2 fs0 fc0 sc0 ls0 ws0">keep critical s<span class="_ _1"></span>ystems r<span class="_ _1"></span>unning 24 x 7, an<span class="_ _1"></span>d to rapidly recover from an outage and resume </div><div class="t m0 x0 h2 y67 ff2 fs0 fc0 sc0 ls0 ws0">critic<span class="_ _1"></span>al business operations.</div><div class="t m0 x0 h2 y68 ff2 fs0 fc0 sc0 ls0 ws0">The </div><div class="t m0 x8 ha y69 ff5 fs6 fc0 sc0 ls0 ws0">Z<span class="ff2 fs0"> in IBM Z stands<span class="_ _1"></span> f<span class="_ _3"></span>or zero downtime, and the z14 has the same proven reliability that all </span></div><div class="t m0 x0 h2 y6a ff2 fs0 fc0 sc0 ls0 ws0">IBM Z platforms are k<span class="_ _1"></span>nown f<span class="_ _3"></span>or<span class="_ _2"></span>. Like previous generations, the z14 provides technolo<span class="_ _1"></span>gy and </div><div class="t m0 x0 h2 y6b ff2 fs0 fc0 sc0 ls0 ws0">ser<span class="_ _1"></span>vices to help id<span class="_ _1"></span>entify and remove single points of failures (SPOFs) in cr<span class="_ _1"></span>itical co<span class="_ _1"></span>mponents. </div><div class="t m0 x0 h2 y6c ff2 fs0 fc0 sc0 ls0 ws0">Also<span class="_ _3"></span>, with platform-lev<span class="_ _3"></span>el redundancy<span class="_ _4"></span>, the z14 is designed to handle failures while maintaining<span class="_ _1"></span> </div><div class="t m0 x0 h2 y6d ff2 fs0 fc0 sc0 ls0 ws0">user acces<span class="_ _1"></span>s. Components can be repai<span class="_ _1"></span>red, maintenance pe<span class="_ _1"></span>rf<span class="_ _3"></span>or<span class="_ _1"></span>med, and products migrated </div><div class="t m0 x0 h2 y6e ff2 fs0 fc0 sc0 ls0 ws0">with minimal business impacts. Some cap<span class="_ _1"></span>abilities, such as capacity-o<span class="_ _1"></span>n-demand, </div><div class="t m0 x0 h2 y6f ff2 fs0 fc0 sc0 ls0 ws0">automatical<span class="_ _1"></span>ly tur<span class="_ _1"></span>n components<span class="_ _1"></span> on and off based <span class="_ _1"></span>on current needs.</div><div class="t m0 x0 h2 y70 ff2 fs0 fc0 sc0 ls0 ws0">Although the z<span class="_ _1"></span>14 platform is highl<span class="_ _1"></span>y robust and e<span class="_ _3"></span>v<span class="_ _3"></span>en more so in a <span class="_ _1"></span>sysplex</div><div class="t m0 x9 h4 y71 ff2 fs3 fc0 sc0 ls0 ws0">3</div><div class="t m0 xa h2 y72 ff2 fs0 fc0 sc0 ls0 ws0"> environment, </div><div class="t m0 x0 h2 y73 ff2 fs0 fc0 sc0 ls0 ws0">implementing th<span class="_ _1"></span>e IBM Geographically Disperse<span class="_ _1"></span>d P<span class="_ _3"></span>arallel Sysple<span class="_ _3"></span>x™ (IBM GDPS®) family of </div><div class="t m0 xb h2 y74 ff1 fs0 fc0 sc0 ls0 ws0">Note:<span class="ff2"> IBM z A<span class="_ _1"></span>dvanced W<span class="_ _3"></span>orkload Analys<span class="_ _1"></span>is Repor<span class="_ _1"></span>ter <span class="_ _1"></span>(IBM zA<span class="_ _3"></span>ware), which used to be </span></div><div class="t m0 xb h2 y75 ff2 fs0 fc0 sc0 ls0 ws0">delivered as a fir<span class="_ _1"></span>mware appliance r<span class="_ _1"></span>unning on a dedic<span class="_ _1"></span>ated LP<span class="_ _4"></span>AR, is now par<span class="_ _1"></span>t of IOAz.</div><div class="t m0 x0 h6 y76 ff2 fs4 fc0 sc0 ls0 ws0">3 <span class="_ _3"></span> </div><div class="t m0 xb h4 y77 ff2 fs3 fc0 sc0 ls0 ws0">Sysplex <span class="_ _3"></span>is <span class="_ _2"></span>a<span class="_ _1"></span> <span class="_ _3"></span>system <span class="_ _3"></span>clustering <span class="_ _3"></span>technique f<span class="_ _3"></span>or <span class="_ _2"></span>high av<span class="_ _3"></span>ailability<span class="_ _4"></span>, see <span class="_ _3"></span>“High <span class="_ _3"></span>a<span class="_ _3"></span>v<span class="_ _3"></span>ailability with <span class="_ _2"></span>Parallel <span class="_ _3"></span>Sysple<span class="_ _3"></span>x” <span class="_ _3"></span>on <span class="_ _3"></span>page 79 </div><div class="t m0 x4 h4 y78 ff2 fs3 fc0 sc0 ls0 ws0">for details<span class="_ _3"></span>.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf4" class="pf w0 h0" data-page-no="4"><div class="pc pc4 w0 h0"><img class="bi x0 y1d w2 h7" alt="" src="bg4.png"/><div class="t m0 x5 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">5</span></div><div class="t m0 x0 h2 y1e ff2 fs0 fc0 sc0 ls0 ws0">solutions improves resilience in cases of unp<span class="_ _1"></span>lanned failures, po<span class="_ _3"></span>wer outages, fire, or human </div><div class="t m0 x0 h2 y79 ff2 fs0 fc0 sc0 ls0 ws0">error<span class="_ _3"></span>. The GDPS family of solutions provides additional<span class="_ _1"></span> tools to ensure Z availability<span class="_ _4"></span>, and </div><div class="t m0 x0 h2 y7a ff2 fs0 fc0 sc0 ls0 ws0">mask or signific<span class="_ _1"></span>antly reduce the effects of cri<span class="_ _1"></span>tical component outa<span class="_ _1"></span>ges or failures. </div><div class="t m0 x0 h2 y7b ff2 fs0 fc0 sc0 ls0 ws0">Using IBM HyperSwap® tech<span class="_ _1"></span>nology<span class="_ _4"></span>, I/O traffic can be<span class="_ _1"></span> seamlessly routed<span class="_ _1"></span> from disk </div><div class="t m0 x0 h2 y7c ff2 fs0 fc0 sc0 ls0 ws0">subsystems tha<span class="_ _1"></span>t cannot ser<span class="_ _1"></span>vice the I/O<span class="_ _1"></span> request to a sec<span class="_ _1"></span>ond disk subsystem <span class="_ _1"></span>that can. </div><div class="t m0 x0 h2 y7d ff2 fs0 fc0 sc0 ls0 ws0">Additionally<span class="_ _4"></span>, the <span class="_ _2"></span>GDPS<span class="_ _1"></span>/Active-Activ<span class="_ _3"></span>e <span class="_ _3"></span>solution <span class="_ _3"></span>can <span class="_ _2"></span>route workload <span class="_ _3"></span>from <span class="_ _2"></span>a<span class="_ _1"></span> <span class="_ _2"></span>s<span class="_ _1"></span>er<span class="_ _1"></span>ver <span class="_ _2"></span>location that <span class="_ _2"></span>is </div><div class="t m0 x0 h2 y7e ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xperienci<span class="_ _1"></span>ng problems to a second loca<span class="_ _1"></span>tion that is operating well.</div><div class="t m0 x1 h8 y7f ff1 fs5 fc0 sc0 ls0 ws0">1.1.5  Accelerating di<span class="_ _1"></span>gital transformation with agile service deliver<span class="_ _1"></span>y</div><div class="t m0 x0 h2 y80 ff2 fs0 fc0 sc0 ls0 ws0">An effectiv<span class="_ _3"></span>e De<span class="_ _3"></span>vOps solution breaks down existing dev<span class="_ _3"></span>elopment silos, unifies infrastr<span class="_ _1"></span>ucture </div><div class="t m0 x0 h2 y81 ff2 fs0 fc0 sc0 ls0 ws0">platforms, and enables ongoing deliveries. z14 provides the scalable and secure<span class="_ _1"></span> </div><div class="t m0 x0 h2 y82 ff2 fs0 fc0 sc0 ls0 ws0">infrastructure for enter<span class="_ _1"></span>pris<span class="_ _1"></span>es that must rapidly create and deli<span class="_ _1"></span>v<span class="_ _3"></span>er cr<span class="_ _1"></span>itical applicati<span class="_ _1"></span>ons, while </div><div class="t m0 x0 h2 y83 ff2 fs0 fc0 sc0 ls0 ws0">meeting agreed-on <span class="_ _1"></span>le<span class="_ _3"></span>v<span class="_ _3"></span>els for <span class="_ _3"></span>quality<span class="_ _4"></span>, availability<span class="_ _4"></span>, regulator<span class="_ _1"></span>y complia<span class="_ _1"></span>nce, and end-use </div><div class="t m0 x0 h2 y84 ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xpectations.</div><div class="t m0 x0 h2 y85 ff2 fs0 fc0 sc0 ls0 ws0">IBM DevOps f<span class="_ _3"></span>or Z solutions operate from applic<span class="_ _1"></span>ation understanding throu<span class="_ _1"></span>gh deployment and </div><div class="t m0 x0 h2 y86 ff2 fs0 fc0 sc0 ls0 ws0">management. In additio<span class="_ _1"></span>n, DevOps f<span class="_ _3"></span>or Z solutions gives you a single, cost-eff<span class="_ _3"></span>ective toolset to </div><div class="t m0 x0 h2 y87 ff2 fs0 fc0 sc0 ls0 ws0">maintain and mod<span class="_ _1"></span>ern<span class="_ _1"></span>ize v<span class="_ _3"></span>aluable applications on both Z and <span class="_ _1"></span>distributed platforms.</div><div class="t m0 x0 h2 y88 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or instance, Application Discover<span class="_ _1"></span>y and Delivery In<span class="_ _1"></span>telligence helps dev<span class="_ _3"></span>elopment teams </div><div class="t m0 x0 h2 y89 ff2 fs0 fc0 sc0 ls0 ws0">understand appli<span class="_ _1"></span>cation interdependen<span class="_ _1"></span>cies, comple<span class="_ _3"></span>xity<span class="_ _4"></span>, and quali<span class="_ _1"></span>ty across platforms, </div><div class="t m0 x0 h2 y8a ff2 fs0 fc0 sc0 ls0 ws0">environments, and languages. This ability gives your teams an edge in <span class="_ _1"></span>identifying potential </div><div class="t m0 x0 h2 y8b ff2 fs0 fc0 sc0 ls0 ws0">API candidates, and provides insight <span class="_ _1"></span>about maintainability and<span class="_ _1"></span> comple<span class="_ _3"></span>xity<span class="_ _4"></span>. As a resu<span class="_ _1"></span>lt, the </div><div class="t m0 x0 h2 y8c ff2 fs0 fc0 sc0 ls0 ws0">candidate API qu<span class="_ _1"></span>ality rise<span class="_ _1"></span>s, and the user e<span class="_ _3"></span>xper<span class="_ _1"></span>ience improves as well.</div><div class="t m0 x0 h2 y8d ff2 fs0 fc0 sc0 ls0 ws0">In addition, the z1<span class="_ _1"></span>4 provides the infrastruc<span class="_ _1"></span>ture to suppor<span class="_ _6"></span>t the mission-cr<span class="_ _1"></span>itical worklo<span class="_ _1"></span>ads of </div><div class="t m0 x0 h2 y8e ff2 fs0 fc0 sc0 ls0 ws0">cloud ser<span class="_ _1"></span>vices. The new high-perf<span class="_ _3"></span>ormanc<span class="_ _1"></span>e processors, large memor<span class="_ _1"></span>y<span class="_ _4"></span>, and enhanced access<span class="_ _1"></span> </div><div class="t m0 x0 h2 y8f ff2 fs0 fc0 sc0 ls0 ws0">to data enab<span class="_ _3"></span>le the z14 <span class="_ _3"></span>to integrate <span class="_ _3"></span>b<span class="_ _3"></span>usiness<span class="_ _1"></span> tr<span class="_ _3"></span>ansactions, operational data, and <span class="_ _3"></span>analytics into </div><div class="t m0 x0 h2 y90 ff2 fs0 fc0 sc0 ls0 ws0">a single work<span class="_ _1"></span>flow<span class="_ _2"></span>.</div><div class="t m0 x0 h2 y91 ff2 fs0 fc0 sc0 ls0 ws0">The IBM z14 is des<span class="_ _1"></span>igned as a strategic <span class="_ _1"></span>asset to power the API economy<span class="_ _4"></span>.</div><div class="t m0 x9 h4 y92 ff2 fs3 fc0 sc0 ls0 ws0">4</div><div class="t m0 xa h2 y93 ff2 fs0 fc0 sc0 ls0 ws0"> Using the API </div><div class="t m0 x0 h2 y94 ff2 fs0 fc0 sc0 ls0 ws0">economy demands fortif<span class="_ _1"></span>ied clouds, which ca<span class="_ _1"></span>n be open, pri<span class="_ _1"></span>v<span class="_ _3"></span>ate, public<span class="_ _3"></span>, and hybrid. The z14 </div><div class="t m0 x0 h2 y95 ff2 fs0 fc0 sc0 ls0 ws0">gives y<span class="_ _3"></span>ou the hardware platform neces<span class="_ _1"></span>sar<span class="_ _1"></span>y to suppor<span class="_ _6"></span>t those clouds.</div><div class="t m0 x0 h2 y96 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or Linux assets, Z platf<span class="_ _3"></span>or<span class="_ _1"></span>ms are optimized for open source software, enhanced scalabil<span class="_ _1"></span>ity<span class="_ _4"></span>, </div><div class="t m0 x0 h2 y97 ff2 fs0 fc0 sc0 ls0 ws0">and shar<span class="_ _1"></span>ing, while focusing on business continuity to suppor<span class="_ _6"></span>t cloud. For traditional </div><div class="t m0 x0 h2 y98 ff2 fs0 fc0 sc0 ls0 ws0">z/OS-based <span class="_ _1"></span>assets, Z off<span class="_ _3"></span>erings provide intu<span class="_ _1"></span>itive tools to help dev<span class="_ _3"></span>elopers speed </div><div class="t m0 x0 h2 y99 ff2 fs0 fc0 sc0 ls0 ws0">Representationa<span class="_ _1"></span>l State T<span class="_ _4"></span>ransf<span class="_ _3"></span>er (RESTful) API dev<span class="_ _3"></span>elopment.</div><div class="t m0 x0 h2 y9a ff2 fs0 fc0 sc0 ls0 ws0">No matter which asset<span class="_ _1"></span> class you choose, the z14 allows mobile <span class="_ _1"></span>and cloud applic<span class="_ _1"></span>ation </div><div class="t m0 x0 h2 y9b ff2 fs0 fc0 sc0 ls0 ws0">de<span class="_ _3"></span>velopers to incor<span class="_ _1"></span>porate z/OS business-cr<span class="_ _1"></span>itical data and transactio<span class="_ _1"></span>ns into their applica<span class="_ _1"></span>tions </div><div class="t m0 x0 h2 y9c ff2 fs0 fc0 sc0 ls0 ws0">without needing<span class="_ _1"></span> to understand z/OS<span class="_ _1"></span> subsystems.</div><div class="t m0 x0 h6 y47 ff2 fs4 fc0 sc0 ls0 ws0">4  </div><div class="t m0 x4 h4 y48 ff2 fs3 fc0 sc0 ls0 ws0">For more inf<span class="_ _3"></span>ormation about th<span class="_ _1"></span>e API economy<span class="_ _4"></span>, see the <span class="fc1">Reach new customers with the<span class="_ _1"></span> API economy</span> website.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf5" class="pf w0 h0" data-page-no="5"><div class="pc pc5 w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">6<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z1<span class="_ _1"></span>4 <span class="_ _1"></span>T<span class="_ _2"></span>ec<span class="_ _1"></span>hn<span class="_ _1"></span>ic<span class="_ _1"></span>a<span class="_ _1"></span>l <span class="_ _1"></span>In<span class="_ _1"></span>t<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x1 h8 y9d ff1 fs5 fc0 sc0 ls0 ws0">1.1.6  Rev<span class="_ _3"></span>olutionizing b<span class="_ _3"></span>usiness processes</div><div class="t m0 x0 h2 y9e ff2 fs0 fc0 sc0 ls0 ws0">Blockchain is poised to rev<span class="_ _3"></span>olutionize how industries do business. It is a technology <span class="_ _1"></span>f<span class="_ _3"></span>or a new </div><div class="t m0 x0 h2 y9f ff2 fs0 fc0 sc0 ls0 ws0">generation of transactional ap<span class="_ _1"></span>plications that esta<span class="_ _1"></span>blishes trust, accountability<span class="_ _2"></span>, and </div><div class="t m0 x0 h2 ya0 ff2 fs0 fc0 sc0 ls0 ws0">transparency while streamlin<span class="_ _1"></span>ing business processes.</div><div class="t m0 x0 h2 ya1 ff2 fs0 fc0 sc0 ls0 ws0">In a bloc<span class="_ _3"></span>kchain networ<span class="_ _1"></span>k, members have access to a distributed, shared led<span class="_ _1"></span>ger that is </div><div class="t m0 x0 ha ya2 ff5 fs6 fc0 sc0 ls0 ws0">cryptographically<span class="ff2 fs0"> secure, updated by consensu<span class="_ _1"></span>s, and becomes an immutable, indelible </span></div><div class="t m0 x0 h2 ya3 ff2 fs0 fc0 sc0 ls0 ws0">record of all </div><div class="t m0 xc ha ya4 ff5 fs6 fc0 sc0 ls0 ws0">transactions<span class="ff2 fs0">. The ledger functions<span class="_ _1"></span> as a single source of <span class="_ _1"></span>“truth”. Co<span class="_ _1"></span>nsideri<span class="_ _1"></span>ng that </span></div><div class="t m0 x0 h2 ya5 ff2 fs0 fc0 sc0 ls0 ws0">bloc<span class="_ _3"></span>kchain is all about increasing trust in </div><div class="t m0 xd ha ya6 ff5 fs6 fc0 sc0 ls0 ws0">business transactions<span class="ff2 fs0">, it <span class="_ _3"></span>makes perf<span class="_ _3"></span>ect sense to <span class="_ _3"></span>run </span></div><div class="t m0 x0 h2 ya7 ff2 fs0 fc0 sc0 ls0 ws0">bloc<span class="_ _3"></span>kchain for b<span class="_ _3"></span>usiness on Z. </div><div class="t m0 x0 h2 ya8 ff2 fs0 fc0 sc0 ls0 ws0">Depending on your business or regula<span class="_ _1"></span>tor<span class="_ _1"></span>y policies, you can choose on-premis<span class="_ _1"></span>es installation </div><div class="t m0 x0 h2 ya9 ff2 fs0 fc0 sc0 ls0 ws0">suppor<span class="_ _1"></span>ted <span class="_ _1"></span>by IBM-cer<span class="_ _1"></span>tified Dock<span class="_ _3"></span>er images r<span class="_ _1"></span>unning on Linux on<span class="_ _1"></span> z Systems, or the IBM </div><div class="t m0 x0 h2 yaa ff2 fs0 fc0 sc0 ls0 ws0">Blockchain on Bluemix®<span class="_ _1"></span> High Secur<span class="_ _1"></span>ity Business N<span class="_ _1"></span>etwork (HSBN) <span class="_ _1"></span>ser<span class="_ _1"></span>vice plan. HSBN is<span class="_ _1"></span> a </div><div class="t m0 x0 h2 yab ff2 fs0 fc0 sc0 ls0 ws0">fully managed blockchain ser<span class="_ _1"></span>vice r<span class="_ _1"></span>unning in the IBM<span class="_ _1"></span> cloud. It delivers a secure, isolated </div><div class="t m0 x0 h2 yac ff2 fs0 fc0 sc0 ls0 ws0">compute environment that is id<span class="_ _1"></span>eally suited for workloads with sensit<span class="_ _1"></span>iv<span class="_ _3"></span>e data.</div><div class="t m0 x1 h8 yad ff1 fs5 fc0 sc0 ls0 ws0">1.1.7  Blending open<span class="_ _1"></span> sour<span class="_ _3"></span>ce and Z technologies</div><div class="t m0 x0 h2 yae ff2 fs0 fc0 sc0 ls0 ws0">The right blend and balance of open source technol<span class="_ _1"></span>ogies, ISV tools, and IT platf<span class="_ _3"></span>orm is ke<span class="_ _3"></span>y to </div><div class="t m0 x0 h2 yaf ff2 fs0 fc0 sc0 ls0 ws0">enable b<span class="_ _3"></span>usinesses<span class="_ _1"></span> and organizations t<span class="_ _1"></span>o deliver change at a much quick<span class="_ _3"></span>er pace. T<span class="_ _4"></span>o this end, </div><div class="t m0 x0 h2 yb0 ff2 fs0 fc0 sc0 ls0 ws0">IBM has created<span class="_ _1"></span> an ecosystem of c<span class="_ _1"></span>lients, b<span class="_ _3"></span>usiness par<span class="_ _6"></span>tners, and ISVs who are <span class="_ _1"></span>engaging in </div><div class="t m0 x0 h2 yb1 ff2 fs0 fc0 sc0 ls0 ws0">an open source<span class="_ _1"></span> dev<span class="_ _3"></span>elopment community to bri<span class="_ _1"></span>ng the most imp<span class="_ _1"></span>or<span class="_ _1"></span>tant and most s<span class="_ _1"></span>ought-after </div><div class="t m0 x0 h2 yb2 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>oundational open sourc<span class="_ _1"></span>e technologie<span class="_ _1"></span>s to its IT platforms. In additio<span class="_ _1"></span>n, IBM is a membe<span class="_ _1"></span>r of </div><div class="t m0 x0 h2 yb3 ff2 fs0 fc0 sc0 ls0 ws0">many <span class="_ _3"></span>open-standard organizations and <span class="_ _3"></span>software <span class="_ _3"></span>gov<span class="_ _3"></span>ernance consor<span class="_ _1"></span>tia that <span class="_ _3"></span>help to <span class="_ _3"></span>shape <span class="_ _3"></span>the </div><div class="t m0 x0 h2 yb4 ff2 fs0 fc0 sc0 ls0 ws0">future of open so<span class="_ _1"></span>urce software. </div><div class="t m0 x0 h2 yb5 ff2 fs0 fc0 sc0 ls0 ws0">The combinatio<span class="_ _1"></span>n of a robust and securable hardware platf<span class="_ _3"></span>orm w<span class="_ _1"></span>ith the power of a Linux </div><div class="t m0 x0 h2 yb6 ff2 fs0 fc0 sc0 ls0 ws0">distribution can optim<span class="_ _1"></span>ize the b<span class="_ _3"></span>uilding, testing, a<span class="_ _1"></span>nd deploying of moder<span class="_ _1"></span>n applications, and can </div><div class="t m0 x0 h2 yb7 ff2 fs0 fc0 sc0 ls0 ws0">accommodate s<span class="_ _1"></span>cale-out clusters an<span class="_ _1"></span>d scalable clouds.</div><div class="t m0 x0 h2 yb8 ff2 fs0 fc0 sc0 ls0 ws0">The z14 provides a secu<span class="_ _1"></span>re, massive capacity Linux platf<span class="_ _3"></span>orm that <span class="_ _1"></span>can be deploy<span class="_ _3"></span>ed as </div><div class="t m0 x0 h2 yb9 ff2 fs0 fc0 sc0 ls0 ws0">stand-alone, or side-by-side with z/<span class="_ _1"></span>OS or IBM z/VSE® <span class="_ _1"></span>environments on a single physical </div><div class="t m0 x0 h2 yba ff2 fs0 fc0 sc0 ls0 ws0">platform. <span class="_ _3"></span>Theref<span class="_ _3"></span>ore, <span class="_ _2"></span>you <span class="_ _3"></span>can <span class="_ _3"></span>easily <span class="_ _3"></span>integrate <span class="_ _2"></span>Linux <span class="_ _3"></span>workloads on <span class="_ _2"></span>th<span class="_ _1"></span>e <span class="_ _3"></span>z14 <span class="_ _2"></span>wi<span class="_ _1"></span>th <span class="_ _3"></span>z/OS <span class="_ _3"></span>and <span class="_ _2"></span>z/VS<span class="_ _1"></span>E </div><div class="t m0 x0 h2 ybb ff2 fs0 fc0 sc0 ls0 ws0">solutions that wi<span class="_ _1"></span>ll benefit from data and<span class="_ _1"></span> applications bein<span class="_ _1"></span>g tightly colloc<span class="_ _1"></span>ated with fast internal </div><div class="t m0 x0 h2 ybc ff2 fs0 fc0 sc0 ls0 ws0">communication and improved av<span class="_ _3"></span>ailability<span class="_ _4"></span>.</div><div class="t m0 x0 h2 ybd ff2 fs0 fc0 sc0 ls0 ws0">Linux on z Systems<span class="_ _1"></span> on the z14 uses<span class="_ _1"></span> per<span class="_ _1"></span>vasiv<span class="_ _3"></span>e encr<span class="_ _1"></span>yption, which is <span class="_ _1"></span>a transparent protection </div><div class="t m0 x0 h2 ybe ff2 fs0 fc0 sc0 ls0 ws0">env<span class="_ _3"></span>elope that <span class="_ _3"></span>secures data within <span class="_ _3"></span>the system. It <span class="_ _3"></span>giv<span class="_ _3"></span>es y<span class="_ _3"></span>ou the <span class="_ _3"></span>performance and v<span class="_ _3"></span>ert<span class="_ _1"></span>ical scale </div><div class="t m0 x0 h2 ybf ff2 fs0 fc0 sc0 ls0 ws0">that you need to meet the deman<span class="_ _1"></span>ds of your digital enter<span class="_ _1"></span>pr<span class="_ _1"></span>ise while controll<span class="_ _1"></span>ing ser<span class="_ _1"></span>ver spra<span class="_ _3"></span>wl </div><div class="t m0 x0 h2 yc0 ff2 fs0 fc0 sc0 ls0 ws0">costs. Combined with the <span class="_ _1"></span>integration benefits, Linux on z Systems on t<span class="_ _1"></span>he z14 allows you to </div><div class="t m0 x0 h2 yc1 ff2 fs0 fc0 sc0 ls0 ws0">deploy inno<span class="_ _3"></span>vativ<span class="_ _3"></span>e ne<span class="_ _3"></span>w ser<span class="_ _1"></span>vices or cogn<span class="_ _1"></span>itiv<span class="_ _3"></span>e analytics<span class="_ _1"></span> and consolidate x86 wor<span class="_ _1"></span>kloads.</div><div class="t m0 x0 h2 yc2 ff2 fs0 fc0 sc0 ls0 ws0">In addition, deploying Linux on the z<span class="_ _1"></span>14 can benefit your bottom line. Compared to <span class="_ _1"></span>vir<span class="_ _1"></span>tuali<span class="_ _1"></span>zed </div><div class="t m0 x0 h2 yc3 ff2 fs0 fc0 sc0 ls0 ws0">x86 alter<span class="_ _1"></span>natives and public cloud solutions, the lower costs for administration and </div><div class="t m0 x0 h2 yc4 ff2 fs0 fc0 sc0 ls0 ws0">management, so<span class="_ _1"></span>ftware licensing, business conti<span class="_ _1"></span>nuity<span class="_ _4"></span>, and floor space can<span class="_ _1"></span> reduce your total </div><div class="t m0 x0 h2 yc5 ff2 fs0 fc0 sc0 ls0 ws0">cost of ownership<span class="_ _3"></span>.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf6" class="pf w0 h0" data-page-no="6"><div class="pc pc6 w0 h0"><img class="bi x0 yc6 w4 hb" alt="" src="bg6.png"/><div class="t m0 x5 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">7</span></div><div class="t m0 x1 h3 yc7 ff1 fs2 fc0 sc0 ls0 ws0">1.2  z14 technical description</div><div class="t m0 x0 h2 yc8 ff2 fs0 fc0 sc0 ls0 ws0">The IBM z14,<span class="_ _1"></span> when compared to it<span class="_ _1"></span>s predecessor (IBM<span class="_ _1"></span> z13®), offers se<span class="_ _3"></span>v<span class="_ _3"></span>eral improv<span class="_ _3"></span>ements, </div><div class="t m0 x0 h2 yc9 ff2 fs0 fc0 sc0 ls0 ws0">such as faster<span class="_ _2"></span>,<span class="_ _1"></span> more efficient, and <span class="_ _1"></span>redesigned high-f<span class="_ _1"></span>requency chips, additional granularity </div><div class="t m0 x0 h2 yca ff2 fs0 fc0 sc0 ls0 ws0">options, better av<span class="_ _3"></span>ailability<span class="_ _4"></span>, faster encr<span class="_ _1"></span>yption, a<span class="_ _1"></span>nd enhanced on-demand<span class="_ _1"></span> options.</div><div class="t m0 x1 h8 ycb ff1 fs5 fc0 sc0 ls0 ws0">1.2.1  T<span class="_ _2"></span>echnical highlights</div><div class="t m0 x0 h2 ycc ff2 fs0 fc0 sc0 ls0 ws0">The z14 is a highly<span class="_ _1"></span> scalable symmetric multiprocess<span class="_ _1"></span>or (SMP) system, <span class="_ _1"></span>and the architectu<span class="_ _1"></span>re </div><div class="t m0 x0 h2 ycd ff2 fs0 fc0 sc0 ls0 ws0">ensures continuity and <span class="_ _3"></span>upgradeability <span class="_ _3"></span>from the <span class="_ _3"></span>pre<span class="_ _3"></span>vious z13 and <span class="_ _3"></span>zEC12. <span class="_ _3"></span>Five <span class="_ _3"></span>z14 <span class="_ _3"></span>models are </div><div class="t m0 x0 h2 yce ff2 fs0 fc0 sc0 ls0 ws0">off<span class="_ _3"></span>ered: M01, M02<span class="_ _1"></span>, M03, M04, and M0<span class="_ _1"></span>5.</div><div class="t m0 x0 h2 ycf ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>able 1-1 shows the main <span class="_ _1"></span>technical enhancem<span class="_ _1"></span>ents in the z14 over its predecessor plat<span class="_ _1"></span>f<span class="_ _3"></span>orms.</div><div class="t m0 x0 h5 yd0 ff4 fs1 fc0 sc0 ls0 ws0">T<span class="_ _4"></span>able 1-1   T<span class="_ _2"></span>echnical highlights in the z14</div><div class="t m0 x0 h2 yd1 ff2 fs0 fc0 sc0 ls0 ws0">Y<span class="_ _8"></span>ou can com<span class="_ _1"></span>pare the z14 to the previous two IBM Z generations u<span class="_ _1"></span>sing the <span class="fc1">Compare IBM <span class="_ _1"></span>z </span></div><div class="t m0 x0 h2 yd2 ff2 fs0 fc1 sc0 ls0 ws0">Systems<span class="fc0"> tool.</span></div><div class="t m0 xb hc yd3 ff2 fs1 fc0 sc0 ls0 ws0">Greater total system capacity and more subcapacity <span class="_ _3"></span>settings </div><div class="t m0 xb hc yd4 ff2 fs1 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>or central processors <span class="_ _3"></span>(CP). The IBM z/Archit<span class="_ _3"></span>ecture® ensures </div><div class="t m0 xb hc yd5 ff2 fs1 fc0 sc0 ls0 ws0">continuity and upgr<span class="_ _3"></span>adeability from pre<span class="_ _3"></span>vious mo<span class="_ _3"></span>dels.</div><div class="t m0 xe hc yd3 ff2 fs1 fc0 sc0 ls0 ws0">Up to 170 characterizable<span class="_ _3"></span> </div><div class="t m0 xe hc yd4 ff2 fs1 fc0 sc0 ls0 ws0">processor units<span class="_ _3"></span>. Up <span class="_ _3"></span>to 33 <span class="_ _3"></span>CPs can </div><div class="t m0 xe hc yd5 ff2 fs1 fc0 sc0 ls0 ws0">hav<span class="_ _3"></span>e subcapacity se<span class="_ _3"></span>ttings.</div><div class="t m0 xb hc yd6 ff2 fs1 fc0 sc0 ls0 ws0">Multi-core<span class="_ _3"></span>, single-chip modules running to help improv<span class="_ _3"></span>e the </div><div class="t m0 xb hc yd7 ff2 fs1 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>x<span class="_ _3"></span>ecution of processor-intens<span class="_ _3"></span>ive w<span class="_ _3"></span>orkloads.</div><div class="t m0 xe hc yd6 ff2 fs1 fc0 sc0 ls0 ws0">5.2 GHz (14 nm FINFET<span class="fc2"> </span></div><div class="t m0 xe hc yd7 ff2 fs1 fc0 sc0 ls0 ws0">Silicon-On-Insulator (SOI)) </div><div class="t m0 xb hc yd8 ff2 fs1 fc0 sc0 ls0 ws0">More <span class="_ _3"></span>real me<span class="_ _3"></span>mory per <span class="_ _3"></span>system, <span class="_ _3"></span>ensuring <span class="_ _3"></span>high <span class="_ _3"></span>av<span class="_ _3"></span>ailability <span class="_ _3"></span>in <span class="_ _3"></span>the </div><div class="t m0 xb hc yd9 ff2 fs1 fc0 sc0 ls0 ws0">memory subsystem through use of prov<span class="_ _3"></span>en redundant arr<span class="_ _3"></span>a<span class="_ _3"></span>y of </div><div class="t m0 xb hc yda ff2 fs1 fc0 sc0 ls0 ws0">independent memory (RAIM) technology<span class="_ _4"></span>.</div><div class="t m0 xe hc yd8 ff2 fs1 fc0 sc0 ls0 ws0">Up to 32 TB of addressab<span class="_ _3"></span>le real </div><div class="t m0 xe hc yd9 ff2 fs1 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y per system.</div><div class="t m0 xb hc ydb ff2 fs1 fc0 sc0 ls0 ws0">A large fix<span class="_ _3"></span>ed hardwar<span class="_ _3"></span>e system area (HSA) that is managed </div><div class="t m0 xb hc ydc ff2 fs1 fc0 sc0 ls0 ws0">separately from client-p<span class="_ _3"></span>urchased memory<span class="_ _2"></span>.</div><div class="t m0 xe hc ydb ff2 fs1 fc0 sc0 ls0 ws0">192 GB.</div><div class="t m0 xb hc ydd ff2 fs1 fc0 sc0 ls0 ws0">Prov<span class="_ _3"></span>en technology (fift<span class="_ _3"></span>h-generation high frequency and thir<span class="_ _3"></span>d-generation out-of-or<span class="_ _3"></span>der design) with a </div><div class="t m0 xb hc yde ff2 fs1 fc0 sc0 ls0 ws0">single-instruction, multiple-data (SIMD) processor that <span class="_ _3"></span>increases parallelism to <span class="_ _3"></span>accelerate analytics </div><div class="t m0 xb hc ydf ff2 fs1 fc0 sc0 ls0 ws0">processing. In addition, sim<span class="_ _3"></span>ultaneous multithreading (SMT) incr<span class="_ _3"></span>eases processing efficiency and </div><div class="t m0 xb hc ye0 ff2 fs1 fc0 sc0 ls0 ws0">throughput and raises the n<span class="_ _3"></span>umber of instructions in flight.</div><div class="t m0 xb hc ye1 ff2 fs1 fc0 sc0 ls0 ws0">Processor cache structure improv<span class="_ _3"></span>ements and larger cache <span class="_ _3"></span>sizes to help with more of<span class="_ _3"></span> today’<span class="_ _2"></span>s </div><div class="t m0 xb hc ye2 ff2 fs1 fc0 sc0 ls0 ws0">demanding production workloads. The z14 off<span class="_ _3"></span>ers <span class="_ _3"></span>these le<span class="_ _3"></span>v<span class="_ _3"></span>els of cache:</div><div class="t m0 xb hc ye3 ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">First-le<span class="_ _3"></span>v<span class="_ _3"></span>el cache (L1 private): 128 KB f<span class="_ _3"></span>or instructions<span class="_ _3"></span>, 128 KB f<span class="_ _3"></span>or data</span></div><div class="t m0 xb hc ye4 ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">Second-le<span class="_ _3"></span>v<span class="_ _3"></span>el cache (L2): 2 MB f<span class="_ _3"></span>or instructions and 4 MB f<span class="_ _3"></span>or data</span></div><div class="t m0 xb hc ye5 ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">Third-le<span class="_ _3"></span>v<span class="_ _3"></span>el cache (L3): 128 MB </span></div><div class="t m0 xb hc ye6 ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">F<span class="_ _3"></span>our<span class="_ _1"></span>th-le<span class="_ _3"></span>vel cache (L4)<span class="_ _3"></span>: 672 MB</span></div><div class="t m0 xb hc ye7 ff2 fs1 fc0 sc0 ls0 ws0">Improv<span class="_ _3"></span>ed <span class="_ _2"></span>cr<span class="_ _1"></span>yptographic <span class="_ _2"></span>functions <span class="_ _3"></span>and <span class="_ _3"></span>perf<span class="_ _3"></span>ormance, <span class="_ _2"></span>achiev<span class="_ _3"></span>ed <span class="_ _3"></span>b<span class="_ _3"></span>y <span class="_ _2"></span>having <span class="_ _3"></span>one <span class="_ _2"></span>dedicated <span class="_ _3"></span>cryptographic </div><div class="t m0 xb hc ye8 ff2 fs1 fc0 sc0 ls0 ws0">co-processor per processor unit.</div><div class="t m0 xb hc ye9 ff2 fs1 fc0 sc0 ls0 ws0">IBM zHyperLink Express is a new<span class="_ _4"></span>, shor<span class="_ _1"></span>t distance, Z I/O adapter designed f<span class="_ _3"></span>or up to 5x lower<span class="_ _3"></span> latency </div><div class="t m0 xb hc yea ff2 fs1 fc0 sc0 ls0 ws0">than High P<span class="_ _3"></span>erf<span class="_ _2"></span>o<span class="_ _1"></span>rmance FICON for read <span class="_ _3"></span>requests.</div><div class="t m0 xb hc yeb ff2 fs1 fc0 sc0 ls0 ws0">The channel subsystem is b<span class="_ _3"></span>uilt fo<span class="_ _3"></span>r I/O resilience. The n<span class="_ _3"></span>umber </div><div class="t m0 xb hc yec ff2 fs1 fc0 sc0 ls0 ws0">of logical channel subsystems (LCS<span class="_ _3"></span>S), subchannel sets, and </div><div class="t m0 xb hc yed ff2 fs1 fc0 sc0 ls0 ws0">I/O de<span class="_ _3"></span>vices are consistent with its predecessor platf<span class="_ _2"></span>o<span class="_ _1"></span>rm, as is </div><div class="t m0 xb hc yee ff2 fs1 fc0 sc0 ls0 ws0">the number of logical partitions (LP<span class="_ _4"></span>ARs). </div><div class="t m0 xe hc yeb ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">Six LCSS</span></div><div class="t m0 xe hc yec ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">85 LP<span class="_ _4"></span>ARs</span></div><div class="t m0 xe hc yed ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">F<span class="_ _3"></span>our subchannel sets</span></div><div class="t m0 xe hc yee ff3 fs1 fc0 sc0 ls0 ws0">�<span class="_ _9"> </span><span class="ff2">32,000 I/O <span class="_ _3"></span>de<span class="_ _3"></span>vices <span class="_ _3"></span>per channel</span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf7" class="pf w0 h0" data-page-no="7"><div class="pc pc7 w0 h0"><img class="bi x0 y0 w2 h7" alt="" src="bg7.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">8<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z1<span class="_ _1"></span>4 <span class="_ _1"></span>T<span class="_ _2"></span>ec<span class="_ _1"></span>hn<span class="_ _1"></span>ic<span class="_ _1"></span>a<span class="_ _1"></span>l <span class="_ _1"></span>In<span class="_ _1"></span>t<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>o ensure a balanced and highly av<span class="_ _3"></span>ailable system, the z14 includes these additional f<span class="_ _3"></span>eatures </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">and functions:</div><div class="t m0 x0 h2 y4c ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Enhanced LP<span class="_ _4"></span>AR resource alloc<span class="_ _1"></span>ation algorith<span class="_ _1"></span>ms f<span class="_ _3"></span>or processor un<span class="_ _1"></span>its and memor<span class="_ _1"></span>y <span class="_ _1"></span>(16 TB </span></div><div class="t m0 x7 h2 y4d ff2 fs0 fc0 sc0 ls0 ws0">per LP<span class="_ _4"></span>AR)</div><div class="t m0 x0 h2 yef ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">IBM Vir<span class="_ _6"></span>tual Flash Memo<span class="_ _1"></span>ry<span class="_ _1"></span> (VFM) can be us<span class="_ _1"></span>ed to handle pagi<span class="_ _1"></span>ng workload spikes and c<span class="_ _1"></span>an </span></div><div class="t m0 x7 h2 yf0 ff2 fs0 fc0 sc0 ls0 ws0">improv<span class="_ _3"></span>e av<span class="_ _3"></span>ailability<span class="_ _4"></span>. VFM is th<span class="_ _1"></span>e replacement for the Flash Express features (0402 and </div><div class="t m0 x7 h2 yf1 ff2 fs0 fc0 sc0 ls0 ws0">0403), which were availab<span class="_ _3"></span>le on the zEC12 and <span class="_ _1"></span>z13.</div><div class="t m0 x0 h2 yf2 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Next generation Cryp<span class="_ _1"></span>to Express6S feature suppor<span class="_ _1"></span>ts <span class="_ _1"></span>up to 85 domains </span></div><div class="t m0 x0 h2 yf3 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">New CMPSC with Huffman Co<span class="_ _1"></span>ding compress<span class="_ _1"></span>ion for f<span class="_ _3"></span>aster e<span class="_ _3"></span>xpansion algor<span class="_ _1"></span>ithms and </span></div><div class="t m0 x7 h2 yf4 ff2 fs0 fc0 sc0 ls0 ws0">reduced overhead</div><div class="t m0 x0 h2 yf5 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Guarded Storage F<span class="_ _3"></span>acility for impro<span class="_ _3"></span>ved J<span class="_ _3"></span>a<span class="_ _3"></span>v<span class="_ _3"></span>a performance by reducing program pauses<span class="_ _1"></span> </span></div><div class="t m0 x7 h2 yf6 ff2 fs0 fc0 sc0 ls0 ws0">during <span class="_ _1"></span>Ja<span class="_ _3"></span>v<span class="_ _3"></span>a Garbage Collection</div><div class="t m0 x0 h2 yf7 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Functionality in 10 <span class="_ _1"></span>GbE RoCE Express2, <span class="_ _1"></span>with the increased <span class="_ _1"></span>ability to share a<span class="_ _1"></span>dapters </span></div><div class="t m0 x7 h2 yf8 ff2 fs0 fc0 sc0 ls0 ws0">between LP<span class="_ _4"></span>ARs</div><div class="t m0 x0 h2 yf9 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Coupling Exp<span class="_ _1"></span>ress Long Reach (LR<span class="_ _1"></span>) for coupling links that need to extend up to 10 km</span></div><div class="t m0 x0 h2 yfa ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Next generation FICON Express16S+</span></div><div class="t m0 x0 h2 yfb ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">zHyperLink Expres<span class="_ _1"></span>s with IBM DS8880 for extremely lo<span class="_ _3"></span>w latency</span></div><div class="t m0 x0 h2 yfc ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">OSA-Express6S pr<span class="_ _1"></span>ovides suppor<span class="_ _1"></span>t for Inbound Workload Queuing, all<span class="_ _1"></span>owing separate </span></div><div class="t m0 x7 h2 yfd ff2 fs0 fc0 sc0 ls0 ws0">inbound IPSec <span class="_ _1"></span>pack<span class="_ _3"></span>ets</div><div class="t m0 x0 h2 yfe ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Secure Ser<span class="_ _1"></span>vice Con<span class="_ _1"></span>tainer</span></div><div class="t m0 xf h4 yff ff2 fs3 fc0 sc0 ls0 ws0">5</div><div class="t m0 x10 h2 y100 ff2 fs0 fc0 sc0 ls0 ws0"> to build and host secure vir<span class="_ _6"></span>tual applianc<span class="_ _1"></span>es</div><div class="t m0 x0 h2 y101 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Air cooled s<span class="_ _1"></span>ystems such as<span class="_ _1"></span> cooling radiators with N+1<span class="_ _1"></span> redundant design</span></div><div class="t m0 x0 h2 y102 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Suppor<span class="_ _1"></span>t for ASHRAE Class A3 data cen<span class="_ _1"></span>ters</span></div><div class="t m0 x0 h2 y103 ff2 fs0 fc0 sc0 ls0 ws0">Figure 1-2 on page<span class="_ _a"> </span>9 compares the z<span class="_ _1"></span>14 with previous Z platforms in the following ke<span class="_ _3"></span>y areas:</div><div class="t m0 x0 h2 y104 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Single-engine (1-Wa<span class="_ _3"></span>y) PCI</span></div><div class="t m0 x10 h4 y105 ff2 fs3 fc0 sc0 ls0 ws0">6</div><div class="t m0 x0 h2 y106 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Number of proces<span class="_ _1"></span>sor units</span></div><div class="t m0 x0 h2 y107 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Memor<span class="_ _1"></span>y</span></div><div class="t m0 x0 h2 y108 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">System I/O band<span class="_ _1"></span>width</span></div><div class="t m0 x0 h6 y19 ff2 fs4 fc0 sc0 ls0 ws0">5  </div><div class="t m0 x4 h4 y1a ff2 fs3 fc0 sc0 ls0 ws0">See “Secure Ser<span class="_ _1"></span>vice Container” on page 71 for more information.</div><div class="t m0 x0 h6 y76 ff2 fs4 fc0 sc0 ls0 ws0">6  </div><div class="t m0 x4 hd y77 ff2 fs3 fc0 sc0 ls0 ws0">Based on the processor capacity index (PCI). PCI values can be obtained from <span class="ff4 fc1">Large Systems Per<span class="_ _1"></span>formance </span></div><div class="t m0 x4 hd y78 ff4 fs3 fc1 sc0 ls0 ws0">Reference<span class="ff2">, SC28-1187<span class="fc0">.</span></span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf8" class="pf w0 h0" data-page-no="8"><div class="pc pc8 w0 h0"><img class="bi x0 y109 w5 he" alt="" src="bg8.png"/><div class="t m0 x5 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">9</span></div><div class="t m0 x0 h5 y10a ff4 fs1 fc0 sc0 ls0 ws0">Figure 1-2   Balanced system design: z14 <span class="_ _3"></span>versus its predecessors </div><div class="t m0 x0 h2 y10b ff2 fs0 fc0 sc0 ls0 ws0">Y<span class="_ _8"></span>ou can find m<span class="_ _1"></span>ore details ab<span class="_ _1"></span>out the z14 in Cha<span class="_ _1"></span>pter 2, “IBM z14 h<span class="_ _1"></span>ardware ov<span class="_ _3"></span>erview” on </div><div class="t m0 x0 hf y10c ff2 fs0 fc0 sc0 ls0 ws0">page 17. For an in-depth descr<span class="_ _1"></span>iption of IBM<span class="_ _1"></span> z14 functions and features, see also <span class="ff4 fc1">IBM z14 </span></div><div class="t m0 x0 hf y10d ff4 fs0 fc1 sc0 ls0 ws0">T<span class="_ _4"></span>echnic<span class="_ _1"></span>al Guide,<span class="ff2"> SG24-8451<span class="_ _1"></span><span class="fc0">.</span></span></div><div class="t m0 x1 h8 y10e ff1 fs5 fc0 sc0 ls0 ws0">1.2.2  Storage conne<span class="_ _1"></span>ctivity</div><div class="t m0 x0 h2 y10f ff2 fs0 fc0 sc0 ls0 ws0">Storage connectivit<span class="_ _1"></span>y is provided on the z14 by IBM Fibre Con<span class="_ _1"></span>nection (FICON) an<span class="_ _1"></span>d the </div><div class="t m0 x0 h2 y110 ff2 fs0 fc0 sc0 ls0 ws0">IBM zHyperLink Expr<span class="_ _1"></span>ess f<span class="_ _3"></span>eature. </div><div class="t m0 x0 h10 y111 ff1 fs7 fc0 sc0 ls0 ws0">FICON</div><div class="t m0 x0 h2 y112 ff2 fs0 fc0 sc0 ls0 ws0">FICON features f<span class="_ _3"></span>ollow the estab<span class="_ _3"></span>lished Fibre Channel (FC)<span class="_ _1"></span> standards to suppor<span class="_ _1"></span>t data sto<span class="_ _1"></span>rage </div><div class="t m0 x0 h2 y113 ff2 fs0 fc0 sc0 ls0 ws0">and <span class="_ _3"></span>access requirements, <span class="_ _3"></span>along <span class="_ _3"></span>with the <span class="_ _3"></span>latest <span class="_ _3"></span>FC technology <span class="_ _3"></span>in <span class="_ _3"></span>storage and <span class="_ _3"></span>access <span class="_ _3"></span>de<span class="_ _3"></span>vices. </div><div class="t m0 x0 h2 y114 ff2 fs0 fc0 sc0 ls0 ws0">FICON Expres<span class="_ _1"></span>s f<span class="_ _3"></span>eatures suppor<span class="_ _6"></span>t these protocols:</div><div class="t m0 x0 h2 y115 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Native FICON</span></div><div class="t m0 x7 h2 y116 ff2 fs0 fc0 sc0 ls0 ws0">This enhanced prot<span class="_ _1"></span>ocol (ov<span class="_ _3"></span>er FC) provides for communication across cha<span class="_ _1"></span>nnels, </div><div class="t m0 x7 h2 y117 ff2 fs0 fc0 sc0 ls0 ws0">channel-to-channel<span class="_ _1"></span> (CTC) connectiv<span class="_ _1"></span>ity<span class="_ _4"></span>, and with F<span class="_ _1"></span>ICON devices<span class="_ _3"></span>, such as disk<span class="_ _1"></span>s, tapes, </div><div class="t m0 x7 h2 y118 ff2 fs0 fc0 sc0 ls0 ws0">and prin<span class="_ _1"></span>ters. It is used in z/OS, IBM z/VM®, IBM z/<span class="_ _1"></span>VSE, z/TPF<span class="_ _8"></span>, and Linux on z Sy<span class="_ _1"></span>stems </div><div class="t m0 x7 h2 y119 ff2 fs0 fc0 sc0 ls0 ws0">environments.</div><div class="t m0 x0 h2 y11a ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Fibre Channel Prot<span class="_ _1"></span>ocol (FCP)</span></div><div class="t m0 x7 h2 y11b ff2 fs0 fc0 sc0 ls0 ws0">This is a standar<span class="_ _1"></span>d protocol for communicating with disk and t<span class="_ _1"></span>ape devices through Fibre </div><div class="t m0 x7 h2 y11c ff2 fs0 fc0 sc0 ls0 ws0">Channel switches and directors. The FCP c<span class="_ _1"></span>hannel can conne<span class="_ _1"></span>ct to FCP SAN fabrics and </div><div class="t m0 x7 h2 y11d ff2 fs0 fc0 sc0 ls0 ws0">access FCP/SC<span class="_ _1"></span>SI de<span class="_ _3"></span>vices. FCP is used by z/VM, KVM for IBM Z, z/VSE, and Linux on z </div><div class="t m0 x7 h2 y11e ff2 fs0 fc0 sc0 ls0 ws0">Systems environments.</div><div class="t m0 x0 h2 y11f ff2 fs0 fc0 sc0 ls0 ws0">FICON Expres<span class="_ _1"></span>s16S+ features provide significant improvements in throughput and resp<span class="_ _1"></span>onse </div><div class="t m0 x0 h2 y120 ff2 fs0 fc0 sc0 ls0 ws0">time for perf<span class="_ _3"></span>ormance-cr<span class="_ _1"></span>itica<span class="_ _1"></span>l middleware<span class="_ _3"></span>, and to shr<span class="_ _1"></span>ink the batch<span class="_ _1"></span> window that is required to </div><div class="t m0 x0 h2 y121 ff2 fs0 fc0 sc0 ls0 ws0">accommodate I/O<span class="_ _1"></span>-bound batch work<span class="_ _1"></span>. FICON Expres<span class="_ _1"></span>s16S+ features are implemente<span class="_ _1"></span>d using </div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf9" class="pf w0 h0" data-page-no="9"><div class="pc pc9 w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">10<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z<span class="_ _1"></span>14<span class="_ _1"></span> T<span class="_ _2"></span>ec<span class="_ _1"></span>h<span class="_ _1"></span>ni<span class="_ _1"></span>ca<span class="_ _1"></span>l<span class="_ _1"></span> I<span class="_ _1"></span>nt<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">PCIe cards, and off<span class="_ _3"></span>er better por<span class="_ _6"></span>t granularity and im<span class="_ _1"></span>prov<span class="_ _3"></span>ed capabilities over the pre<span class="_ _3"></span>vious </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">FICON Expre<span class="_ _1"></span>ss features<span class="_ _3"></span>. FICON Express16S<span class="_ _1"></span>+ features suppor<span class="_ _1"></span>t a link d<span class="_ _1"></span>ata rate of 16 Gbps </div><div class="t m0 x0 h2 y122 ff2 fs0 fc0 sc0 ls0 ws0">(4, 8, or 16 Gbps<span class="_ _1"></span> auto-negotiate), and<span class="_ _1"></span> is the preferred technology for ne<span class="_ _3"></span>w systems.</div><div class="t m0 x0 h2 y123 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or more inf<span class="_ _3"></span>or<span class="_ _1"></span>mation about the av<span class="_ _3"></span>ailable FICON Express features, see 3.1, “I/O f<span class="_ _3"></span>eatures at a </div><div class="t m0 x0 h2 y124 ff2 fs0 fc0 sc0 ls0 ws0">glance” on pag<span class="_ _1"></span>e 34.</div><div class="t m0 x0 h10 y125 ff1 fs7 fc0 sc0 ls0 ws0">zHyperLink Express</div><div class="t m0 x0 h2 y126 ff2 fs0 fc0 sc0 ls0 ws0">zHyperLink was created to provide f<span class="_ _3"></span>ast access to data via extremely low latency connections </div><div class="t m0 x0 h2 y127 ff2 fs0 fc0 sc0 ls0 ws0">between the Z platform a<span class="_ _1"></span>nd storage.</div><div class="t m0 x0 h2 y128 ff2 fs0 fc0 sc0 ls0 ws0">The zHyperLink <span class="_ _1"></span>Express f<span class="_ _3"></span>eature allows you to make synchronous requests<span class="_ _1"></span> f<span class="_ _3"></span>or data that is in </div><div class="t m0 x0 h2 y129 ff2 fs0 fc0 sc0 ls0 ws0">the storage cache of the <span class="_ _1"></span>IBM DS8880. This <span class="_ _1"></span>process is done by directly connect<span class="_ _1"></span>ing the </div><div class="t m0 x0 h2 y12a ff2 fs0 fc0 sc0 ls0 ws0">zHyperLink Express por<span class="_ _6"></span>t in <span class="_ _3"></span>the z14 to an <span class="_ _3"></span>I/O Ba<span class="_ _3"></span>y <span class="_ _3"></span>por<span class="_ _1"></span>t of the DS8880. <span class="_ _3"></span>This shor<span class="_ _1"></span>t distance (up </div><div class="t m0 x0 h2 y12b ff2 fs0 fc0 sc0 ls0 ws0">to 150 m), dire<span class="_ _1"></span>ct connection i<span class="_ _1"></span>s currently intende<span class="_ _1"></span>d to speed up DB2 for z/OS </div><div class="t m0 x11 ha y12c ff5 fs6 fc0 sc0 ls0 ws0">blocking r<span class="_ _3"></span>ead<span class="ff2 fs0"> </span></div><div class="t m0 x0 h2 y12d ff2 fs0 fc0 sc0 ls0 ws0">requests.</div><div class="t m0 x0 h2 y12e ff2 fs0 fc0 sc0 ls0 ws0">W<span class="_ _3"></span>orking <span class="_ _1"></span>in conjunction with <span class="_ _1"></span>the FICON SAN Infrastr<span class="_ _1"></span>ucture, zHyperLink can im<span class="_ _1"></span>prov<span class="_ _3"></span>e </div><div class="t m0 x0 h2 y12f ff2 fs0 fc0 sc0 ls0 ws0">application<span class="_ _1"></span> response time<span class="_ _3"></span>, cutting I/O-sensitive <span class="_ _3"></span>workload response time <span class="_ _3"></span>by <span class="_ _3"></span>up to <span class="_ _3"></span>50% without </div><div class="t m0 x0 h2 y130 ff2 fs0 fc0 sc0 ls0 ws0">requiri<span class="_ _1"></span>ng application chang<span class="_ _1"></span>es. </div><div class="t m0 x0 h2 y131 ff2 fs0 fc0 sc0 ls0 ws0">Note that zHyper<span class="_ _1"></span>Link channels comp<span class="_ _1"></span>lement FICON c<span class="_ _1"></span>hannels, but the<span class="_ _3"></span>y do </div><div class="t m0 x12 ha y132 ff5 fs6 fc0 sc0 ls0 ws0">not<span class="ff2 fs0"> replace the<span class="_ _1"></span>m.</span></div><div class="t m0 x1 h8 y133 ff1 fs5 fc0 sc0 ls0 ws0">1.2.3  Network connectivity</div><div class="t m0 x0 h2 y134 ff2 fs0 fc0 sc0 ls0 ws0">The z14 is a <span class="_ _1"></span>fully vir<span class="_ _1"></span>tual<span class="_ _1"></span>ized platf<span class="_ _3"></span>orm<span class="_ _1"></span> that can suppor<span class="_ _1"></span>t<span class="_ _1"></span> many system images at onc<span class="_ _1"></span>e. </div><div class="t m0 x0 h2 y135 ff2 fs0 fc0 sc0 ls0 ws0">Therefore<span class="_ _3"></span>, network connecti<span class="_ _1"></span>vity covers not only the connections b<span class="_ _1"></span>etween the platform and </div><div class="t m0 x0 h2 y136 ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xter<span class="_ _1"></span>nal networks w<span class="_ _1"></span>ith Open Systems <span class="_ _1"></span>Adapter-Express <span class="_ _1"></span>(OSA-Express) and<span class="_ _1"></span> 10 GbE RoCE </div><div class="t m0 x0 h2 y137 ff2 fs0 fc0 sc0 ls0 ws0">Express features, b<span class="_ _3"></span>ut also suppor<span class="_ _1"></span>ts sp<span class="_ _1"></span>ecialized inter<span class="_ _1"></span>nal connections<span class="_ _1"></span> f<span class="_ _3"></span>or intra-system </div><div class="t m0 x0 h2 y138 ff2 fs0 fc0 sc0 ls0 ws0">communication <span class="_ _1"></span>through IBM HiperSockets™ and Shared Memor<span class="_ _1"></span>y C<span class="_ _1"></span>ommunications–Direc<span class="_ _1"></span>t </div><div class="t m0 x0 h2 y139 ff2 fs0 fc0 sc0 ls0 ws0">Memor<span class="_ _1"></span>y Acces<span class="_ _1"></span>s (SMC-D). </div><div class="t m0 x0 h10 y13a ff1 fs7 fc0 sc0 ls0 ws0">OSA-Express</div><div class="t m0 x0 h2 y13b ff2 fs0 fc0 sc0 ls0 ws0">The OSA-Expre<span class="_ _1"></span>ss features provide local area network (LAN<span class="_ _1"></span>) connectivity a<span class="_ _1"></span>nd comply with </div><div class="t m0 x0 h2 y13c ff2 fs0 fc0 sc0 ls0 ws0">IEEE standards. In additio<span class="_ _1"></span>n, OSA-Express features assume sev<span class="_ _3"></span>eral functions of the TCP<span class="_ _1"></span>/IP </div><div class="t m0 x0 h2 y13d ff2 fs0 fc0 sc0 ls0 ws0">stack that nor<span class="_ _1"></span>mally are performed by the processo<span class="_ _1"></span>r unit, allowing significant performanc<span class="_ _1"></span>e </div><div class="t m0 x0 h2 y13e ff2 fs0 fc0 sc0 ls0 ws0">benefits by offloading proces<span class="_ _1"></span>sing from the operating s<span class="_ _1"></span>ystem.</div><div class="t m0 x0 h2 y13f ff2 fs0 fc0 sc0 ls0 ws0">OSA-Express6S<span class="_ _1"></span> f<span class="_ _3"></span>eatures introduced wit<span class="_ _1"></span>h the z14 is a techno<span class="_ _1"></span>logy refresh. They continue to </div><div class="t m0 x0 h2 y140 ff2 fs0 fc0 sc0 ls0 ws0">suppor<span class="_ _1"></span>t 10<span class="_ _1"></span>00BASE-T Ether<span class="_ _1"></span>net for copper environments as well as 10 Giga<span class="_ _1"></span>bit Ether<span class="_ _1"></span>net and </div><div class="t m0 x0 h2 y141 ff2 fs0 fc0 sc0 ls0 ws0">Gigabit Ether<span class="_ _1"></span>net fiber op<span class="_ _1"></span>tic (single-mod<span class="_ _1"></span>e and multimode) environments.</div><div class="t m0 x0 h10 y142 ff1 fs7 fc0 sc0 ls0 ws0">HiperSoc<span class="_ _3"></span>kets</div><div class="t m0 x0 h2 y143 ff2 fs0 fc0 sc0 ls0 ws0">IBM HiperSock<span class="_ _3"></span>ets is an <span class="_ _3"></span>integrated function <span class="_ _3"></span>of the Z <span class="_ _3"></span>platforms that supplies attachments to up </div><div class="t m0 x0 h2 y144 ff2 fs0 fc0 sc0 ls0 ws0">to 32 high-speed v<span class="_ _1"></span>ir<span class="_ _1"></span>tual loc<span class="_ _1"></span>al area networks<span class="_ _1"></span> with minimal sys<span class="_ _1"></span>tem and network overhead.</div><div class="t m0 x0 h2 y145 ff2 fs0 fc0 sc0 ls0 ws0">HiperSockets is a function of the Lic<span class="_ _1"></span>ensed Inter<span class="_ _1"></span>nal Code (LIC). It provides <span class="_ _1"></span>LAN connectivi<span class="_ _1"></span>ty </div><div class="t m0 x0 h2 y146 ff2 fs0 fc0 sc0 ls0 ws0">across multiple sy<span class="_ _1"></span>stem images on th<span class="_ _1"></span>e same Z platform by performing memor<span class="_ _1"></span>y<span class="_ _1"></span>-to-memor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y147 ff2 fs0 fc0 sc0 ls0 ws0">data transf<span class="_ _3"></span>ers in a secu<span class="_ _1"></span>re wa<span class="_ _3"></span>y<span class="_ _4"></span>. The HiperSockets function eliminates the us<span class="_ _1"></span>e of I/O </div><div class="t m0 x0 h2 y148 ff2 fs0 fc0 sc0 ls0 ws0">subsystem operations <span class="_ _3"></span>and <span class="_ _2"></span>h<span class="_ _1"></span>aving <span class="_ _2"></span>t<span class="_ _1"></span>o <span class="_ _3"></span>tra<span class="_ _3"></span>v<span class="_ _3"></span>erse <span class="_ _3"></span>an <span class="_ _3"></span>e<span class="_ _3"></span>xternal network <span class="_ _3"></span>connection <span class="_ _3"></span>to <span class="_ _3"></span>communicate </div><div class="t m0 x0 h2 y149 ff2 fs0 fc0 sc0 ls0 ws0">between logical pa<span class="_ _1"></span>r<span class="_ _1"></span>titions in the same <span class="_ _1"></span>Z platform. In this<span class="_ _1"></span> wa<span class="_ _3"></span>y<span class="_ _8"></span>, <span class="_ _1"></span>HiperSock<span class="_ _3"></span>ets can help with </div><div class="t m0 x0 h2 y14a ff2 fs0 fc0 sc0 ls0 ws0">ser<span class="_ _1"></span>ver consolidation by connecting vir<span class="_ _6"></span>tual ser<span class="_ _1"></span>vers and simpli<span class="_ _1"></span>fying the enter<span class="_ _1"></span>pr<span class="_ _1"></span>ise network.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pfa" class="pf w0 h0" data-page-no="a"><div class="pc pca w0 h0"><div class="t m0 x13 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">11</span></div><div class="t m0 x0 h10 y14b ff1 fs7 fc0 sc0 ls0 ws0">10GbE RoCE Express2</div><div class="t m0 x0 h2 y14c ff2 fs0 fc0 sc0 ls0 ws0">The 10 Gigabit E<span class="_ _1"></span>thern<span class="_ _1"></span>et (10GbE) RoCE<span class="_ _1"></span> Express2 features uses Remote D<span class="_ _1"></span>irect Memor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y14d ff2 fs0 fc0 sc0 ls0 ws0">Access (RD<span class="_ _1"></span>MA) ov<span class="_ _3"></span>er Conv<span class="_ _3"></span>erged Ether<span class="_ _1"></span>net (RoCE) to pr<span class="_ _1"></span>ovide f<span class="_ _3"></span>ast memor<span class="_ _1"></span>y-to-memor<span class="_ _1"></span>y<span class="_ _1"></span> </div><div class="t m0 x0 h2 y14e ff2 fs0 fc0 sc0 ls0 ws0">communications be<span class="_ _1"></span>tween two Z platf<span class="_ _3"></span>orm<span class="_ _1"></span>s or within a Z p<span class="_ _1"></span>latf<span class="_ _3"></span>orm<span class="_ _1"></span>.</div><div class="t m0 x0 h2 y14f ff2 fs0 fc0 sc0 ls0 ws0">The feature is designed to help red<span class="_ _1"></span>uce consumption <span class="_ _1"></span>of CPU resourc<span class="_ _1"></span>es for applications that </div><div class="t m0 x0 h2 y150 ff2 fs0 fc0 sc0 ls0 ws0">use the TCP/IP <span class="_ _1"></span>stack (such as IBM WebSphere® accessing an IBM<span class="_ _1"></span> DB2 database). It c<span class="_ _1"></span>an </div><div class="t m0 x0 h2 y151 ff2 fs0 fc0 sc0 ls0 ws0">also <span class="_ _3"></span>help <span class="_ _3"></span>reduce <span class="_ _3"></span>network latency <span class="_ _3"></span>with <span class="_ _3"></span>memor<span class="_ _1"></span>y-to-memor<span class="_ _1"></span>y transf<span class="_ _3"></span>ers <span class="_ _2"></span>by <span class="_ _3"></span>using Shared <span class="_ _3"></span>Memory </div><div class="t m0 x0 h2 y152 ff2 fs0 fc0 sc0 ls0 ws0">Communications over RDMA (SMC-R) in z/OS<span class="_ _1"></span> V2R1 or later<span class="_ _3"></span>.</div><div class="t m0 x0 h2 y153 ff2 fs0 fc0 sc0 ls0 ws0">With SMC-R,<span class="_ _1"></span> you can transf<span class="_ _3"></span>er huge amounts of data quickly<span class="_ _4"></span>, at low latency<span class="_ _2"></span>. SMC-R is </div><div class="t m0 x0 h2 y154 ff2 fs0 fc0 sc0 ls0 ws0">completely transparent to the application, requir<span class="_ _1"></span>ing no code changes and <span class="_ _3"></span>thus enabling rapid </div><div class="t m0 x0 h2 y155 ff2 fs0 fc0 sc0 ls0 ws0">time to value.</div><div class="t m0 x0 h10 y156 ff1 fs7 fc0 sc0 ls0 ws0">SMC-D</div><div class="t m0 x0 h2 y157 ff2 fs0 fc0 sc0 ls0 ws0">The z14 also<span class="_ _1"></span> uses a recently in<span class="_ _1"></span>troduced communications protocol<span class="_ _1"></span> called Shared Me<span class="_ _1"></span>mor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y158 ff2 fs0 fc0 sc0 ls0 ws0">Communications</div><div class="t m0 x14 h10 y159 ff2 fs7 fc0 sc0 ls0 ws0"> - <span class="fs0">Direct Memor<span class="_ _1"></span>y Ac<span class="_ _1"></span>cess (SMC-D). SMC-<span class="_ _1"></span>D is similar to SMC<span class="_ _1"></span>-R, but is </span></div><div class="t m0 x0 hf y15a ff2 fs0 fc0 sc0 ls0 ws0">intended for communications<span class="ff4"> </span></div><div class="t m0 x15 ha y15b ff5 fs6 fc0 sc0 ls0 ws0">within<span class="ff4 fs0"> <span class="ff2">the same Z <span class="_ _1"></span>platf<span class="_ _3"></span>or<span class="_ _1"></span>m, optimizing operating sys<span class="_ _1"></span>tems </span></span></div><div class="t m0 x0 h2 y15c ff2 fs0 fc0 sc0 ls0 ws0">communications in <span class="_ _3"></span>a <span class="_ _2"></span>way <span class="_ _2"></span>tha<span class="_ _1"></span>t <span class="_ _3"></span>is <span class="_ _3"></span>tr<span class="_ _3"></span>ansparent <span class="_ _3"></span>to <span class="_ _3"></span>sock<span class="_ _3"></span>et <span class="_ _3"></span>applications. <span class="_ _3"></span>It <span class="_ _2"></span>reduc<span class="_ _1"></span>es <span class="_ _3"></span>the <span class="_ _3"></span>CPU <span class="_ _3"></span>cost <span class="_ _3"></span>of </div><div class="t m0 x0 h2 y15d ff2 fs0 fc0 sc0 ls0 ws0">TCP/IP proces<span class="_ _1"></span>sing in the data<span class="_ _1"></span> path, enabling highly efficient and ap<span class="_ _1"></span>plication-transparent </div><div class="t m0 x0 h2 y15e ff2 fs0 fc0 sc0 ls0 ws0">communications. Notably<span class="_ _4"></span>, SMC-D requires<span class="_ _1"></span> no additional physical resources (suc<span class="_ _1"></span>h as RoCE </div><div class="t m0 x0 h2 y15f ff2 fs0 fc0 sc0 ls0 ws0">adapters, PCI bandwidth, por<span class="_ _6"></span>ts, I/O slots, network reso<span class="_ _1"></span>urces, or 10GbE switches). Instead, </div><div class="t m0 x0 h2 y160 ff2 fs0 fc0 sc0 ls0 ws0">SMC-D uses ei<span class="_ _1"></span>ther HiperSockets or an OSA-Express feature f<span class="_ _3"></span>or establishing the initial </div><div class="t m0 x0 h2 y161 ff2 fs0 fc0 sc0 ls0 ws0">connection.</div><div class="t m0 x0 h2 y162 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or more inf<span class="_ _3"></span>orm<span class="_ _1"></span>ation about the a<span class="_ _3"></span>vailab<span class="_ _3"></span>le network connectivity features, <span class="_ _3"></span>see 3.1, “I/O f<span class="_ _3"></span>eatures </div><div class="t m0 x0 h2 y163 ff2 fs0 fc0 sc0 ls0 ws0">at a glance” on<span class="_ _1"></span> page 34.</div><div class="t m0 x1 h8 y105 ff1 fs5 fc0 sc0 ls0 ws0">1.2.4  Cr<span class="_ _1"></span>yptography</div><div class="t m0 x0 h2 y164 ff2 fs0 fc0 sc0 ls0 ws0">z14 provides two major groups of cr<span class="_ _1"></span>yptographic functi<span class="_ _1"></span>ons: CP<span class="_ _4"></span>A<span class="_ _3"></span>CF and Cr<span class="_ _1"></span>ypto Exp<span class="_ _1"></span>ress6S.</div><div class="t m0 x0 h2 y165 ff2 fs0 fc0 sc0 ls0 ws0">CP<span class="_ _8"></span>ACF is a high pe<span class="_ _1"></span>rf<span class="_ _3"></span>orman<span class="_ _1"></span>ce, low latency co-processor that performs<span class="_ _1"></span> symmetric <span class="_ _1"></span>ke<span class="_ _3"></span>y </div><div class="t m0 x0 h2 y166 ff2 fs0 fc0 sc0 ls0 ws0">encr<span class="_ _1"></span>yption and <span class="_ _1"></span>calculates <span class="_ _1"></span>message digests (ha<span class="_ _1"></span>shes) in hardware. Suppor<span class="_ _1"></span>ted algor<span class="_ _1"></span>ithms are </div><div class="t m0 x0 h2 y167 ff2 fs0 fc0 sc0 ls0 ws0">AES, <span class="_ _3"></span>DES/TDES, <span class="_ _2"></span>SHA-<span class="_ _1"></span>1, <span class="_ _3"></span>SHA-2, <span class="_ _3"></span>and <span class="_ _3"></span>SHA-3. <span class="_ _3"></span>Latency in <span class="_ _2"></span>the CP<span class="_ _8"></span>ACF <span class="_ _3"></span>in <span class="_ _3"></span>the <span class="_ _3"></span>z14 <span class="_ _3"></span>is <span class="_ _2"></span>sig<span class="_ _1"></span>nificantly </div><div class="t m0 x0 h2 y168 ff2 fs0 fc0 sc0 ls0 ws0">less compared t<span class="_ _1"></span>o the CP<span class="_ _4"></span>A<span class="_ _3"></span>CF in the z13. </div><div class="t m0 x0 h2 y169 ff2 fs0 fc0 sc0 ls0 ws0">The tamper-sensing and tamper-responding Cr<span class="_ _1"></span>ypto Express6S features <span class="_ _3"></span>provide <span class="_ _3"></span>acceleration </div><div class="t m0 x0 h2 y16a ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>or high-performance cr<span class="_ _1"></span>yp<span class="_ _1"></span>tographic operations and suppo<span class="_ _1"></span>r<span class="_ _1"></span>t up to 85 domain<span class="_ _1"></span>s. This </div><div class="t m0 x0 h2 y16b ff2 fs0 fc0 sc0 ls0 ws0">specialized hardware performs AES, DES/TDES, RSA, Elliptic<span class="_ _1"></span> Cur<span class="_ _1"></span>ve (ECC), SHA-1, and </div><div class="t m0 x0 h2 y16c ff2 fs0 fc0 sc0 ls0 ws0">SHA-2, and other c<span class="_ _1"></span>r<span class="_ _1"></span>yptographic operations. It suppor<span class="_ _1"></span>ts spec<span class="_ _1"></span>ialized high-lev<span class="_ _3"></span>el cryptographic </div><div class="t m0 x0 h2 y16d ff2 fs0 fc0 sc0 ls0 ws0">APIs and functio<span class="_ _1"></span>ns, including those requi<span class="_ _1"></span>red in the banking in<span class="_ _1"></span>dustr<span class="_ _1"></span>y<span class="_ _4"></span>. Cr<span class="_ _1"></span>ypto E<span class="_ _1"></span>xpress6S </div><div class="t m0 x0 h2 y16e ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>eatures are <span class="_ _2"></span>desi<span class="_ _1"></span>gned <span class="_ _3"></span>to <span class="_ _3"></span>meet <span class="_ _3"></span>the <span class="_ _3"></span>FIPS <span class="_ _3"></span>140-2 <span class="_ _3"></span>Le<span class="_ _3"></span>v<span class="_ _3"></span>el <span class="_ _3"></span>4 <span class="_ _3"></span>and <span class="_ _3"></span>PCI <span class="_ _3"></span>HSM <span class="_ _3"></span>security requirements <span class="_ _3"></span>f<span class="_ _3"></span>or </div><div class="t m0 x0 h2 y16f ff2 fs0 fc0 sc0 ls0 ws0">hardware security<span class="_ _1"></span> modules. </div><div class="t m0 x0 h2 y170 ff2 fs0 fc0 sc0 ls0 ws0">The z14 offers twice the AES performance <span class="_ _1"></span>as the z13, a T<span class="_ _4"></span>r<span class="_ _1"></span>ue Random Number Ge<span class="_ _1"></span>nerator<span class="_ _3"></span>, </div><div class="t m0 x0 h2 y171 ff2 fs0 fc0 sc0 ls0 ws0">SHA3 suppor<span class="_ _6"></span>t, and RSA/ECC<span class="_ _1"></span> acceleration.</div><div class="t m0 x1 h8 y172 ff1 fs5 fc0 sc0 ls0 ws0">1.2.5  Clustering<span class="_ _1"></span> connectivity</div><div class="t m0 x0 h2 y173 ff2 fs0 fc0 sc0 ls0 ws0">A P<span class="_ _3"></span>arallel Sysplex is an IBM Z cluster<span class="_ _1"></span>ing technology u<span class="_ _1"></span>sed to make applications r<span class="_ _1"></span>unning on </div><div class="t m0 x0 h2 y174 ff2 fs0 fc0 sc0 ls0 ws0">logical and physical ser<span class="_ _1"></span>vers highly reliable and alwa<span class="_ _3"></span>ys av<span class="_ _3"></span>ailab<span class="_ _3"></span>le. The ser<span class="_ _1"></span>v<span class="_ _3"></span>ers in a P<span class="_ _3"></span>arallel </div><div class="t m0 x0 h2 y175 ff2 fs0 fc0 sc0 ls0 ws0">Sysplex are interconnected via coupling<span class="_ _1"></span> links.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pfb" class="pf w0 h0" data-page-no="b"><div class="pc pcb w0 h0"><img class="bi x0 y49 w2 h7" alt="" src="bgb.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">12<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z<span class="_ _1"></span>14<span class="_ _1"></span> T<span class="_ _2"></span>ec<span class="_ _1"></span>h<span class="_ _1"></span>ni<span class="_ _1"></span>ca<span class="_ _1"></span>l<span class="_ _1"></span> I<span class="_ _1"></span>nt<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">Coupling connectivity f<span class="_ _3"></span>or P<span class="_ _2"></span>a<span class="_ _1"></span>rallel Sysple<span class="_ _3"></span>x <span class="_ _3"></span>on z14 use <span class="_ _3"></span>Coupling Express Long Reach (CE <span class="_ _3"></span>LR) </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">Integrated Coupling Adap<span class="_ _1"></span>ter Shor<span class="_ _1"></span>t Reach<span class="_ _1"></span> (ICA SR) and In<span class="_ _1"></span>finiBand (IFB) techno<span class="_ _1"></span>logy<span class="_ _4"></span>. The </div><div class="t m0 x0 h2 y122 ff2 fs0 fc0 sc0 ls0 ws0">ICA SR and H<span class="_ _1"></span>CA3-O SR are design<span class="_ _1"></span>ed to suppor<span class="_ _6"></span>t distances up <span class="_ _1"></span>to 150 m. The CE LR<span class="_ _1"></span> and </div><div class="t m0 x0 h2 y176 ff2 fs0 fc0 sc0 ls0 ws0">HCA3-O LR <span class="_ _1"></span>f<span class="_ _3"></span>anouts suppor<span class="_ _1"></span>t<span class="_ _1"></span>s longer unrepeated dist<span class="_ _1"></span>ances of up to 10<span class="_ _1"></span> km between systems. </div><div class="t m0 x1 h8 y177 ff1 fs5 fc0 sc0 ls0 ws0">1.2.6  Special-purpose features and fu<span class="_ _1"></span>nctions</div><div class="t m0 x0 ha y178 ff2 fs0 fc0 sc0 ls0 ws0">When it comes to<span class="_ _1"></span> Z de<span class="_ _3"></span>v<span class="_ _3"></span>elopment, IBM <span class="_ _1"></span>takes a <span class="ff5 fs6">total systems</span> view<span class="_ _2"></span>. The Z stack is built around </div><div class="t m0 x0 h2 y179 ff2 fs0 fc0 sc0 ls0 ws0">digital ser<span class="_ _1"></span>vices, agile ap<span class="_ _1"></span>plication dev<span class="_ _3"></span>elopment, connectivity<span class="_ _2"></span>, and systems man<span class="_ _1"></span>agement. This </div><div class="t m0 x0 h2 y17a ff2 fs0 fc0 sc0 ls0 ws0">configuration <span class="_ _3"></span>creates <span class="_ _3"></span>an <span class="_ _3"></span>integrated, <span class="_ _2"></span>diverse <span class="_ _3"></span>platf<span class="_ _3"></span>orm with <span class="_ _2"></span>spe<span class="_ _1"></span>cialized <span class="_ _3"></span>hardware <span class="_ _2"></span>and dedicated </div><div class="t m0 x0 h2 y17b ff2 fs0 fc0 sc0 ls0 ws0">computing capabiliti<span class="_ _1"></span>es.</div><div class="t m0 x0 h2 y17c ff2 fs0 fc0 sc0 ls0 ws0">The <span class="_ _3"></span>z14 <span class="_ _3"></span>delivers <span class="_ _3"></span>a <span class="_ _2"></span>range of <span class="_ _2"></span>features <span class="_ _3"></span>and <span class="_ _3"></span>functions, <span class="_ _3"></span>allowing <span class="_ _3"></span>processor <span class="_ _3"></span>units <span class="_ _3"></span>to <span class="_ _2"></span>conc<span class="_ _1"></span>entrate <span class="_ _3"></span>on </div><div class="t m0 x0 h2 y17d ff2 fs0 fc0 sc0 ls0 ws0">computational tasks, while distin<span class="_ _1"></span>ct, specialized features take care of the rest. The follo<span class="_ _3"></span>wing </div><div class="t m0 x0 h2 y17e ff2 fs0 fc0 sc0 ls0 ws0">are some of th<span class="_ _1"></span>e special-pu<span class="_ _1"></span>rp<span class="_ _1"></span>ose f<span class="_ _3"></span>eatures and functio<span class="_ _1"></span>ns that are offered with the z14:</div><div class="t m0 x0 h2 y17f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Data compressio<span class="_ _1"></span>n</span></div><div class="t m0 x7 h2 y180 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>The <span class="_ _3"></span>Compression <span class="_ _3"></span>Coprocessor <span class="_ _3"></span>(CMPSC) <span class="_ _2"></span>is a <span class="_ _2"></span>high-perfor<span class="_ _1"></span>mance <span class="_ _3"></span>coprocessor <span class="_ _3"></span>that <span class="_ _2"></span>us<span class="_ _1"></span>es </div><div class="t m0 x16 h2 y181 ff2 fs0 fc0 sc0 ls0 ws0">compression alg<span class="_ _1"></span>orithms (su<span class="_ _1"></span>ch as new Huffman encoding<span class="_ _1"></span>) to help reduce dis<span class="_ _1"></span>k space </div><div class="t m0 x16 h2 y182 ff2 fs0 fc0 sc0 ls0 ws0">and memor<span class="_ _1"></span>y usag<span class="_ _1"></span>e.</div><div class="t m0 x7 h2 y183 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>The IBM zEnter<span class="_ _1"></span>p<span class="_ _1"></span>rise® D<span class="_ _1"></span>ata Compression (z<span class="_ _1"></span>EDC) Express feature delivers an </div><div class="t m0 x16 h2 y184 ff2 fs0 fc0 sc0 ls0 ws0">integrated solution to help r<span class="_ _1"></span>educe CPU cons<span class="_ _1"></span>umption, optimize performance o<span class="_ _1"></span>f </div><div class="t m0 x16 h2 y185 ff2 fs0 fc0 sc0 ls0 ws0">compression-<span class="_ _1"></span>related tasks, and enable more efficient use<span class="_ _1"></span> of storage resources.</div><div class="t m0 x0 h2 y186 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Secure Ser<span class="_ _1"></span>vices Co<span class="_ _1"></span>ntainer</span></div><div class="t m0 x7 h2 y187 ff2 fs0 fc0 sc0 ls0 ws0">This is a special-pu<span class="_ _1"></span>r<span class="_ _1"></span>pose fir<span class="_ _1"></span>mware par<span class="_ _1"></span>tition<span class="_ _1"></span> that is isola<span class="_ _1"></span>ted from production and e<span class="_ _1"></span>nables </div><div class="t m0 x7 h2 y188 ff2 fs0 fc0 sc0 ls0 ws0">the secure depl<span class="_ _1"></span>o<span class="_ _3"></span>yment of software appliances.</div><div class="t m0 x0 h2 y189 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">GDPS Vir<span class="_ _1"></span>t<span class="_ _1"></span>ual Appliance</span></div><div class="t m0 x7 h2 y18a ff2 fs0 fc0 sc0 ls0 ws0">The GDPS Vir<span class="_ _6"></span>tual Appliance is<span class="_ _1"></span> a fully integrated, continuous av<span class="_ _3"></span>ailability<span class="_ _4"></span>, and <span class="_ _1"></span>disaster </div><div class="t m0 x7 h2 y18b ff2 fs0 fc0 sc0 ls0 ws0">recov<span class="_ _3"></span>er<span class="_ _1"></span>y solution for Linux on z Systems that can h<span class="_ _1"></span>elp improv<span class="_ _3"></span>e av<span class="_ _3"></span>ailability and </div><div class="t m0 x7 h2 y18c ff2 fs0 fc0 sc0 ls0 ws0">time-to-value.</div><div class="t m0 x0 h2 y18d ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Dynamic Part<span class="_ _1"></span>ition Manager (DPM)</span></div><div class="t m0 x7 h2 y18e ff2 fs0 fc0 sc0 ls0 ws0">DPM is a guid<span class="_ _1"></span>ed management inter<span class="_ _1"></span>f<span class="_ _3"></span>ace that is used<span class="_ _1"></span> to define the Z hardware and v<span class="_ _1"></span>ir<span class="_ _1"></span>tual </div><div class="t m0 x7 h2 y18f ff2 fs0 fc0 sc0 ls0 ws0">infrastructure, <span class="_ _3"></span>including <span class="_ _3"></span>integrated <span class="_ _3"></span>dynamic <span class="_ _3"></span>I/O <span class="_ _2"></span>managem<span class="_ _1"></span>ent <span class="_ _3"></span>that <span class="_ _2"></span>r<span class="_ _1"></span>uns <span class="_ _3"></span>Linux <span class="_ _3"></span>on <span class="_ _2"></span>z <span class="_ _3"></span>Systems </div><div class="t m0 x7 h2 y190 ff2 fs0 fc0 sc0 ls0 ws0">environments.</div><div class="t m0 x0 h2 y191 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Guarded Storage F<span class="_ _3"></span>acility (GSF)</span></div><div class="t m0 x7 h2 y192 ff2 fs0 fc0 sc0 ls0 ws0">Also known as pause-les<span class="_ _1"></span>s garbage collection, <span class="_ _1"></span>Guarded Storage F<span class="_ _3"></span>acility is a new </div><div class="t m0 x7 h2 y193 ff2 fs0 fc0 sc0 ls0 ws0">architecture i<span class="_ _1"></span>ntroduced with z14 <span class="_ _1"></span>to enable enter<span class="_ _1"></span>prise sca<span class="_ _1"></span>le Ja<span class="_ _3"></span>v<span class="_ _3"></span>a applications <span class="_ _1"></span>to run </div><div class="t m0 x7 h2 y194 ff2 fs0 fc0 sc0 ls0 ws0">without per<span class="_ _1"></span>iodic pause for garbage collectio<span class="_ _1"></span>n on larger heaps.</div><div class="t m0 x0 h2 y195 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Instru<span class="_ _1"></span>ction Execution Protection F<span class="_ _3"></span>acility (IEPF)</span></div><div class="t m0 x7 h2 y196 ff2 fs0 fc0 sc0 ls0 ws0">Instru<span class="_ _1"></span>ction Execution Protection is a new hardware function in<span class="_ _1"></span>troduced with z14 that </div><div class="t m0 x7 h2 y197 ff2 fs0 fc0 sc0 ls0 ws0">enables software like IBM Language Environment® to mar<span class="_ _1"></span>k cer<span class="_ _1"></span>tai<span class="_ _1"></span>n memor<span class="_ _1"></span>y regions (<span class="_ _1"></span>f<span class="_ _3"></span>or </div><div class="t m0 x7 h2 y198 ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xample, a heap or stack) as non-ex<span class="_ _3"></span>ecutable to improv<span class="_ _3"></span>e the security <span class="_ _1"></span>of programs running<span class="_ _1"></span> </div><div class="t m0 x7 h2 y199 ff2 fs0 fc0 sc0 ls0 ws0">on Z against stack-ov<span class="_ _3"></span>erflow or similar attacks.</div><div class="t m0 x0 h2 y19a ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Simultaneous multithreadi<span class="_ _1"></span>ng (SMT)</span></div><div class="t m0 x7 h2 y19b ff2 fs0 fc0 sc0 ls0 ws0">With SMT<span class="_ _4"></span>, you can process up to<span class="_ _1"></span> two simultaneous threads in a si<span class="_ _1"></span>ngle core to optim<span class="_ _1"></span>ize </div><div class="t m0 x7 h2 y19c ff2 fs0 fc0 sc0 ls0 ws0">throughput. An operating syst<span class="_ _1"></span>em with SMT suppor<span class="_ _6"></span>t can be configured to dispatch wor<span class="_ _1"></span>k to </div><div class="t m0 x7 h2 y19d ff2 fs0 fc0 sc0 ls0 ws0">a thread on a zII<span class="_ _1"></span>P</div><div class="t m0 x17 h4 y19e ff2 fs3 fc0 sc0 ls0 ws0">7</div><div class="t m0 x18 h2 y19f ff2 fs0 fc0 sc0 ls0 ws0"> or an IFL</div><div class="t m0 x19 h4 y19e ff2 fs3 fc0 sc0 ls0 ws0">8</div><div class="t m0 x1a h2 y19f ff2 fs0 fc0 sc0 ls0 ws0">. New with z14, SAP engines <span class="_ _1"></span>also suppor<span class="_ _1"></span>t S<span class="_ _1"></span>MT<span class="_ _8"></span>.</div><div class="t m0 x0 h6 y76 ff2 fs4 fc0 sc0 ls0 ws0">7  </div><div class="t m0 x4 h4 y77 ff2 fs3 fc0 sc0 ls0 ws0">IBM z Integrated Information Processor (zIIP) is used under z/O<span class="_ _1"></span>S f<span class="_ _3"></span>or designated workload<span class="_ _1"></span>s, which include IBM </div><div class="t m0 x4 h4 y78 ff2 fs3 fc0 sc0 ls0 ws0">Ja<span class="_ _3"></span>va virtual machine (JVM), <span class="_ _1"></span>various XML System Ser<span class="_ _1"></span>vices, and others.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pfc" class="pf w0 h0" data-page-no="c"><div class="pc pcc w0 h0"><img class="bi x0 y0 w2 h7" alt="" src="bgc.png"/><div class="t m0 x13 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">13</span></div><div class="t m0 x0 h2 y1e ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Single-instr<span class="_ _1"></span>uction, multiple-data (SIM<span class="_ _1"></span>D)</span></div><div class="t m0 x7 h2 y1f ff2 fs0 fc0 sc0 ls0 ws0">SIMD is set <span class="_ _1"></span>of instruc<span class="_ _1"></span>tions that allows optimization of co<span class="_ _1"></span>de to complex mathematical </div><div class="t m0 x7 h2 y20 ff2 fs0 fc0 sc0 ls0 ws0">models and b<span class="_ _3"></span>usiness analytics vector processing. The set of SIMD instructi<span class="_ _1"></span>ons are a type </div><div class="t m0 x7 h2 y21 ff2 fs0 fc0 sc0 ls0 ws0">of data-parallel computin<span class="_ _1"></span>g and vector processing that<span class="_ _1"></span> can decrease the<span class="_ _1"></span> amount of code </div><div class="t m0 x7 h2 y22 ff2 fs0 fc0 sc0 ls0 ws0">and accelerate mathem<span class="_ _1"></span>atical computa<span class="_ _1"></span>tions with integ<span class="_ _1"></span>er<span class="_ _2"></span>,<span class="_ _1"></span> string, cha<span class="_ _1"></span>racter<span class="_ _2"></span>, and<span class="_ _1"></span> floating </div><div class="t m0 x7 h2 y23 ff2 fs0 fc0 sc0 ls0 ws0">point data types.</div><div class="t m0 x0 h2 y7e ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Dynamic memor<span class="_ _1"></span>y reloca<span class="_ _1"></span>tion</span></div><div class="t m0 x7 h2 y1a0 ff2 fs0 fc0 sc0 ls0 ws0">This is in suppo<span class="_ _1"></span>r<span class="_ _1"></span>t of Enhanced <span class="_ _1"></span>Dra<span class="_ _3"></span>wer A<span class="_ _3"></span>v<span class="_ _3"></span>ailability (ED<span class="_ _3"></span>A) and Concurrent <span class="_ _1"></span>Dra<span class="_ _3"></span>wer </div><div class="t m0 x7 h2 y1a1 ff2 fs0 fc0 sc0 ls0 ws0">Replacement (CD<span class="_ _1"></span>R). With this technolo<span class="_ _1"></span>gy<span class="_ _4"></span>, an algor<span class="_ _1"></span>ithm is used to<span class="_ _1"></span> dynamically move </div><div class="t m0 x7 h2 y1a2 ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y between CPC d<span class="_ _1"></span>ra<span class="_ _3"></span>wers to improv<span class="_ _3"></span>e perf<span class="_ _3"></span>or<span class="_ _1"></span>mance witho<span class="_ _1"></span>ut impacting the <span class="_ _1"></span>operating </div><div class="t m0 x7 h2 y1a3 ff2 fs0 fc0 sc0 ls0 ws0">system.</div><div class="t m0 x0 h2 y1a4 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Coupling and parallel sy<span class="_ _1"></span>sple<span class="_ _3"></span>x </span></div><div class="t m0 x7 h2 y1a5 ff2 fs0 fc0 sc0 ls0 ws0">Data shar<span class="_ _1"></span>ing and ser<span class="_ _1"></span>ialization function<span class="_ _1"></span>s are offloaded to the co<span class="_ _1"></span>upling facility via a special </div><div class="t m0 x7 h2 y1a6 ff2 fs0 fc0 sc0 ls0 ws0">coupling link<span class="_ _1"></span> network,  providing the i<span class="_ _1"></span>nfrastructure to <span class="_ _1"></span>run a si<span class="_ _1"></span>ngle production wor<span class="_ _1"></span>kload </div><div class="t m0 x7 h2 y1a7 ff2 fs0 fc0 sc0 ls0 ws0">accessing a <span class="_ _1"></span>common set of data acros<span class="_ _1"></span>s many z/OS system images.</div><div class="t m0 x0 h2 y1a8 ff2 fs0 fc0 sc0 ls0 ws0">Y<span class="_ _8"></span>ou can <span class="_ _3"></span>read <span class="_ _3"></span>more about <span class="_ _3"></span>these <span class="_ _3"></span>and <span class="_ _3"></span>other z14 <span class="_ _3"></span>f<span class="_ _3"></span>eatures in <span class="_ _3"></span>Chapter 3, <span class="_ _3"></span>“Suppor<span class="_ _1"></span>te<span class="_ _1"></span>d <span class="_ _3"></span>f<span class="_ _3"></span>eatures and </div><div class="t m0 x0 h2 y1a9 ff2 fs0 fc0 sc0 ls0 ws0">functions” on pag<span class="_ _1"></span>e 33 and Chapter 4, “<span class="_ _1"></span>Strengths of the<span class="_ _1"></span> z14 platform” on pa<span class="_ _1"></span>ge 59.</div><div class="t m0 x1 h8 y1aa ff1 fs5 fc0 sc0 ls0 ws0">1.2.7  Capacity on demand<span class="_ _1"></span> and performance</div><div class="t m0 x0 h2 y1ab ff2 fs0 fc0 sc0 ls0 ws0">The z14 enables just-in<span class="_ _1"></span>-time deployment of processor resources. The cap<span class="_ _1"></span>acity on demand<span class="_ _1"></span> </div><div class="t m0 x0 h2 y1ac ff2 fs0 fc0 sc0 ls0 ws0">(CoD) function allows user<span class="_ _1"></span>s to dynamically <span class="_ _1"></span>change av<span class="_ _3"></span>ailable system capacity<span class="_ _4"></span>. This fun<span class="_ _1"></span>ction </div><div class="t m0 x0 h2 y1ad ff2 fs0 fc0 sc0 ls0 ws0">helps companies<span class="_ _1"></span> respond to new business requirements with flexibility and pre<span class="_ _1"></span>cise </div><div class="t m0 x0 h2 y1ae ff2 fs0 fc0 sc0 ls0 ws0">granularity<span class="_ _4"></span>. </div><div class="t m0 x0 h2 y1af ff2 fs0 fc0 sc0 ls0 ws0">Also contr<span class="_ _1"></span>ibuting to the additional c<span class="_ _1"></span>apacity on the z14 ar<span class="_ _1"></span>e numerous improv<span class="_ _3"></span>ements in </div><div class="t m0 x0 h2 y1b0 ff2 fs0 fc0 sc0 ls0 ws0">processor chip d<span class="_ _1"></span>esign, includi<span class="_ _1"></span>ng new instructions, multithreading, a<span class="_ _1"></span>nd redesigned and larger </div><div class="t m0 x0 h2 y1b1 ff2 fs0 fc0 sc0 ls0 ws0">caches.</div><div class="t m0 x0 h2 y1b2 ff2 fs0 fc0 sc0 ls0 ws0">In the same f<span class="_ _3"></span>ootprint, the z14 can deliver up to 25%</div><div class="t m0 x1b h4 y1b3 ff2 fs3 fc0 sc0 ls0 ws0">9</div><div class="t m0 x5 h2 y1b4 ff2 fs0 fc2 sc0 ls0 ws0"> <span class="fc0">more capacity than the largest 141-wa<span class="_ _3"></span>y </span></div><div class="t m0 x0 h2 y1b5 ff2 fs0 fc0 sc0 ls0 ws0">z13. The z14 1-way system has approximately 10% more capa<span class="_ _1"></span>city than the z13<span class="_ _1"></span> 1-wa<span class="_ _3"></span>y </div><div class="t m0 x0 h2 y1b6 ff2 fs0 fc0 sc0 ls0 ws0">system.</div><div class="t m0 x0 h2 y1b7 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or more details<span class="_ _1"></span> see 4.3.2, “Capac<span class="_ _1"></span>ity on demand<span class="_ _1"></span>” on page 73 and 4.3.3<span class="_ _1"></span>, “z14 performance” </div><div class="t m0 x0 h2 y1b8 ff2 fs0 fc0 sc0 ls0 ws0">on page 75.</div><div class="t m0 x1 h8 y1b9 ff1 fs5 fc0 sc0 ls0 ws0">1.2.8  Reliability<span class="_ _4"></span>, availability<span class="_ _4"></span>, and serviceability</div><div class="t m0 x0 ha y1ba ff2 fs0 fc0 sc0 ls0 ws0">The z14 off<span class="_ _3"></span>ers the <span class="_ _3"></span>same high quality of <span class="_ _3"></span>ser<span class="_ _1"></span>vice and <span class="ff5 fs6">r<span class="_ _2"></span>e<span class="_ _1"></span>liability<span class="_ _4"></span><span class="ff2 fs0">, <span class="ff5 fs6">availability<span class="_ _4"></span><span class="ff2 fs0">, and <span class="ff5 fs6">serviceability</span> </span></span></span></span></div><div class="t m0 x0 h2 y1bb ff2 fs0 fc0 sc0 ls0 ws0">(RAS) that is<span class="_ _1"></span> traditional in Z platforms. The RAS strategy <span class="_ _1"></span>employs a b<span class="_ _3"></span>uilding-block approach </div><div class="t m0 x0 h2 y1bc ff2 fs0 fc0 sc0 ls0 ws0">that is desi<span class="_ _1"></span>gned to meet str<span class="_ _1"></span>ingent client requ<span class="_ _1"></span>irements for achie<span class="_ _3"></span>ving continuous, reliable </div><div class="t m0 x0 h2 y1bd ff2 fs0 fc0 sc0 ls0 ws0">operation. These are the RA<span class="_ _1"></span>S building bloc<span class="_ _3"></span>ks:</div><div class="t m0 x0 h2 y1be ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Error prev<span class="_ _3"></span>ention</span></div><div class="t m0 x0 h2 y1bf ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Error detection </span></div><div class="t m0 x0 h2 y1c0 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Recov<span class="_ _3"></span>er<span class="_ _1"></span>y</span></div><div class="t m0 x0 h2 y1c1 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Problem deter<span class="_ _1"></span>mination</span></div><div class="t m0 x0 h2 y1c2 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Ser<span class="_ _1"></span>vice str<span class="_ _1"></span>ucture</span></div><div class="t m0 x0 h2 y1c3 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Change managem<span class="_ _1"></span>ent</span></div><div class="t m0 x0 h6 y19 ff2 fs4 fc0 sc0 ls0 ws0">8  </div><div class="t m0 x4 h4 y1a ff2 fs3 fc0 sc0 ls0 ws0">An Integrated F<span class="_ _3"></span>acility f<span class="_ _3"></span>or Linux (IFL) is e<span class="_ _3"></span>xclusively used with Linux on z Systems and for running the z/VM or KVM </div><div class="t m0 x4 h4 y1b ff2 fs3 fc0 sc0 ls0 ws0">hypervisor in suppor<span class="_ _1"></span>t of Linux. </div><div class="t m0 x0 h6 y47 ff2 fs4 fc0 sc0 ls0 ws0">9  </div><div class="t m0 x4 h4 y48 ff2 fs3 fc0 sc0 ls0 ws0">V<span class="_ _2"></span>ar<span class="_ _1"></span>iations on all the obser<span class="_ _1"></span>ved increased performance depend on the <span class="_ _1"></span>workload type.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pfd" class="pf w0 h0" data-page-no="d"><div class="pc pcd w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">14<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z<span class="_ _1"></span>14<span class="_ _1"></span> T<span class="_ _2"></span>ec<span class="_ _1"></span>h<span class="_ _1"></span>ni<span class="_ _1"></span>ca<span class="_ _1"></span>l<span class="_ _1"></span> I<span class="_ _1"></span>nt<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div><div class="t m0 x0 h2 y4a ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Measurement</span></div><div class="t m0 x0 h2 y4b ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Analysis</span></div><div class="t m0 x0 h2 y1c4 ff2 fs0 fc0 sc0 ls0 ws0">The RAS design obje<span class="_ _1"></span>ctive is to manage change by lear<span class="_ _1"></span>ning from pr<span class="_ _1"></span>e<span class="_ _3"></span>vious product releas<span class="_ _1"></span>es </div><div class="t m0 x0 h2 y123 ff2 fs0 fc0 sc0 ls0 ws0">and inv<span class="_ _3"></span>esting in new RAS functionali<span class="_ _1"></span>ty to eliminate<span class="_ _1"></span> or minimize all sources of outag<span class="_ _1"></span>es.</div><div class="t m0 x0 h2 y1c5 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or more information o<span class="_ _1"></span>n RAS, see 4.4, “Reliability<span class="_ _2"></span>, av<span class="_ _3"></span>ailability<span class="_ _4"></span>, and ser<span class="_ _1"></span>viceabil<span class="_ _1"></span>ity” on page 77.</div><div class="t m0 x1 h3 y1c6 ff1 fs2 fc0 sc0 ls0 ws0">1.3  Software sup<span class="_ _1"></span>por<span class="_ _1"></span>t</div><div class="t m0 x0 h2 y80 ff2 fs0 fc0 sc0 ls0 ws0">The z14 sup<span class="_ _1"></span>por<span class="_ _1"></span>ts a wid<span class="_ _1"></span>e range of IBM and indep<span class="_ _1"></span>endent software vendor (ISV) software </div><div class="t m0 x0 h2 y81 ff2 fs0 fc0 sc0 ls0 ws0">solutions. This range includes<span class="_ _1"></span> traditional batch and online <span class="_ _1"></span>transaction processin<span class="_ _1"></span>g (OL<span class="_ _4"></span>TP) </div><div class="t m0 x0 h2 y82 ff2 fs0 fc0 sc0 ls0 ws0">environments, such as IBM Customer <span class="_ _1"></span>Inf<span class="_ _3"></span>ormat<span class="_ _1"></span>ion Control Syste<span class="_ _1"></span>m (IBM CICS®<span class="_ _1"></span>), IBM </div><div class="t m0 x0 h2 y83 ff2 fs0 fc0 sc0 ls0 ws0">Inf<span class="_ _3"></span>or<span class="_ _1"></span>mation Manageme<span class="_ _1"></span>nt System (IBM IMS™)<span class="_ _1"></span>, and IBM DB2. It <span class="_ _1"></span>also includes these <span class="_ _1"></span>web </div><div class="t m0 x0 h2 y84 ff2 fs0 fc0 sc0 ls0 ws0">ser<span class="_ _1"></span>vices (in addit<span class="_ _1"></span>ion to others that are <span class="_ _1"></span>not listed): </div><div class="t m0 x0 h2 y1c7 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Ja<span class="_ _3"></span>v<span class="_ _3"></span>a platf<span class="_ _3"></span>or<span class="_ _1"></span>m</span></div><div class="t m0 x0 h2 y1c8 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Linux and open standa<span class="_ _1"></span>rds applications</span></div><div class="t m0 x0 h2 y1c9 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">W<span class="_ _3"></span>ebSphere</span></div><div class="t m0 x0 h2 y1ca ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">IBM MobileFi<span class="_ _1"></span>rst™ Platform Foundation f<span class="_ _3"></span>or mobile applic<span class="_ _1"></span>ation dev<span class="_ _3"></span>elopment</span></div><div class="t m0 x0 h2 y1cb ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">IBM z/OS Connect <span class="_ _1"></span>Enter<span class="_ _1"></span>pris<span class="_ _1"></span>e Edition</span></div><div class="t m0 x0 h2 y1cc ff2 fs0 fc0 sc0 ls0 ws0">The f<span class="_ _3"></span>ollowing operating sys<span class="_ _1"></span>tems are suppor<span class="_ _6"></span>ted on the z14:</div><div class="t m0 x0 h2 y8b ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/OS V<span class="_ _2"></span>ersion 2 Releas<span class="_ _1"></span>e 3</span></div><div class="t m0 x0 h2 y8c ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/OS V<span class="_ _2"></span>ersion 2 Rel<span class="_ _1"></span>ease 2 with PTFs (exploitation) </span></div><div class="t m0 x0 h2 y1cd ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/OS V<span class="_ _2"></span>ersion 2 Rel<span class="_ _1"></span>ease 1 with PTFs (exploitation) </span></div><div class="t m0 x0 h2 y1ce ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/OS V<span class="_ _2"></span>ersion 1 Re<span class="_ _1"></span>lease 13 with PTFs<span class="_ _1"></span> (limited exploitation, requires extended suppor<span class="_ _6"></span>t)</span></div><div class="t m0 x0 h2 y1cf ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/VM V<span class="_ _2"></span>ersion 6 R<span class="_ _1"></span>elease 4 with PTF<span class="_ _1"></span>s (compatibility and exploitation suppo<span class="_ _1"></span>r<span class="_ _1"></span>t) </span></div><div class="t m0 x0 h2 y1d0 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/VM V<span class="_ _2"></span>ersion 6 R<span class="_ _1"></span>elease 3 with PTF<span class="_ _1"></span>s (compatibility and exploitation suppo<span class="_ _1"></span>r<span class="_ _1"></span>t) </span></div><div class="t m0 x0 h2 y1d1 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/VSE V<span class="_ _2"></span>ersion 6 <span class="_ _1"></span>Release 2 with PTFs</span></div><div class="t m0 x0 h2 y1d2 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/VSE V<span class="_ _2"></span>ersion 6 <span class="_ _1"></span>Release 1 with PTFs</span></div><div class="t m0 x0 h2 y1d3 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/VSE V<span class="_ _2"></span>ersion 5 <span class="_ _1"></span>Release 2 with PTFs</span></div><div class="t m0 x0 h2 y1d4 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z/TPF V<span class="_ _2"></span>ersion 1<span class="_ _1"></span> Release 1 (compatibility<span class="_ _1"></span> suppor<span class="_ _1"></span>t) </span></div><div class="t m0 x0 h2 y1d5 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Linux on z Systems:</span></div><div class="t m0 x7 h2 y1d6 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>SUSE: SUSE Li<span class="_ _1"></span>nux Enter<span class="_ _1"></span>prise <span class="_ _1"></span>Ser<span class="_ _1"></span>ver 11 and 12 </div><div class="t m0 x7 h2 y1d7 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>Red Hat: Red H<span class="_ _1"></span>at Enter<span class="_ _1"></span>pris<span class="_ _1"></span>e Linux (RHEL) 6, and RH<span class="_ _1"></span>EL7 </div><div class="t m0 x7 h2 y1d8 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>Ubuntu: 16.04 L<span class="_ _4"></span>TS </div><div class="t m0 x0 h2 y1d9 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">KVM for IBM z 1.1.2 with FixPac<span class="_ _3"></span>k (toleration mode)</span></div><div class="t m0 x0 h2 y1da ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">KVM hypervisor<span class="_ _3"></span>, which is offered with the follo<span class="_ _3"></span>wing Linux distributions: </span></div><div class="t m0 x7 h2 y1db ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>SLES-12 SP2<span class="_ _1"></span> or higher</div><div class="t m0 x7 h2 y1dc ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>Ubuntu 16.04 L<span class="_ _4"></span>TS or higher<span class="_ _3"></span>. </div><div class="t m0 x0 h2 y1dd ff2 fs0 fc0 sc0 ls0 ws0">Detailed ser<span class="_ _1"></span>vice lev<span class="_ _3"></span>els will be identified during toleration tests. F<span class="_ _3"></span>or recommended distribution </div><div class="t m0 x0 h2 y1de ff2 fs0 fc0 sc0 ls0 ws0">le<span class="_ _3"></span>vels<span class="_ _3"></span>, see </div><div class="t m0 x1c h2 y1df ff2 fs0 fc1 sc0 ls0 ws0">IBM tested and su<span class="_ _1"></span>ppor<span class="_ _1"></span>ted Linux environments<span class="fc0">.</span></div><div class="t m0 x0 h2 y1e0 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or more informati<span class="_ _1"></span>on about the z14 so<span class="_ _1"></span>ftware suppor<span class="_ _1"></span>t, see Ch<span class="_ _1"></span>apter 5, “Operating sys<span class="_ _1"></span>tem </div><div class="t m0 x0 h2 y1e1 ff2 fs0 fc0 sc0 ls0 ws0">suppor<span class="_ _1"></span>t”<span class="_ _1"></span> on page 85.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pfe" class="pf w0 h0" data-page-no="e"><div class="pc pce w0 h0"><div class="t m0 x13 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 1. The base of a trust economy <span class="_ _7"> </span><span class="ff1 fs0">15</span></div><div class="t m0 x1 h8 y9d ff1 fs5 fc0 sc0 ls0 ws0">1.3.1  IBM compilers</div><div class="t m0 x0 h2 y9e ff2 fs0 fc0 sc0 ls0 ws0">Compilers are built with specific k<span class="_ _1"></span>nowledge of the system <span class="_ _1"></span>architecture, which is <span class="_ _1"></span>used during </div><div class="t m0 x0 h2 y9f ff2 fs0 fc0 sc0 ls0 ws0">code generation. Th<span class="_ _1"></span>erefore<span class="_ _3"></span>, using the latest comp<span class="_ _1"></span>ilers is essential to extract the maximum </div><div class="t m0 x0 h2 ya0 ff2 fs0 fc0 sc0 ls0 ws0">benefit of a platform’<span class="_ _3"></span>s capabilities. IBM com<span class="_ _1"></span>pilers use the lates<span class="_ _1"></span>t architecture enhanc<span class="_ _1"></span>ements </div><div class="t m0 x0 h2 y1e2 ff2 fs0 fc0 sc0 ls0 ws0">and new instruction s<span class="_ _1"></span>ets to deliver additional value.</div><div class="t m0 x0 h2 y1e3 ff2 fs0 fc0 sc0 ls0 ws0">With IBM Enter<span class="_ _1"></span>p<span class="_ _1"></span>rise COBOL for z/OS and IBM En<span class="_ _1"></span>ter<span class="_ _1"></span>prise PL<span class="_ _1"></span>/I f<span class="_ _3"></span>or z/OS, decades of IBM </div><div class="t m0 x0 h2 y1e4 ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xperience<span class="_ _1"></span> in applicatio<span class="_ _1"></span>n de<span class="_ _3"></span>velopment can be used to i<span class="_ _1"></span>ntegrate COBOL and PL/I with web </div><div class="t m0 x0 h2 y1e5 ff2 fs0 fc0 sc0 ls0 ws0">ser<span class="_ _1"></span>vices, XML, and Ja<span class="_ _3"></span>va. Such interoperability makes it possible to capitalize on existing IT </div><div class="t m0 x0 h2 y1e6 ff2 fs0 fc0 sc0 ls0 ws0">inv<span class="_ _3"></span>estments, while smoothly incor<span class="_ _6"></span>porating new<span class="_ _2"></span>, web-based applicatio<span class="_ _1"></span>ns into the </div><div class="t m0 x0 h2 y1e7 ff2 fs0 fc0 sc0 ls0 ws0">infrastructure.</div><div class="t m0 x0 h2 y1e8 ff2 fs0 fc0 sc0 ls0 ws0">z/OS, XL C/C++, and XL <span class="_ _1"></span>C/C++ for Linux on z Systems help with creating <span class="_ _1"></span>and maintaining </div><div class="t m0 x0 h2 y1e9 ff2 fs0 fc0 sc0 ls0 ws0">critic<span class="_ _1"></span>al business applications that are wr<span class="_ _1"></span>itten in C<span class="_ _1"></span> or C++ to maximize applicat<span class="_ _1"></span>ion </div><div class="t m0 x0 h2 y1ea ff2 fs0 fc0 sc0 ls0 ws0">performance and <span class="_ _2"></span>i<span class="_ _1"></span>mprov<span class="_ _3"></span>e <span class="_ _3"></span>de<span class="_ _3"></span>v<span class="_ _3"></span>eloper productivity<span class="_ _4"></span>. <span class="_ _3"></span>These <span class="_ _3"></span>compilers transf<span class="_ _3"></span>orm C <span class="_ _3"></span>or <span class="_ _3"></span>C++ <span class="_ _3"></span>source </div><div class="t m0 x0 h2 y1eb ff2 fs0 fc0 sc0 ls0 ws0">code into ex<span class="_ _3"></span>ecutable code that fully le<span class="_ _3"></span>ver<span class="_ _3"></span>ages the Z architec<span class="_ _1"></span>ture. This transf<span class="_ _3"></span>ormat<span class="_ _1"></span>ion is </div><div class="t m0 x0 h2 y1ec ff2 fs0 fc0 sc0 ls0 ws0">possible thanks to hardware-tailored<span class="_ _1"></span> optimizations, built-in functions, perf<span class="_ _3"></span>or<span class="_ _1"></span>mance-tuned </div><div class="t m0 x0 h2 y1ed ff2 fs0 fc0 sc0 ls0 ws0">libraries, and languag<span class="_ _1"></span>e construc<span class="_ _1"></span>ts that simplify<span class="_ _1"></span> system programming and boost appl<span class="_ _1"></span>ication </div><div class="t m0 x0 h2 y1ee ff2 fs0 fc0 sc0 ls0 ws0">runtim<span class="_ _1"></span>e perf<span class="_ _3"></span>or<span class="_ _1"></span>mance.</div><div class="t m0 x0 h2 y1ef ff2 fs0 fc0 sc0 ls0 ws0">Compilers such a<span class="_ _1"></span>s COBOL, PL/I, and z/OS <span class="_ _1"></span>v2.3 XL C/C++ are inh<span class="_ _1"></span>erently optimized on t<span class="_ _1"></span>he </div><div class="t m0 x0 h2 y1f0 ff2 fs0 fc0 sc0 ls0 ws0">IBM z14 because th<span class="_ _1"></span>ey use floating point registe<span class="_ _1"></span>rs rather than memor<span class="_ _1"></span>y or fast mathematic<span class="_ _1"></span>al </div><div class="t m0 x0 h2 y1f1 ff2 fs0 fc0 sc0 ls0 ws0">computations. Using compilers <span class="_ _1"></span>that take adv<span class="_ _3"></span>antage of hardware e<span class="_ _1"></span>nhancements is key to </div><div class="t m0 x0 h2 y1f2 ff2 fs0 fc0 sc0 ls0 ws0">improving application performa<span class="_ _1"></span>nce, reducing CPU usage, and lowering operating <span class="_ _1"></span>costs.</div><div class="t m0 x0 h2 y1f3 ff2 fs0 fc0 sc0 ls0 ws0">The IBM z14 also<span class="_ _1"></span> offers release-to-release improvements f<span class="_ _3"></span>or Ja<span class="_ _3"></span>v<span class="_ _3"></span>a. Combined with </div><div class="t m0 x0 h2 y1f4 ff2 fs0 fc0 sc0 ls0 ws0">cr<span class="_ _1"></span>yptograph<span class="_ _3"></span>y <span class="_ _3"></span>acceleration, <span class="_ _3"></span>the <span class="_ _3"></span>z14 <span class="_ _3"></span>can <span class="_ _3"></span>deliv<span class="_ _3"></span>er <span class="_ _3"></span>improv<span class="_ _3"></span>ements <span class="_ _3"></span>in <span class="_ _3"></span>throughput <span class="_ _3"></span>per <span class="_ _3"></span>core. <span class="_ _2"></span>The ne<span class="_ _3"></span>w </div><div class="t m0 x0 h2 y1f5 ff2 fs0 fc0 sc0 ls0 ws0">z14 pause-less garb<span class="_ _1"></span>age collection <span class="_ _1"></span>capability provides improvements in throughput per core </div><div class="t m0 x0 h2 y1f6 ff2 fs0 fc0 sc0 ls0 ws0">as well. Because of sh<span class="_ _1"></span>or<span class="_ _1"></span>ter<span class="_ _3"></span>, more consistent Jav<span class="_ _3"></span>a response times, the z14 achiev<span class="_ _3"></span>es both </div><div class="t m0 x0 h2 y1f7 ff2 fs0 fc0 sc0 ls0 ws0">improv<span class="_ _3"></span>ements without signi<span class="_ _1"></span>ficantly affecting ov<span class="_ _3"></span>erall throughput. So for J<span class="_ _3"></span>a<span class="_ _3"></span>va applications that </div><div class="t m0 x0 h2 y1f8 ff2 fs0 fc0 sc0 ls0 ws0">must remain highly res<span class="_ _1"></span>ponsive<span class="_ _3"></span>, enabling the new garbage collection m<span class="_ _1"></span>ode is a good option.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pff" class="pf w0 h0" data-page-no="f"><div class="pc pcf w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">16<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IB<span class="_ _1"></span>M <span class="_ _1"></span>z<span class="_ _1"></span>14<span class="_ _1"></span> T<span class="_ _2"></span>ec<span class="_ _1"></span>h<span class="_ _1"></span>ni<span class="_ _1"></span>ca<span class="_ _1"></span>l<span class="_ _1"></span> I<span class="_ _1"></span>nt<span class="_ _1"></span>ro<span class="_ _1"></span>du<span class="_ _1"></span>ct<span class="_ _1"></span>i<span class="_ _1"></span>on</span></span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf10" class="pf w0 h0" data-page-no="10"><div class="pc pc10 w0 h0"><img class="bi x1d y1f9 w6 h11" alt="" src="bg10.png"/><div class="t m0 x1 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">© Cop<span class="_ _3"></span>yright IBM Cor<span class="_ _1"></span>p<span class="_ _3"></span>. 2017. All rights reser<span class="_ _1"></span>v<span class="_ _3"></span>ed.<span class="_ _c"> </span><span class="ff1 fs0">17</span></div><div class="t m0 x1e h12 y1fa ff1 fs8 fc3 sc0 ls0 ws0">Chapter 2.<span class="_ _d"> </span><span class="fs9 fc0">IBM z14 har<span class="_ _3"></span>d<span class="_ _2"></span>ware o<span class="_ _3"></span>verview</span></div><div class="t m0 x0 h2 y1fb ff2 fs0 fc0 sc0 ls0 ws0">This chapter expands on the descr<span class="_ _1"></span>iption of <span class="_ _1"></span>the ke<span class="_ _3"></span>y hardware elements of the z1<span class="_ _1"></span>4 that was </div><div class="t m0 x0 h2 y1fc ff2 fs0 fc0 sc0 ls0 ws0">presented in<span class="_ _1"></span> Chapter 1, “The bas<span class="_ _1"></span>e of a trus<span class="_ _1"></span>t economy” on page 1. It incl<span class="_ _1"></span>udes the follo<span class="_ _3"></span>wing </div><div class="t m0 x0 h2 y1fd ff2 fs0 fc0 sc0 ls0 ws0">topics:</div><div class="t m0 x0 h2 y1fe ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Models and upgrade paths</span></div><div class="t m0 x0 h2 y1ff ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">F<span class="_ _3"></span>rames and cabling</span></div><div class="t m0 x0 h2 y200 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">CPC draw<span class="_ _3"></span>ers</span></div><div class="t m0 x0 h2 y201 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">I/O system str<span class="_ _1"></span>ucture</span></div><div class="t m0 x0 h2 y202 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">P<span class="_ _3"></span>o<span class="_ _3"></span>wer and cooling</span></div><div class="t m0 x1f h13 y203 ff1 fsa fc0 sc0 ls0 ws0">2</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf11" class="pf w0 h0" data-page-no="11"><div class="pc pc11 w0 h0"><img class="bi x0 y1d w4 h14" alt="" src="bg11.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">18<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x1 h3 yc7 ff1 fs2 fc0 sc0 ls0 ws0">2.1  Models and up<span class="_ _1"></span>grade paths </div><div class="t m0 x0 h2 yc8 ff2 fs0 fc0 sc0 ls0 ws0">The z14 has an ass<span class="_ _1"></span>igned machine ty<span class="_ _1"></span>pe (MT) of 3906, which un<span class="_ _1"></span>iquely identifi<span class="_ _1"></span>es the central </div><div class="t m0 x0 h2 yc9 ff2 fs0 fc0 sc0 ls0 ws0">processor comp<span class="_ _1"></span>le<span class="_ _3"></span>x (CPC). The z14 i<span class="_ _1"></span>s off<span class="_ _3"></span>ered in five models (M01, M0<span class="_ _1"></span>2, M03, M04, and </div><div class="t m0 x0 h2 yca ff2 fs0 fc0 sc0 ls0 ws0">M05</div><div class="t m0 x8 h4 y204 ff2 fs3 fc0 sc0 ls0 ws0">1</div><div class="t m0 x20 h2 y205 ff2 fs0 fc0 sc0 ls0 ws0">). All z14 model<span class="_ _1"></span>s use sev<span class="_ _3"></span>en, eight, nine, or ten processor unit c<span class="_ _1"></span>ores in five or six </div><div class="t m0 x0 h2 y206 ff2 fs0 fc0 sc0 ls0 ws0">processor unit sin<span class="_ _1"></span>gle chip modules in one CPC <span class="_ _1"></span>draw<span class="_ _3"></span>er<span class="_ _2"></span>.<span class="_ _1"></span> Spare processor unit<span class="_ _1"></span>s, system assist </div><div class="t m0 x0 h2 y207 ff2 fs0 fc0 sc0 ls0 ws0">processo<span class="_ _1"></span>rs (SAPs), and one in<span class="_ _1"></span>tegrated firmware processor<span class="_ _1"></span> (IFP) are integral to the sys<span class="_ _1"></span>tem </div><div class="t m0 x0 h2 y208 ff2 fs0 fc0 sc0 ls0 ws0">and are present i<span class="_ _1"></span>n all models of th<span class="_ _1"></span>e z14.</div><div class="t m0 x0 h2 y209 ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>able 2-1 provides a summa<span class="_ _1"></span>r<span class="_ _1"></span>y that includes<span class="_ _1"></span> the number of character<span class="_ _1"></span>izable processor units, </div><div class="t m0 x0 h2 y20a ff2 fs0 fc0 sc0 ls0 ws0">SAPs, and <span class="_ _3"></span>spare processor units <span class="_ _3"></span>f<span class="_ _3"></span>or the <span class="_ _3"></span>v<span class="_ _3"></span>arious<span class="_ _1"></span> models. <span class="_ _3"></span>F<span class="_ _3"></span>or an <span class="_ _3"></span>e<span class="_ _3"></span>xplanation of processor unit </div><div class="t m0 x0 h2 y20b ff2 fs0 fc0 sc0 ls0 ws0">characteriz<span class="_ _1"></span>ation, see “PU ch<span class="_ _1"></span>aracterization<span class="_ _1"></span>” on page 24.</div><div class="t m0 x0 h5 y20c ff4 fs1 fc0 sc0 ls0 ws0">T<span class="_ _4"></span>able 2-1   z14 model summary (machine type 3906)</div><div class="t m0 x0 h2 y20d ff2 fs0 fc0 sc0 ls0 ws0">The z14 offers 269 capacity lev<span class="_ _3"></span>els. There are 170 capacit<span class="_ _1"></span>y lev<span class="_ _3"></span>els based on the number of </div><div class="t m0 x0 h2 y20e ff2 fs0 fc0 sc0 ls0 ws0">ph<span class="_ _3"></span>ysically used central processors (CPs), <span class="_ _3"></span>plus up to <span class="_ _3"></span>99 additional subcapacity models f<span class="_ _3"></span>or the </div><div class="t m0 x0 h2 y20f ff2 fs0 fc0 sc0 ls0 ws0">first 33 CPs. There is als<span class="_ _1"></span>o one model for all Integrated F<span class="_ _2"></span>acilit<span class="_ _1"></span>y f<span class="_ _3"></span>or Linux (IFL) or all Int<span class="_ _1"></span>er<span class="_ _1"></span>nal </div><div class="t m0 x0 h2 y210 ff2 fs0 fc0 sc0 ls0 ws0">Coupling F<span class="_ _3"></span>acility (ICF) configurations.</div><div class="t m0 x0 h6 y47 ff2 fs4 fc0 sc0 ls0 ws0">1  </div><div class="t m0 x4 h4 y48 ff2 fs3 fc0 sc0 ls0 ws0">The M05 is a new build order only model. Y<span class="_ _4"></span>ou cannot upgrade from an M01, M02, M03, or M04 to an M05.</div><div class="t m0 x7 hc y211 ff1 fs1 fc0 sc0 ls0 ws0">Model<span class="_ _e"> </span>CPC drawer<span class="_ _3"></span>s</div><div class="t m0 x21 hc y212 ff1 fs1 fc0 sc0 ls0 ws0">Characterizable </div><div class="t m0 x21 hc y213 ff1 fs1 fc0 sc0 ls0 ws0">processor units</div><div class="t m0 x5 hc y212 ff1 fs1 fc0 sc0 ls0 ws0">Standard </div><div class="t m0 x22 hc y213 ff1 fs1 fc0 sc0 ls0 ws0">SAPs</div><div class="t m0 x23 hc y211 ff1 fs1 fc0 sc0 ls0 ws0">Spares</div><div class="t m0 x24 hc y214 ff1 fs1 fc0 sc0 ls0 ws0">Integrated </div><div class="t m0 x25 hc y211 ff1 fs1 fc0 sc0 ls0 ws0">firmware </div><div class="t m0 x24 hc y215 ff1 fs1 fc0 sc0 ls0 ws0">processor</div><div class="t m0 x26 hc y216 ff1 fs1 fc0 sc0 ls0 ws0">M01<span class="_ _f"> </span><span class="ff2">1<span class="_ _10"> </span>1 - 33<span class="_ _11"> </span>5<span class="_ _12"> </span>2<span class="_ _13"> </span>1</span></div><div class="t m0 x26 hc y217 ff1 fs1 fc0 sc0 ls0 ws0">M02<span class="_ _f"> </span><span class="ff2">2<span class="_ _10"> </span>1 - 69<span class="_ _f"> </span>10<span class="_ _14"> </span>2<span class="_ _13"> </span>1</span></div><div class="t m0 x26 hc y218 ff1 fs1 fc0 sc0 ls0 ws0">M03<span class="_ _f"> </span><span class="ff2">3<span class="_ _15"> </span>1 - 105<span class="_ _16"> </span>15<span class="_ _14"> </span>2<span class="_ _13"> </span>1</span></div><div class="t m0 x26 hc y219 ff1 fs1 fc0 sc0 ls0 ws0">M04<span class="_ _f"> </span><span class="ff2">4<span class="_ _15"> </span>1 - 141<span class="_ _16"> </span>20<span class="_ _14"> </span>2<span class="_ _13"> </span>1</span></div><div class="t m0 x26 hc y21a ff1 fs1 fc0 sc0 ls0 ws0">M05<span class="_ _f"> </span><span class="ff2">4<span class="_ _15"> </span>1 - 170<span class="_ _16"> </span>23<span class="_ _14"> </span>2<span class="_ _13"> </span>1</span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf12" class="pf w0 h0" data-page-no="12"><div class="pc pc12 w0 h0"><img class="bi x0 y21b w7 h15" alt="" src="bg12.png"/><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">19</span></div><div class="t m0 x0 h2 y1e ff2 fs0 fc0 sc0 ls0 ws0">Figure 2-1 depic<span class="_ _1"></span>ts the upgrade paths to the z<span class="_ _1"></span>14.</div><div class="t m0 x0 h5 y21c ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-1   z14 upgrade paths</div><div class="t m0 x0 h2 y21d ff2 fs0 fc0 sc0 ls0 ws0">On the z14, concurren<span class="_ _1"></span>t upgrades (e<span class="_ _3"></span>xplained in <span class="_ _1"></span>Chapter 4, “Strengths<span class="_ _1"></span> of the z14 pla<span class="_ _1"></span>tf<span class="_ _3"></span>orm”<span class="_ _1"></span> on </div><div class="t m0 x0 h2 y21e ff2 fs0 fc0 sc0 ls0 ws0">page 59) are <span class="_ _1"></span>av<span class="_ _3"></span>ailab<span class="_ _3"></span>le f<span class="_ _3"></span>or CPs, IFLs, ICFs, z Systems Integrated Inf<span class="_ _3"></span>ormat<span class="_ _1"></span>ion Processors </div><div class="t m0 x0 h2 y21f ff2 fs0 fc0 sc0 ls0 ws0">(zIIPs), and SAPs. Howe<span class="_ _3"></span>v<span class="_ _3"></span>er<span class="_ _3"></span>, concurrent processor unit<span class="_ _1"></span> upgrades require that addition<span class="_ _1"></span>al </div><div class="t m0 x0 h2 y220 ff2 fs0 fc0 sc0 ls0 ws0">processor units <span class="_ _1"></span>are physically installed, but not activ<span class="_ _3"></span>ated at a previous time.</div><div class="t m0 x0 h2 y221 ff2 fs0 fc0 sc0 ls0 ws0">If an upgrade request cannot be ac<span class="_ _1"></span>complished i<span class="_ _1"></span>n the e<span class="_ _3"></span>xisting co<span class="_ _1"></span>nfiguration, a hardware </div><div class="t m0 x0 h2 y222 ff2 fs0 fc0 sc0 ls0 ws0">upgrade is required in w<span class="_ _1"></span>hich one or more CP<span class="_ _1"></span>C draw<span class="_ _3"></span>ers are added to a<span class="_ _1"></span>ccommodate the </div><div class="t m0 x0 h2 y223 ff2 fs0 fc0 sc0 ls0 ws0">wanted capacity<span class="_ _4"></span>. On <span class="_ _3"></span>the z14, <span class="_ _3"></span>additional CPC dra<span class="_ _3"></span>wers <span class="_ _3"></span>can be <span class="_ _3"></span>installed concurrently<span class="_ _4"></span>. Howe<span class="_ _3"></span>v<span class="_ _3"></span>er<span class="_ _3"></span>, </div><div class="t m0 x0 h2 y224 ff2 fs0 fc0 sc0 ls0 ws0">upgrading from any z14 model to model M<span class="_ _1"></span>05 is disr<span class="_ _1"></span>uptive because this upgrade is only </div><div class="t m0 x0 h2 y225 ff2 fs0 fc0 sc0 ls0 ws0">supplied as a new system.</div><div class="t m0 x0 h2 y226 ff2 fs0 fc0 sc0 ls0 ws0">Spare processor units <span class="_ _3"></span>are <span class="_ _3"></span>used to <span class="_ _3"></span>replace <span class="_ _3"></span>def<span class="_ _3"></span>ectiv<span class="_ _3"></span>e processor <span class="_ _3"></span>units and <span class="_ _3"></span>there <span class="_ _3"></span>are <span class="_ _3"></span>alwa<span class="_ _3"></span>ys <span class="_ _3"></span>two </div><div class="t m0 x0 h2 y227 ff2 fs0 fc0 sc0 ls0 ws0">spare process<span class="_ _1"></span>or units on a z1<span class="_ _1"></span>4. In the rare ev<span class="_ _3"></span>ent of a processor unit failure, one of the spare </div><div class="t m0 x0 h2 y228 ff2 fs0 fc0 sc0 ls0 ws0">processor <span class="_ _3"></span>units <span class="_ _3"></span>is <span class="_ _3"></span>immediately <span class="_ _3"></span>and <span class="_ _3"></span>tr<span class="_ _3"></span>ansparently <span class="_ _3"></span>activ<span class="_ _3"></span>ated <span class="_ _3"></span>and <span class="_ _3"></span>assigned <span class="_ _3"></span>the <span class="_ _2"></span>cha<span class="_ _1"></span>racteristics of </div><div class="t m0 x0 h2 y229 ff2 fs0 fc0 sc0 ls0 ws0">the failing processor unit.</div><div class="t m0 x1 h3 y22a ff1 fs2 fc0 sc0 ls0 ws0">2.2  Frames and ca<span class="_ _1"></span>bling</div><div class="t m0 x0 ha y22b ff2 fs0 fc0 sc0 ls0 ws0">The z14 is alw<span class="_ _3"></span>a<span class="_ _3"></span>ys a tw<span class="_ _3"></span>o-frame system: The <span class="_ _3"></span><span class="ff5 fs6">A Frame <span class="ff2 fs0">and <span class="_ _3"></span>the <span class="ff5 fs6">Z Frame<span class="_ _3"></span><span class="ff2 fs0">. It can <span class="_ _3"></span>be deliv<span class="_ _3"></span>ered as </span></span></span></span></div><div class="t m0 x0 h2 y22c ff2 fs0 fc0 sc0 ls0 ws0">an air-cooled sy<span class="_ _1"></span>stem or as a water-cooled on<span class="_ _1"></span>e. </div><div class="t m0 x0 h2 y22d ff2 fs0 fc0 sc0 ls0 ws0">The two frames f<span class="_ _3"></span>orm the z14. The number of PCIe dra<span class="_ _3"></span>wers can v<span class="_ _3"></span>ary based on the number of </div><div class="t m0 x0 h2 y22e ff2 fs0 fc0 sc0 ls0 ws0">I/O features<span class="_ _3"></span>. F<span class="_ _3"></span>or a new build system, a combination of up<span class="_ _1"></span> to five PCIe I/O dra<span class="_ _3"></span>wers can be </div><div class="t m0 x0 h2 y22f ff2 fs0 fc0 sc0 ls0 ws0">installed. PCIe I/<span class="_ _1"></span>O dra<span class="_ _3"></span>wers can be added conc<span class="_ _1"></span>urrently<span class="_ _4"></span>.</div><div class="t m0 x0 h2 y230 ff2 fs0 fc0 sc0 ls0 ws0">In <span class="_ _3"></span>addition, the <span class="_ _3"></span>z14 <span class="_ _3"></span>(both <span class="_ _3"></span>new <span class="_ _3"></span>b<span class="_ _3"></span>uilds and <span class="_ _3"></span>MES <span class="_ _3"></span>orders) off<span class="_ _3"></span>ers <span class="_ _3"></span>top-e<span class="_ _3"></span>xit <span class="_ _3"></span>options f<span class="_ _3"></span>or <span class="_ _3"></span>the <span class="_ _3"></span>fiber <span class="_ _3"></span>optic </div><div class="t m0 x0 h2 y231 ff2 fs0 fc0 sc0 ls0 ws0">and copper cables used for I/O and power<span class="_ _2"></span>. The<span class="_ _1"></span>se options (</div><div class="t m0 x28 ha y232 ff5 fs6 fc0 sc0 ls0 ws0">T<span class="_ _4"></span>op Exit Power<span class="ff2 fs0"> and </span>T<span class="_ _4"></span>op Ex<span class="_ _1"></span>it I/O </div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf13" class="pf w0 h0" data-page-no="13"><div class="pc pc13 w0 h0"><img class="bi x0 y233 w8 h16" alt="" src="bg13.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">20<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 ha y4a ff5 fs6 fc0 sc0 ls0 ws0">Cabling<span class="ff2 fs0">) <span class="_ _3"></span>giv<span class="_ _3"></span>e <span class="_ _3"></span>y<span class="_ _3"></span>ou <span class="_ _3"></span>more <span class="_ _2"></span>flexibility <span class="_ _3"></span>in <span class="_ _3"></span>planning <span class="_ _3"></span>where <span class="_ _2"></span>th<span class="_ _1"></span>e <span class="_ _3"></span>system <span class="_ _3"></span>resides, <span class="_ _2"></span>potentiall<span class="_ _1"></span>y <span class="_ _3"></span>freeing <span class="_ _3"></span>y<span class="_ _3"></span>ou </span></div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">from run<span class="_ _1"></span>ning cables under a raised floor and i<span class="_ _1"></span>ncreasing air flow over the system.</div><div class="t m0 x0 h2 y1c4 ff2 fs0 fc0 sc0 ls0 ws0">The radiator-cooled z1<span class="_ _1"></span>4 models suppo<span class="_ _1"></span>r<span class="_ _1"></span>t installa<span class="_ _1"></span>tion on raised floor and<span class="_ _1"></span> non-raised floor </div><div class="t m0 x0 h2 y123 ff2 fs0 fc0 sc0 ls0 ws0">environments. F<span class="_ _3"></span>or water-cooled models, only the raised floor opt<span class="_ _1"></span>ion is av<span class="_ _3"></span>ailable<span class="_ _3"></span>.</div><div class="t m0 x0 h2 y1c5 ff2 fs0 fc0 sc0 ls0 ws0">Figure 2-2 shows an inter<span class="_ _1"></span>nal, <span class="_ _1"></span>front view of the two frames of an air-coole<span class="_ _1"></span>d z14 system wi<span class="_ _1"></span>th </div><div class="t m0 x0 h2 y234 ff2 fs0 fc0 sc0 ls0 ws0">the maximum five PCIe I/O drawers<span class="_ _3"></span>, including the top<span class="_ _1"></span>-e<span class="_ _3"></span>xit I/O and power cable options.</div><div class="t m0 x0 hf y235 ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-2   <span class="fs0">z14</span> internal, front view: Air<span class="_ _3"></span>-cooled platform with five PCIe<span class="_ _3"></span> I/O drawers</div><div class="t m0 x0 h2 y236 ff2 fs0 fc0 sc0 ls0 ws0">Figure 2-3 shows an inter<span class="_ _1"></span>n<span class="_ _1"></span>al, front view of the two frames of a water-cooled platform<span class="_ _1"></span> without </div><div class="t m0 x0 h2 y237 ff2 fs0 fc0 sc0 ls0 ws0">the top exit I/O and power cab<span class="_ _3"></span>le options.</div><div class="t m0 x0 hf y238 ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-3   <span class="fs0">z14</span> internal, front view: W<span class="_ _3"></span>ater<span class="_ _3"></span>-cooled platform with five PCIe I/O dr<span class="_ _3"></span>awers </div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf14" class="pf w0 h0" data-page-no="14"><div class="pc pc14 w0 h0"><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">21</span></div><div class="t m0 x1 h3 y2 ff1 fs2 fc0 sc0 ls0 ws0">2.3  CPC drawers</div><div class="t m0 x0 h2 y3 ff2 fs0 fc0 sc0 ls0 ws0">The z14 is <span class="_ _1"></span>a multiple CPC drawer system that can hold <span class="_ _1"></span>up to f<span class="_ _3"></span>our draw<span class="_ _3"></span>ers in the A F<span class="_ _3"></span>rame.</div><div class="t m0 x0 h2 y239 ff2 fs0 fc0 sc0 ls0 ws0">Each CPC <span class="_ _1"></span>dra<span class="_ _3"></span>wer contains the follo<span class="_ _3"></span>wing elements: </div><div class="t m0 x0 h2 y23a ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Single chip mod<span class="_ _1"></span>ules:</span></div><div class="t m0 x7 h2 y23b ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>Five or six PU single ch<span class="_ _1"></span>ip modules, each containing <span class="_ _1"></span>se<span class="_ _3"></span>ven, eight, nine, or ten </div><div class="t m0 x16 h2 y23c ff2 fs0 fc0 sc0 ls0 ws0">processo<span class="_ _1"></span>r unit cores (water-cooled).</div><div class="t m0 x7 h2 y23d ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>One storage controller <span class="_ _1"></span>single chip m<span class="_ _1"></span>odule, with a total of 672 MB<span class="_ _1"></span> L4 cache.</div><div class="t m0 x7 h2 y23e ff2 fs0 fc0 sc0 ls0 ws0">Single chip modules <span class="_ _1"></span>are descr<span class="_ _1"></span>ibed in 2.3.1, “Sing<span class="_ _1"></span>le chip modules” on<span class="_ _1"></span> page 22. Also<span class="_ _3"></span>, see </div><div class="t m0 x7 h2 y23f ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>able 2-1 on <span class="_ _2"></span>pa<span class="_ _1"></span>ge 18 <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _3"></span>the <span class="_ _3"></span>model <span class="_ _3"></span>summar<span class="_ _1"></span>y <span class="_ _3"></span>and <span class="_ _3"></span>the <span class="_ _3"></span>relation <span class="_ _3"></span>between <span class="_ _2"></span>th<span class="_ _1"></span>e <span class="_ _3"></span>number <span class="_ _3"></span>of <span class="_ _2"></span>CP<span class="_ _1"></span>C </div><div class="t m0 x7 h2 y240 ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>ers and number of av<span class="_ _3"></span>ailable processor units.</div><div class="t m0 x0 h2 y241 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Memor<span class="_ _1"></span>y:</span></div><div class="t m0 x7 h2 y242 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>A minimum <span class="_ _3"></span>of <span class="_ _3"></span>320 <span class="_ _3"></span>GB and <span class="_ _3"></span>a <span class="_ _3"></span>maximum <span class="_ _3"></span>of <span class="_ _3"></span>32 <span class="_ _3"></span>TB of <span class="_ _3"></span>memory (e<span class="_ _3"></span>xcluding 192 GB <span class="_ _3"></span>HSA) <span class="_ _3"></span>is </div><div class="t m0 x16 h2 y243 ff2 fs0 fc0 sc0 ls0 ws0">av<span class="_ _3"></span>ailable f<span class="_ _3"></span>or client use. See T<span class="_ _8"></span>able 2-2 on page 25 for details.</div><div class="t m0 x7 h2 y244 ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>Either 15, 20, or 25<span class="_ _1"></span> memor<span class="_ _1"></span>y DIMMs ar<span class="_ _1"></span>e plugged in a CPC<span class="_ _1"></span> dra<span class="_ _3"></span>wer<span class="_ _2"></span>.</div><div class="t m0 x0 h2 y245 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">F<span class="_ _3"></span>anouts:</span></div><div class="t m0 x7 h2 y246 ff2 fs0 fc0 sc0 ls0 ws0">The CPC dra<span class="_ _3"></span>wer pro<span class="_ _3"></span>vides up to 10 PCIe Gen3 <span class="_ _3"></span>f<span class="_ _3"></span>anout adapters to connect to the PCIe I/O </div><div class="t m0 x7 h2 y247 ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>ers and ICA SR c<span class="_ _1"></span>oupling links, and up to <span class="_ _1"></span>f<span class="_ _3"></span>our InfiniBand fanout adapters for </div><div class="t m0 x7 h2 y248 ff2 fs0 fc0 sc0 ls0 ws0">12x InfiniBand <span class="_ _1"></span>and 1x InfiniBand coupl<span class="_ _1"></span>ing links.</div><div class="t m0 x7 h2 y249 ff2 fs0 fc0 sc0 ls0 ws0">Each fanout has one, two<span class="_ _2"></span>, <span class="_ _1"></span>or f<span class="_ _3"></span>our por<span class="_ _1"></span>ts: </div><div class="t m0 x7 h2 y24a ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>One-por<span class="_ _1"></span>t PC<span class="_ _1"></span>Ie 16 GBps I/O fanout, each suppor<span class="_ _6"></span>ting one doma<span class="_ _1"></span>in in 32-slot P<span class="_ _1"></span>CIe I/O </div><div class="t m0 x16 h2 y24b ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>ers.</div><div class="t m0 x7 h2 y24c ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>ICA SR two-por<span class="_ _1"></span>t <span class="_ _1"></span>PCIe fanout f<span class="_ _3"></span>or coupling links (two li<span class="_ _1"></span>nks, 8 GBps each).</div><div class="t m0 x7 h2 y24d ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>HCA3-O 12x Infi<span class="_ _1"></span>niBand fanout f<span class="_ _3"></span>or coupling links (two por<span class="_ _1"></span>t<span class="_ _1"></span>s at 6 GBps each). </div><div class="t m0 x7 h2 y24e ff2 fs0 fc0 sc0 ls0 ws0">–<span class="_ _b"> </span>HCA3-O LR 1x<span class="_ _1"></span> InfiniBand fanout f<span class="_ _3"></span>or coupling links (<span class="_ _1"></span>f<span class="_ _3"></span>our por<span class="_ _1"></span>ts, 5 Gbps each<span class="_ _1"></span>).</div><div class="t m0 x0 h2 y24f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">T<span class="_ _8"></span>wo Dis<span class="_ _1"></span>tributed Conv<span class="_ _3"></span>er<span class="_ _1"></span>ter Asse<span class="_ _1"></span>mblies (DCAs) that provide power to the CPC drawer<span class="_ _2"></span>.</span></div><div class="t m0 x7 h2 y250 ff2 fs0 fc0 sc0 ls0 ws0">Loss of one DCA<span class="_ _1"></span> leav<span class="_ _3"></span>es enough power to satisfy the power requirements o<span class="_ _1"></span>f the entire </div><div class="t m0 x7 h2 y251 ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>er<span class="_ _2"></span>. <span class="_ _1"></span>The DCAs can be<span class="_ _a"> </span>concurrently mainta<span class="_ _1"></span>ined.</div><div class="t m0 x0 h2 y252 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">T<span class="_ _8"></span>wo Flexible Suppor<span class="_ _1"></span>t Process<span class="_ _1"></span>ors (FSPs) that provide redundant i<span class="_ _1"></span>nterf<span class="_ _3"></span>aces to the in<span class="_ _1"></span>ter<span class="_ _1"></span>nal </span></div><div class="t m0 x7 h2 y253 ff2 fs0 fc0 sc0 ls0 ws0">management ne<span class="_ _1"></span>twork.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf15" class="pf w0 h0" data-page-no="15"><div class="pc pc15 w0 h0"><img class="bi x0 y254 w9 h17" alt="" src="bg15.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">22<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">As <span class="_ _3"></span>shown <span class="_ _3"></span>in <span class="_ _2"></span>Figure<span class="_ _a"> </span>2-4, <span class="_ _3"></span>all <span class="_ _3"></span>CPC <span class="_ _3"></span>dra<span class="_ _3"></span>wers <span class="_ _2"></span>ar<span class="_ _1"></span>e <span class="_ _3"></span>interconnected <span class="_ _3"></span>with <span class="_ _3"></span>high-speed <span class="_ _3"></span>communications </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">links through <span class="_ _1"></span>the L4 shared caches. The z<span class="_ _1"></span>14 has 672 MB <span class="_ _1"></span>of L4 cache per CPC d<span class="_ _1"></span>ra<span class="_ _3"></span>wer<span class="_ _2"></span>.</div><div class="t m0 x0 hf y255 ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-4   <span class="fs0">z14</span> CPC drawer communication topology</div><div class="t m0 x0 h2 y256 ff2 fs0 fc0 sc0 ls0 ws0">The design use<span class="_ _1"></span>d to connect the <span class="_ _1"></span>processor unit and st<span class="_ _1"></span>orage control allows the system <span class="_ _1"></span>to be </div><div class="t m0 x0 h2 y257 ff2 fs0 fc0 sc0 ls0 ws0">operated and controll<span class="_ _1"></span>ed by the IBM Processor Re<span class="_ _1"></span>source/Systems<span class="_ _1"></span> Manager™ (PR/S<span class="_ _1"></span>M™) </div><div class="t m0 x0 h2 y258 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>acility as a memo<span class="_ _1"></span>ry<span class="_ _1"></span>-coherent symmet<span class="_ _1"></span>rical <span class="_ _1"></span>multiprocessor (SMP) system.</div><div class="t m0 x1 h8 y259 ff1 fs5 fc0 sc0 ls0 ws0">2.3.1  Single chip modules</div><div class="t m0 x0 h2 y25a ff2 fs0 fc0 sc0 ls0 ws0">A CPC drawer has fiv<span class="_ _3"></span>e PU single chip mod<span class="_ _1"></span>ules (SCMs) for models M01 through M<span class="_ _1"></span>04 or six </div><div class="t m0 x0 h2 y25b ff2 fs0 fc0 sc0 ls0 ws0">PU SCMs for model M05, and one<span class="_ _1"></span> storage control (SC) SC<span class="_ _1"></span>M. Each PU SCM <span class="_ _1"></span>has sev<span class="_ _3"></span>en, </div><div class="t m0 x0 h2 y25c ff2 fs0 fc0 sc0 ls0 ws0">eight, nine, or ten active PU cores, and L1, L2, and L3 <span class="_ _1"></span>caches. The SC SCM<span class="_ _1"></span> holds the L4 </div><div class="t m0 x0 h2 y25d ff2 fs0 fc0 sc0 ls0 ws0">cache.</div><div class="t m0 x0 h2 y25e ff2 fs0 fc0 sc0 ls0 ws0">Figure 2-5 on <span class="_ _3"></span>page 23 <span class="_ _3"></span>depicts <span class="_ _3"></span>the <span class="_ _3"></span>logical cluster <span class="_ _3"></span>structure f<span class="_ _3"></span>or <span class="_ _3"></span>a <span class="_ _3"></span>model <span class="_ _3"></span>M05, <span class="_ _3"></span>sho<span class="_ _3"></span>wing the <span class="_ _3"></span>6 <span class="_ _2"></span>P<span class="_ _1"></span>U </div><div class="t m0 x0 h2 y25f ff2 fs0 fc0 sc0 ls0 ws0">SCMs, <span class="_ _3"></span>the <span class="_ _3"></span>SC <span class="_ _3"></span>SCM, <span class="_ _3"></span>and <span class="_ _3"></span>their <span class="_ _3"></span>connections. <span class="_ _3"></span>F<span class="_ _3"></span>or <span class="_ _3"></span>models <span class="_ _3"></span>M01 <span class="_ _3"></span>through <span class="_ _3"></span>M04, <span class="_ _3"></span>the <span class="_ _3"></span>PU <span class="_ _3"></span>SCM <span class="_ _3"></span>to <span class="_ _3"></span>the </div><div class="t m0 x0 h2 y260 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>ar left in Logica<span class="_ _1"></span>l Cluster 1 is no<span class="_ _1"></span>t present. The number of PU co<span class="_ _1"></span>res on each of the <span class="_ _1"></span>PU SCMs </div><div class="t m0 x0 h2 y261 ff2 fs0 fc0 sc0 ls0 ws0">can range from 7 to 10 for all models.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf16" class="pf w0 h0" data-page-no="16"><div class="pc pc16 w0 h0"><img class="bi x0 y262 w4 h18" alt="" src="bg16.png"/><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">23</span></div><div class="t m0 x0 hf y263 ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-5   <span class="fs0">z14</span> M05 CPC drawer structure </div><div class="t m0 x0 h2 y264 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or z14, two CPC drawer configurations are offered with 41 or 49 process<span class="_ _1"></span>or units. All the </div><div class="t m0 x0 h2 y265 ff2 fs0 fc0 sc0 ls0 ws0">models employ CPC dra<span class="_ _3"></span>wers with 41 process<span class="_ _1"></span>or units except f<span class="_ _3"></span>or the model M05, whi<span class="_ _1"></span>ch has </div><div class="t m0 x0 h2 y266 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>our CPC drawers with 49 active processor units, f<span class="_ _3"></span>or a total of 196 proce<span class="_ _1"></span>ssor units (170 c<span class="_ _1"></span>an </div><div class="t m0 x0 h2 y267 ff2 fs0 fc0 sc0 ls0 ws0">be configured for use). </div><div class="t m0 x0 h2 y268 ff2 fs0 fc0 sc0 ls0 ws0">Each storage contro<span class="_ _1"></span>l SCM includes 672 M<span class="_ _1"></span>B shared eDRAM cac<span class="_ _1"></span>he, interf<span class="_ _3"></span>ace logic for up to </div><div class="t m0 x0 h2 y269 ff2 fs0 fc0 sc0 ls0 ws0">six PU SCM each, <span class="_ _1"></span>and SMP fabric logic. The SC SM<span class="_ _1"></span>C is configured to pr<span class="_ _1"></span>ovide a single 672 </div><div class="t m0 x0 h2 y26a ff2 fs0 fc0 sc0 ls0 ws0">MB L4 cache that is<span class="_ _1"></span> shared by all PU cores <span class="_ _1"></span>in the CPC drawer<span class="_ _2"></span>. This<span class="_ _1"></span> amount of cache </div><div class="t m0 x0 h2 y26b ff2 fs0 fc0 sc0 ls0 ws0">provides a total of 2.68 GB<span class="_ _1"></span> of cache if all four CPC drawers are implemented, yielding<span class="_ _1"></span> </div><div class="t m0 x0 h2 y26c ff2 fs0 fc0 sc0 ls0 ws0">outstanding SMP <span class="_ _1"></span>scalability for real-world workload<span class="_ _1"></span>s.</div><div class="t m0 x1 h8 y26d ff1 fs5 fc0 sc0 ls0 ws0">2.3.2  Processor unit</div><div class="t m0 x0 h2 y26e ff2 fs0 fc0 sc0 ls0 ws0">Processor unit <span class="_ _1"></span>(PU) is the gener<span class="_ _1"></span>ic term<span class="_ _1"></span> f<span class="_ _3"></span>or a IBM z/Arc<span class="_ _1"></span>hitecture proces<span class="_ _1"></span>sor<span class="_ _3"></span>. Each PU is a </div><div class="t m0 x0 h2 y26f ff2 fs0 fc0 sc0 ls0 ws0">superscalar proce<span class="_ _1"></span>ssor with the following attributes:</div><div class="t m0 x0 h2 y270 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Up to six instr<span class="_ _1"></span>uctions can be <span class="_ _1"></span>decoded per clock cycle.</span></div><div class="t m0 x0 h2 y271 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Up to ten instr<span class="_ _1"></span>uctions can<span class="_ _1"></span> be in ex<span class="_ _3"></span>ecution per clock cycle.</span></div><div class="t m0 x0 h2 y272 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Instru<span class="_ _1"></span>ctions can be is<span class="_ _1"></span>sued out-of-order<span class="_ _3"></span>. The PU uses a hi<span class="_ _1"></span>gh-frequency<span class="_ _4"></span>, low-latency </span></div><div class="t m0 x7 h2 y273 ff2 fs0 fc0 sc0 ls0 ws0">pipeline, providing robust performance acros<span class="_ _1"></span>s a wide range of workl<span class="_ _1"></span>oads.</div><div class="t m0 x0 h2 y274 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Memor<span class="_ _1"></span>y accesses m<span class="_ _1"></span>ight not be in the sam<span class="_ _1"></span>e instruc<span class="_ _1"></span>tion order (out-of-<span class="_ _1"></span>order operand </span></div><div class="t m0 x7 h2 y275 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>etching).</div><div class="t m0 x0 h2 y276 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Most instr<span class="_ _1"></span>uctions flow through a pi<span class="_ _1"></span>peline with var<span class="_ _1"></span>ying numbers of steps <span class="_ _1"></span>f<span class="_ _3"></span>or different types </span></div><div class="t m0 x7 h2 y277 ff2 fs0 fc0 sc0 ls0 ws0">of instr<span class="_ _1"></span>uctions. Se<span class="_ _3"></span>ver<span class="_ _3"></span>al instru<span class="_ _1"></span>ctions can be in<span class="_ _1"></span> e<span class="_ _3"></span>x<span class="_ _3"></span>ecution at any moment, subject to<span class="_ _1"></span> the </div><div class="t m0 x7 h2 y278 ff2 fs0 fc0 sc0 ls0 ws0">maximum number of decod<span class="_ _1"></span>es and completions p<span class="_ _1"></span>er cycle.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf17" class="pf w0 h0" data-page-no="17"><div class="pc pc17 w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">24<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 h10 y14b ff1 fs7 fc0 sc0 ls0 ws0">PU cache</div><div class="t m0 x0 h2 y14c ff2 fs0 fc0 sc0 ls0 ws0">The on-chip ca<span class="_ _1"></span>che for the PU (core) works in this way:</div><div class="t m0 x0 h2 y279 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Each PU core has <span class="_ _1"></span>an L1 cache (pr<span class="_ _1"></span>ivate) that is divided into a 12<span class="_ _1"></span>8 KB cache for </span></div><div class="t m0 x7 h2 y27a ff2 fs0 fc0 sc0 ls0 ws0">instruc<span class="_ _1"></span>tions and a 128 KB ca<span class="_ _1"></span>che for data. </div><div class="t m0 x0 h2 y14f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Each PU core <span class="_ _1"></span>has a pr<span class="_ _1"></span>ivate L2 cache, with 4 MB D-cache (“D” sta<span class="_ _1"></span>nds for data) and 2 MB </span></div><div class="t m0 x7 h2 y150 ff2 fs0 fc0 sc0 ls0 ws0">I-cache (“I” stands for instruct<span class="_ _1"></span>ion). </div><div class="t m0 x0 h2 y27b ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Each <span class="_ _3"></span>PU <span class="_ _3"></span>SCM <span class="_ _3"></span>contains a <span class="_ _2"></span>128 MB <span class="_ _3"></span>L3 <span class="_ _2"></span>c<span class="_ _1"></span>ache <span class="_ _3"></span>that <span class="_ _3"></span>is <span class="_ _3"></span>shared <span class="_ _3"></span>b<span class="_ _3"></span>y <span class="_ _3"></span>all <span class="_ _3"></span>PU <span class="_ _3"></span>cores <span class="_ _2"></span>in the <span class="_ _3"></span>SCM. <span class="_ _3"></span>The </span></div><div class="t m0 x7 h2 y27c ff2 fs0 fc0 sc0 ls0 ws0">shared L3 cache <span class="_ _1"></span>uses eDRAM. </div><div class="t m0 x0 h2 y27d ff2 fs0 fc0 sc0 ls0 ws0">This on-chip cache<span class="_ _1"></span> implementation optim<span class="_ _1"></span>izes system performance <span class="_ _1"></span>f<span class="_ _3"></span>or high-frequency </div><div class="t m0 x0 h2 y27e ff2 fs0 fc0 sc0 ls0 ws0">processors, with cach<span class="_ _1"></span>e improv<span class="_ _3"></span>ements, ne<span class="_ _3"></span>w T<span class="_ _4"></span>ranslation/TLB2 design, pipel<span class="_ _1"></span>ine optimizatio<span class="_ _1"></span>ns, </div><div class="t m0 x0 h2 y27f ff2 fs0 fc0 sc0 ls0 ws0">and better branch predi<span class="_ _1"></span>ction.</div><div class="t m0 x0 h10 y280 ff1 fs7 fc0 sc0 ls0 ws0">PU sparing</div><div class="t m0 x0 h2 y281 ff2 fs0 fc0 sc0 ls0 ws0">Hardware f<span class="_ _3"></span>ault detection i<span class="_ _1"></span>s embedded througho<span class="_ _1"></span>ut the design, and i<span class="_ _1"></span>s combined w<span class="_ _1"></span>ith </div><div class="t m0 x0 h2 y282 ff2 fs0 fc0 sc0 ls0 ws0">comprehensive instruct<span class="_ _1"></span>ion-lev<span class="_ _3"></span>el retry <span class="_ _1"></span>and dynamic PU sp<span class="_ _1"></span>aring. Thi<span class="_ _1"></span>s function provides the </div><div class="t m0 x0 h2 y283 ff2 fs0 fc0 sc0 ls0 ws0">reliability and availability that is required for true mainframe integr<span class="_ _1"></span>ity<span class="_ _4"></span>.</div><div class="t m0 x0 h10 y284 ff1 fs7 fc0 sc0 ls0 ws0">On-chip cryptographic har<span class="_ _3"></span>dware</div><div class="t m0 x0 h2 y285 ff2 fs0 fc0 sc0 ls0 ws0">Dedicated on-chip cryptographic hardware f<span class="_ _3"></span>or <span class="_ _3"></span>each PU <span class="_ _3"></span>core includes e<span class="_ _3"></span>xtended k<span class="_ _3"></span>ey <span class="_ _3"></span>and hash </div><div class="t m0 x0 h2 y286 ff2 fs0 fc0 sc0 ls0 ws0">sizes f<span class="_ _3"></span>or the Advanced Encr<span class="_ _1"></span>yption Standar<span class="_ _1"></span>d (AES) and Secu<span class="_ _1"></span>re Hash Algor<span class="_ _1"></span>ithm (SHA), and </div><div class="t m0 x0 h2 y287 ff2 fs0 fc0 sc0 ls0 ws0">suppor<span class="_ _1"></span>t for UTF8 to UTF16 conv<span class="_ _3"></span>ersion. This cr<span class="_ _1"></span>ypto<span class="_ _1"></span>graphic hardware is a<span class="_ _3"></span>vailab<span class="_ _3"></span>le with any </div><div class="t m0 x0 h2 y288 ff2 fs0 fc0 sc0 ls0 ws0">processor ty<span class="_ _1"></span>pe, f<span class="_ _3"></span>or e<span class="_ _3"></span>xample CP<span class="_ _17"></span>, IBM zIIP<span class="_ _17"></span>, and IFL.</div><div class="t m0 x0 h10 y289 ff1 fs7 fc0 sc0 ls0 ws0">Software support</div><div class="t m0 x0 h2 y28a ff2 fs0 fc0 sc0 ls0 ws0">The <span class="_ _3"></span>z14 <span class="_ _3"></span>PUs <span class="_ _3"></span>provide <span class="_ _2"></span>full compatibility <span class="_ _3"></span>with <span class="_ _3"></span>e<span class="_ _3"></span>xisting <span class="_ _3"></span>software <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _3"></span>z/Architecture, <span class="_ _2"></span>and e<span class="_ _3"></span>xtend <span class="_ _3"></span>the </div><div class="t m0 x0 h2 y28b ff2 fs0 fc0 sc0 ls0 ws0">Instru<span class="_ _1"></span>ction Set Architecture (ISA) to enable enhanced functionality and perf<span class="_ _3"></span>or<span class="_ _1"></span>mance. Se<span class="_ _3"></span>v<span class="_ _3"></span>eral </div><div class="t m0 x0 h2 y28c ff2 fs0 fc0 sc0 ls0 ws0">hardware instru<span class="_ _1"></span>ctions that suppor<span class="_ _6"></span>t more effici<span class="_ _1"></span>ent code generation and ex<span class="_ _3"></span>ecution are </div><div class="t m0 x0 h2 y28d ff2 fs0 fc0 sc0 ls0 ws0">introduced in the <span class="_ _1"></span>z14:</div><div class="t m0 x0 h2 y28e ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">CP Assist for Cr<span class="_ _1"></span>yptographic Functions (CP<span class="_ _4"></span>ACF)</span></div><div class="t m0 x0 h2 y28f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Compression call <span class="_ _1"></span>(CMPSC) </span></div><div class="t m0 x0 h2 y290 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Hardware decimal floating poin<span class="_ _1"></span>t (HDFP)</span></div><div class="t m0 x0 h2 y291 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">T<span class="_ _8"></span>ransactional Execution F<span class="_ _3"></span>acility</span></div><div class="t m0 x0 h2 y292 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Runtime Instr<span class="_ _1"></span>umentation F<span class="_ _3"></span>acility </span></div><div class="t m0 x0 h2 y293 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Single-instr<span class="_ _1"></span>uction, multiple-data (SI<span class="_ _1"></span>MD) </span></div><div class="t m0 x0 h2 y294 ff2 fs0 fc0 sc0 ls0 ws0">These features are fur<span class="_ _1"></span>ther des<span class="_ _1"></span>cribe<span class="_ _1"></span>d in Chapter 4, <span class="_ _1"></span>“Strengths of the z14 p<span class="_ _1"></span>latf<span class="_ _3"></span>or<span class="_ _1"></span>m” on </div><div class="t m0 x0 h2 y295 ff2 fs0 fc0 sc0 ls0 ws0">page 59.</div><div class="t m0 x0 h10 y296 ff1 fs7 fc0 sc0 ls0 ws0">PU characterization</div><div class="t m0 x0 h2 y297 ff2 fs0 fc0 sc0 ls0 ws0">PUs are ordered in single increments. The inter<span class="_ _1"></span>nal system functions, which are based on the </div><div class="t m0 x0 h2 y298 ff2 fs0 fc0 sc0 ls0 ws0">configuration that is ordere<span class="_ _1"></span>d, characterize each PU into one <span class="_ _1"></span>of various types dur<span class="_ _1"></span>ing system </div><div class="t m0 x0 h2 y299 ff2 fs0 fc0 sc0 ls0 ws0">initialization, whi<span class="_ _1"></span>ch is often called a<span class="_ _1"></span> power-on reset (POR) operation. Character<span class="_ _1"></span>izing PUs<span class="_ _1"></span> </div><div class="t m0 x0 h2 y29a ff2 fs0 fc0 sc0 ls0 ws0">dynamically<span class="_ _1"></span> without a POR is possi<span class="_ _1"></span>ble b<span class="_ _3"></span>y using a process call<span class="_ _1"></span>ed </div><div class="t m0 x29 ha y29b ff5 fs6 fc0 sc0 ls0 ws0">Dynamic Pr<span class="_ _3"></span>ocessor Unit </div><div class="t m0 x0 ha y29c ff5 fs6 fc0 sc0 ls0 ws0">Reassignment</div><div class="t m0 x2a h2 y29d ff2 fs0 fc0 sc0 ls0 ws0">. A <span class="_ _3"></span>PU that <span class="_ _3"></span>is not characterized cannot <span class="_ _3"></span>be used. Each <span class="_ _3"></span>PU can be <span class="_ _3"></span>characterized </div><div class="t m0 x0 h2 y29e ff2 fs0 fc0 sc0 ls0 ws0">as f<span class="_ _3"></span>ollows:</div><div class="t m0 x0 h2 y29f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Central processor (CP<span class="_ _1"></span>)</span></div><div class="t m0 x0 h2 y2a0 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Integrated F<span class="_ _2"></span>acility for Linux (IFL) processor</span></div><div class="t m0 x0 h2 y2a1 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">z Systems Integrated Information Proc<span class="_ _1"></span>essor (zIIP)</span></div><div class="t m0 x0 h2 y2a2 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Inter<span class="_ _1"></span>nal Coupling <span class="_ _1"></span>F<span class="_ _2"></span>a<span class="_ _1"></span>cility (ICF) </span></div><div class="t m0 x0 h2 y2a3 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">System assist<span class="_ _1"></span> processor (SAP)</span></div><div class="t m0 x0 h2 y2a4 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Integrated firm<span class="_ _1"></span>ware processor (IFP)</span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf18" class="pf w0 h0" data-page-no="18"><div class="pc pc18 w0 h0"><img class="bi x0 y2a5 wa h19" alt="" src="bg18.png"/><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">25</span></div><div class="t m0 x0 h2 y1e ff2 fs0 fc0 sc0 ls0 ws0">At least one<span class="_ _1"></span> CP must be purchased<span class="_ _1"></span> with a zIIP or before a zIIP can be purc<span class="_ _1"></span>hased. Y<span class="_ _8"></span>ou can </div><div class="t m0 x0 h2 y79 ff2 fs0 fc0 sc0 ls0 ws0">purchase up to two zI<span class="_ _1"></span>IPs for each purchased CP (ass<span class="_ _1"></span>igned or unassigned) o<span class="_ _1"></span>n the system. </div><div class="t m0 x0 h2 y7a ff2 fs0 fc0 sc0 ls0 ws0">Howe<span class="_ _3"></span>v<span class="_ _3"></span>er<span class="_ _2"></span>, an <span class="_ _1"></span>LP<span class="_ _8"></span>AR d<span class="_ _1"></span>efinition can go beyond the 1:2 ratio<span class="_ _3"></span>. F<span class="_ _3"></span>or e<span class="_ _3"></span>xample, on a system with two </div><div class="t m0 x0 h2 y2a6 ff2 fs0 fc0 sc0 ls0 ws0">CPs, <span class="_ _3"></span>a <span class="_ _3"></span>maximum <span class="_ _2"></span>o<span class="_ _1"></span>f <span class="_ _3"></span>f<span class="_ _3"></span>our <span class="_ _3"></span>zIIPs <span class="_ _3"></span>can <span class="_ _2"></span>b<span class="_ _1"></span>e <span class="_ _3"></span>installed. An <span class="_ _2"></span>LP<span class="_ _4"></span>AR definition <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _2"></span>th<span class="_ _1"></span>at <span class="_ _3"></span>system <span class="_ _3"></span>can <span class="_ _3"></span>contain </div><div class="t m0 x0 h2 y2a7 ff2 fs0 fc0 sc0 ls0 ws0">up to two logical CPs<span class="_ _1"></span> and f<span class="_ _3"></span>our logical zIIPs. Another pos<span class="_ _1"></span>sible configuration is one logical CP<span class="_ _1"></span> </div><div class="t m0 x0 h2 y2a8 ff2 fs0 fc0 sc0 ls0 ws0">and three logical<span class="_ _1"></span> zIIPs.</div><div class="t m0 x0 h2 y7e ff2 fs0 fc0 sc0 ls0 ws0">Conv<span class="_ _3"></span>er<span class="_ _1"></span>ting a PU from one type to <span class="_ _3"></span>any other type is possib<span class="_ _3"></span>le by <span class="_ _3"></span>using the </div><div class="t m0 x2b ha y2a9 ff5 fs6 fc0 sc0 ls0 ws0">Dynamic Pr<span class="_ _3"></span>ocessor </div><div class="t m0 x0 ha y2aa ff5 fs6 fc0 sc0 ls0 ws0">Unit <span class="_ _3"></span>Reassignment</div><div class="t m0 x2c h2 y2ab ff2 fs0 fc0 sc0 ls0 ws0"> <span class="_ _3"></span>process. <span class="_ _2"></span>Th<span class="_ _1"></span>ese <span class="_ _3"></span>conv<span class="_ _3"></span>ersions <span class="_ _3"></span>happen <span class="_ _3"></span>concurrently <span class="_ _3"></span>with <span class="_ _3"></span>the <span class="_ _3"></span>oper<span class="_ _3"></span>ation <span class="_ _3"></span>of <span class="_ _3"></span>the </div><div class="t m0 x0 h2 y2ac ff2 fs0 fc0 sc0 ls0 ws0">system.</div><div class="t m0 x1 h8 y2ad ff1 fs5 fc0 sc0 ls0 ws0">2.3.3  Memor<span class="_ _1"></span>y</div><div class="t m0 x0 h2 y2ae ff2 fs0 fc0 sc0 ls0 ws0">Maximum physical memory size is dir<span class="_ _1"></span>ectly related to t<span class="_ _1"></span>he number of CPC drawers in the </div><div class="t m0 x0 h2 y2af ff2 fs0 fc0 sc0 ls0 ws0">system. T<span class="_ _8"></span>ypica<span class="_ _1"></span>lly<span class="_ _4"></span>, a <span class="_ _3"></span>system has <span class="_ _3"></span>more <span class="_ _3"></span>memor<span class="_ _1"></span>y installed than <span class="_ _3"></span>was <span class="_ _3"></span>ordered because part of the </div><div class="t m0 x0 h2 y2b0 ff2 fs0 fc0 sc0 ls0 ws0">installed memo<span class="_ _1"></span>ry<span class="_ _1"></span> is used to imp<span class="_ _1"></span>lement the redundan<span class="_ _1"></span>t arra<span class="_ _3"></span>y of independent mem<span class="_ _1"></span>or<span class="_ _1"></span>y (RAIM) </div><div class="t m0 x0 h2 y2b1 ff2 fs0 fc0 sc0 ls0 ws0">design. On the <span class="_ _1"></span>z14, this configuration <span class="_ _1"></span>results in up to 8<span class="_ _1"></span> TB of av<span class="_ _3"></span>ailable memory per<span class="_ _1"></span> CPC </div><div class="t m0 x0 h2 y2b2 ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>er and up to 32 TB for a f<span class="_ _3"></span>our-drawer system. </div><div class="t m0 x0 h2 y2b3 ff2 fs0 fc0 sc0 ls0 ws0">The hardware system area (HS<span class="_ _1"></span>A) on the z14 has a fixed amount of memor<span class="_ _1"></span>y (192 GB) that is </div><div class="t m0 x0 h2 y2b4 ff2 fs0 fc0 sc0 ls0 ws0">managed separately <span class="_ _1"></span>from client memor<span class="_ _6"></span>y<span class="_ _4"></span>. Howe<span class="_ _3"></span>v<span class="_ _3"></span>er<span class="_ _2"></span>,<span class="_ _1"></span> the maximum amount o<span class="_ _1"></span>f orderab<span class="_ _3"></span>le </div><div class="t m0 x0 h2 y2b5 ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y can var<span class="_ _1"></span>y from the theore<span class="_ _1"></span>tical number due to depende<span class="_ _1"></span>ncies on the<span class="_ _1"></span> memor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y2b6 ff2 fs0 fc0 sc0 ls0 ws0">granularity<span class="_ _4"></span>.</div><div class="t m0 x0 h2 y2b7 ff2 fs0 fc0 sc0 ls0 ws0">T<span class="_ _8"></span>able 2-2 lists <span class="_ _1"></span>the maximum memor<span class="_ _1"></span>y s<span class="_ _1"></span>izes f<span class="_ _3"></span>or each z14 model.</div><div class="t m0 x0 hf y2b8 ff4 fs1 fc0 sc0 ls0 ws0">T<span class="_ _4"></span>able 2-2   <span class="fs0">z14</span> memory per model</div><div class="t m0 x0 h2 y2b9 ff2 fs0 fc0 sc0 ls0 ws0">On z14 systems, the granularity for memor<span class="_ _1"></span>y orders is<span class="_ _1"></span> 64 - 512 GB. T<span class="_ _8"></span>able 2-3 shows the </div><div class="t m0 x0 h2 y2ba ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y increments, dependin<span class="_ _1"></span>g on installe<span class="_ _1"></span>d memor<span class="_ _1"></span>y<span class="_ _4"></span>.</div><div class="t m0 x0 hf y2bb ff4 fs1 fc0 sc0 ls0 ws0">T<span class="_ _4"></span>able 2-3   <span class="fs0">z14</span> memory increments and ranges </div><div class="t m0 xb h2 y2bc ff1 fs0 fc0 sc0 ls0 ws0">zIIPs:<span class="ff2"> The addition<span class="_ _1"></span> of ICFs, IFLs, zIIPs, and SAP to the z14 does no<span class="_ _1"></span>t change the sys<span class="_ _1"></span>tem </span></div><div class="t m0 xb h2 y2bd ff2 fs0 fc0 sc0 ls0 ws0">capacity setting or its <span class="_ _1"></span>MSU rating. </div><div class="t m0 x2d hc y2be ff1 fs1 fc0 sc0 ls0 ws0">Model<span class="_ _18"> </span>CPC drawer<span class="_ _3"></span>s<span class="_ _19"> </span>Maximum memory</div><div class="t m0 x2e hc y2bf ff2 fs1 fc0 sc0 ls0 ws0">M01<span class="_ _1a"> </span>1<span class="_ _1b"> </span><span class="fc4">0</span>8 TB</div><div class="t m0 x2e hc y2c0 ff2 fs1 fc0 sc0 ls0 ws0">M02<span class="_ _1a"> </span>2<span class="_ _1b"> </span>16 TB</div><div class="t m0 x2e hc y2c1 ff2 fs1 fc0 sc0 ls0 ws0">M03<span class="_ _1a"> </span>3<span class="_ _1c"> </span> 24 TB</div><div class="t m0 x2e hc y2c2 ff2 fs1 fc0 sc0 ls0 ws0">M04<span class="_ _1a"> </span>4<span class="_ _1b"> </span>32 TB</div><div class="t m0 x2e hc y2c3 ff2 fs1 fc0 sc0 ls0 ws0">M05<span class="_ _1a"> </span>4<span class="_ _1b"> </span>32 TB</div><div class="t m0 xb h2 y2c4 ff1 fs0 fc0 sc0 ls0 ws0">Impor<span class="_ _1"></span>tant:<span class="ff2"> z/OS V2R3 requ<span class="_ _1"></span>ires a minimum of 8 GB of<span class="_ _1"></span> memor<span class="_ _1"></span>y (2 GB of <span class="_ _1"></span>memor<span class="_ _1"></span>y when </span></div><div class="t m0 xb h2 y2c5 ff2 fs0 fc0 sc0 ls0 ws0">runni<span class="_ _1"></span>ng under z/VM). z/<span class="_ _1"></span>OS can suppor<span class="_ _6"></span>t up to 4 TB o<span class="_ _1"></span>f memor<span class="_ _1"></span>y in an LP<span class="_ _4"></span>AR.</div><div class="t m0 xb hc y2c6 ff1 fs1 fc0 sc0 ls0 ws0">Memory increment<span class="_ _1d"> </span>Memory range (GB)</div><div class="t m0 x2f hc y2c7 ff2 fs1 fc4 sc0 ls0 ws0">0<span class="fc0">64<span class="_ _1e"> </span>256 - 384</span></div><div class="t m0 x2f hc y2c8 ff2 fs1 fc0 sc0 ls0 ws0">128<span class="_ _1e"> </span>384 - 896</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf19" class="pf w0 h0" data-page-no="19"><div class="pc pc19 w0 h0"><img class="bi x0 y2c9 wa h1a" alt="" src="bg19.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">26<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 h2 y2ca ff2 fs0 fc0 sc0 ls0 ws0">Physically<span class="_ _4"></span>, memory<span class="_ _1"></span> is organized in these wa<span class="_ _3"></span>ys:</div><div class="t m0 x0 h2 y2cb ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">A CPC drawer alw<span class="_ _3"></span>ays contains a minimum of 320 GB of in<span class="_ _1"></span>stalled memor<span class="_ _6"></span>y<span class="_ _4"></span>, of which </span></div><div class="t m0 x7 h2 y2cc ff2 fs0 fc0 sc0 ls0 ws0">256 GB is us<span class="_ _1"></span>able b<span class="_ _3"></span>y the operating system.</div><div class="t m0 x0 h2 y2cd ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">A CPC dra<span class="_ _3"></span>wer <span class="_ _3"></span>can hav<span class="_ _3"></span>e <span class="_ _3"></span>more installed memor<span class="_ _1"></span>y than is enab<span class="_ _3"></span>led. The e<span class="_ _2"></span>x<span class="_ _1"></span>cess memor<span class="_ _1"></span>y can </span></div><div class="t m0 x7 h2 y2ce ff2 fs0 fc0 sc0 ls0 ws0">be enabled by a Licensed Inter<span class="_ _1"></span>nal Code loa<span class="_ _1"></span>d.</div><div class="t m0 x0 h2 y2cf ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Memor<span class="_ _1"></span>y upgrades are first satis<span class="_ _1"></span>fied using already<span class="_ _1"></span> installed but unused memor<span class="_ _1"></span>y capaci<span class="_ _1"></span>ty </span></div><div class="t m0 x7 h2 y2d0 ff2 fs0 fc0 sc0 ls0 ws0">until it is exhausted. When no more<span class="_ _1"></span> unused memor<span class="_ _1"></span>y is availab<span class="_ _3"></span>le from the installed <span class="_ _1"></span>cards, </div><div class="t m0 x7 h2 y2d1 ff2 fs0 fc0 sc0 ls0 ws0">either the cards<span class="_ _1"></span> must be upgraded to a higher capac<span class="_ _1"></span>ity<span class="_ _4"></span>, or a CPC<span class="_ _1"></span> dra<span class="_ _3"></span>wer with more </div><div class="t m0 x7 h2 y2d2 ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y must be install<span class="_ _1"></span>ed.</div><div class="t m0 x0 h2 y2d3 ff2 fs0 fc0 sc0 ls0 ws0">When an <span class="_ _3"></span>LP<span class="_ _8"></span>AR is <span class="_ _3"></span>activ<span class="_ _3"></span>ated, <span class="_ _3"></span>PR/SM tries <span class="_ _3"></span>to <span class="_ _3"></span>allocate <span class="_ _3"></span>processor units <span class="_ _3"></span>(PUs) and <span class="_ _2"></span>the memor<span class="_ _1"></span>y <span class="_ _3"></span>of </div><div class="t m0 x0 h2 y2d4 ff2 fs0 fc0 sc0 ls0 ws0">an LP<span class="_ _8"></span>AR<span class="_ _1"></span> in a single CPC<span class="_ _1"></span> draw<span class="_ _3"></span>er<span class="_ _2"></span>. <span class="_ _1"></span>Howe<span class="_ _2"></span>ver<span class="_ _3"></span>, if that is not possible, PR/SM will use memor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y2d5 ff2 fs0 fc0 sc0 ls0 ws0">resources lo<span class="_ _1"></span>cated in any CPC dra<span class="_ _3"></span>wer<span class="_ _2"></span>. For e<span class="_ _3"></span>xample, if the allocated PUs span more than one </div><div class="t m0 x0 h2 y2d6 ff2 fs0 fc0 sc0 ls0 ws0">CPC draw<span class="_ _3"></span>er<span class="_ _3"></span>, PR/SM attempts to allocate m<span class="_ _1"></span>emor<span class="_ _1"></span>y across that<span class="_ _1"></span> same set of CPC drawers </div><div class="t m0 x0 h2 y2d7 ff2 fs0 fc0 sc0 ls0 ws0">(ev<span class="_ _3"></span>en if all required memor<span class="_ _1"></span>y is av<span class="_ _3"></span>ailable in just one of those<span class="_ _1"></span> CPC drawers).</div><div class="t m0 x0 h2 y2d8 ff2 fs0 fc0 sc0 ls0 ws0">No matter <span class="_ _3"></span>which CPC <span class="_ _3"></span>dra<span class="_ _3"></span>wer <span class="_ _3"></span>the <span class="_ _3"></span>memory is in, <span class="_ _3"></span>an <span class="_ _3"></span>LP<span class="_ _8"></span>AR has <span class="_ _3"></span>access to <span class="_ _3"></span>that <span class="_ _3"></span>memor<span class="_ _1"></span>y after <span class="_ _3"></span>it <span class="_ _3"></span>is </div><div class="t m0 x0 h2 y2d9 ff2 fs0 fc0 sc0 ls0 ws0">allocated. Despite the <span class="_ _3"></span>CPC <span class="_ _3"></span>dra<span class="_ _3"></span>wer structure, <span class="_ _3"></span>the <span class="_ _3"></span>z14 is <span class="_ _3"></span>still <span class="_ _3"></span>an <span class="_ _3"></span>SMP system <span class="_ _3"></span>because the <span class="_ _3"></span>PUs </div><div class="t m0 x0 h2 y2da ff2 fs0 fc0 sc0 ls0 ws0">hav<span class="_ _3"></span>e access to all the availab<span class="_ _3"></span>le memor<span class="_ _1"></span>y<span class="_ _4"></span>.</div><div class="t m0 x0 h2 y2db ff2 fs0 fc0 sc0 ls0 ws0">A memory upgrade <span class="_ _3"></span>is considered to <span class="_ _3"></span>be concurrent when <span class="_ _3"></span>it requires no <span class="_ _3"></span>change of <span class="_ _3"></span>the <span class="_ _3"></span>physical </div><div class="t m0 x0 h2 y2dc ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y cards. A memor<span class="_ _1"></span>y c<span class="_ _1"></span>ard change is di<span class="_ _1"></span>sruptive when no use is <span class="_ _1"></span>made of Enhanced<span class="_ _1"></span> </div><div class="t m0 x0 h2 y2dd ff2 fs0 fc0 sc0 ls0 ws0">Dra<span class="_ _3"></span>wer A<span class="_ _3"></span>v<span class="_ _3"></span>ailability (EDA). In a m<span class="_ _3"></span>ultiple CPC <span class="_ _1"></span>dra<span class="_ _3"></span>wer system, a single <span class="_ _1"></span>CPC draw<span class="_ _3"></span>er can be </div><div class="t m0 x0 h2 y2de ff2 fs0 fc0 sc0 ls0 ws0">concurrently remov<span class="_ _3"></span>ed <span class="_ _2"></span>a<span class="_ _1"></span>nd <span class="_ _3"></span>reinstalled <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _3"></span>a <span class="_ _2"></span>r<span class="_ _1"></span>epair <span class="_ _3"></span>with <span class="_ _3"></span>ED<span class="_ _3"></span>A. <span class="_ _2"></span>For <span class="_ _3"></span>a <span class="_ _3"></span>description <span class="_ _3"></span>of <span class="_ _3"></span>ED<span class="_ _3"></span>A, <span class="_ _3"></span>see </div><div class="t m0 x30 hf y2df ff4 fs0 fc1 sc0 ls0 ws0">IBM </div><div class="t m0 x0 hf y2e0 ff4 fs0 fc1 sc0 ls0 ws0">z14 T<span class="_ _4"></span>echnic<span class="_ _1"></span>al Guide<span class="ff2">, SG24-8451<span class="fc0">.</span></span></div><div class="t m0 x0 h2 y2e1 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or model upgrades involving the addition of a CPC drawer<span class="_ _2"></span>, the mi<span class="_ _1"></span>nimum usable memor<span class="_ _1"></span>y </div><div class="t m0 x0 h2 y2e2 ff2 fs0 fc0 sc0 ls0 ws0">increment (256 GB<span class="_ _1"></span>) is added to the <span class="_ _1"></span>system. Dur<span class="_ _1"></span>ing an upgrade, adding a CPC drawer is a </div><div class="t m0 x0 h2 y2e3 ff2 fs0 fc0 sc0 ls0 ws0">concurrent operation, <span class="_ _1"></span>as is adding physical memor<span class="_ _1"></span>y in the new draw<span class="_ _3"></span>er<span class="_ _3"></span>.</div><div class="t m0 x0 h10 y2e4 ff1 fs7 fc0 sc0 ls0 ws0">Concurrent memory upgrade</div><div class="t m0 x0 h2 y2e5 ff2 fs0 fc0 sc0 ls0 ws0">If physical memory <span class="_ _1"></span>is av<span class="_ _3"></span>ailab<span class="_ _3"></span>le, memor<span class="_ _1"></span>y can be upgraded concurre<span class="_ _1"></span>ntly by using Licensed </div><div class="t m0 x0 h2 y2e6 ff2 fs0 fc0 sc0 ls0 ws0">Inter<span class="_ _1"></span>nal Code <span class="_ _3"></span>Configuration <span class="_ _3"></span>Control (LICCC), as described. The </div><div class="t m0 x31 ha y65 ff5 fs6 fc0 sc0 ls0 ws0">plan <span class="_ _3"></span>ahead <span class="_ _3"></span>memory function<span class="ff2 fs0"> </span></div><div class="t m0 x0 h2 y66 ff2 fs0 fc0 sc0 ls0 ws0">that <span class="_ _3"></span>is <span class="_ _3"></span>a<span class="_ _3"></span>v<span class="_ _3"></span>ailable <span class="_ _2"></span>with<span class="_ _1"></span> <span class="_ _3"></span>the <span class="_ _2"></span>z14 enab<span class="_ _3"></span>les <span class="_ _3"></span>nondisruptive <span class="_ _2"></span>me<span class="_ _1"></span>mor<span class="_ _1"></span>y <span class="_ _3"></span>upgrades <span class="_ _2"></span>by <span class="_ _3"></span>ha<span class="_ _3"></span>ving <span class="_ _3"></span>in <span class="_ _2"></span>th<span class="_ _1"></span>e <span class="_ _3"></span>system </div><div class="t m0 x0 h2 y67 ff2 fs0 fc0 sc0 ls0 ws0">pre-plugged memo<span class="_ _1"></span>r<span class="_ _1"></span>y (based on a targe<span class="_ _1"></span>t configuration). Pre-p<span class="_ _1"></span>lugged memor<span class="_ _1"></span>y is<span class="_ _1"></span> enabled </div><div class="t m0 x0 h2 y2e7 ff2 fs0 fc0 sc0 ls0 ws0">through an LICCC <span class="_ _1"></span>order that is placed <span class="_ _1"></span>by the client.</div><div class="t m0 x0 h10 y2e8 ff1 fs7 fc0 sc0 ls0 ws0">Redundant arra<span class="_ _3"></span>y of independent memory</div><div class="t m0 x0 h2 y2e9 ff2 fs0 fc0 sc0 ls0 ws0">RAIM <span class="_ _3"></span>technology <span class="_ _3"></span>makes <span class="_ _2"></span>the memory <span class="_ _3"></span>subsystem, <span class="_ _3"></span>in <span class="_ _3"></span>essence, <span class="_ _2"></span>a <span class="_ _3"></span>fully <span class="_ _3"></span>f<span class="_ _3"></span>ault-tolerant <span class="_ _3"></span>N+1 <span class="_ _2"></span>desi<span class="_ _1"></span>gn. </div><div class="t m0 x0 h2 y2ea ff2 fs0 fc0 sc0 ls0 ws0">The <span class="_ _3"></span>RAIM <span class="_ _3"></span>design <span class="_ _3"></span>automatically detects <span class="_ _3"></span>and <span class="_ _3"></span>reco<span class="_ _3"></span>vers <span class="_ _2"></span>fr<span class="_ _1"></span>om <span class="_ _3"></span>f<span class="_ _3"></span>ailures <span class="_ _3"></span>of <span class="_ _3"></span>dynamic <span class="_ _3"></span>random <span class="_ _3"></span>access </div><div class="t m0 x0 h2 y2eb ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y (DRAM), s<span class="_ _1"></span>ock<span class="_ _3"></span>ets, memory c<span class="_ _1"></span>hannels, or dual inline m<span class="_ _1"></span>emor<span class="_ _1"></span>y modules (D<span class="_ _1"></span>IMMs). </div><div class="t m0 x0 h2 y2ec ff2 fs0 fc0 sc0 ls0 ws0">The RAIM desig<span class="_ _1"></span>n is fully integrated in the z<span class="_ _1"></span>14, and has been <span class="_ _1"></span>enhanced to include <span class="_ _1"></span>one </div><div class="t m0 x0 h2 y2ed ff2 fs0 fc0 sc0 ls0 ws0">Memor<span class="_ _1"></span>y Controller Unit <span class="_ _3"></span>(MCU) <span class="_ _3"></span>per processor <span class="_ _3"></span>chip<span class="_ _3"></span>, <span class="_ _3"></span>with fiv<span class="_ _3"></span>e <span class="_ _3"></span>memory channels and <span class="_ _3"></span>one <span class="_ _3"></span>DIMM </div><div class="t m0 x0 h2 y2ee ff2 fs0 fc0 sc0 ls0 ws0">per channel. A fifth channel in each MCU enables memor<span class="_ _1"></span>y to be implemented as RAIM. This </div><div class="t m0 x0 h2 y2ef ff2 fs0 fc0 sc0 ls0 ws0">technology has signif<span class="_ _1"></span>icant reliab<span class="_ _1"></span>ility<span class="_ _4"></span>, av<span class="_ _3"></span>ailability<span class="_ _4"></span>, and ser<span class="_ _1"></span>viceability<span class="_ _1"></span> (RAS) capabilities<span class="_ _1"></span> in the </div><div class="t m0 x0 h2 y2f0 ff2 fs0 fc0 sc0 ls0 ws0">area of error <span class="_ _1"></span>correction. Bit, lane, DRAM, DIMM<span class="_ _1"></span>, sock<span class="_ _3"></span>et, and complete memo<span class="_ _1"></span>r<span class="_ _1"></span>y channel </div><div class="t m0 x0 h2 y2f1 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>ailures, including many types of multiple failures, can be detected and co<span class="_ _1"></span>rrected.</div><div class="t m0 x2f hc y2f2 ff2 fs1 fc0 sc0 ls0 ws0">256<span class="_ _1f"> </span>896 - 2944</div><div class="t m0 x2f hc y2f3 ff2 fs1 fc0 sc0 ls0 ws0">512<span class="_ _20"> </span>2944 - 32576</div><div class="t m0 xb hc y2f4 ff1 fs1 fc0 sc0 ls0 ws0">Memory increment<span class="_ _1d"> </span>Memory range (GB)</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1a" class="pf w0 h0" data-page-no="1a"><div class="pc pc1a w0 h0"><img class="bi x0 y2f5 w3 h1b" alt="" src="bg1a.png"/><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">27</span></div><div class="t m0 x1 h8 y9d ff1 fs5 fc0 sc0 ls0 ws0">2.3.4  Hard<span class="_ _3"></span>ware system area</div><div class="t m0 x0 h2 y9e ff2 fs0 fc0 sc0 ls0 ws0">The HSA is <span class="_ _1"></span>a fix<span class="_ _3"></span>ed-size, reser<span class="_ _1"></span>v<span class="_ _3"></span>ed area of memor<span class="_ _6"></span>y that is separate from<span class="_ _1"></span> the client-purchase<span class="_ _1"></span>d </div><div class="t m0 x0 h2 y9f ff2 fs0 fc0 sc0 ls0 ws0">memor<span class="_ _1"></span>y<span class="_ _4"></span>. The HS<span class="_ _1"></span>A is used for se<span class="_ _3"></span>v<span class="_ _3"></span>eral internal<span class="_ _1"></span> functions, but the b<span class="_ _3"></span>ulk of it is use<span class="_ _1"></span>d by channel </div><div class="t m0 x0 h2 ya0 ff2 fs0 fc0 sc0 ls0 ws0">subsystem functi<span class="_ _1"></span>ons. </div><div class="t m0 x0 h2 ya1 ff2 fs0 fc0 sc0 ls0 ws0">The fix<span class="_ _3"></span>ed-size 192 GB HSA for z14 is large enough to accommodate any LP<span class="_ _8"></span>AR definiti<span class="_ _1"></span>ons or </div><div class="t m0 x0 h2 y1e3 ff2 fs0 fc0 sc0 ls0 ws0">changes, thus eliminat<span class="_ _1"></span>ing most outage sit<span class="_ _1"></span>uations and the need for e<span class="_ _3"></span>xtensive preplanning.</div><div class="t m0 x0 h2 y2f6 ff2 fs0 fc0 sc0 ls0 ws0">A fix<span class="_ _3"></span>ed, large HSA all<span class="_ _1"></span>ows the dynamic I/O ca<span class="_ _1"></span>pability of the z14 to be enabled by default. It </div><div class="t m0 x0 h2 y2f7 ff2 fs0 fc0 sc0 ls0 ws0">also enables the dynamic ad<span class="_ _1"></span>dition and removal of the f<span class="_ _3"></span>ollowing f<span class="_ _3"></span>eatures:</div><div class="t m0 x0 h2 y2f8 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">LP<span class="_ _4"></span>AR to new or e<span class="_ _3"></span>xisting channel subsy<span class="_ _1"></span>stem (CSS)</span></div><div class="t m0 x0 h2 y2f9 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">CSS (up to six can <span class="_ _1"></span>be defined in z14)</span></div><div class="t m0 x0 h2 y2fa ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Subchannel se<span class="_ _1"></span>t (up to four can be defined in z14)</span></div><div class="t m0 x0 h2 y2fb ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Devices, up to the maximum number per<span class="_ _1"></span>mitted, in each sub<span class="_ _1"></span>channel set</span></div><div class="t m0 x0 h2 y2fc ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Logical proces<span class="_ _1"></span>sors by type</span></div><div class="t m0 x0 h2 y2fd ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Cr<span class="_ _1"></span>yptographic adapters</span></div><div class="t m0 x1 h3 y2fe ff1 fs2 fc0 sc0 ls0 ws0">2.4  I/O system st<span class="_ _1"></span>ructure</div><div class="t m0 x0 h2 y2ff ff2 fs0 fc0 sc0 ls0 ws0">The z14 suppor<span class="_ _6"></span>ts the follo<span class="_ _3"></span>wing type of inter<span class="_ _1"></span>nal I/O<span class="_ _1"></span> infrastructure<span class="_ _1"></span>:</div><div class="t m0 x0 h2 y300 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Generation 3 PCIe-based<span class="_ _1"></span> infrastructure <span class="_ _1"></span>f<span class="_ _3"></span>or PCIe I/O drawers (PCIe Gen3)</span></div><div class="t m0 x0 h2 y301 ff2 fs0 fc0 sc0 ls0 ws0">The PCIe I/O infrastr<span class="_ _1"></span>ucture consis<span class="_ _1"></span>ts of the following f<span class="_ _3"></span>eatures:</div><div class="t m0 x0 h2 y302 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">PCIe Gen3 f<span class="_ _3"></span>anouts in the <span class="_ _3"></span>CPC dra<span class="_ _3"></span>wers that suppor<span class="_ _1"></span>t 16 GBps connectivity to the PCIe <span class="_ _3"></span>I/O </span></div><div class="t m0 x7 h2 y303 ff2 fs0 fc0 sc0 ls0 ws0">draw<span class="_ _3"></span>er</div><div class="t m0 x0 h2 y304 ff2 fs0 fc0 sc0 ls0 ws0">The InfiniBand I/O <span class="_ _1"></span>infrastructure (c<span class="_ _1"></span>arr<span class="_ _1"></span>y f<span class="_ _3"></span>orward only) consists o<span class="_ _1"></span>f the follo<span class="_ _3"></span>wing features:</div><div class="t m0 x0 h2 y305 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">InfiniBand fanouts in the z14 CPC<span class="_ _1"></span> dra<span class="_ _3"></span>wer suppor<span class="_ _1"></span>t for 12x InfiniBand and 1x<span class="_ _1"></span> InfiniBand </span></div><div class="t m0 x7 h2 y306 ff2 fs0 fc0 sc0 ls0 ws0">coupling links.</div><div class="t m0 xb h2 y307 ff1 fs0 fc0 sc0 ls0 ws0">Ordering of I/O features: <span class="ff2">Order<span class="_ _1"></span>ing of I/O feature types deter<span class="_ _1"></span>mines <span class="_ _1"></span>the appropr<span class="_ _1"></span>iate </span></div><div class="t m0 xb h2 y308 ff2 fs0 fc0 sc0 ls0 ws0">number of PCIe I/O drawers. </div><div class="t m0 x32 ha y309 ff5 fs6 fc0 sc0 ls0 ws0">InfiniBand I/O drawers are not supported on z14<span class="ff2 fs0">.</span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1b" class="pf w0 h0" data-page-no="1b"><div class="pc pc1b w0 h0"><img class="bi x0 y30a w4 h1c" alt="" src="bg1b.png"/><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">28<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">Figure 2-6 shows a high-lev<span class="_ _3"></span>el view of the I/O system <span class="_ _1"></span>structur<span class="_ _1"></span>e f<span class="_ _3"></span>or the z14.</div><div class="t m0 x0 hf y30b ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-6   <span class="fs0">z14</span> I/O system structure</div><div class="t m0 x0 h2 y30c ff2 fs0 fc0 sc0 ls0 ws0">The <span class="_ _3"></span>z14 <span class="_ _3"></span>suppor<span class="_ _1"></span>ts <span class="_ _3"></span>f<span class="_ _3"></span>our <span class="_ _3"></span>f<span class="_ _3"></span>anout <span class="_ _3"></span>types <span class="_ _3"></span>(f<span class="_ _3"></span>or <span class="_ _2"></span>fanout <span class="_ _3"></span>location, <span class="_ _3"></span>see <span class="_ _3"></span>Figure 2-7 on <span class="_ _2"></span>page<span class="_ _a"> </span>29), <span class="_ _3"></span>which <span class="_ _3"></span>are </div><div class="t m0 x0 h2 y30d ff2 fs0 fc0 sc0 ls0 ws0">at the front of<span class="_ _1"></span> the CPC draw<span class="_ _3"></span>er<span class="_ _1"></span>: </div><div class="t m0 x0 h2 y30e ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">ICA SR</span></div><div class="t m0 x0 h2 y30f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">HCA3-O (z14 is<span class="_ _1"></span> the last Z platform<span class="_ _1"></span> to suppor<span class="_ _1"></span>t thi<span class="_ _1"></span>s f<span class="_ _3"></span>eature)</span></div><div class="t m0 x0 h2 y310 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">HCA3-O LR (z14<span class="_ _1"></span> is the last Z<span class="_ _1"></span> platform to suppor<span class="_ _1"></span>t<span class="_ _1"></span> this feature)</span></div><div class="t m0 x0 h2 y311 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">PCIe Gen3</span></div><div class="t m0 x0 h2 y312 ff2 fs0 fc0 sc0 ls0 ws0">The HCA3-O LR fanout includes <span class="_ _1"></span>f<span class="_ _3"></span>our por<span class="_ _1"></span>ts. The PCIe Gen<span class="_ _1"></span>3 f<span class="_ _3"></span>anout has one po<span class="_ _1"></span>r<span class="_ _1"></span>t, and the </div><div class="t m0 x0 h2 y313 ff2 fs0 fc0 sc0 ls0 ws0">other fanouts ha<span class="_ _3"></span>ve tw<span class="_ _3"></span>o por<span class="_ _1"></span>ts.</div><div class="t m0 x0 h2 y314 ff2 fs0 fc0 sc0 ls0 ws0">The f<span class="_ _3"></span>ollowing types of <span class="_ _1"></span>inter<span class="_ _1"></span>nal I/O connec<span class="_ _1"></span>tivity suppor<span class="_ _1"></span>t the<span class="_ _1"></span> PCIe I/O drawer:</div><div class="t m0 x0 h2 y315 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">PCIe connections <span class="_ _1"></span>to the PCIe I/O drawers.</span></div><div class="t m0 x0 h2 y316 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or coupling li<span class="_ _1"></span>nk connectivity (Par<span class="_ _3"></span>allel Syspl<span class="_ _1"></span>e<span class="_ _3"></span>x and STP configuration), the z<span class="_ _1"></span>14 suppor<span class="_ _1"></span>ts<span class="_ _1"></span> the </div><div class="t m0 x0 h2 y317 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>ollowing link types:</div><div class="t m0 x0 h2 y318 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">ICA SR</span></div><div class="t m0 x0 h2 y319 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">12x InfiniBand co<span class="_ _1"></span>upling link</span></div><div class="t m0 x0 h2 y31a ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">1x InfiniBand cou<span class="_ _1"></span>pling link</span></div><div class="t m0 x0 h2 y31b ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Coupling Express LR</span></div><div class="t m0 x0 h2 y31c ff2 fs0 fc0 sc0 ls0 ws0">The z14 CPC<span class="_ _1"></span> draw<span class="_ _3"></span>er (Figure 2-7 on pag<span class="_ _1"></span>e 29) can have up to 10 1-por<span class="_ _1"></span>t PCIe Ge<span class="_ _1"></span>n3 or 2-por<span class="_ _1"></span>t </div><div class="t m0 x0 h2 y31d ff2 fs0 fc0 sc0 ls0 ws0">ICA PCIe coupl<span class="_ _1"></span>ing fanouts (numbered LG03 to LG12) and u<span class="_ _1"></span>p to f<span class="_ _3"></span>our 2-por<span class="_ _6"></span>t or 4-por<span class="_ _1"></span>t </div><div class="t m0 x0 h2 y31e ff2 fs0 fc0 sc0 ls0 ws0">InfiniBand coup<span class="_ _1"></span>ling fanouts f<span class="_ _3"></span>or each CPC drawer (n<span class="_ _3"></span>umbered LG13 to LG1<span class="_ _1"></span>6). All couplin<span class="_ _1"></span>g </div><div class="t m0 x0 h2 y31f ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>anouts suppor<span class="_ _1"></span>t<span class="_ _1"></span> P<span class="_ _3"></span>arallel Sysple<span class="_ _3"></span>x connectivity<span class="_ _4"></span>.</div><div class="t m0 x0 h2 y320 ff2 fs0 fc0 sc0 ls0 ws0">F<span class="_ _3"></span>or systems wit<span class="_ _1"></span>h multiple CPC drawers<span class="_ _3"></span>, the locations of the <span class="_ _1"></span>PCIe Gen3 fanouts are </div><div class="t m0 x0 h2 y321 ff2 fs0 fc0 sc0 ls0 ws0">configured and p<span class="_ _1"></span>lugged across all drawers installed for maximum a<span class="_ _3"></span>vailability<span class="_ _4"></span>. This </div><div class="t m0 x0 h2 y322 ff2 fs0 fc0 sc0 ls0 ws0">configuration helps <span class="_ _1"></span>ensure that alter<span class="_ _1"></span>nate paths <span class="_ _1"></span>maintain access to c<span class="_ _1"></span>ritical<span class="_ _1"></span> I/O devices<span class="_ _3"></span>, such </div><div class="t m0 x0 h2 y323 ff2 fs0 fc0 sc0 ls0 ws0">as disks and n<span class="_ _1"></span>etworks.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1c" class="pf w0 h0" data-page-no="1c"><div class="pc pc1c w0 h0"><img class="bi x0 y324 wb h14" alt="" src="bg1c.png"/><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">29</span></div><div class="t m0 x0 h5 y325 ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-7   z14 CPC drawer<span class="_ _2"></span>, front view</div><div class="t m0 x0 h2 y326 ff2 fs0 fc0 sc0 ls0 ws0">The PCIe I/O drawer (see Figure 2-8) is a two-<span class="_ _1"></span>sided draw<span class="_ _3"></span>er that is 7U high. I<span class="_ _1"></span>/O f<span class="_ _3"></span>eatures can </div><div class="t m0 x0 h2 y327 ff2 fs0 fc0 sc0 ls0 ws0">be <span class="_ _3"></span>installed in <span class="_ _3"></span>both <span class="_ _3"></span>sides. <span class="_ _3"></span>The <span class="_ _3"></span>dra<span class="_ _3"></span>wer <span class="_ _3"></span>contains 32 <span class="_ _3"></span>slots<span class="_ _3"></span>, f<span class="_ _2"></span>ou<span class="_ _1"></span>r <span class="_ _3"></span>s<span class="_ _3"></span>witch cards <span class="_ _3"></span>(two <span class="_ _3"></span>in <span class="_ _3"></span>the <span class="_ _3"></span>front <span class="_ _3"></span>and </div><div class="t m0 x0 h2 y328 ff2 fs0 fc0 sc0 ls0 ws0">two in the rear). Thes<span class="_ _1"></span>e f<span class="_ _3"></span>eatures suppor<span class="_ _6"></span>t four I/O domains that each c<span class="_ _1"></span>ontain eight features of </div><div class="t m0 x0 h2 y329 ff2 fs0 fc0 sc0 ls0 ws0">any type (FICON Expres<span class="_ _1"></span>s16S+, FICON Expres<span class="_ _1"></span>s16S, FICON Express8S, OSA-Expres<span class="_ _1"></span>s6S, </div><div class="t m0 x0 h2 y32a ff2 fs0 fc0 sc0 ls0 ws0">OSA-Express5S, OSA-Expr<span class="_ _1"></span>ess4S, Cryp<span class="_ _1"></span>to Express6S, Cr<span class="_ _1"></span>ypto Express5S, zEDC Express, </div><div class="t m0 x0 h2 y32b ff2 fs0 fc0 sc0 ls0 ws0">10GbE RoCE <span class="_ _3"></span>Express, <span class="_ _3"></span>10GbE RoCE <span class="_ _3"></span>Express2, zHyperLink Express, <span class="_ _3"></span>and <span class="_ _3"></span>Coupling Express<span class="_ _a"> </span> </div><div class="t m0 x0 h2 y32c ff2 fs0 fc0 sc0 ls0 ws0">LR). T<span class="_ _4"></span>wo DCAs provide redundant power<span class="_ _2"></span>, <span class="_ _1"></span>and two air moving devices (AMDs) provide </div><div class="t m0 x0 h2 y32d ff2 fs0 fc0 sc0 ls0 ws0">redundant cooli<span class="_ _1"></span>ng to the PCIe I/O D<span class="_ _1"></span>ra<span class="_ _3"></span>wer<span class="_ _2"></span>.</div><div class="t m0 x0 h5 y32e ff4 fs1 fc0 sc0 ls0 ws0">Figure 2-8   PCIe I/O drawer - front and rear <span class="_ _3"></span>views</div><div class="t m0 x0 h2 y32f ff2 fs0 fc0 sc0 ls0 ws0">More details<span class="_ _1"></span> about the suppor<span class="_ _6"></span>ted I/O features of the z14 are availab<span class="_ _3"></span>le in Chapter 3, </div><div class="t m0 x0 h2 y330 ff2 fs0 fc0 sc0 ls0 ws0">“Suppor<span class="_ _1"></span>ted<span class="_ _1"></span> f<span class="_ _3"></span>eatures and function<span class="_ _1"></span>s” on page 33.</div><div class="t m0 x1 h3 y331 ff1 fs2 fc0 sc0 ls0 ws0">2.5  P<span class="_ _2"></span>ower and coolin<span class="_ _1"></span>g</div><div class="t m0 x0 h2 y332 ff2 fs0 fc0 sc0 ls0 ws0">The z14 meets the <span class="_ _1"></span>American So<span class="_ _1"></span>ciety of Heat<span class="_ _1"></span>ing, Refri<span class="_ _1"></span>gerating, and Air-Condi<span class="_ _1"></span>tioning </div><div class="t m0 x0 h2 y333 ff2 fs0 fc0 sc0 ls0 ws0">Engineers (ASH<span class="_ _1"></span>RAE) Class A3 spe<span class="_ _1"></span>cifications. <span class="fc1">ASHRAE</span> is an orga<span class="_ _1"></span>nization that is dev<span class="_ _3"></span>oted to </div><div class="t m0 x0 h2 y334 ff2 fs0 fc0 sc0 ls0 ws0">the adv<span class="_ _3"></span>ancement of <span class="_ _3"></span>indoor-environment-control technology in the <span class="_ _3"></span>heating, v<span class="_ _3"></span>entilation, and air </div><div class="t m0 x0 h2 y335 ff2 fs0 fc0 sc0 ls0 ws0">conditioning indus<span class="_ _1"></span>tr<span class="_ _1"></span>y<span class="_ _4"></span>.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1d" class="pf w0 h0" data-page-no="1d"><div class="pc pc1d w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">30<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div><div class="t m0 x0 h2 y4a ff2 fs0 fc0 sc0 ls0 ws0">The power and cooling system<span class="_ _1"></span> of the z14 builds on that of its pre<span class="_ _1"></span>decessor<span class="_ _3"></span>, the IBM z13, with </div><div class="t m0 x0 h2 y4b ff2 fs0 fc0 sc0 ls0 ws0">sev<span class="_ _3"></span>er<span class="_ _3"></span>al newly de<span class="_ _3"></span>v<span class="_ _3"></span>eloped technol<span class="_ _1"></span>ogies. How<span class="_ _3"></span>e<span class="_ _3"></span>ver<span class="_ _2"></span>, the under<span class="_ _1"></span>lying power serv<span class="_ _1"></span>ice specifica<span class="_ _1"></span>tions </div><div class="t m0 x0 h2 y122 ff2 fs0 fc0 sc0 ls0 ws0">of the z14 are almo<span class="_ _1"></span>st identical to it<span class="_ _1"></span>s predecessors. T<span class="_ _4"></span>otal power consumption with the </div><div class="t m0 x0 h2 y176 ff2 fs0 fc0 sc0 ls0 ws0">maximum system configuratio<span class="_ _1"></span>n has increased only <span class="_ _1"></span>by about 5% compared to those <span class="_ _1"></span>pre<span class="_ _3"></span>vious </div><div class="t m0 x0 h2 y336 ff2 fs0 fc0 sc0 ls0 ws0">models.</div><div class="t m0 x0 h2 y337 ff2 fs0 fc0 sc0 ls0 ws0">A closed, inter<span class="_ _1"></span>nal water cool<span class="_ _1"></span>ing loop is used to co<span class="_ _1"></span>ol single chip mo<span class="_ _1"></span>dules in the CPC drawers </div><div class="t m0 x0 h2 y50 ff2 fs0 fc0 sc0 ls0 ws0">of the z14. Ext<span class="_ _1"></span>racting the heat from the i<span class="_ _1"></span>nter<span class="_ _1"></span>nal water loop can be done eithe<span class="_ _1"></span>r with a radiator </div><div class="t m0 x0 h2 y51 ff2 fs0 fc0 sc0 ls0 ws0">(air-cooled system)<span class="_ _1"></span> or a water cooling unit (water-cooled s<span class="_ _1"></span>ystem). Conv<span class="_ _3"></span>ersion from air to </div><div class="t m0 x0 h2 y52 ff2 fs0 fc0 sc0 ls0 ws0">water cooled systems, and vice versa, is not av<span class="_ _3"></span>ailable.</div><div class="t m0 x1 h8 y80 ff1 fs5 fc0 sc0 ls0 ws0">2.5.1  Radiator (air)<span class="_ _1"></span> cooling option</div><div class="t m0 x0 h2 y338 ff2 fs0 fc0 sc0 ls0 ws0">The cooling syste<span class="_ _1"></span>m in the z14 is redesigne<span class="_ _1"></span>d for better av<span class="_ _3"></span>ailability and lower cooling pow<span class="_ _3"></span>er </div><div class="t m0 x0 h2 y339 ff2 fs0 fc0 sc0 ls0 ws0">consumption.<span class="_ _1"></span> The radiator design is a<span class="_ _1"></span> closed-loop water cooling p<span class="_ _1"></span>ump system for the single </div><div class="t m0 x0 h2 y33a ff2 fs0 fc0 sc0 ls0 ws0">chip modules<span class="_ _1"></span> in the CPC drawers<span class="_ _3"></span>. It is desig<span class="_ _1"></span>ned with N+1 pumps, blowers<span class="_ _3"></span>, controls, and </div><div class="t m0 x0 h2 y33b ff2 fs0 fc0 sc0 ls0 ws0">sensors. The radiator unit is cooled<span class="_ _1"></span> by air<span class="_ _2"></span>.</div><div class="t m0 x1 h8 y33c ff1 fs5 fc0 sc0 ls0 ws0">2.5.2  W<span class="_ _3"></span>ater cooling option</div><div class="t m0 x0 h2 y285 ff2 fs0 fc0 sc0 ls0 ws0">The z14 continues to offer the choice of using a building’<span class="_ _3"></span>s chilled water to cool the system by </div><div class="t m0 x0 h2 y286 ff2 fs0 fc0 sc0 ls0 ws0">employing water cooling unit (WCU) technolo<span class="_ _1"></span>gy<span class="_ _4"></span>. The single <span class="_ _1"></span>chip modules in<span class="_ _1"></span> the CPC drawer </div><div class="t m0 x0 h2 y287 ff2 fs0 fc0 sc0 ls0 ws0">are cooled by an inter<span class="_ _1"></span>nal, closed<span class="_ _1"></span>, water cooling loop. In the internal close<span class="_ _1"></span>d loop<span class="_ _3"></span>, water </div><div class="t m0 x0 h2 y288 ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xchanges heat with building-ch<span class="_ _1"></span>illed water (provided by the client) through a cold <span class="_ _1"></span>plate.</div><div class="t m0 x0 h2 y33d ff2 fs0 fc0 sc0 ls0 ws0">In addition <span class="_ _3"></span>to the <span class="_ _3"></span>single chip <span class="_ _3"></span>modules, <span class="_ _3"></span>the <span class="_ _3"></span>inter<span class="_ _1"></span>nal w<span class="_ _3"></span>ater loop <span class="_ _3"></span>also circulates through <span class="_ _3"></span>two <span class="_ _3"></span>heat </div><div class="t m0 x0 h2 y33e ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xchangers tha<span class="_ _1"></span>t are in the path of th<span class="_ _1"></span>e e<span class="_ _3"></span>xhaust air in <span class="_ _1"></span>the rear of the frames. These heat </div><div class="t m0 x0 h2 y33f ff2 fs0 fc0 sc0 ls0 ws0">e<span class="_ _3"></span>xchangers remove appro<span class="_ _3"></span>ximately 60-65% <span class="_ _1"></span>of the residual h<span class="_ _1"></span>eat from the I/O drawers.</div><div class="t m0 x0 h2 y340 ff2 fs0 fc0 sc0 ls0 ws0">The z14 <span class="_ _3"></span>operates with <span class="_ _3"></span>two <span class="_ _3"></span>fully redundant WCUs. <span class="_ _3"></span>One <span class="_ _3"></span>WCU can support<span class="_ _1"></span> <span class="_ _3"></span>the entire <span class="_ _3"></span>load, and </div><div class="t m0 x0 h2 y341 ff2 fs0 fc0 sc0 ls0 ws0">replacement of a WCU<span class="_ _1"></span> is fully concurrent. <span class="_ _1"></span>During<span class="_ _1"></span> a total loss of building-chilled<span class="_ _1"></span> water or if </div><div class="t m0 x0 h2 y342 ff2 fs0 fc0 sc0 ls0 ws0">both water cooling uni<span class="_ _1"></span>ts f<span class="_ _3"></span>ail, the rear door heat <span class="_ _1"></span>e<span class="_ _3"></span>xchangers cool the <span class="_ _1"></span>inter<span class="_ _1"></span>nal water cooling </div><div class="t m0 x0 h2 y343 ff2 fs0 fc0 sc0 ls0 ws0">loop<span class="_ _3"></span>.</div><div class="t m0 x1 h8 y344 ff1 fs5 fc0 sc0 ls0 ws0">2.5.3  High V<span class="_ _4"></span>oltage Direct Curre<span class="_ _1"></span>nt power feature</div><div class="t m0 x0 h2 y345 ff2 fs0 fc0 sc0 ls0 ws0">With the optional<span class="_ _1"></span> High V<span class="_ _2"></span>oltage Direc<span class="_ _1"></span>t Current (HV <span class="_ _1"></span>DC) power f<span class="_ _3"></span>eature, the z14 can directly </div><div class="t m0 x0 h2 y346 ff2 fs0 fc0 sc0 ls0 ws0">connect to D<span class="_ _1"></span>C power input and improve data center energy efficiency by removing the need </div><div class="t m0 x0 h2 y347 ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>or an <span class="_ _2"></span>extra <span class="_ _3"></span>DC-to-A<span class="_ _3"></span>C in<span class="_ _3"></span>v<span class="_ _3"></span>ersion <span class="_ _3"></span>step<span class="_ _3"></span>. <span class="_ _3"></span>This f<span class="_ _3"></span>eature <span class="_ _3"></span>can <span class="_ _3"></span>help <span class="_ _3"></span>achiev<span class="_ _3"></span>e <span class="_ _3"></span>both <span class="_ _3"></span>data <span class="_ _3"></span>center UPS <span class="_ _3"></span>and </div><div class="t m0 x0 h2 y348 ff2 fs0 fc0 sc0 ls0 ws0">power distribution energy savings.</div><div class="t m0 x1 h8 y349 ff1 fs5 fc0 sc0 ls0 ws0">2.5.4  P<span class="_ _3"></span>o<span class="_ _3"></span>wer considerations</div><div class="t m0 x0 h2 y34a ff2 fs0 fc0 sc0 ls0 ws0">The z14 operates wi<span class="_ _1"></span>th two sets of redundant power supplies. Each set has i<span class="_ _1"></span>ts own individual </div><div class="t m0 x0 h2 y34b ff2 fs0 fc0 sc0 ls0 ws0">power <span class="_ _3"></span>cords <span class="_ _3"></span>or <span class="_ _3"></span>pair of <span class="_ _2"></span>p<span class="_ _1"></span>ower <span class="_ _3"></span>cords<span class="_ _3"></span>, <span class="_ _3"></span>depending on <span class="_ _3"></span>the <span class="_ _3"></span>number <span class="_ _3"></span>of <span class="_ _3"></span>Bulk P<span class="_ _2"></span>ower <span class="_ _3"></span>Regulator <span class="_ _3"></span>(BPR) </div><div class="t m0 x0 h2 y34c ff2 fs0 fc0 sc0 ls0 ws0">pairs installed. P<span class="_ _3"></span>ow<span class="_ _3"></span>er cords attach<span class="_ _1"></span> a 3-phase, 50/60 Hz, 200 <span class="_ _1"></span>- 480 V AC pow<span class="_ _3"></span>er source or </div><div class="t m0 x0 h2 y34d ff2 fs0 fc0 sc0 ls0 ws0">380 - 520 V DC power source. The loss of j<span class="_ _1"></span>ust one power supply has no ef<span class="_ _1"></span>f<span class="_ _3"></span>ect on system </div><div class="t m0 x0 h2 y34e ff2 fs0 fc0 sc0 ls0 ws0">operation.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1e" class="pf w0 h0" data-page-no="1e"><div class="pc pc1e w0 h0"><div class="t m0 x27 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">Chapter 2. IBM z14 hardw<span class="_ _3"></span>are ov<span class="_ _3"></span>erview <span class="_ _7"> </span><span class="ff1 fs0">31</span></div><div class="t m0 x0 h2 y1e ff2 fs0 fc0 sc0 ls0 ws0">The optional Balanced P<span class="_ _3"></span>ow<span class="_ _3"></span>er Plan Ahead f<span class="_ _3"></span>eature is a<span class="_ _3"></span>vailab<span class="_ _3"></span>le f<span class="_ _3"></span>or future g<span class="_ _3"></span>rowth, also assuring </div><div class="t m0 x0 h2 y79 ff2 fs0 fc0 sc0 ls0 ws0">adequate and bala<span class="_ _1"></span>nced power f<span class="_ _3"></span>or all possible configurations. With this feature, downtime f<span class="_ _3"></span>or </div><div class="t m0 x0 h2 y7a ff2 fs0 fc0 sc0 ls0 ws0">upgrading a <span class="_ _3"></span>system is eliminated <span class="_ _3"></span>because the initial <span class="_ _3"></span>installation includes the maximum po<span class="_ _3"></span>wer </div><div class="t m0 x0 h2 y2a6 ff2 fs0 fc0 sc0 ls0 ws0">requirements i<span class="_ _1"></span>n ter<span class="_ _1"></span>ms of BPRs and power cords. The Balance Po<span class="_ _3"></span>wer Plan Ahead feature is </div><div class="t m0 x0 h2 y2a7 ff2 fs0 fc0 sc0 ls0 ws0">not av<span class="_ _3"></span>ailable with DC and 1-phase power cords.</div><div class="t m0 x0 h2 y7d ff2 fs0 fc0 sc0 ls0 ws0">Additional single-phase outlets <span class="_ _3"></span>(customer <span class="_ _3"></span>provided) are <span class="_ _3"></span>required <span class="_ _3"></span>f<span class="_ _3"></span>or <span class="_ _3"></span>ancillar<span class="_ _1"></span>y equipment <span class="_ _3"></span>such </div><div class="t m0 x0 h2 y7e ff2 fs0 fc0 sc0 ls0 ws0">as the Hardware Management Co<span class="_ _1"></span>nsole and its <span class="_ _1"></span>display<span class="_ _8"></span>.</div><div class="t m0 x0 h2 y34f ff2 fs0 fc0 sc0 ls0 ws0">Specific power requirements depe<span class="_ _1"></span>nd on the cooling facility that is install<span class="_ _1"></span>ed, the number of </div><div class="t m0 x0 h2 y350 ff2 fs0 fc0 sc0 ls0 ws0">CPC draw<span class="_ _3"></span>ers, and the number and type of I/O units that are installed. Y<span class="_ _8"></span>ou can<span class="_ _1"></span> find maximum </div><div class="t m0 x0 h2 y351 ff2 fs0 fc0 sc0 ls0 ws0">power consumption tables f<span class="_ _3"></span>or the various configurations an<span class="_ _1"></span>d environments in </div><div class="t m0 x33 hf y352 ff4 fs0 fc1 sc0 ls0 ws0">IBM 3906 </div><div class="t m0 x0 hf y353 ff4 fs0 fc1 sc0 ls0 ws0">Installation Manual<span class="_ _1"></span> for Physical Plann<span class="_ _1"></span>ing<span class="ff2">, GC28-6965<span class="fc0">.</span></span></div><div class="t m0 x0 h2 y354 ff2 fs0 fc0 sc0 ls0 ws0">Y<span class="_ _8"></span>ou can also<span class="_ _1"></span> ref<span class="_ _3"></span>er to the power and weight estimation tool tha<span class="_ _1"></span>t is av<span class="_ _3"></span>ailable at <span class="fc1">IBM Resource </span></div><div class="t m0 x0 h2 y355 ff2 fs0 fc1 sc0 ls0 ws0">Link®<span class="fc0">.</span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf1f" class="pf w0 h0" data-page-no="1f"><div class="pc pc1f w0 h0"><div class="t m0 x1 h2 y1 ff1 fs0 fc0 sc0 ls0 ws0">32<span class="fs1"> <span class="_ _0"> </span><span class="ff2">IBM z14 T<span class="_ _4"></span>echnical Introduction</span></span></div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
<div id="pf20" class="pf w0 h0" data-page-no="20"><div class="pc pc20 w0 h0"><img class="bi x1d y1f9 w6 h11" alt="" src="bg20.png"/><div class="t m0 x1 h2 y1 ff2 fs1 fc0 sc0 ls0 ws0">© Cop<span class="_ _3"></span>yright IBM Cor<span class="_ _1"></span>p<span class="_ _3"></span>. 2017. All rights reser<span class="_ _1"></span>v<span class="_ _3"></span>ed.<span class="_ _c"> </span><span class="ff1 fs0">33</span></div><div class="t m0 x1e h12 y1fa ff1 fs8 fc3 sc0 ls0 ws0">Chapter 3.<span class="_ _d"> </span><span class="fs9 fc0">Suppor<span class="_ _1"></span>ted features and </span></div><div class="t m0 x0 h12 y356 ff1 fs9 fc0 sc0 ls0 ws0">functions</div><div class="t m0 x0 h2 y357 ff2 fs0 fc0 sc0 ls0 ws0">This chapter des<span class="_ _1"></span>cribes the I/<span class="_ _1"></span>O and other misc<span class="_ _1"></span>ellaneous features and functions <span class="_ _1"></span>of the z14. </div><div class="t m0 x0 h2 y358 ff2 fs0 fc0 sc0 ls0 ws0">The information <span class="_ _1"></span>in this chapter expands upon the overvi<span class="_ _1"></span>ew of the k<span class="_ _3"></span>e<span class="_ _3"></span>y hardware elements </div><div class="t m0 x0 h2 y359 ff2 fs0 fc0 sc0 ls0 ws0">provided <span class="_ _3"></span>in Chapter 2, <span class="_ _3"></span>“IBM z14 <span class="_ _3"></span>hardware <span class="_ _3"></span>o<span class="_ _3"></span>v<span class="_ _3"></span>er<span class="_ _1"></span>view” <span class="_ _3"></span>on <span class="_ _3"></span>page 17. Only <span class="_ _3"></span>the <span class="_ _3"></span>enhanced f<span class="_ _3"></span>eatures </div><div class="t m0 x0 h2 y35a ff2 fs0 fc0 sc0 ls0 ws0">and functions introduced with the z14 are discussed more in detail. The remaining suppor<span class="_ _1"></span>ted </div><div class="t m0 x0 h2 y35b ff2 fs0 fc0 sc0 ls0 ws0">f<span class="_ _3"></span>eatures from ea<span class="_ _1"></span>rlier generations o<span class="_ _1"></span>f Z platforms are liste<span class="_ _1"></span>d f<span class="_ _3"></span>or conv<span class="_ _3"></span>enience.</div><div class="t m0 x0 hf y35c ff2 fs0 fc0 sc0 ls0 ws0">Throughout the c<span class="_ _1"></span>hapter<span class="_ _3"></span>, ref<span class="_ _3"></span>erence is made to the<span class="_ _1"></span> <span class="ff4">IBM z14 T<span class="_ _4"></span>echnic<span class="_ _1"></span>al Guide,<span class="ff2"> SG24-8<span class="_ _1"></span>451. </span></span></div><div class="t m0 x0 h2 y35d ff2 fs0 fc0 sc0 ls0 ws0">This chapter covers these topics:</div><div class="t m0 x0 h2 y35e ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">I/O features at a glance</span></div><div class="t m0 x0 h2 y35f ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Native PCIe f<span class="_ _3"></span>eatures and inte<span class="_ _1"></span>gr<span class="_ _3"></span>ated fir<span class="_ _1"></span>mware processor</span></div><div class="t m0 x0 h2 y360 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Storage connectivity</span></div><div class="t m0 x0 h2 y361 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Network co<span class="_ _1"></span>nnectivity</span></div><div class="t m0 x0 h2 y362 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Compression op<span class="_ _1"></span>tions</span></div><div class="t m0 x0 h2 y363 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Cr<span class="_ _1"></span>yptographic features</span></div><div class="t m0 x0 h2 y364 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Coupling and cluste<span class="_ _1"></span>ring</span></div><div class="t m0 x0 h2 y365 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Ser<span class="_ _1"></span>ver Time Protocol</span></div><div class="t m0 x0 h2 y366 ff3 fs0 fc0 sc0 ls0 ws0">�<span class="_ _5"> </span><span class="ff2">Hardware Management Co<span class="_ _1"></span>nsole functions</span></div><div class="t m0 x1f h13 y203 ff1 fsa fc0 sc0 ls0 ws0">3</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
</div>
<div class="loading-indicator">
<img alt="" src="pdf2htmlEX-64x64.png"/>
</div>
</body>
</html>
