// Seed: 3437889684
module module_0 (
    output wand id_0,
    output wire id_1,
    input wor id_2,
    input wand void id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wire id_12,
    input wand id_13
);
  supply1 id_15 = id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output logic id_7,
    input  uwire id_8,
    input  wire  id_9,
    output tri   id_10,
    input  wor   id_11,
    input  tri1  id_12
);
  always id_7 <= 1;
  module_0(
      id_2, id_10, id_8, id_5, id_11, id_2, id_9, id_12, id_10, id_8, id_1, id_0, id_6, id_8
  );
endmodule
