[INF:CM0023] Creating log file ../../build/regression/TaskProtoDef/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<34> s<33> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<31> c<1> s<13> l<1:1> el<1:12>
n<"DPI-C"> u<4> t<StringLiteral> p<8> s<6> l<2:11> el<2:18>
n<simutil_memload> u<5> t<StringConst> p<6> l<2:24> el<2:39>
n<> u<6> t<Task_name_decl> p<8> c<5> l<2:19> el<2:39>
n<> u<7> t<Export> p<8> s<4> l<2:4> el<2:10>
n<> u<8> t<Dpi_import_export> p<9> c<7> l<2:4> el<2:40>
n<> u<9> t<Package_or_generate_item_declaration> p<10> c<8> l<2:4> el<2:40>
n<> u<10> t<Module_or_generate_item_declaration> p<11> c<9> l<2:4> el<2:40>
n<> u<11> t<Module_common_item> p<12> c<10> l<2:4> el<2:40>
n<> u<12> t<Module_or_generate_item> p<13> c<11> l<2:4> el<2:40>
n<> u<13> t<Non_port_module_item> p<31> c<12> s<30> l<2:4> el<2:40>
n<simutil_memload> u<14> t<StringConst> p<24> s<22> l<3:9> el<3:24>
n<> u<15> t<TfPortDir_Inp> p<21> s<18> l<4:7> el<4:12>
n<> u<16> t<String_type> p<17> l<4:13> el<4:19>
n<> u<17> t<Data_type> p<18> c<16> l<4:13> el<4:19>
n<> u<18> t<Data_type_or_implicit> p<21> c<17> s<20> l<4:13> el<4:19>
n<file> u<19> t<StringConst> p<20> l<4:20> el<4:24>
n<> u<20> t<List_of_tf_variable_identifiers> p<21> c<19> l<4:20> el<4:24>
n<> u<21> t<Tf_port_declaration> p<22> c<15> l<4:7> el<4:25>
n<> u<22> t<Tf_item_declaration> p<24> c<21> s<23> l<4:7> el<4:25>
n<> u<23> t<Endtask> p<24> l<5:4> el<5:11>
n<> u<24> t<Task_body_declaration> p<25> c<14> l<3:9> el<5:11>
n<> u<25> t<Task_declaration> p<26> c<24> l<3:4> el<5:11>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<3:4> el<5:11>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<3:4> el<5:11>
n<> u<28> t<Module_common_item> p<29> c<27> l<3:4> el<5:11>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<3:4> el<5:11>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<3:4> el<5:11>
n<> u<31> t<Module_declaration> p<32> c<3> l<1:1> el<6:10>
n<> u<32> t<Description> p<33> c<31> l<1:1> el<6:10>
n<> u<33> t<Source_text> p<34> c<32> l<1:1> el<6:10>
n<> u<34> t<Top_level_rule> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TaskProtoDef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TaskProtoDef/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TaskProtoDef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.simutil_memload), line:3:4, endln:5:11, parent:work@top
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiAccessType:3
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (file), line:4:20, endln:4:24, parent:work@top.simutil_memload
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_string_typespec: , line:4:13, endln:4:19
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:6:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.simutil_memload), line:3:4, endln:5:11, parent:work@top
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiAccessType:3
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (file), line:4:20, endln:4:24, parent:work@top.simutil_memload
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_string_typespec: , line:4:13, endln:4:19
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:6:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv | ${SURELOG_DIR}/build/regression/TaskProtoDef/roundtrip/dut_000.sv | 4 | 6 | 

