$date
	Sun Oct 23 00:46:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641392
b11 !
1"
#641394
b11 &
b11 %
1$
#641395
0"
#641398
b1010 &
b1010 %
#641402
b101 &
b101 %
#641406
b10000 &
b10000 %
#641410
b1000 &
b1000 %
#641414
b100 &
b100 %
#641418
b10 &
b10 %
#641422
b1 &
1#
b1 %
#641426
b0 &
b0 %
0#
0$
#1711646
b1001 &
b1001 %
1$
b1001 !
1"
#1711647
0"
#1711650
b11100 &
b11100 %
#1711654
b1110 &
b1110 %
#1711658
b111 &
b111 %
#1711662
b10110 &
b10110 %
#1711666
b1011 &
b1011 %
#1711670
b100010 &
b100010 %
#1711674
b10001 &
b10001 %
#1711678
b110100 &
b110100 %
#1711682
b11010 &
b11010 %
#1711686
b1101 &
b1101 %
#1711690
b101000 &
b101000 %
#1711694
b10100 &
b10100 %
#1711698
b1010 &
b1010 %
#1711702
b101 &
b101 %
#1711706
b10000 &
b10000 %
#1711710
b1000 &
b1000 %
#1711714
b100 &
b100 %
#1711718
b10 &
b10 %
#1711722
b1 &
b1 %
1#
#1711726
b0 &
0#
b0 %
0$
#2718856
b1000 !
1"
#2718858
b1000 &
b1000 %
1$
#2718859
0"
#2718862
b100 &
b100 %
#2718866
b10 &
b10 %
#2718870
b1 &
1#
b1 %
#2718874
b0 &
b0 %
0#
0$
#4500012
