// Seed: 1494032089
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output sample,
    output id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7
);
  task id_8;
    id_9 : begin
      SystemTFIdentifier;
      id_2 <= id_5 && (id_9) && 1;
      SystemTFIdentifier(id_6, 1);
    end
  endtask
endmodule
