#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 17 13:58:10 2017
# Process ID: 11040
# Current directory: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11020 D:\svn\FPGA\AX7010\zynq_demo_s3\02_lcd7\ts_an071_linux_ax7010\ts_an071_linux.xpr
# Log file: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/vivado.log
# Journal file: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_axis_subset_converter_0_0' generated file not found 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axis_subset_converter_0_0' generated file not found 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:01:01 . Memory (MB): peak = 813.285 ; gain = 212.758
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.sdk/system_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 14:03:48 2017...
