The following files were generated for 'dist_mem_gen_v5_1' in directory
D:\cern\glib\orig\tracker1.3.glibv3.8cbc2_orig\vhdl\src\user\iphc_strasbourg\common\dist_mem\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * dist_mem_gen_v5_1.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * dist_mem_gen_ds322.pdf
   * dist_mem_gen_readme.txt
   * dist_mem_gen_v5_1.ngc
   * dist_mem_gen_v5_1.vhd
   * dist_mem_gen_v5_1.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * dist_mem_gen_v5_1.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * dist_mem_gen_v5_1.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * dist_mem_gen_v5_1.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * dist_mem_gen_v5_1_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * dist_mem_gen_v5_1.gise
   * dist_mem_gen_v5_1.xise

Deliver Readme:
   Readme file for the IP.

   * dist_mem_gen_v5_1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * dist_mem_gen_v5_1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

