# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s

---
name: flt_rounds
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $d4

    ; CHECK-LABEL: name: flt_rounds
    ; CHECK: [[MFCR_dc:%[0-9]+]]:dataregs = MFCR_dc 65028, implicit $psw
    ; CHECK: [[ADDIH_ddc:%[0-9]+]]:dataregs = ADDIH_ddc [[MFCR_dc]], 256, implicit-def $psw
    ; CHECK: [[EXTRU_ddcc:%[0-9]+]]:dataregs = EXTRU_ddcc [[ADDIH_ddc]], 24, 2
    ; CHECK: $d4 = COPY [[EXTRU_ddcc]]
    %0:dataregbank(s32) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.flt.rounds)
    $d4 = COPY %0(s32)
...
