/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/simprims_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap simprims_ver /home/feilong/Storages/fpga/000_vivado_sim_linux32/simprims_ver
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source +define+XIL_TIMING -32 -work simprims_ver -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.cmf
