// Seed: 4075953997
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1'd0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10
);
  wire [-1 : 1] id_12;
  logic id_13;
  logic id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12
  );
endmodule
