{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543960848889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543960848903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 16:00:48 2018 " "Processing started: Tue Dec 04 16:00:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543960848903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960848903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960848903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543960849537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meteorito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meteorito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Meteorito-behavioral " "Found design unit 1: Meteorito-behavioral" {  } { { "Meteorito.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Meteorito.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Meteorito " "Found entity 1: Meteorito" {  } { { "Meteorito.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Meteorito.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960865941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sincronizador-behavioral " "Found design unit 1: Sincronizador-behavioral" {  } { { "Sincronizador.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Sincronizador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sincronizador " "Found entity 1: Sincronizador" {  } { { "Sincronizador.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Sincronizador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960865948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadorvideo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generadorvideo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneradorVideo-behavioral " "Found design unit 1: GeneradorVideo-behavioral" {  } { { "GeneradorVideo.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/GeneradorVideo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865973 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneradorVideo " "Found entity 1: GeneradorVideo" {  } { { "GeneradorVideo.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/GeneradorVideo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960865973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.bdf" "" { Schematic "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/VGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960865982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-behavioral " "Found design unit 1: Control-behavioral" {  } { { "Control.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865996 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960865996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960865996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 4 1 " "Found 4 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960866025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg-body " "Found design unit 2: pkg-body" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960866025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Digit-behavioral " "Found design unit 3: Digit-behavioral" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960866025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543960866025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543960866025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543960866275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorVideo GeneradorVideo:inst " "Elaborating entity \"GeneradorVideo\" for hierarchy \"GeneradorVideo:inst\"" {  } { { "VGA.bdf" "inst" { Schematic "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/VGA.bdf" { { 56 544 744 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543960866341 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ship " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ship\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ship_idle1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ship_idle1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ship_idle2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ship_idle2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mun_dig1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mun_dig1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mun_dig2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mun_dig2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "point_dig1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"point_dig1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "point_dig2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"point_dig2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "point_dig3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"point_dig3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "meteor " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"meteor\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "heart " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"heart\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960886330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Meteorito GeneradorVideo:inst\|Meteorito:Met1 " "Elaborating entity \"Meteorito\" for hierarchy \"GeneradorVideo:inst\|Meteorito:Met1\"" {  } { { "GeneradorVideo.vhd" "Met1" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/GeneradorVideo.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543960888792 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "met1_hit Meteorito.vhd(38) " "VHDL Signal Declaration warning at Meteorito.vhd(38): used explicit default value for signal \"met1_hit\" because signal was never assigned a value" {  } { { "Meteorito.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Meteorito.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543960888795 "|VGA|GeneradorVideo:inst|Meteorito:Met1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit GeneradorVideo:inst\|Digit:MunDig1 " "Elaborating entity \"Digit\" for hierarchy \"GeneradorVideo:inst\|Digit:MunDig1\"" {  } { { "GeneradorVideo.vhd" "MunDig1" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/GeneradorVideo.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543960888864 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cero " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cero\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "uno " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"uno\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tres " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tres\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cuatro " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cuatro\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cinco " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cinco\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "seis " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"seis\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "siete " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"siete\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ocho " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ocho\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nueve " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nueve\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite_actual " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite_actual\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543960895216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst3 " "Elaborating entity \"Control\" for hierarchy \"Control:inst3\"" {  } { { "VGA.bdf" "inst3" { Schematic "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/VGA.bdf" { { -32 120 344 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543960897139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sincronizador Sincronizador:inst2 " "Elaborating entity \"Sincronizador\" for hierarchy \"Sincronizador:inst2\"" {  } { { "VGA.bdf" "inst2" { Schematic "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/VGA.bdf" { { 184 176 344 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543960897186 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Analysis & Synthesis" 0 -1 1543960911692 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig3\|Div0\"" {  } { { "Digit.vhd" "Div0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig3\|Mod0\"" {  } { { "Digit.vhd" "Mod0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig2\|Div0\"" {  } { { "Digit.vhd" "Div0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig2\|Mod0\"" {  } { { "Digit.vhd" "Mod0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig1\|Div0\"" {  } { { "Digit.vhd" "Div0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:PointDig1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:PointDig1\|Mod0\"" {  } { { "Digit.vhd" "Mod0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:MunDig2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:MunDig2\|Div0\"" {  } { { "Digit.vhd" "Div0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:MunDig2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:MunDig2\|Mod0\"" {  } { { "Digit.vhd" "Mod0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:MunDig1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:MunDig1\|Div0\"" {  } { { "Digit.vhd" "Div0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GeneradorVideo:inst\|Digit:MunDig1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GeneradorVideo:inst\|Digit:MunDig1\|Mod0\"" {  } { { "Digit.vhd" "Mod0" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961020221 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543961020221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Div0\"" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961020341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Div0 " "Instantiated megafunction \"GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020341 ""}  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543961020341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0\"" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961020753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0 " "Instantiated megafunction \"GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961020753 ""}  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543961020753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/lpm_divide_2nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961020924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961020924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Div0\"" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961021019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Div0 " "Instantiated megafunction \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021019 ""}  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543961021019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneradorVideo:inst\|Digit:PointDig1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"GeneradorVideo:inst\|Digit:PointDig1\|lpm_divide:Div0\"" {  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961021147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneradorVideo:inst\|Digit:PointDig1\|lpm_divide:Div0 " "Instantiated megafunction \"GeneradorVideo:inst\|Digit:PointDig1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543961021147 ""}  } { { "Digit.vhd" "" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/Digit.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543961021147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543961042316 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"GeneradorVideo:inst\|Digit:MunDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"GeneradorVideo:inst\|Digit:PointDig3\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""} { "Info" "ISCL_SCL_CELL_NAME" "GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"GeneradorVideo:inst\|Digit:PointDig2\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/gomri/Documents/UNAM/SéptimoSemestre/DiseñoDigitalVLSI/Juego/VHDL-GameProject/db/alt_u_div_cke.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961042527 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1543961042527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543961047136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961047136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18451 " "Implemented 18451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543961050595 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543961050595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18430 " "Implemented 18430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543961050595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543961050595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6090 " "Peak virtual memory: 6090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543961050661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 16:04:10 2018 " "Processing ended: Tue Dec 04 16:04:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543961050661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543961050661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543961050661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961050661 ""}
