#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 21 11:34:57 2021
# Process ID: 690
# Current directory: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/testbench_pe/xsim_script.tcl}
# Log file: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/xsim.log
# Journal file: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/testbench_pe/xsim_script.tcl
# xsim {testbench_pe} -autoloadwcfg -tclbatch {testbench_pe.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench_pe.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "113000"
// RTL Simulation : 1 / 5 [100.00%] @ "178000"
// RTL Simulation : 2 / 5 [100.00%] @ "238000"
// RTL Simulation : 3 / 5 [100.00%] @ "298000"
// RTL Simulation : 4 / 5 [100.00%] @ "358000"
// RTL Simulation : 5 / 5 [100.00%] @ "418000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 437500 ps : File "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.autotb.v" Line 333
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 21 11:35:05 2021...
