From myers@jiaqi.elen.utah.edu  Wed Jul 21 19:30:32 1999
Received: from jiaqi.elen.utah.edu (jiaqi.elen.utah.edu [128.110.18.217]) by yuan.elen.utah.edu with ESMTP (8.7.1/8.7.1) id TAA18934; Wed, 21 Jul 1999 19:30:32 -0600 (MDT)
Received: (from myers@localhost)
	by jiaqi.elen.utah.edu (8.8.7/8.8.7) id TAA02596;
	Wed, 21 Jul 1999 19:30:41 -0600
From: "Chris J. Myers" <myers@vlsigroup.elen.utah.edu>
Message-Id: <199907220130.TAA02596@jiaqi.elen.utah.edu>
Subject: Re: Add support for concurrent signal assignment statements from VHDL. (PR#159)
To: atacs-bugs@shang.elen.utah.edu (Eric Robert Peskin)
Date: Wed, 21 Jul 1999 19:30:41 -0600 (MDT)
Cc: hao@vlsigroup.elen.utah.edu
In-Reply-To: <199907201522.JAA11330@yuan.elen.utah.edu> from "Eric Robert Peskin" at Jul 20, 99 09:22:07 am
Content-Type: text

> 
> I am not convinced this works.  
> I have cvs added and commited some VHDL code that I think should test it:
> 
> 	atacs/examples/csa.vhd and
> 	atacs/examples/csa_tb.vhd
> 
I think the problem is with a syntax change Hao made.  Check with him.
