Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-09-01 20:39:49

----SYNTHESIS----
WARNING: [Synth 8-689] width (1) of port connection 'hex1' does not match port width (4) of module 'disp_hex_mux' [rtl/vga/top_vga.sv:99]

----IMPLEMENTATION----
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
