<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dyf.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="im_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whole_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="whole_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="whole_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545718462" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545718462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545841960" xil_pn:in_ck="-4999830167326192890" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545841960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataExt.v"/>
      <outfile xil_pn:name="MF_sel.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="npcctrl.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pipelineRegister.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="whole_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545841994" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7401718846071647157" xil_pn:start_ts="1545841994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545841994" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6376163725185984369" xil_pn:start_ts="1545841994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545718462" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1545718462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545841960" xil_pn:in_ck="-4999830167326192890" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545841960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataExt.v"/>
      <outfile xil_pn:name="MF_sel.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="npcctrl.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pipelineRegister.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="whole_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1545841998" xil_pn:in_ck="-4999830167326192890" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8449066372549819635" xil_pn:start_ts="1545841994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whole_tb_beh.prj"/>
      <outfile xil_pn:name="whole_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545841998" xil_pn:in_ck="5683131121997075560" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8696551620366501002" xil_pn:start_ts="1545841998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whole_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
