$date
	Wed Aug 14 09:07:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20000
1!
1%
#40000
0%
1$
#60000
1"
0!
1%
#80000
0"
1!
0%
0$
1#
#100000
1"
0!
1%
#120000
0%
1$
#140000
1!
1%
#170000
