<root><simulation><result_generated_time />2023-11-08 03:25:09<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 5, 'OX': 5, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 21)], [('C', 4), ('C', 8), ('K', 2), ('C', 4), ('C', 4), ('K', 13)], []]<I />[[('K', 21), ('C', 4), ('C', 8), ('K', 2)], [('C', 4), ('C', 4), ('K', 13)], []]<O />[[('K', 21), ('C', 4), ('C', 8), ('K', 2), ('C', 4), ('C', 4)], [('K', 13)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [1.0, 42.0, 13.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [168, 2236416, 2236416], 'I': [256, 102400, 102400], 'O': [336, 109200, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 109200, 109200]}<actual_mem_utilization_individual />{'W': [0.33, 0.07, 0.0], 'I': [0.5, 0.12, 0.0], 'O': [0.66, 0.13, 0.0]}<actual_mem_utilization_shared />{'W': [0.33, 0.32, 0.0], 'I': [0.5, 0.32, 0.0], 'O': [0.66, 0.32, 0.0]}<effective_mem_size_bit />{'W': [8, 559104, 2236416], 'I': [256, 102400, 102400], 'O': [336, 8400, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 8400, 109200]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[279552, 279552], [279552, 279552], [279552, 0]]<I />[[332800, 166400], [6815744, 12800], [12800, 0]]<O />[[(6975150, 6988800), (13650, 0)], [(0, 559104), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(6975150, 6988800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (13650, 0)], [(0, 559104), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[34944, 34944], [4368, 4368], [1092, 0]]<I />[[41600, 20800], [106496, 200], [50, 0]]<O />[[(871894, 873600), (1706, 0)], [(0, 8736), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([871894, 873600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1706, 0]), ([0, 8736], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />279272448</mac_count></basic_info><energy><total_energy />29256319.4<mem_energy_breakdown><W />[24.5, 865.7, 1454.4]<I />[21.6, 11230.4, 66.6]<O />[612.0, 834.1, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />13963622.4<total />29241139.200000003</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0234<utilization_without_data_loading />0.0244<utilization_spatial />0.0244<utilization_temporal_with_data_loading />0.957<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />292115<latency_cycle_without_data_loading />279552<ideal_computing_cycle />279552<data_loading><load_cycle_total />12563<load_cycle_individual />{'W': [3, 4368, 0], 'I': [512, 8192, 0]}<load_cycle_combined />{'W': 4368, 'I': 8192}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-279551], [-239598, -279531], [-279552, -279552]], 'I': [[-279551], [-277380, -172224], [-279552, -279552]], 'O': [[-279552], [-17407, -8736], [-270816, -277368]]}<mem_stall_cycle_shared />{'W': [[-279551], [-239598, 0], [0, 0]], 'I': [[-279551], [-277380, 0], [0, 0]], 'O': [[-279552], [-17407, -8736], [-270816, -277368]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [168, 2236416, 2236416], 'I': [256, 102400, 102400], 'O': [336, 109200, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 109200, 109200]}<data_size_each_level_total />{'W': [168, 2236416, 2236416], 'I': [262144, 102400, 102400], 'O': [344064, 109200, 109200]}<loop_cycles_each_level />{'W': [21, 279552, 279552], 'I': [1344, 279552, 279552], 'O': [21504, 279552, 279552]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 13, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [195.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.4], [390.1, 195.0], [195.0, 15.0]], 'O': [[8.0, 0.2], [256.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [195.0, 15.0], [15.0, 0]], 'O': [[8.0, 0.2], [256.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [219.0, 279.0], [23.0, 16.0]], 'I': [[8.0, 0.2], [219.0, 279.0], [23.0, 16.0]], 'O': [[8.0, 0.2], [219.0, 279.0], [23.0, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 279552], [21, 21, 13312], [279552, 279552, 1]], 'I': [[1, 1, 279552], [1344, 1344, 208], [279552, 279552, 1]], 'O': [[1, 1, 279552], [1344, 21504, 13], [279552, 279552, 1]]}<trans_time_real />{'W': [[0, 1, 279552], [[3, 21, 13312], [0, 21, 13312]], [[4368, 279552, 1], [1092, 279552, 1]]], 'I': [[0, 1, 279552], [[4, 1344, 208], [512, 1344, 208]], [[8192, 279552, 1], [2048, 279552, 1]]], 'O': [[0, 1, 279552], [[5, 21504, 13], [672, 21504, 13]], [[8736, 279552, 1], [2184, 279552, 1]]]}<single_stall_cycle />{'W': [[-1], [-18, -21], [-275184, -278460]], 'I': [[-1], [-1340, -832], [-271360, -277504]], 'O': [[-1], [-1339, -672], [-270816, -277368]]}<single_stall_count />{'W': [279551, 13311, 0], 'I': [279551, 207, 0], 'O': [279552, 13, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [8736, 0]}, 1: {'W': [39933, 0], 'I': [105984, 0], 'O': [8736, 8736]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-279552, -279552], [-270816, -279552]], 1: [[-133635, -279552], [-270816, -270816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />178.5<mem_area />121.7<mem_area_percentage />68.2 %</area></results><elapsed_time_second />1</simulation></root>