{"vcs1":{"timestamp_begin":1698793826.381007806, "rt":0.33, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698793826.767092680, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698793827.070781787, "rt":0.37, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698793826.050096239}
{"VCS_COMP_START_TIME": 1698793826.050096239}
{"VCS_COMP_END_TIME": 1698793827.496381348}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337828}}
{"stitch_vcselab": {"peak_mem": 222552}}
