Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "kraaken_dpi_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/kraaken_dpi_0_wrapper.ngc"

---- Source Options
Top Module Name                    : kraaken_dpi_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/kraaken_dpi_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/dsp48_mux.vhd" in Library dre_v2_00_a.
Entity <dsp48_mux> compiled.
Entity <dsp48_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/be_reset_gen.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/wr_buffer.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v4_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/tx_dre_top.vhd" in Library dre_v2_00_a.
Entity <tx_dre_top> compiled.
Entity <tx_dre_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/ipif_control_wr_dre.vhd" in Library wrpfifo_v4_00_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v4_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v4_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plbv46_slave_burst.vhd" in Library plbv46_slave_burst_v1_00_a.
Entity <plbv46_slave_burst> compiled.
Entity <plbv46_slave_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" in Library kraaken_dpi_v3_00_a.
Entity <kraaken_dpi> compiled.
Entity <kraaken_dpi> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/hdl/kraaken_dpi_0_wrapper.vhd" in Library work.
Entity <kraaken_dpi_0_wrapper> compiled.
Entity <kraaken_dpi_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/flist.v" in library kraaken_dpi_v3_00_a
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cam_v6_1.v" in library kraaken_dpi_v3_00_a
Module <flist> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/id_allocator.v" in library kraaken_dpi_v3_00_a
Module <cam_v6_1> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/tag_data_splitter.v" in library kraaken_dpi_v3_00_a
Module <id_allocator> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/srlfifo39.v" in library kraaken_dpi_v3_00_a
Module <tag_data_splitter> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <srlfifo39> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_1_verilog.v" in library kraaken_dpi_v3_00_a
Module <ALL_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_2_verilog.v" in library kraaken_dpi_v3_00_a
Module <ALL_1_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_3_verilog.v" in library kraaken_dpi_v3_00_a
Module <ALL_2_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_4_verilog.v" in library kraaken_dpi_v3_00_a
Module <ALL_3_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_finger_verilog.v" in library kraaken_dpi_v3_00_a
Module <ALL_4_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_ftp_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_finger_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_http_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_ftp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_imap_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_http_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_netbios_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_imap_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_nntp_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_netbios_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_pop3_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_nntp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_rlogin_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_pop3_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_smtp_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_rlogin_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_telnet_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_smtp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/finger_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <CATEGORY_telnet_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ftp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <finger_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/http_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <ftp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/imap_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <http_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/netbios_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <imap_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/nntp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <netbios_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/pop3_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <nntp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/rlogin_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <pop3_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/smtp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <rlogin_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/telnet_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <smtp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <telnet_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_1_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ALL_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_2_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ALL_1_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_3_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ALL_2_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_4_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ALL_3_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_finger_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ALL_4_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_ftp_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_finger_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_http_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_ftp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_imap_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_http_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_netbios_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_imap_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_nntp_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_netbios_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_pop3_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_nntp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_rlogin_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_pop3_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_smtp_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_rlogin_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_telnet_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_smtp_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_finger_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_CATEGORY_telnet_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ftp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_finger_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_http_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_ftp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_imap_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_http_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_netbios_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_imap_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_nntp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_netbios_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_pop3_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_nntp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_rlogin_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_pop3_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_smtp_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_rlogin_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_telnet_0_verilog.v" in library kraaken_dpi_v3_00_a
Module <cancid_smtp_0_verilog> compiled
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/tag_parser.v" in library kraaken_dpi_v3_00_a
Module <cancid_telnet_0_verilog> compiled
Compiling verilog include file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/fired_wire_decl.vh"
Compiling verilog file "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" in library kraaken_dpi_v3_00_a
Module <tag_parser> compiled
Module <user_logic> compiled
No errors in compilation
Analysis of file <"kraaken_dpi_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <kraaken_dpi_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <kraaken_dpi> in library <kraaken_dpi_v3_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11000011110000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000011110000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <interrupt_control> in library <interrupt_control_v2_00_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (1)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <wrpfifo_top> in library <wrpfifo_v4_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH_LOG2X = 7
	C_FIFO_WIDTH = 32
	C_INCLUDE_DRE = 0
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = true

Analyzing hierarchy for module <user_logic> in library <kraaken_dpi_v3_00_a> with parameters.
	C_DWIDTH = "00000000000000000000000000100000"
	C_NUM_CE = "00000000000000000000000000000100"
	C_NUM_INTR = "00000000000000000000000000000001"
	C_NUM_REG = 4
	C_RDFIFO_DWIDTH = "00000000000000000000000000100000"
	C_SLV_DWIDTH = 32
	C_WRFIFO_DWIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <ipif_control_wr_dre> in library <wrpfifo_v4_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 7
	C_FAMILY = "virtex5"
	C_FIFO_WIDTH = 32
	C_INCLUDE_DRE = 0
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <wrpfifo_dp_cntl> in library <wrpfifo_v4_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 7
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false

Analyzing hierarchy for entity <pf_dpram_select> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 7
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true

Analyzing hierarchy for module <tag_data_splitter> in library <kraaken_dpi_v3_00_a> with parameters.
	PARSE_WORD_0 = "0000"
	PARSE_WORD_1 = "0010"
	PARSE_WORD_2 = "0100"
	PARSE_WORD_3 = "0110"
	PARSE_WORD_4 = "1000"
	WORD0_PUSH_WAIT = "0001"
	WORD1_PUSH_WAIT = "0011"
	WORD2_PUSH_WAIT = "0101"
	WORD3_PUSH_WAIT = "0111"

Analyzing hierarchy for module <tag_parser> in library <kraaken_dpi_v3_00_a> with parameters.
	ADDRID_0 = "0000"
	ADDRID_1 = "0001"
	ADDRID_2 = "0010"
	ALLOC_ID = "0011"
	CHECK_ALMOST_EMPTY = "0"
	CHECK_EMPTY = "1"
	REGEX_CHAR_DISPATCH = "0110"
	REGEX_DISPATCH = "0101"
	REGEX_FINALIZE = "1010"
	REGEX_FINALIZE_CATEGORY = "1001"
	STREAMID_DEALLOC_WAIT = "1000"
	STREAMID_LOOKUP_RESULT = "0111"
	WAIT_FOR_ID = "0100"

Analyzing hierarchy for entity <be_reset_gen> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_burst_v1_00_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <wr_buffer> in library <plbv46_slave_burst_v1_00_a> (architecture <imp>) with generics.
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <burst_support> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 32
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <pf_dly1_mux> in library <wrpfifo_v4_00_a> (architecture <implementation>) with generics.
	C_MUX_WIDTH = 10

Analyzing hierarchy for entity <pf_occ_counter_top> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 8

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 7

Analyzing hierarchy for module <id_allocator> in library <kraaken_dpi_v3_00_a> with parameters.
	CAM_RESULT = "100"
	FLIST_ID_READ = "101"
	INIT = "000"
	WAIT_FOR_CAM_RESULT_1 = "010"
	WAIT_FOR_CAM_RESULT_2 = "011"
	WAIT_FOR_CMD = "001"

Analyzing hierarchy for module <cancid_ALL_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_ALL_1_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_ALL_2_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_ALL_3_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_ALL_4_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_finger_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_ftp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_http_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_imap_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_netbios_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_nntp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_pop3_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_rlogin_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_smtp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_telnet_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_finger_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_ftp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_http_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_imap_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_netbios_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_nntp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_pop3_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_rlogin_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_smtp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <cancid_CATEGORY_telnet_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000000100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000001000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000001100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_NUM_BITS = 6

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_00_a> (architecture <implementation>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32

Analyzing hierarchy for entity <pf_occ_counter> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 8

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 7

Analyzing hierarchy for module <flist> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ALL_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ALL_1_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ALL_2_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ALL_3_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ALL_4_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <finger_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <ftp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <http_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <imap_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <netbios_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <nntp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <pop3_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <rlogin_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <smtp_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <telnet_0_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_finger_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_ftp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_http_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_imap_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_netbios_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_nntp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_pop3_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_rlogin_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_smtp_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for module <CATEGORY_telnet_verilog> in library <kraaken_dpi_v3_00_a>.

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v2_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <kraaken_dpi_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <kraaken_dpi_0_wrapper> analyzed. Unit <kraaken_dpi_0_wrapper> generated.

Analyzing generic Entity <kraaken_dpi> in library <kraaken_dpi_v3_00_a> (Architecture <IMP>).
	C_BASEADDR = "11000011110000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000011110000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 575: Unconnected output port 'Intr2Bus_Retry' of component 'interrupt_control'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 575: Unconnected output port 'Intr2Bus_ToutSup' of component 'interrupt_control'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'WFIFO2IP_Occupancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'WFIFO2DMA_AlmostFull' of component 'wrpfifo_top'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'WFIFO2DMA_Full' of component 'wrpfifo_top'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'WFIFO2DMA_Vacancy' of component 'wrpfifo_top'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'FIFO2Bus_Retry' of component 'wrpfifo_top'.
WARNING:Xst:753 - "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd" line 616: Unconnected output port 'FIFO2Bus_ToutSup' of component 'wrpfifo_top'.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <kraaken_dpi> analyzed. Unit <kraaken_dpi> generated.

Analyzing generic Entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plbv46_slave_burst> analyzed. Unit <plbv46_slave_burst> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BURSTLENGTH_TYPE = 0
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RDREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" line 2004: Unconnected output port 'Data_Exists' of component 'wr_buffer'.
    Set user-defined property "INIT =  0" for instance <I_WRREQ_FDRSE> in unit <plb_slave_attachment>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_32.DPHASE_REG1> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" line 3348: Unconnected output port 'BE_out' of component 'addr_reg_cntr_brst_flex'.
INFO:Xst:2679 - Register <Sl_SSize> in unit <plb_slave_attachment> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <be_reset_gen> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <be_reset_gen> analyzed. Unit <be_reset_gen> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_burst_v1_00_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000011110000000000000000000000",
	                          "0000000000000000000000000000000011000011110000000000000011111111",
	                          "0000000000000000000000000000000011000011110000000000000100000000",
	                          "0000000000000000000000000000000011000011110000000000000111111111",
	                          "0000000000000000000000000000000011000011110000000000001000000000",
	                          "0000000000000000000000000000000011000011110000000000001011111111",
	                          "0000000000000000000000000000000011000011110000000000001100000000",
	                          "0000000000000000000000000000000011000011110000000000001111111111")
	C_ARD_NUM_CE_ARRAY = (4,16,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[4].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[4].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[5].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[6].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[6].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[7].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[7].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[8].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[8].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[9].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[9].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[10].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[10].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[11].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[11].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[12].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[12].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[13].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[13].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[14].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[14].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[15].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[15].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[16].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[16].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[17].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[17].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[18].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[18].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[19].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[19].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[20].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[20].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[21].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[21].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[22].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[22].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[23].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[23].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[24].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[24].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000000100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000001000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11000011110000000000001100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <wr_buffer> in library <plbv46_slave_burst_v1_00_a> (Architecture <imp>).
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "virtex5"
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.DATA_EXISTS_DFF> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[0].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[1].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[2].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[3].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[0].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[1].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[2].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[3].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[4].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[5].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[6].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[7].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[8].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[9].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[10].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[11].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[12].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[13].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[14].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[15].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[16].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[17].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[18].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[19].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[20].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[21].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[22].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[23].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[24].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[25].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[26].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[27].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[28].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[29].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[30].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[31].SRL16E_I> in unit <wr_buffer>.
Entity <wr_buffer> analyzed. Unit <wr_buffer> generated.

Analyzing generic Entity <burst_support> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MAX_DBEAT_CNT = 32
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" line 236: Unconnected output port 'Carry_Out' of component 'counter_f'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd" line 299: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_NUM_BITS = 6
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 165: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 188: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 195: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" line 201: Instantiating black box module <FDRE>.
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 603: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 603: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_AWIDTH = 10
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_slave_burst_v1_00_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <interrupt_control> in library <interrupt_control_v2_00_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (1)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <wrpfifo_top> in library <wrpfifo_v4_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH_LOG2X = 7
	C_FIFO_WIDTH = 32
	C_INCLUDE_DRE = 0
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = true
Entity <wrpfifo_top> analyzed. Unit <wrpfifo_top> generated.

Analyzing generic Entity <ipif_control_wr_dre> in library <wrpfifo_v4_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 7
	C_FAMILY = "virtex5"
	C_FIFO_WIDTH = 32
	C_INCLUDE_DRE = 0
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipif_control_wr_dre> analyzed. Unit <ipif_control_wr_dre> generated.

Analyzing generic Entity <wrpfifo_dp_cntl> in library <wrpfifo_v4_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 7
	C_INCLUDE_PACKET_MODE = false
	C_INCLUDE_VACANCY = false
Entity <wrpfifo_dp_cntl> analyzed. Unit <wrpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_dly1_mux> in library <wrpfifo_v4_00_a> (Architecture <implementation>).
	C_MUX_WIDTH = 10
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[0].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[0].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[1].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[1].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[2].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[2].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[3].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[3].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[4].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[4].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[5].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[5].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[6].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[6].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[7].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[7].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[8].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[8].FDRE_I> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  FE10" for instance <MAKE_DLY_MUX[9].I_SEL_LUT> in unit <pf_dly1_mux>.
    Set user-defined property "INIT =  0" for instance <MAKE_DLY_MUX[9].FDRE_I> in unit <pf_dly1_mux>.
Entity <pf_dly1_mux> analyzed. Unit <pf_dly1_mux> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 8
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 8
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 154: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 182: Instantiating black box module <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v2_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 190: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 197: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 203: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <proc_common_v2_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 7
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 7
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <pf_dpram_select> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 7
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 725: Instantiating black box module <RAMB16_S36_S36>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing module <user_logic> in library <kraaken_dpi_v3_00_a>.
	C_DWIDTH = 32'sb00000000000000000000000000100000
	C_NUM_CE = 32'sb00000000000000000000000000000100
	C_NUM_INTR = 32'sb00000000000000000000000000000001
	C_RDFIFO_DWIDTH = 32'sb00000000000000000000000000100000
	C_WRFIFO_DWIDTH = 32'sb00000000000000000000000000100000
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 428: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 429: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 430: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 431: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 432: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 433: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 434: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 435: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 436: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 437: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 438: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 439: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 440: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 441: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 442: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 443: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 444: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 445: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 446: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 447: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 448: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 449: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 450: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 451: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 452: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 453: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v" line 574: Size mismatch between case item and case selector.
WARNING:Xst:2211 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/srlfifo39.v" line 642: Instantiating black box module <srlfifo39>.
Module <user_logic> is correct for synthesis.
 
Analyzing module <tag_data_splitter> in library <kraaken_dpi_v3_00_a>.
	PARSE_WORD_0 = 4'b0000
	PARSE_WORD_1 = 4'b0010
	PARSE_WORD_2 = 4'b0100
	PARSE_WORD_3 = 4'b0110
	PARSE_WORD_4 = 4'b1000
	WORD0_PUSH_WAIT = 4'b0001
	WORD1_PUSH_WAIT = 4'b0011
	WORD2_PUSH_WAIT = 4'b0101
	WORD3_PUSH_WAIT = 4'b0111
Module <tag_data_splitter> is correct for synthesis.
 
Analyzing module <tag_parser> in library <kraaken_dpi_v3_00_a>.
WARNING:Xst:863 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/tag_parser.v" line 886: Name conflict (<enable_all> and <enable_ALL>, renaming enable_all as enable_all_rnm0).
	ADDRID_0 = 4'b0000
	ADDRID_1 = 4'b0001
	ADDRID_2 = 4'b0010
	ALLOC_ID = 4'b0011
	CHECK_ALMOST_EMPTY = 1'b0
	CHECK_EMPTY = 1'b1
	REGEX_CHAR_DISPATCH = 4'b0110
	REGEX_DISPATCH = 4'b0101
	REGEX_FINALIZE = 4'b1010
	REGEX_FINALIZE_CATEGORY = 4'b1001
	STREAMID_DEALLOC_WAIT = 4'b1000
	STREAMID_LOOKUP_RESULT = 4'b0111
	WAIT_FOR_ID = 4'b0100
Module <tag_parser> is correct for synthesis.
 
Analyzing module <id_allocator> in library <kraaken_dpi_v3_00_a>.
	CAM_RESULT = 3'b100
	FLIST_ID_READ = 3'b101
	INIT = 3'b000
	WAIT_FOR_CAM_RESULT_1 = 3'b010
	WAIT_FOR_CAM_RESULT_2 = 3'b011
	WAIT_FOR_CMD = 3'b001
"e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/id_allocator.v" line 84: Found FullParallel Case directive in module <id_allocator>.
WARNING:Xst:2211 - "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cam_v6_1.v" line 256: Instantiating black box module <cam_v6_1>.
Module <id_allocator> is correct for synthesis.
 
Analyzing module <flist> in library <kraaken_dpi_v3_00_a>.
Module <flist> is correct for synthesis.
 
Analyzing module <cancid_ALL_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ALL_0_verilog> is correct for synthesis.
 
Analyzing module <ALL_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ALL_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_ALL_1_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ALL_1_verilog> is correct for synthesis.
 
Analyzing module <ALL_1_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ALL_1_verilog> is correct for synthesis.
 
Analyzing module <cancid_ALL_2_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ALL_2_verilog> is correct for synthesis.
 
Analyzing module <ALL_2_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ALL_2_verilog> is correct for synthesis.
 
Analyzing module <cancid_ALL_3_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ALL_3_verilog> is correct for synthesis.
 
Analyzing module <ALL_3_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ALL_3_verilog> is correct for synthesis.
 
Analyzing module <cancid_ALL_4_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ALL_4_verilog> is correct for synthesis.
 
Analyzing module <ALL_4_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ALL_4_verilog> is correct for synthesis.
 
Analyzing module <cancid_finger_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_finger_0_verilog> is correct for synthesis.
 
Analyzing module <finger_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <finger_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_ftp_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_ftp_0_verilog> is correct for synthesis.
 
Analyzing module <ftp_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <ftp_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_http_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_http_0_verilog> is correct for synthesis.
 
Analyzing module <http_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <http_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_imap_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_imap_0_verilog> is correct for synthesis.
 
Analyzing module <imap_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <imap_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_netbios_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_netbios_0_verilog> is correct for synthesis.
 
Analyzing module <netbios_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <netbios_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_nntp_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_nntp_0_verilog> is correct for synthesis.
 
Analyzing module <nntp_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <nntp_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_pop3_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_pop3_0_verilog> is correct for synthesis.
 
Analyzing module <pop3_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <pop3_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_rlogin_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_rlogin_0_verilog> is correct for synthesis.
 
Analyzing module <rlogin_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <rlogin_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_smtp_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_smtp_0_verilog> is correct for synthesis.
 
Analyzing module <smtp_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <smtp_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_telnet_0_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_telnet_0_verilog> is correct for synthesis.
 
Analyzing module <telnet_0_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <telnet_0_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_finger_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_finger_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_finger_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_finger_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_ftp_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_ftp_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_ftp_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_ftp_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_http_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_http_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_http_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_http_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_imap_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_imap_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_imap_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_imap_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_netbios_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_netbios_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_netbios_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_netbios_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_nntp_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_nntp_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_nntp_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_nntp_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_pop3_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_pop3_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_pop3_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_pop3_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_rlogin_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_rlogin_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_rlogin_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_rlogin_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_smtp_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_smtp_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_smtp_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_smtp_verilog> is correct for synthesis.
 
Analyzing module <cancid_CATEGORY_telnet_verilog> in library <kraaken_dpi_v3_00_a>.
Module <cancid_CATEGORY_telnet_verilog> is correct for synthesis.
 
Analyzing module <CATEGORY_telnet_verilog> in library <kraaken_dpi_v3_00_a>.
	Calling function <charMap>.
	Calling function <stateMap>.
	Calling function <stateTransition>.
	Calling function <acceptStates>.
Module <CATEGORY_telnet_verilog> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <interrupt_control>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<1:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trans_reg_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_lvl_irpts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_status_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_pending_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_irpt_enable_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_interrupt_or> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 1-bit register for signal <interrupt_rdce_d1>.
    Found 1-bit register for signal <interrupt_wrce_d1>.
    Found 1-bit register for signal <ip_irpt_enable_reg<0>>.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <be_reset_gen>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/be_reset_gen.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <be_reset_gen> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_4> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <ipif_control_wr_dre>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/ipif_control_wr_dre.vhd".
WARNING:Xst:647 - Input <Bus2FIFO_Reg_RdCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2FIFO_Reg_WrCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BAWR_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <reg_read_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_mir_wrce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_vect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_Reset>.
    Found 1-bit register for signal <Fifo_WrReq>.
    Found 1-bit register for signal <burst_sh>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostfull>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_full>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_status_rdce>.
    Found 8-bit register for signal <reg_vacancy>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Found 1-bit register for signal <write_ack_i>.
    Found 32-bit register for signal <write_data_reg>.
    Found 1-bit register for signal <write_req_d1>.
    Found 1-bit register for signal <write_req_trig_dly1>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <ipif_control_wr_dre> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <tag_data_splitter>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/tag_data_splitter.v".
WARNING:Xst:647 - Input <idata_avail> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <lbyte3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lbyte2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lbyte1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lbyte0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <idata_pop_rc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <idata_rd>.
    Found 1-bit register for signal <idata_valid_rc>.
    Found 39-bit register for signal <odata_a_rd>.
    Found 39-bit register for signal <odata_b_rd>.
    Found 1-bit register for signal <odata_push_rc>.
    Found 39-bit register for signal <odata_rd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 151 D-type flip-flop(s).
Unit <tag_data_splitter> synthesized.


Synthesizing Unit <flist>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/flist.v".
    Found 64x6-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <dout>.
    Found 6-bit up counter for signal <rd_ptr>.
    Found 6-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <flist> synthesized.


Synthesizing Unit <ALL_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x32-bit ROM for signal <charMap/1/charMap>.
    Found 139x130-bit ROM for signal <stateMap/1/stateMap>.
    Found 139x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ALL_0_verilog> synthesized.


Synthesizing Unit <ALL_1_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_1_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x6-bit ROM for signal <charMap/1/charMap>.
    Found 6x5-bit ROM for signal <stateMap/1/stateMap>.
    Found 6x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ALL_1_verilog> synthesized.


Synthesizing Unit <ALL_2_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_2_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x31-bit ROM for signal <charMap/1/charMap>.
    Found 121x112-bit ROM for signal <stateMap/1/stateMap>.
    Found 121x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ALL_2_verilog> synthesized.


Synthesizing Unit <ALL_3_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_3_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x30-bit ROM for signal <charMap/1/charMap>.
    Found 195x187-bit ROM for signal <stateMap/1/stateMap>.
    Found 195x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ALL_3_verilog> synthesized.


Synthesizing Unit <ALL_4_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ALL_4_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x3-bit ROM for signal <charMap/1/charMap>.
    Found 16x15-bit ROM for signal <stateMap/1/stateMap>.
    Found 16x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ALL_4_verilog> synthesized.


Synthesizing Unit <finger_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/finger_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x9-bit ROM for signal <charMap/1/charMap>.
    Found 13x12-bit ROM for signal <stateMap/1/stateMap>.
    Found 13x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <finger_0_verilog> synthesized.


Synthesizing Unit <ftp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/ftp_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x8-bit ROM for signal <charMap/1/charMap>.
    Found 8x7-bit ROM for signal <stateMap/1/stateMap>.
    Found 8x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <ftp_0_verilog> synthesized.


Synthesizing Unit <http_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/http_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x32-bit ROM for signal <charMap/1/charMap>.
    Found 41x40-bit ROM for signal <stateMap/1/stateMap>.
    Found 41x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <http_0_verilog> synthesized.


Synthesizing Unit <imap_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/imap_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x9-bit ROM for signal <charMap/1/charMap>.
    Found 109x108-bit ROM for signal <stateMap/1/stateMap>.
    Found 109x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <imap_0_verilog> synthesized.


Synthesizing Unit <netbios_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/netbios_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x13-bit ROM for signal <charMap/1/charMap>.
    Found 25x24-bit ROM for signal <stateMap/1/stateMap>.
    Found 25x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <netbios_0_verilog> synthesized.


Synthesizing Unit <nntp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/nntp_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x9-bit ROM for signal <charMap/1/charMap>.
    Found 31x30-bit ROM for signal <stateMap/1/stateMap>.
    Found 31x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <nntp_0_verilog> synthesized.


Synthesizing Unit <pop3_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/pop3_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x8-bit ROM for signal <charMap/1/charMap>.
    Found 9x8-bit ROM for signal <stateMap/1/stateMap>.
    Found 9x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <pop3_0_verilog> synthesized.


Synthesizing Unit <rlogin_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/rlogin_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x9-bit ROM for signal <charMap/1/charMap>.
    Found 14x13-bit ROM for signal <stateMap/1/stateMap>.
    Found 14x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <rlogin_0_verilog> synthesized.


Synthesizing Unit <smtp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/smtp_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x11-bit ROM for signal <charMap/1/charMap>.
    Found 13x12-bit ROM for signal <stateMap/1/stateMap>.
    Found 13x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <smtp_0_verilog> synthesized.


Synthesizing Unit <telnet_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/telnet_0_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x13-bit ROM for signal <charMap/1/charMap>.
    Found 17x15-bit ROM for signal <stateMap/1/stateMap>.
    Found 17x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <telnet_0_verilog> synthesized.


Synthesizing Unit <CATEGORY_finger_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_finger_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x20-bit ROM for signal <charMap/1/charMap>.
    Found 72x67-bit ROM for signal <stateMap/1/stateMap>.
    Found 72x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_finger_verilog> synthesized.


Synthesizing Unit <CATEGORY_ftp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_ftp_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x13-bit ROM for signal <charMap/1/charMap>.
    Found 20x18-bit ROM for signal <stateMap/1/stateMap>.
    Found 20x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_ftp_verilog> synthesized.


Synthesizing Unit <CATEGORY_http_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_http_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x28-bit ROM for signal <charMap/1/charMap>.
    Found 58x56-bit ROM for signal <stateMap/1/stateMap>.
    Found 58x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_http_verilog> synthesized.


Synthesizing Unit <CATEGORY_imap_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_imap_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x10-bit ROM for signal <charMap/1/charMap>.
    Found 12x11-bit ROM for signal <stateMap/1/stateMap>.
    Found 12x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_imap_verilog> synthesized.


Synthesizing Unit <CATEGORY_netbios_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_netbios_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x5-bit ROM for signal <charMap/1/charMap>.
    Found 126x123-bit ROM for signal <stateMap/1/stateMap>.
    Found 126x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_netbios_verilog> synthesized.


Synthesizing Unit <CATEGORY_nntp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_nntp_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x19-bit ROM for signal <charMap/1/charMap>.
    Found 21x20-bit ROM for signal <stateMap/1/stateMap>.
    Found 21x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_nntp_verilog> synthesized.


Synthesizing Unit <CATEGORY_pop3_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_pop3_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x27-bit ROM for signal <charMap/1/charMap>.
    Found 65x62-bit ROM for signal <stateMap/1/stateMap>.
    Found 65x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_pop3_verilog> synthesized.


Synthesizing Unit <CATEGORY_rlogin_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_rlogin_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x6-bit ROM for signal <charMap/1/charMap>.
    Found 18x14-bit ROM for signal <stateMap/1/stateMap>.
    Found 18x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_rlogin_verilog> synthesized.


Synthesizing Unit <CATEGORY_smtp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_smtp_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x18-bit ROM for signal <charMap/1/charMap>.
    Found 22x21-bit ROM for signal <stateMap/1/stateMap>.
    Found 22x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_smtp_verilog> synthesized.


Synthesizing Unit <CATEGORY_telnet_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/CATEGORY_telnet_verilog.v".
    Using one-hot encoding for signal <mapped_state>.
    Using one-hot encoding for signal <mapped_char>.
    Found 256x5-bit ROM for signal <charMap/1/charMap>.
    Found 10x9-bit ROM for signal <stateMap/1/stateMap>.
    Found 10x1-bit ROM for signal <acceptStates/1/acceptStates>.
    Found 11-bit register for signal <cur_state>.
    Summary:
	inferred   3 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <CATEGORY_telnet_verilog> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <cs_out_s_h2<0:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <addr_out_s_h>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <wr_buffer>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/wr_buffer.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 232.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 232.
Unit <wr_buffer> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd".
WARNING:Xst:646 - Signal <alu_cy<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0001> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0000> created at line 184.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0001> created at line 184.
Unit <counter_f> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_out<35:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <pf_dly1_mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/pf_dly1_mux.vhd".
WARNING:Xst:1780 - Signal <count_Result_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dly1_mux> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <id_allocator>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/id_allocator.v".
WARNING:Xst:646 - Signal <rdy_rc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flist_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <STATE_ID_ALLOC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <cam_addr_rd>.
    Found 96-bit register for signal <cam_din_rd>.
    Found 6-bit register for signal <cam_match_addr_rd>.
    Found 1-bit register for signal <cam_match_rd>.
    Found 1-bit register for signal <cam_write_rc>.
    Found 6-bit register for signal <flist_in_rd>.
    Found 6-bit register for signal <flist_init_rd>.
    Found 6-bit adder for signal <flist_init_wd$addsub0000> created at line 151.
    Found 1-bit register for signal <new_streamid_rd>.
    Found 6-bit register for signal <streamid_rd>.
    Found 1-bit register for signal <streamid_valid_rc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 130 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <id_allocator> synthesized.


Synthesizing Unit <cancid_ALL_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ALL_0_verilog> synthesized.


Synthesizing Unit <cancid_ALL_1_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_1_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ALL_1_verilog> synthesized.


Synthesizing Unit <cancid_ALL_2_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_2_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ALL_2_verilog> synthesized.


Synthesizing Unit <cancid_ALL_3_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_3_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ALL_3_verilog> synthesized.


Synthesizing Unit <cancid_ALL_4_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ALL_4_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ALL_4_verilog> synthesized.


Synthesizing Unit <cancid_finger_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_finger_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_finger_0_verilog> synthesized.


Synthesizing Unit <cancid_ftp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_ftp_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_ftp_0_verilog> synthesized.


Synthesizing Unit <cancid_http_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_http_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_http_0_verilog> synthesized.


Synthesizing Unit <cancid_imap_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_imap_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_imap_0_verilog> synthesized.


Synthesizing Unit <cancid_netbios_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_netbios_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_netbios_0_verilog> synthesized.


Synthesizing Unit <cancid_nntp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_nntp_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_nntp_0_verilog> synthesized.


Synthesizing Unit <cancid_pop3_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_pop3_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_pop3_0_verilog> synthesized.


Synthesizing Unit <cancid_rlogin_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_rlogin_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_rlogin_0_verilog> synthesized.


Synthesizing Unit <cancid_smtp_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_smtp_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_smtp_0_verilog> synthesized.


Synthesizing Unit <cancid_telnet_0_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_telnet_0_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_telnet_0_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_finger_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_finger_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_finger_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_ftp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_ftp_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_ftp_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_http_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_http_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_http_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_imap_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_imap_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_imap_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_netbios_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_netbios_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_netbios_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_nntp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_nntp_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_nntp_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_pop3_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_pop3_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_pop3_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_rlogin_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_rlogin_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_rlogin_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_smtp_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_smtp_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_smtp_verilog> synthesized.


Synthesizing Unit <cancid_CATEGORY_telnet_verilog>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/cancid_CATEGORY_telnet_verilog.v".
    Found 64x11-bit single-port RAM <Mram_state_mem> for signal <state_mem>.
    Found 16-bit up accumulator for signal <count>.
    Found 16-bit register for signal <speculative_match>.
    Found 11-bit register for signal <state_in>.
    Found 1-bit register for signal <state_in_vld>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Accumulator(s).
	inferred  28 D-type flip-flop(s).
Unit <cancid_CATEGORY_telnet_verilog> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 32-bit comparator less for signal <resp_db_load_value$cmp_gt0000> created at line 225.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <burst_support> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <tag_parser>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/tag_parser.v".
WARNING:Xst:1780 - Signal <regex_load_state_rc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_enable_rc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_telnet_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_telnet_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_smtp_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_smtp_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_rlogin_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_rlogin_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_rlogin_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_rlogin_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_rlogin_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_rlogin_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_pop3_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_pop3_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_nntp_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_nntp_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_netbios_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_netbios_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_imap_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_imap_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_http_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_http_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ftp_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ftp_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_finger_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_finger_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_finger_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_finger_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_finger_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_finger_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_yahoo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_x11> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_worldofwarcraft> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_vnc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_tor> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_subversion> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_ssl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_ssh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_socks> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_snmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_sip> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_napster> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_msn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_jabber> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_irc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_gopher> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_gnutella> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_freenet> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_fasttrack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_dns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_directconnect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_dhcp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_cvs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_bittorrent> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_CATEGORY_aim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ALL_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ALL_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ALL_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_14> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_13> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_12> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_11> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fired_ALL_10> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ALL_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fired_ALL_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_yahoo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_x11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_worldofwarcraft> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_vnc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_tor> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_subversion> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_ssl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_ssh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_socks> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_snmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_sip> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_napster> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_msn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_jabber> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_irc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_gopher> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_gnutella> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_freenet> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_fasttrack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_dns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_directconnect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_dhcp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_cvs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_bittorrent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_aim> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_ALL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <category_mem_rdata_wd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64x39-bit single-port RAM <Mram_category_mem> for signal <category_mem>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 30                                             |
    | Inputs             | 14                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <regex_data_wd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit up counter for signal <eop_cnt>.
    Found 1-bit register for signal <addrid_push_rc>.
    Found 96-bit register for signal <addrid_rd>.
    Found 1-bit register for signal <category_enable_rc>.
    Found 3-bit comparator less for signal <category_enable_wc$cmp_lt0000> created at line 712.
    Found 39-bit register for signal <category_mem_rdata_rd>.
    Found 39-bit register for signal <category_mem_wdata_rd>.
    Found 1-bit register for signal <category_mem_write_rc>.
    Found 36-bit register for signal <category_rd>.
    Found 1-bit register for signal <category_valid_rc>.
    Found 2-bit register for signal <char_cnt_rc>.
    Found 2-bit adder for signal <char_cnt_wc$addsub0000> created at line 776.
    Found 1-bit register for signal <data_pop_rc>.
    Found 1-bit register for signal <dealloc_rc>.
    Found 1-bit register for signal <FIFO_READ_STATE>.
    Found 3-bit register for signal <packet_count_categorize_rd>.
    Found 3-bit adder for signal <packet_count_categorize_wd$addsub0000> created at line 717.
    Found 16-bit register for signal <pkt_id_rd>.
    Found 16-bit adder for signal <pkt_id_wd$addsub0000> created at line 639.
    Found 8-bit register for signal <regex_char_rd>.
    Found 1-bit register for signal <regex_char_valid_rc>.
    Found 32-bit register for signal <regex_data_rd>.
    Found 1-bit register for signal <regex_finalize_rc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred 280 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <tag_parser> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "e:\work\FPGA_PROJECTS\ML509\xupv5_kraaken_v1\pcores\kraaken_dpi_v3_00_a/hdl/verilog/user_logic.v".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WFIFO2IP_AlmostEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BurstLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <streamid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy_wc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rdy_rc> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip2rfifo_wrreq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip2rfifo_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip2bus_toutsup> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip2bus_retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip2bus_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip2bus_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <global_key> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr_cntl_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr_cntl_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <byte_index> is used but never assigned.
WARNING:Xst:1872 - Variable <bit_index> is used but never assigned.
    Found 1-bit register for signal <fire_interrupt>.
    Found 32-bit comparator not equal for signal <fire_interrupt$cmp_ne0000> created at line 601.
    Found 32-bit comparator not equal for signal <fire_interrupt$cmp_ne0001> created at line 611.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg3>.
    Found 16-bit up counter for signal <watchdog_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cntrl_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buffer_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_addrack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rnw_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <response_ack_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_wrprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_size_sh_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_savalid_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_rdprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_buslock_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fixed_dbeat_cnt<31:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_strb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrburst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <brstlength_i<0:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_load_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_Early_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <addr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 8-bit register for signal <burstlength_i>.
    Found 32-bit register for signal <bus2ip_data_i>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <bus2ip_wrburst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 5-bit down counter for signal <data_cycle_count>.
    Found 31-bit comparator less for signal <data_cycle_count$cmp_gt0000> created at line 2517.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 4-bit adder carry out for signal <fixed_dbeat_cnt$addsub0000> created at line 2817.
    Found 5-bit comparator lessequal for signal <line_count_done$cmp_le0000> created at line 2262.
    Found 2-bit register for signal <master_id_vector>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 32-bit register for signal <sl_rddbus1_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 4-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2036.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 163 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <plbv46_slave_burst>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_00_a/hdl/vhdl/plbv46_slave_burst.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_burst> synthesized.


Synthesizing Unit <wrpfifo_dp_cntl>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Burst_wr_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Release> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Restore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rdreq_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <base_occupancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <back_to_back_rd>.
    Found 1-bit register for signal <bkup_recover>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <int_rdack>.
    Found 1-bit register for signal <rdack_dly1>.
    Found 1-bit register for signal <valid_read>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <wrpfifo_dp_cntl> synthesized.


Synthesizing Unit <wrpfifo_top>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_top.vhd".
Unit <wrpfifo_top> synthesized.


Synthesizing Unit <kraaken_dpi>.
    Related source file is "e:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/pcores/kraaken_dpi_v3_00_a/hdl/vhdl/kraaken_dpi.vhd".
WARNING:Xst:653 - Signal <user_Bus2IP_BurstLength<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <kraaken_dpi> synthesized.


Synthesizing Unit <kraaken_dpi_0_wrapper>.
    Related source file is "E:/work/FPGA_PROJECTS/ML509/xupv5_kraaken_v1/hdl/kraaken_dpi_0_wrapper.vhd".
Unit <kraaken_dpi_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 27
 64x11-bit single-port RAM                             : 25
 64x39-bit single-port RAM                             : 1
 64x6-bit dual-port RAM                                : 1
# ROMs                                                 : 97
 109x1-bit ROM                                         : 1
 109x108-bit ROM                                       : 1
 10x1-bit ROM                                          : 1
 10x9-bit ROM                                          : 1
 121x1-bit ROM                                         : 1
 121x112-bit ROM                                       : 1
 126x1-bit ROM                                         : 1
 126x123-bit ROM                                       : 1
 12x1-bit ROM                                          : 1
 12x11-bit ROM                                         : 1
 139x1-bit ROM                                         : 1
 139x130-bit ROM                                       : 1
 13x1-bit ROM                                          : 2
 13x12-bit ROM                                         : 2
 14x1-bit ROM                                          : 1
 14x13-bit ROM                                         : 1
 16x1-bit ROM                                          : 23
 16x15-bit ROM                                         : 1
 17x1-bit ROM                                          : 1
 17x15-bit ROM                                         : 1
 18x1-bit ROM                                          : 1
 18x14-bit ROM                                         : 1
 195x1-bit ROM                                         : 1
 195x187-bit ROM                                       : 1
 20x1-bit ROM                                          : 1
 20x18-bit ROM                                         : 1
 21x1-bit ROM                                          : 1
 21x20-bit ROM                                         : 1
 22x1-bit ROM                                          : 1
 22x21-bit ROM                                         : 1
 256x10-bit ROM                                        : 1
 256x11-bit ROM                                        : 1
 256x13-bit ROM                                        : 3
 256x18-bit ROM                                        : 1
 256x19-bit ROM                                        : 1
 256x20-bit ROM                                        : 1
 256x27-bit ROM                                        : 1
 256x28-bit ROM                                        : 1
 256x3-bit ROM                                         : 1
 256x30-bit ROM                                        : 1
 256x31-bit ROM                                        : 1
 256x32-bit ROM                                        : 2
 256x5-bit ROM                                         : 2
 256x6-bit ROM                                         : 2
 256x8-bit ROM                                         : 2
 256x9-bit ROM                                         : 4
 25x1-bit ROM                                          : 1
 25x24-bit ROM                                         : 1
 31x1-bit ROM                                          : 1
 31x30-bit ROM                                         : 1
 41x1-bit ROM                                          : 1
 41x40-bit ROM                                         : 1
 58x1-bit ROM                                          : 1
 58x56-bit ROM                                         : 1
 65x1-bit ROM                                          : 1
 65x62-bit ROM                                         : 1
 6x1-bit ROM                                           : 1
 6x5-bit ROM                                           : 1
 72x1-bit ROM                                          : 1
 72x67-bit ROM                                         : 1
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
 9x1-bit ROM                                           : 1
 9x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 6-bit adder                                           : 1
# Counters                                             : 5
 16-bit up counter                                     : 2
 5-bit down counter                                    : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 25
 16-bit up accumulator                                 : 25
# Registers                                            : 246
 1-bit register                                        : 131
 10-bit register                                       : 1
 11-bit register                                       : 50
 16-bit register                                       : 25
 2-bit register                                        : 4
 3-bit register                                        : 2
 32-bit register                                       : 8
 36-bit register                                       : 1
 39-bit register                                       : 5
 4-bit register                                        : 3
 6-bit register                                        : 7
 8-bit register                                        : 7
 96-bit register                                       : 2
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 7
 3-bit comparator less                                 : 1
 31-bit comparator less                                : 1
 32-bit comparator less                                : 1
 32-bit comparator not equal                           : 2
 4-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 39
 1-bit xor2                                            : 39

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state/FSM> on signal <ipif_wr_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 00
 iwr_init         | 01
 iwr_burst_fixed1 | 11
 iwr_single1      | 10
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:2]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_burst_fixed | 01
 pbwrite_flush    | 10
------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single      | 11
 pbrd_burst_fixed | 01
 pbread_flush     | 10
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/addr_cntl_cs/FSM> on signal <addr_cntl_cs[1:2]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 10
 rearbitrate  | 01
 gen_addrack  | 00
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/STATE/FSM> on signal <STATE[1:11]> with speed1 encoding.
----------------------
 State | Encoding
----------------------
 0000  | 10000000000
 0001  | 01000000000
 0010  | 00100000000
 0011  | 00010000000
 0100  | 00001000000
 0101  | 00000100000
 0110  | 00000000010
 0111  | 00000010000
 1000  | 00000000001
 1001  | 00000000100
 1010  | 00000001000
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/STATE/FSM> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <kraaken_dpi_0/USER_LOGIC_I/tds_i/STATE/FSM> on signal <STATE[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0010
 0010  | 0001
 0011  | 0111
 0100  | 0011
 0101  | 0100
 0110  | 0110
 0111  | 1100
 1000  | 0101
-------------------
Reading core <../implementation/kraaken_dpi_0_wrapper/cam_v6_1.ngc>.
Reading core <../implementation/kraaken_dpi_0_wrapper/srlfifo39.ngc>.
Loading core <cam_v6_1> for timing and area information for instance <cam_inst>.
Loading core <srlfifo39> for timing and area information for instance <tag_data_fifo_i>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ALL_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ALL_1_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ALL_2_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ALL_3_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ALL_4_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_finger_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_ftp_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_http_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_imap_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_netbios_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_nntp_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_pop3_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_rlogin_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_smtp_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_telnet_0_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_finger_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_ftp_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_http_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_imap_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_netbios_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_nntp_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_pop3_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_rlogin_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_smtp_verilog>.
WARNING:Xst:2404 -  FFs/Latches <speculative_match<15:1>> (without init value) have a constant value of 0 in block <cancid_CATEGORY_telnet_verilog>.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <ALL_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ALL_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <ALL_1_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ALL_1_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <ALL_2_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ALL_2_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <ALL_3_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ALL_3_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <ALL_4_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ALL_4_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_finger_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_finger_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_ftp_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_ftp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_http_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_http_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_imap_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_imap_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_netbios_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_netbios_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_nntp_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_nntp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_pop3_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_pop3_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_rlogin_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_rlogin_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_smtp_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_smtp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <CATEGORY_telnet_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <CATEGORY_telnet_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ALL_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ALL_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ALL_1_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ALL_1_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ALL_2_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ALL_2_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ALL_3_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ALL_3_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ALL_4_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ALL_4_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_finger_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_finger_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_ftp_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_ftp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_http_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_http_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_imap_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_imap_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_netbios_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_netbios_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_nntp_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_nntp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_pop3_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_pop3_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_rlogin_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_rlogin_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_smtp_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_smtp_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_CATEGORY_telnet_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <eop_0>         | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_CATEGORY_telnet_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_finger_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_finger_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_ftp_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_ftp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_http_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_http_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_imap_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_imap_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_netbios_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_netbios_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_nntp_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_nntp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_pop3_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_pop3_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_rlogin_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_rlogin_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_smtp_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_smtp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <cancid_telnet_0_verilog>.
INFO:Xst - The small RAM <Mram_state_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable_0>      | high     |
    |     addrA          | connected to signal <stream_id>     |          |
    |     diA            | connected to signal <state_out>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cancid_telnet_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <finger_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <finger_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <flist>.
INFO:Xst - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <flist> synthesized (advanced).

Synthesizing (advanced) Unit <ftp_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <ftp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <http_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <http_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <imap_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <imap_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <netbios_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <netbios_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <nntp_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <nntp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <pop3_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <pop3_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <rlogin_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <rlogin_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <smtp_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <smtp_0_verilog> synthesized (advanced).

Synthesizing (advanced) Unit <tag_parser>.
INFO:Xst - The RAM <Mram_category_mem> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 39-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <category_mem_write_rc> | high     |
    |     addrA          | connected to signal <streamid>      |          |
    |     diA            | connected to signal <category_mem_wdata_rd> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 39-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <id_alloc_i/streamid_wd> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The ROM <cancid_ALL_0_verilog_i/ALL_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_ALL_1_verilog_i/ALL_1_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_ALL_2_verilog_i/ALL_2_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_ALL_3_verilog_i/ALL_3_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_ALL_4_verilog_i/ALL_4_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_finger_0_verilog_i/finger_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_ftp_0_verilog_i/ftp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_http_0_verilog_i/http_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_imap_0_verilog_i/imap_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_netbios_0_verilog_i/netbios_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_nntp_0_verilog_i/nntp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_pop3_0_verilog_i/pop3_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_smtp_0_verilog_i/smtp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_telnet_0_verilog_i/telnet_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The ROM <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/Mrom_charMap_1_charMap> will be implemented as a read-only BLOCK RAM, absorbing the register: <regex_char_rd>.
INFO:Xst - The RAM <cancid_ALL_0_verilog_i/ALL_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_ALL_0_verilog_i/ALL_0_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_ALL_1_verilog_i/ALL_1_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_ALL_2_verilog_i/ALL_2_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 31-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_ALL_2_verilog_i/ALL_2_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_ALL_3_verilog_i/ALL_3_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 30-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_ALL_3_verilog_i/ALL_3_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_ALL_4_verilog_i/ALL_4_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 3-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_finger_0_verilog_i/finger_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_ftp_0_verilog_i/ftp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_ftp_0_verilog_i/ftp_0_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_http_0_verilog_i/http_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_imap_0_verilog_i/imap_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_imap_0_verilog_i/imap_0_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_netbios_0_verilog_i/netbios_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 13-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_nntp_0_verilog_i/nntp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_pop3_0_verilog_i/pop3_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_smtp_0_verilog_i/smtp_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 11-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_telnet_0_verilog_i/telnet_0_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 13-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/charMap_1_charMap> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 13-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 28-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 19-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 27-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst - The RAM <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/Mrom_charMap_1_charMap> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regex_char_wd> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <tag_parser> synthesized (advanced).

Synthesizing (advanced) Unit <telnet_0_verilog>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cur_state> prevents it from being combined with the ROM <Mrom_stateMap_1_stateMap> for implementation as read-only block RAM.
Unit <telnet_0_verilog> synthesized (advanced).
WARNING:Xst:2677 - Node <odata_a_rd_24> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_25> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_26> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_27> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_28> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_29> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_30> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_a_rd_31> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_16> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_17> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_18> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_19> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_20> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_21> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_22> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_23> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_24> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_25> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_26> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_27> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_28> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_29> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_30> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <odata_b_rd_31> of sequential type is unconnected in block <tag_data_splitter>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <category_rd_0> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_1> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_2> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_3> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_12> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_15> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_16> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_17> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_18> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_23> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_25> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_26> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_27> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_28> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_29> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_31> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_32> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_33> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_34> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_rd_35> of sequential type is unconnected in block <tag_parser>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 52
 256x10-bit single-port block RAM                      : 1
 256x11-bit single-port block RAM                      : 1
 256x13-bit single-port block RAM                      : 3
 256x18-bit single-port block RAM                      : 1
 256x19-bit single-port block RAM                      : 1
 256x20-bit single-port block RAM                      : 1
 256x27-bit single-port block RAM                      : 1
 256x28-bit single-port block RAM                      : 1
 256x3-bit single-port block RAM                       : 1
 256x30-bit single-port block RAM                      : 1
 256x31-bit single-port block RAM                      : 1
 256x32-bit single-port block RAM                      : 2
 256x5-bit single-port block RAM                       : 2
 256x6-bit single-port block RAM                       : 2
 256x8-bit single-port block RAM                       : 2
 256x9-bit single-port block RAM                       : 4
 64x11-bit single-port distributed RAM                 : 25
 64x39-bit dual-port block RAM                         : 1
 64x6-bit dual-port distributed RAM                    : 1
# ROMs                                                 : 72
 109x1-bit ROM                                         : 1
 109x108-bit ROM                                       : 1
 10x1-bit ROM                                          : 1
 10x9-bit ROM                                          : 1
 121x1-bit ROM                                         : 1
 121x112-bit ROM                                       : 1
 126x1-bit ROM                                         : 1
 126x123-bit ROM                                       : 1
 12x1-bit ROM                                          : 1
 12x11-bit ROM                                         : 1
 139x1-bit ROM                                         : 1
 139x130-bit ROM                                       : 1
 13x1-bit ROM                                          : 2
 13x12-bit ROM                                         : 2
 14x1-bit ROM                                          : 1
 14x13-bit ROM                                         : 1
 16x1-bit ROM                                          : 23
 16x15-bit ROM                                         : 1
 17x1-bit ROM                                          : 1
 17x15-bit ROM                                         : 1
 18x1-bit ROM                                          : 1
 18x14-bit ROM                                         : 1
 195x1-bit ROM                                         : 1
 195x187-bit ROM                                       : 1
 20x1-bit ROM                                          : 1
 20x18-bit ROM                                         : 1
 21x1-bit ROM                                          : 1
 21x20-bit ROM                                         : 1
 22x1-bit ROM                                          : 1
 22x21-bit ROM                                         : 1
 25x1-bit ROM                                          : 1
 25x24-bit ROM                                         : 1
 31x1-bit ROM                                          : 1
 31x30-bit ROM                                         : 1
 41x1-bit ROM                                          : 1
 41x40-bit ROM                                         : 1
 58x1-bit ROM                                          : 1
 58x56-bit ROM                                         : 1
 65x1-bit ROM                                          : 1
 65x62-bit ROM                                         : 1
 6x1-bit ROM                                           : 1
 6x5-bit ROM                                           : 1
 72x1-bit ROM                                          : 1
 72x67-bit ROM                                         : 1
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
 9x1-bit ROM                                           : 1
 9x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 6-bit adder                                           : 1
# Counters                                             : 5
 16-bit up counter                                     : 2
 5-bit down counter                                    : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 25
 16-bit up accumulator                                 : 25
# Registers                                            : 1674
 Flip-Flops                                            : 1674
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 7
 3-bit comparator less                                 : 1
 31-bit comparator less                                : 1
 32-bit comparator less                                : 1
 32-bit comparator not equal                           : 2
 4-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 39
 1-bit xor2                                            : 39

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <category_mem_wdata_rd_35> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_34> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_33> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_32> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_31> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_29> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_28> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_27> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_26> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_25> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_23> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_18> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_17> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_16> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_15> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_12> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_11> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_9> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_7> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_6> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_5> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_4> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_3> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_2> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_1> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <category_mem_wdata_rd_0> (without init value) has a constant value of 0 in block <tag_parser>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cancid_ALL_0_verilog_i/state_in_vld> in Unit <tag_parser> is equivalent to the following 24 FFs/Latches, which will be removed : <cancid_ALL_1_verilog_i/state_in_vld> <cancid_ALL_2_verilog_i/state_in_vld> <cancid_ALL_3_verilog_i/state_in_vld> <cancid_ALL_4_verilog_i/state_in_vld> <cancid_finger_0_verilog_i/state_in_vld> <cancid_ftp_0_verilog_i/state_in_vld> <cancid_http_0_verilog_i/state_in_vld> <cancid_imap_0_verilog_i/state_in_vld> <cancid_netbios_0_verilog_i/state_in_vld> <cancid_nntp_0_verilog_i/state_in_vld> <cancid_pop3_0_verilog_i/state_in_vld> <cancid_rlogin_0_verilog_i/state_in_vld> <cancid_smtp_0_verilog_i/state_in_vld> <cancid_telnet_0_verilog_i/state_in_vld> <cancid_CATEGORY_finger_verilog_i/state_in_vld> <cancid_CATEGORY_ftp_verilog_i/state_in_vld> <cancid_CATEGORY_http_verilog_i/state_in_vld> <cancid_CATEGORY_imap_verilog_i/state_in_vld> <cancid_CATEGORY_netbios_verilog_i/state_in_vld> <cancid_CATEGORY_nntp_verilog_i/state_in_vld>
   <cancid_CATEGORY_pop3_verilog_i/state_in_vld> <cancid_CATEGORY_rlogin_verilog_i/state_in_vld> <cancid_CATEGORY_smtp_verilog_i/state_in_vld> <cancid_CATEGORY_telnet_verilog_i/state_in_vld> 
INFO:Xst:2261 - The FF/Latch <clear_sl_rd_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
INFO:Xst:2261 - The FF/Latch <set_sl_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_addrack_i> 
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/ALL_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/ALL_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/ALL_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_3> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/ALL_1_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_3> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/ALL_2_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/ALL_2_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/ALL_2_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/ALL_2_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/ALL_3_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/ALL_3_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/ALL_3_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/ALL_4_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/finger_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_3> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/ftp_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_3> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/http_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/http_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/http_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/http_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/http_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/imap_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/imap_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/imap_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/imap_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/netbios_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/nntp_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/pop3_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/rlogin_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/smtp_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/telnet_0_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/CATEGORY_finger_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/CATEGORY_ftp_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/CATEGORY_http_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/CATEGORY_imap_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/CATEGORY_netbios_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/CATEGORY_nntp_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/CATEGORY_pop3_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/CATEGORY_rlogin_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/CATEGORY_smtp_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/CATEGORY_telnet_verilog_i/cur_state_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/state_in_10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_1_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_2_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_3_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ALL_4_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_finger_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem4> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_ftp_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_http_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_imap_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_netbios_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_nntp_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_pop3_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_rlogin_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_smtp_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_finger_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_telnet_0_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_ftp_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_http_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_imap_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_netbios_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_nntp_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_pop3_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_rlogin_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_smtp_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem5> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem6> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem7> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem10> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem8> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem9> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <cancid_CATEGORY_telnet_verilog_i/Mram_state_mem11> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_mem_rdata_rd_36> of sequential type is unconnected in block <tag_parser>.
WARNING:Xst:2677 - Node <category_mem_rdata_rd_37> of sequential type is unconnected in block <tag_parser>.
INFO:Xst:1901 - Instance WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit kraaken_dpi of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <kraaken_dpi_0_wrapper> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <ipif_control_wr_dre> ...

Optimizing unit <tag_data_splitter> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <wr_buffer> ...

Optimizing unit <counter_f> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <pf_dly1_mux> ...

Optimizing unit <burst_support> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <tag_parser> ...

Optimizing unit <plb_slave_attachment> ...
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 

Optimizing unit <user_logic> ...

Optimizing unit <plbv46_slave_burst> ...

Optimizing unit <wrpfifo_dp_cntl> ...

Optimizing unit <kraaken_dpi> ...
WARNING:Xst:1710 - FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kraaken_dpi_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0> (without init value) has a constant value of 0 in block <kraaken_dpi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_0> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_1> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_2> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_3> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_4> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_5> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_6> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_7> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.
WARNING:Xst:2677 - Node <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <kraaken_dpi_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following 2 FFs/Latches : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <kraaken_dpi_0_wrapper> is equivalent to the following FF/Latch : <kraaken_dpi_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl1.lsshft/rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl1.lsshft/rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl1.lsshft/wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl1.lsshft/wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/clog/int_reg_en_i> in Unit <BU2> is equivalent to the following 3 FFs/Latches : <U0/clog/int_reg_en_i_1> <U0/clog/int_reg_en_i_2> <U0/clog/int_reg_en_i_3> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl1.lsshft/wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl1.lsshft/wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl1.lsshft/rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl1.lsshft/rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/clog/int_reg_en_i> in Unit <BU2> is equivalent to the following 3 FFs/Latches : <U0/clog/int_reg_en_i_1> <U0/clog/int_reg_en_i_2> <U0/clog/int_reg_en_i_3> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1753
 Flip-Flops                                            : 1753

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/kraaken_dpi_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 275

Cell Usage :
# BELS                             : 7150
#      GND                         : 3
#      INV                         : 14
#      LUT1                        : 392
#      LUT2                        : 525
#      LUT3                        : 851
#      LUT4                        : 541
#      LUT5                        : 762
#      LUT6                        : 2940
#      MUXCY                       : 489
#      MUXCY_L                     : 20
#      MUXF7                       : 97
#      VCC                         : 2
#      XORCY                       : 514
# FlipFlops/Latches                : 2028
#      FD                          : 101
#      FDC                         : 56
#      FDCE                        : 94
#      FDE                         : 634
#      FDP                         : 10
#      FDPE                        : 8
#      FDR                         : 148
#      FDRE                        : 902
#      FDRS                        : 22
#      FDRSE                       : 16
#      FDS                         : 3
#      FDSE                        : 2
#      LDE                         : 32
# RAMS                             : 277
#      RAM64M                      : 2
#      RAM64X1S                    : 228
#      RAMB16                      : 1
#      RAMB18                      : 17
#      RAMB36_EXP                  : 28
#      RAMB36SDP_EXP               : 1
# Shift Registers                  : 71
#      SRL16E                      : 32
#      SRLC32E                     : 39
# Clock Buffers                    : 1
#      BUFG                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2028  out of  69120     2%  
 Number of Slice LUTs:                 6332  out of  69120     9%  
    Number used as Logic:              6025  out of  69120     8%  
    Number used as Memory:              307  out of  17920     1%  
       Number used as RAM:              236
       Number used as SRL:               71

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6809
   Number with an unused Flip Flop:    4781  out of   6809    70%  
   Number with an unused LUT:           477  out of   6809     7%  
   Number of fully used LUT-FF pairs:  1551  out of   6809    22%  
   Number of unique control sets:       143

IO Utilization: 
 Number of IOs:                         275
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               39  out of    148    26%  
    Number using Block RAM only:         39
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)                                                    | Load  |
-------------------------------------------------------+--------------------------------------------------------------------------+-------+
SPLB_Clk                                               | NONE(kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_rdack)| 2344  |
kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/STATE_FSM_FFd61| BUFG                                                                     | 32    |
-------------------------------------------------------+--------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                               | Buffer(FF name)                                                                                                                                                                 | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
SPLB_Rst                                                                                                                                                     | NONE                                                                                                                                                                            | 104   |
kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst/BU2/read_warning(kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst/BU2/XST_GND:G)      | NONE(kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst/BU2/U0/mem/gblk.blkmem/gextw[5].gcp.extd/gextd[1].gcp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36)| 80    |
kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/mem/gsm.sm/dout_i_37)                                                                                             | 39    |
kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/gl1.lsshft/crd/count_2)                                                                                           | 23    |
kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_comb(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(kraaken_dpi_0/USER_LOGIC_I/tag_data_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                              | 2     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.194ns (Maximum Frequency: 108.767MHz)
   Minimum input arrival time before clock: 2.456ns
   Maximum output required time after clock: 1.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 9.194ns (frequency: 108.767MHz)
  Total number of paths / destination ports: 341340 / 6626
-------------------------------------------------------------------------
Delay:               9.194ns (Levels of Logic = 10)
  Source:            kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst/BU2/U0/mem/gblk.blkmem/gextw[9].gincp.extd/gextd[1].gcp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36 (RAM)
  Destination:       kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_match_addr_rd_1 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst/BU2/U0/mem/gblk.blkmem/gextw[9].gincp.extd/gextd[1].gcp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36 to kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_match_addr_rd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKBL->DOB14    1   2.180   0.973  U0/mem/gblk.blkmem/gextw[9].gincp.extd/gextd[1].gcp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36 (U0/mem/gblk.blkmem/matches_vector<9><46>)
     LUT5:I0->O            1   0.094   0.480  U0/mem/gblk.blkmem/MATCHES_46_and0000_SW0 (N146)
     LUT6:I5->O            2   0.094   0.794  U0/mem/gblk.blkmem/MATCHES_46_and0000 (U0/matches<46>)
     LUT4:I0->O            1   0.094   1.069  U0/mlog/matches_red_8_or0000109 (U0/mlog/matches_red_8_or0000109)
     LUT6:I0->O            1   0.094   0.480  U0/mlog/matches_red_8_or0000127_SW0 (N268)
     LUT5:I4->O            1   0.094   0.480  U0/mlog/matches_red_8_or0000127_SW1 (N290)
     LUT6:I5->O           10   0.094   0.759  U0/mlog/matches_red_8_or0000127 (U0/mlog/matches_red_8_or0000)
     LUT5:I2->O            1   0.094   0.000  U0/mlog/match_addr_bin_bf_reg<1>77_G (N299)
     MUXF7:I1->O           1   0.254   0.973  U0/mlog/match_addr_bin_bf_reg<1>77 (U0/mlog/match_addr_bin_bf_reg<1>77)
     LUT6:I1->O            1   0.094   0.000  U0/mlog/match_addr_bin_bf_reg<1>416 (match_addr(1))
     end scope: 'BU2'
     end scope: 'kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_inst'
     FDC:D                    -0.018          kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/id_alloc_i/cam_match_addr_rd_1
    ----------------------------------------
    Total                      9.194ns (3.186ns logic, 6.008ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/STATE_FSM_FFd61'
  Clock period: 1.808ns (frequency: 553.097MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.808ns (Levels of Logic = 1)
  Source:            kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31 (LATCH)
  Destination:       kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31 (LATCH)
  Source Clock:      kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/STATE_FSM_FFd61 falling
  Destination Clock: kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/STATE_FSM_FFd61 falling

  Data Path: kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31 to kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.736   0.978  kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31 (kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31)
     LUT6:I1->O            1   0.094   0.000  kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_mux0000<31>1 (kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_mux0000<31>)
     LDE:D                    -0.071          kraaken_dpi_0/USER_LOGIC_I/tag_parser_i/regex_data_wd_31
    ----------------------------------------
    Total                      1.808ns (0.830ns logic, 0.978ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 1968 / 1721
-------------------------------------------------------------------------
Offset:              2.456ns (Levels of Logic = 9)
  Source:            SPLB_Rst (PAD)
  Destination:       kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I1->O            1   0.094   0.336  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/inc_rd_addr1 (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.254   1.069  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<0>)
     LUT6:I0->O            1   0.094   0.000  kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/Mxor_carry_active_high_Result1 (kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                   -0.018          kraaken_dpi_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      2.456ns (1.051ns logic, 1.405ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 86 / 83
-------------------------------------------------------------------------
Offset:              1.280ns (Levels of Logic = 1)
  Source:            kraaken_dpi_0/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: kraaken_dpi_0/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  kraaken_dpi_0/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg (kraaken_dpi_0/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg)
     LUT3:I0->O            0   0.094   0.000  kraaken_dpi_0/INTERRUPT_CONTROL_I/ipif_interrupt1 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      1.280ns (0.565ns logic, 0.715ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================


Total REAL time to Xst completion: 1585.00 secs
Total CPU time to Xst completion: 1584.83 secs
 
--> 

Total memory usage is 576460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1150 (   0 filtered)
Number of infos    :  125 (   0 filtered)

