
Info: traffic_generator: 0 s - traffic_generator_thread
      traffic_generator_thread: starting

Info: /TLM2/Examples/lt_initiator: 0 s - read
      R - A: 0x0000000000000340 L: 64

Info: lt_target_memory: 0 s - nb_transport
      R - A: 0x0000000000000340 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 0 s - run
      W - A: 0x00000000 D: 0x1020304

Info: lt_target_memory: 0 s - nb_transport
      W - A: 0x0000000000000000 L: 04 D: 0x01020304

Info: tlm_1_master_2: 40 ns - run
      W - A: 0x00000001 D: 0x11121314

Info: lt_target_memory: 40 ns - nb_transport
      W - A: 0x0000000000000001 L: 04 D: 0x11121314

Info: /TLM2/Examples/lt_initiator: 60 ns - read
      R - A: 0x0000000000000F40 L: 64

Info: lt_target_memory: 60 ns - nb_transport
      R - A: 0x0000000000000F40 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 80 ns - run
      W - A: 0x00000002 D: 0x21222324

Info: lt_target_memory: 80 ns - nb_transport
      W - A: 0x0000000000000002 L: 04 D: 0x21222324

Info: /TLM2/Examples/lt_initiator: 120 ns - read
      R - A: 0x0000000000000780 L: 64

Info: lt_target_memory: 120 ns - nb_transport
      R - A: 0x0000000000000780 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 120 ns - run
      W - A: 0x00000003 D: 0x31323334

Info: lt_target_memory: 120 ns - nb_transport
      W - A: 0x0000000000000003 L: 04 D: 0x31323334

Info: tlm_1_master_2: 160 ns - run
      W - A: 0x00000004 D: 0x41424344

Info: lt_target_memory: 160 ns - nb_transport
      W - A: 0x0000000000000004 L: 04 D: 0x41424344

Info: /TLM2/Examples/lt_initiator: 180 ns - read
      R - A: 0x00000000000005C0 L: 64

Info: lt_target_memory: 180 ns - nb_transport
      R - A: 0x00000000000005C0 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 200 ns - run
      W - A: 0x00000005 D: 0x51525354

Info: lt_target_memory: 200 ns - nb_transport
      W - A: 0x0000000000000005 L: 04 D: 0x51525354

Info: /TLM2/Examples/lt_initiator: 240 ns - read
      R - A: 0x0000000000000300 L: 64

Info: lt_target_memory: 240 ns - nb_transport
      R - A: 0x0000000000000300 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 240 ns - run
      W - A: 0x00000006 D: 0x61626364

Info: lt_target_memory: 240 ns - nb_transport
      W - A: 0x0000000000000006 L: 04 D: 0x61626364

Info: tlm_1_master_2: 280 ns - run
      W - A: 0x00000007 D: 0x71727374

Info: lt_target_memory: 280 ns - nb_transport
      W - A: 0x0000000000000007 L: 04 D: 0x71727374

Info: /TLM2/Examples/lt_initiator: 300 ns - read
      R - A: 0x0000000000000A40 L: 64

Info: lt_target_memory: 300 ns - nb_transport
      R - A: 0x0000000000000A40 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 320 ns - run
      W - A: 0x00000008 D: 0x81828384

Info: lt_target_memory: 320 ns - nb_transport
      W - A: 0x0000000000000008 L: 04 D: 0x81828384

Info: /TLM2/Examples/lt_initiator: 360 ns - read
      R - A: 0x0000000000000680 L: 64

Info: lt_target_memory: 360 ns - nb_transport
      R - A: 0x0000000000000680 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 360 ns - run
      W - A: 0x00000009 D: 0x91929394

Info: lt_target_memory: 360 ns - nb_transport
      W - A: 0x0000000000000009 L: 04 D: 0x91929394

Info: tlm_1_master_2: 400 ns - run
      W - A: 0x0000000A D: 0xA1A2A3A4

Info: lt_target_memory: 400 ns - nb_transport
      W - A: 0x000000000000000A L: 04 D: 0xA1A2A3A4

Info: /TLM2/Examples/lt_initiator: 420 ns - write
      W - A: 0x0000000000000B40 L: 64

Info: lt_target_memory: 420 ns - nb_transport
      W - A: 0x0000000000000B40 L: 64 D: 0x000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F202122232425262728292A2B2C2D2E2F303132333435363738393A3B3C3D3E3F

Info: tlm_1_master_2: 440 ns - run
      W - A: 0x0000000B D: 0xB1B2B3B4

Info: lt_target_memory: 440 ns - nb_transport
      W - A: 0x000000000000000B L: 04 D: 0xB1B2B3B4

Info: /TLM2/Examples/lt_initiator: 460 ns - read
      R - A: 0x0000000000000500 L: 64

Info: lt_target_memory: 460 ns - nb_transport
      R - A: 0x0000000000000500 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 480 ns - run
      W - A: 0x0000000C D: 0xC1C2C3C4

Info: lt_target_memory: 480 ns - nb_transport
      W - A: 0x000000000000000C L: 04 D: 0xC1C2C3C4

Info: /TLM2/Examples/lt_initiator: 520 ns - read
      R - A: 0x0000000000000400 L: 64

Info: lt_target_memory: 520 ns - nb_transport
      R - A: 0x0000000000000400 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 520 ns - run
      W - A: 0x0000000D D: 0xD1D2D3D4

Info: lt_target_memory: 520 ns - nb_transport
      W - A: 0x000000000000000D L: 04 D: 0xD1D2D3D4

Info: tlm_1_master_2: 560 ns - run
      W - A: 0x0000000E D: 0xE1E2E3E4

Info: lt_target_memory: 560 ns - nb_transport
      W - A: 0x000000000000000E L: 04 D: 0xE1E2E3E4

Info: /TLM2/Examples/lt_initiator: 580 ns - read
      R - A: 0x0000000000000340 L: 64

Info: lt_target_memory: 580 ns - nb_transport
      R - A: 0x0000000000000340 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 600 ns - run
      W - A: 0x0000000F D: 0xF1F2F3F4

Info: lt_target_memory: 600 ns - nb_transport
      W - A: 0x000000000000000F L: 04 D: 0xF1F2F3F4

Info: /TLM2/Examples/lt_initiator: 640 ns - read
      R - A: 0x0000000000000300 L: 64

Info: lt_target_memory: 640 ns - nb_transport
      R - A: 0x0000000000000300 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 640 ns - run
      W - A: 0x00000010 D: 0x2030404

Info: lt_target_memory: 640 ns - nb_transport
      W - A: 0x0000000000000010 L: 04 D: 0x02030404

Info: tlm_1_master_2: 680 ns - run
      W - A: 0x00000011 D: 0x12131414

Info: lt_target_memory: 680 ns - nb_transport
      W - A: 0x0000000000000011 L: 04 D: 0x12131414

Info: /TLM2/Examples/lt_initiator: 700 ns - read
      R - A: 0x0000000000000AC0 L: 64

Info: lt_target_memory: 700 ns - nb_transport
      R - A: 0x0000000000000AC0 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 720 ns - run
      W - A: 0x00000012 D: 0x22232424

Info: lt_target_memory: 720 ns - nb_transport
      W - A: 0x0000000000000012 L: 04 D: 0x22232424

Info: /TLM2/Examples/lt_initiator: 760 ns - read
      R - A: 0x00000000000008C0 L: 64

Info: lt_target_memory: 760 ns - nb_transport
      R - A: 0x00000000000008C0 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 760 ns - run
      W - A: 0x00000013 D: 0x32333434

Info: lt_target_memory: 760 ns - nb_transport
      W - A: 0x0000000000000013 L: 04 D: 0x32333434

Info: tlm_1_master_2: 800 ns - run
      W - A: 0x00000014 D: 0x42434444

Info: lt_target_memory: 800 ns - nb_transport
      W - A: 0x0000000000000014 L: 04 D: 0x42434444

Info: /TLM2/Examples/lt_initiator: 820 ns - read
      R - A: 0x0000000000000680 L: 64

Info: lt_target_memory: 820 ns - nb_transport
      R - A: 0x0000000000000680 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 840 ns - run
      W - A: 0x00000015 D: 0x52535454

Info: lt_target_memory: 840 ns - nb_transport
      W - A: 0x0000000000000015 L: 04 D: 0x52535454

Info: /TLM2/Examples/lt_initiator: 880 ns - read
      R - A: 0x0000000000000C80 L: 64

Info: lt_target_memory: 880 ns - nb_transport
      R - A: 0x0000000000000C80 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 880 ns - run
      W - A: 0x00000016 D: 0x62636464

Info: lt_target_memory: 880 ns - nb_transport
      W - A: 0x0000000000000016 L: 04 D: 0x62636464

Info: tlm_1_master_2: 920 ns - run
      W - A: 0x00000017 D: 0x72737474

Info: lt_target_memory: 920 ns - nb_transport
      W - A: 0x0000000000000017 L: 04 D: 0x72737474

Info: /TLM2/Examples/lt_initiator: 940 ns - read
      R - A: 0x0000000000000500 L: 64

Info: lt_target_memory: 940 ns - nb_transport
      R - A: 0x0000000000000500 L: 64 D: 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

Info: tlm_1_master_2: 960 ns - run
      W - A: 0x00000018 D: 0x82838484

Info: lt_target_memory: 960 ns - nb_transport
      W - A: 0x0000000000000018 L: 04 D: 0x82838484
