0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/Final/Final.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/LLbit_reg.v,1394184870,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,LLbit_reg,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/cp0_reg.v,1496798188,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,cp0_reg,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ctrl.v,1496798185,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,ctrl,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/data_ram.v,1496757388,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,data_ram,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,1496755920,verilog,,,,,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/div.v,1393725174,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,div,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ex.v,1496798236,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,ex,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ex_mem.v,1394801552,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,ex_mem,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/hilo_reg.v,1392001756,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,hilo_reg,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/id.v,1496795963,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,id,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/id_ex.v,1394808264,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,id_ex,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/if_id.v,1496752608,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,if_id,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/inst_rom.v,1497632642,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,inst_rom,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/mem.v,1406796094,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,mem,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/mem_wb.v,1396190958,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,mem_wb,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/openmips.v,1496833526,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,openmips,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/openmips_min_sopc.v,1497598965,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,openmips_min_sopc,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/pc_reg.v,1496833772,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,pc_reg,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/regfile.v,1496815244,verilog,,,D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/imports/Chapter11/defines.v,regfile,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/new/clk_div.v,1497629033,verilog,,,,clk_div,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/new/io_sel.v,1497596872,verilog,,,,io_sel,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/new/seg7x16.v,1497597421,verilog,,,,seg7x16,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/imports/sources_1/new/top.v,1497629033,verilog,,,,top,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/new/top_tb.v,1497601478,verilog,,,,top_tb,,,,,,,,
