!SESSION 2019-04-10 16:39:24.888 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk

!ENTRY org.eclipse.ui 2 0 2019-04-10 16:40:24.551
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-04-10 16:40:24.551
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-04-10 16:40:25.953
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-04-10 16:40:25.953
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:43.767
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:43.779
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:47.592
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:47.598
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:47.648
!MESSAGE XSCT Command: [setws C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:47.680
!MESSAGE XSCT command with result: [setws C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:47.782
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.330
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.370
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.381
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Apr 10 14:13:38 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.391
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.411
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"FPGA_ADC_interface_0": {"hier_name": "FPGA_ADC_interface_0",
"type": "FPGA_ADC_interface",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_clock_converter_0": {"hier_name": "axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_0": {"hier_name": "mdm_0",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.636
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.656
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "3",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.710
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.719
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.790
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:40:52.871
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:47.929
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf bit], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:47.937
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf bit], Result: [null, design_1_wrapper.bit]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:47.944
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:47.953
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.405
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.418
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.475
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.495
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.511
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:42:59.536
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:17.999
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:19.438
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:19.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.754
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.762
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.776
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.782
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.813
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:20.820
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:21.553
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:21.560
!MESSAGE XSCT Command: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:22.005
!MESSAGE XSCT command with result: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:22.813
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:22.833
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.481
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.490
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.497
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.534
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.559
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.567
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:30.611
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:33.577
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:33.591
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.287
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.298
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.305
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.321
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.327
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.341
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.347
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.380
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.386
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.428
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.434
!MESSAGE XSCT Command: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:51.884
!MESSAGE XSCT command with result: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:52.706
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:43:52.718
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.591
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.609
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.644
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.659
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.676
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.685
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.693
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.701
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.708
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.717
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.724
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.732
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.753
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.762
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.771
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.852
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.869
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.917
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.929
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:34.965
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.694
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.702
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.712
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.721
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.727
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.735
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.743
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.751
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.757
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.765
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.782
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.791
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.796
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.864
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.876
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.899
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.907
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:47.927
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.593
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.603
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.702
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.712
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.786
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.794
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.926
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:49.946
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.234
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.248
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.345
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.353
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.582
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.596
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.710
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:50.719
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.328
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.344
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.462
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.479
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.648
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:56.658
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.025
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.036
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.157
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.165
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.278
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:57.286
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.248
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.260
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.319
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.329
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.531
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:58.539
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:59.076
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:59.098
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:59.221
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:44:59.242
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:00.072
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:00.083
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:00.722
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:00.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:01.619
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:01.632
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:02.881
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:02.895
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.086
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.098
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.309
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.322
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.480
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:03.488
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:05.785
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:05.807
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:06.152
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:06.164
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:07.292
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:07.309
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:08.168
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:08.197
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:08.326
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:08.350
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:11.352
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:11.418
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:11.427
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:11.450
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.405
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw ADC_TO_UART_bsp -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp -processor microblaze_0 -os standalone -app hello_world], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.431
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw ADC_TO_UART_bsp -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp -processor microblaze_0 -os standalone -app hello_world], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.681
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.689
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.695
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.705
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:13.711
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:17.792
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.362
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.375
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.385
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.410
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.447
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.460
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_emc_0 axi_fifo_mm_s_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.472
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.494
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_fifo_mm_s_0": {"name": "llfifo",
"ver": "5.2",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.504
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.617
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"FPGA_ADC_interface_0": {"version": "1.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emc_v4_0": {"name": "emc",
"version": "4.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_fifo_mm_s_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"llfifo_v5_2": {"name": "llfifo",
"version": "5.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/llfifo_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axis_clock_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axis_dwidth_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_8": {"name": "cpu",
"version": "2.8",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.708
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.721
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.728
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.744
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.762
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.775
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.869
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:18.881
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.350
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.359
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.365
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.372
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.378
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.400
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.407
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.415
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.422
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.431
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.436
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.444
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.456
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.465
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.472
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.480
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.486
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.496
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_fifo_mm_s_0": {"name": "llfifo",
"ver": "5.2",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.502
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.510
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.516
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.525
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.532
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.540
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.621
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.639
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.652
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.668
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.675
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.684
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.693
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.705
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.717
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:21.874
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.518
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.535
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.542
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.553
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.567
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.579
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.645
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:22.685
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:23.521
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:23.644
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:23.663
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:23.910
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:23.930
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.062
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.080
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.262
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.283
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.777
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.796
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:24.979
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:25.001
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:25.090
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.224
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.406
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.424
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.509
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.835
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.849
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:26.923
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:27.642
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:27.657
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:28.076
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:30.640
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:30.651
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:30.660
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:32.897
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:32.913
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:32.986
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:34.124
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 16:45:34.157
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 1 0 2019-04-10 16:45:36.826
!MESSAGE Indexed 'ADC_TO_UART_bsp' (45 sources, 87 headers) in 2.38 sec: 1,788 declarations; 6,365 references; 44 unresolved inclusions; 5 syntax errors; 35 unresolved names (0.43%)

!ENTRY org.eclipse.cdt.core 1 0 2019-04-10 16:45:37.374
!MESSAGE Indexed 'ADC_TO_UART' (2 sources, 46 headers) in 0.487 sec: 1,380 declarations; 2,320 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.311
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.323
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.344
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.352
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:44.362
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.575
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.587
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.597
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.611
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.622
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:49.637
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 16:45:51.070
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.137
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.161
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.172
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.201
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.216
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.226
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.236
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.252
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, microblaze_0]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.259
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.269
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.276
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.286
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.294
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.301
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.307
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.321
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.327
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.342
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.348
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.381
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.387
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.429
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.435
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.444
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.450
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.457
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.463
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.477
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.484
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.491
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.497
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.504
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.515
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.538
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.550
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.604
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.615
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.630
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.636
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.671
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.678
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.692
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.697
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.728
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.734
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.748
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.756
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.790
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.796
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.835
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.841
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.848
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.854
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.864
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.871
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.880
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.886
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.980
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:51.990
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.021
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.027
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.085
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.092
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.150
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.323
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.480
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.490
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:45:52.520
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:50.809
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:51.120
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 16:46:52.117
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.123
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.134
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.164
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.178
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.184
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.217
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.222
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.266
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.272
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.300
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.306
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.313
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.318
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.333
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.338
!MESSAGE XSCT Command: [version -server], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.345
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.351
!MESSAGE XSCT Command: [version], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.357
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.363
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.378
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.384
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.416
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.422
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.439
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.444
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.476
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.482
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.496
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.502
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.535
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.540
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.560
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.593
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.598
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.636
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.642
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.649
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.655
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.663
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.669
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.725
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.731
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.758
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.764
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.819
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.825
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.872
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:52.937
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:53.148
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:53.161
!MESSAGE XSCT Command: [con], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 16:46:53.184
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.920
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.930
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.937
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.945
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.979
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:36.995
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.003
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.177
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.193
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.365
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.382
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.397
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"FPGA_ADC_interface_0": {"hier_name": "FPGA_ADC_interface_0",
"type": "FPGA_ADC_interface",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_clock_converter_0": {"hier_name": "axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_0": {"hier_name": "mdm_0",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.404
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:37.429
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf], Result: [null, {"FPGA_ADC_interface_0": {"hier_name": "FPGA_ADC_interface_0",
"type": "FPGA_ADC_interface",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"axi_emc_0": {"hier_name": "axi_emc_0",
"type": "axi_emc",
"version": "3.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_clock_converter_0": {"hier_name": "axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_0": {"hier_name": "mdm_0",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:38.219
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf -sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:43.548
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw C:/Users/LAWREN~1/AppData/Local/Temp/system6353972883575201903.hdf -sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss -dir C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.736
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.749
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.756
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.764
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.775
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.784
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.791
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.798
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.806
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.815
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.820
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.831
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.838
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.847
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.854
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:44.867
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.194
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.204
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.210
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.223
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.229
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.249
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.272
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.280
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_emc_0 axi_fifo_mm_s_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.287
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.297
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"axi_emc_0": {"name": "emc",
"ver": "4.0",
},
"axi_fifo_mm_s_0": {"name": "llfifo",
"ver": "5.2",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.306
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.444
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"FPGA_ADC_interface_0": {"version": "1.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_emc_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emc_v4_0": {"name": "emc",
"version": "4.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/emc_v4_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_fifo_mm_s_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"llfifo_v5_2": {"name": "llfifo",
"version": "5.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/llfifo_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axis_clock_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axis_dwidth_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_8": {"name": "cpu",
"version": "2.8",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.478
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.487
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.496
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.505
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.519
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.532
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.615
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:45.626
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.431
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.445
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.451
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.462
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.477
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.487
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.576
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:01:48.590
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:48.663
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:48.782
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:48.796
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:48.987
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:49.010
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:49.133
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:49.153
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:49.351
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:49.372
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:50.043
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:50.063
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:50.298
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:50.314
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:50.426
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.195
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.333
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.344
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.420
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.768
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.786
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:53.864
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:54.656
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:54.667
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:54.809
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:57.742
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:57.753
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:01:57.760
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:02:00.434
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:02:00.450
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:02:00.514
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:02:01.798
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-04-10 17:02:01.843
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:13.611
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:13.659
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:24.563
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:24.577
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:24.590
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:24.619
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Wed Apr 10 16:54:25 2019",
"vivado_version": "2018.3",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:27.842
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:27.852
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:27.864
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:27.873
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:49.079
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:50.357
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:50.365
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.234
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.247
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.265
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.271
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.316
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:51.322
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:52.003
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:52.010
!MESSAGE XSCT Command: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:52.472
!MESSAGE XSCT command with result: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:53.283
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:02:53.293
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 17:03:07.918
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:07.952
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:07.977
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.000
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.111
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_emc_0": {"PARITY_ERR_ADDR_REG_0": {"description": "Bank-0 Parity Error Address Register",
"address_offset": "0x00",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_1": {"description": "Bank-1 Parity Error Address Register",
"address_offset": "0x04",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_2": {"description": "Bank-2 Parity Error Address Register",
"address_offset": "0x08",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_2": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARITY_ERR_ADDR_REG_3": {"description": "Bank-3 Parity Error Address Register",
"address_offset": "0x0C",
"access": "read-only",
"size": "32",
"fields": {"PARITY_ERR_ADDR_REG_3": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Parity Error Register Width
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_0": {"description": "Bank-0 PSRAM/Flash Configuration Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_1": {"description": "Bank-1 PSRAM/Flash Configuration Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_2": {"description": "Bank-2 PSRAM/Flash Configuration Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PSRAM_FLASH_CONFIG_REG_3": {"description": "Bank-3 PSRAM/Flash Configuration Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Operational_Mode": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "This bits describe the mode in which PSRAM is configured(Applicable only when target memory is PSRAM)
0x00 - Asynchronous Mode
0x01 - Page Mode
0x10 - Reserved for future use (Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CRE_Drive": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Remove Drive Command for CRE
1 - Drive Command for CRE
Note: Valid only for PSRAM memories
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Read_Mode": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Asynchronous Page Mode
1 - Synchronous Burst Mode (Applicable when Micron Flash is switched to Sync Read Burst Mode)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Control_Register_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Normal read/writes to Micron Flash
1 - Enables Micron flash RCR register configuration
Note: Valid only if connected memory is Micron Flash
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.125
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.138
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"axi_emc_0_S_AXI_MEM_Mem0": {"name": "axi_emc_0",
"base": "0x60000000",
"high": "0x61FFFFFF",
"size": "33554432",
"slaveintf": "S_AXI_MEM",
"type": "MEMORY",
"flags": "3",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.145
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.159
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.166
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.177
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, {}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.184
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.193
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.199
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.212
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_0], Result: [null, microblaze_0]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.220
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.228
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.234
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.248
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.254
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.263
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.279
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.287
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.292
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.303
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.311
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.328
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.334
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.358
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.370
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.422
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.428
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.496
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.502
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.512
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.523
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.532
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.538
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.560
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.572
!MESSAGE XSCT Command: [version -server], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.580
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.588
!MESSAGE XSCT Command: [version], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.594
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.606
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.633
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.645
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.711
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.717
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.733
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.740
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.782
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.789
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.824
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.838
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.900
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.906
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.932
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.939
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.977
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:08.983
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.019
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.025
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.032
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.045
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.056
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.062
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.071
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.082
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.141
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.147
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.180
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.190
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.276
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.282
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.361
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.427
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.554
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.563
!MESSAGE XSCT Command: [con], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:09.625
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:19.469
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-319

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:19.520
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-319

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 17:03:20.467
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.473
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.487
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.492
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.516
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.526
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.553
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.564
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.602
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.607
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.660
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.667
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.676
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.688
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.697
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.702
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.725
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.732
!MESSAGE XSCT Command: [version -server], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.743
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.748
!MESSAGE XSCT Command: [version], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.757
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.764
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.780
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.788
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.823
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.830
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.855
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.863
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.926
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.932
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:20.955
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.023
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.045
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.051
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.099
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.105
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.145
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.150
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.158
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.166
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.174
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.181
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.263
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.269
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.297
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.303
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.390
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.397
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.491
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.579
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.894
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.929
!MESSAGE XSCT Command: [con], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:21.995
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:31.215
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-356

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:31.246
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-356

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 17:03:32.214
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.228
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.240
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.270
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.276
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.291
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.297
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.347
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.353
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.396
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.402
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.413
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.421
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.435
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.442
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.459
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.465
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.474
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.485
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.497
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.504
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.547
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.558
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.618
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.631
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.661
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.670
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.754
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.762
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.782
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.790
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.890
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.897
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:32.945
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.075
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.082
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.134
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.140
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.147
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.159
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.172
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.183
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.255
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.262
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.295
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.308
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.418
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.428
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.521
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.617
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.770
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.781
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:33.847
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:42.268
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-394

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:42.302
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-394

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 17:03:43.269
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.281
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.298
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.310
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.343
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.352
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.378
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.387
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.440
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.453
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.498
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.504
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.514
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.526
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.533
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.540
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.560
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.566
!MESSAGE XSCT Command: [version -server], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.573
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.580
!MESSAGE XSCT Command: [version], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.587
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.599
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.625
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.631
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.674
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.684
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.700
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.706
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.745
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.752
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.770
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.776
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.811
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.817
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.832
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.838
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.881
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.887
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.933
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.939
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.949
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.958
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.969
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:43.978
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.066
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.072
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.114
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.120
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.195
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.203
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.281
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.357
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.481
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.491
!MESSAGE XSCT Command: [con], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:03:44.548
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:05:01.680
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-432

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:05:01.710
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-432

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:25.205
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:25.218
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.409
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.439
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.449
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.470
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.476
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.499
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.505
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.558
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.563
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.613
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:47.619
!MESSAGE XSCT Command: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:48.018
!MESSAGE XSCT command with result: [fpga -file C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:48.823
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:48.832
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 17:11:58.328
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.348
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.372
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.392
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.427
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.434
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.456
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.466
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.509
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.520
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.598
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==0} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.605
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.616
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.623
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.635
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.644
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.663
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.671
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.681
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.688
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.697
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.704
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.733
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.740
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.789
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.797
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.815
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.824
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.875
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.881
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.898
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.955
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.980
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 35T 210328AA0008A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:58.986
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.127
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.149
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.247
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 35T 210328AA0008A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.258
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.278
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.291
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.360
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.373
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.559
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.574
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.633
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.646
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.805
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.821
!MESSAGE XSCT Command: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:11:59.996
!MESSAGE XSCT command with result: [dow C:/FPGA_Projects/AXI_FIFO_Test/AXI_FIFO_Test.sdk/ADC_TO_UART/Debug/ADC_TO_UART.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:12:00.216
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:12:00.491
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328AA0008A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:12:00.504
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 17:12:00.547
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-10 18:19:07.078
!MESSAGE Executed Webtalk command

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 18:19:07.114
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-479

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-10 18:19:07.226
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-479
