Data_Memory_ip.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Data_Memory_ip/sim/Data_Memory_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
