INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/Documents/School/comp-arch-labs/Lab-7/Lab-7.srcs/sources_1/new/Lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/Documents/School/comp-arch-labs/Lab-7/Lab-7.srcs/sim_1/new/Lab7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_tb
