{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396849101468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396849101468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:38:21 2014 " "Processing started: Mon Apr 07 13:38:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396849101468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396849101468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C430_Test -c C430_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396849101468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1396849101843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C430_Test EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"C430_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1396849102218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396849102390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396849102390 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] -72.0 degrees -75.0 degrees " "Can't achieve requested value -72.0 degrees for clock output PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter phase shift -- achieved value of -75.0 degrees" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1396849102953 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 25 8 0 0 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] 25 8 68 1500 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 68 degrees (1500 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] 25 8 23 500 " "Implementing clock multiplication of 25, clock division of 8, and phase shift of 23 degrees (500 ps) for PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1396849102953 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1396849102953 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849102953 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1396849102953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1396849105890 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396849107421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396849107421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396849107421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396849107421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396849107421 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1396849107421 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ L22 " "Pin ~ALTERA_INIT_DONE~ is reserved at location L22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20260 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396849107484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20262 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396849107484 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1396849107484 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1396849107484 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1396849107515 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1396849107734 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] -72.0 degrees -75.0 degrees " "Can't achieve requested value -72.0 degrees for clock output PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter phase shift -- achieved value of -75.0 degrees" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1396849110046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849110046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849110046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849110046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849110046 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1396849110046 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1396849110062 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1396849110062 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1396849110062 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1396849113625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1396849113625 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1396849113625 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1396849113750 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40M " "Node: clk_40M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|clk_40M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "saa_llc " "Node: saa_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|saa_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_saa:video_saa\|clk200k " "Node: video_saa:video_saa\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|video_saa:video_saa|clk200k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_wm:audio_wm\|clk200k " "Node: audio_wm:audio_wm\|clk200k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1396849113906 "|Test_top|audio_wm:audio_wm|clk200k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: PLL2\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: PLL3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1396849114265 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1396849114265 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1396849114265 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1396849114265 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1396849114265 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1396849114265 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1396849114265 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1396849114265 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1396849114265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_40M~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_40M~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115671 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 163 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_40M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20210 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8221 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8221 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8221 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2) " "Automatically promoted node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8221 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8200 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8200 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL2:PLL2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/C430_Test/db/pll2_altpll.v" 92 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8200 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 80 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8179 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "saa_llc~input (placed in PIN G22 (CLK5, DIFFCLK_2n)) " "Automatically promoted node saa_llc~input (placed in PIN G22 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 233 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_llc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20227 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8556 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|clk200k  " "Automatically promoted node video_saa:video_saa\|clk200k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Module/Video_SAA/video_saa.v" "" { Text "E:/C430_Test/Src/Module/Video_SAA/video_saa.v" 69 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|clk200k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 2583 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_wm:audio_wm\|clk200k  " "Automatically promoted node audio_wm:audio_wm\|clk200k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Module/Audio_wm/audio_wm.v" "" { Text "E:/C430_Test/Src/Module/Audio_wm/audio_wm.v" 52 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_wm:audio_wm|clk200k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 2054 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rstn~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mem_cas_n " "Destination node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mem_cas_n" {  } { { "Src/Module/DDR/ddr_ctrl.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_ctrl.v" 65 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 751 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|reset_n_sources~0 " "Destination node NIOSTOP:NIOSTOP_inst\|reset_n_sources~0" {  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 8220 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9705 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 161 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20207 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out  " "Automatically promoted node NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_cs_n~1 " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 210 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9830 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_rnw~1 " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 213 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9844 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Destination node NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 393 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 11705 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[0\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3399 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[2\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3397 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[1\] " "Destination node NIOSTOP:NIOSTOP_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "E:/C430_Test/sdram.v" 354 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3398 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node NIOSTOP:NIOSTOP_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "E:/C430_Test/cpu.v" 376 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 14420 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1396849115687 ""}  } { { "niostop.v" "" { Text "E:/C430_Test/niostop.v" 7767 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "NIOSTOP:NIOSTOP_inst\|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch\|data_out" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3216 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr\|dffe17a\[0\]  " "Automatically promoted node DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|dffpipe_3dc:wraclr\|dffe17a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|valid_wrreq~0 " "Destination node DISP_FIFO:dispfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bol1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_bol1.tdf" "" { Text "E:/C430_Test/db/dcfifo_bol1.tdf" 121 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 10886 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/C430_Test/db/dffpipe_3dc.tdf" 33 9 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 7991 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TOP:UARTt\|RST_B_SYNC  " "Automatically promoted node UART_TOP:UARTt\|RST_B_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Module/Uart_com/UART_TOP.v" "" { Text "E:/C430_Test/Src/Module/Uart_com/UART_TOP.v" 59 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TOP:UARTt|RST_B_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1467 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_top:ddrtop\|vfifofrmi  " "Automatically promoted node ddr_top:ddrtop\|vfifofrmi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[1\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[1\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 986 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[0\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[0\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 987 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|viewfrmfst " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|viewfrmfst" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 85 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|viewfrmfst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1022 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[2\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[2\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 985 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[3\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[3\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 984 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[4\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[4\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 983 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[5\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[5\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 982 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[6\] " "Destination node ddr_top:ddrtop\|ddr_rw:ddr_rw\|rfrmcnt\[6\]" {  } { { "Src/Module/DDR/ddr_rw.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_rw.v" 411 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_rw:ddr_rw|rfrmcnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 981 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_top:ddrtop\|vfifoclr~0 " "Destination node ddr_top:ddrtop\|vfifoclr~0" {  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 99 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|vfifoclr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 12297 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dispctrl:dispctrl\|extfrmi0 " "Destination node dispctrl:dispctrl\|extfrmi0" {  } { { "Src/Module/Other/dispctrl.v" "" { Text "E:/C430_Test/Src/Module/Other/dispctrl.v" 107 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispctrl:dispctrl|extfrmi0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 3197 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1396849115687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1396849115687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1396849115687 ""}  } { { "Src/Module/DDR/ddr_top.v" "" { Text "E:/C430_Test/Src/Module/DDR/ddr_top.v" 102 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|vfifofrmi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 1118 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|altshift_taps:signy_rtl_0\|shift_taps_1jm:auto_generated\|dffe4  " "Automatically promoted node video_saa:video_saa\|altshift_taps:signy_rtl_0\|shift_taps_1jm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/shift_taps_1jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_1jm.tdf" 38 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9185 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\|shift_taps_0jm:auto_generated\|dffe4  " "Automatically promoted node video_saa:video_saa\|altshift_taps:yuvwa1_rtl_0\|shift_taps_0jm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396849115687 ""}  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/C430_Test/db/shift_taps_0jm.tdf" 38 2 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 9218 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396849115687 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8251 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8253 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8255 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[0\]~input IOIBUF_X16_Y0_N15 " "Node \"ddr_dq\[0\]~input\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20167 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[0\] PIN V8 " "Node \"ddr_dq\[0\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8270 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8263 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\] LAB_X7_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8256 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[1\]~input IOIBUF_X7_Y0_N15 " "Node \"ddr_dq\[1\]~input\" is constrained to location IOIBUF_X7_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20168 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[1\] PIN W6 " "Node \"ddr_dq\[1\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8271 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8264 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8257 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[2\]~input IOIBUF_X16_Y0_N22 " "Node \"ddr_dq\[2\]~input\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20169 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[2\] PIN U9 " "Node \"ddr_dq\[2\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8272 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8265 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\] LAB_X14_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8258 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[3\]~input IOIBUF_X14_Y0_N15 " "Node \"ddr_dq\[3\]~input\" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[3]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20170 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[3\] PIN W7 " "Node \"ddr_dq\[3\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8273 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8266 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\] LAB_X16_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8259 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[4\]~input IOIBUF_X16_Y0_N8 " "Node \"ddr_dq\[4\]~input\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[4]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20171 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[4\] PIN W8 " "Node \"ddr_dq\[4\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8274 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8267 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8260 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[5\]~input IOIBUF_X9_Y0_N15 " "Node \"ddr_dq\[5\]~input\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[5]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20172 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[5\] PIN AA5 " "Node \"ddr_dq\[5\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8275 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8268 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\] LAB_X9_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8261 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[6\]~input IOIBUF_X9_Y0_N29 " "Node \"ddr_dq\[6\]~input\" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[6]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20173 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[6\] PIN AA4 " "Node \"ddr_dq\[6\]\" is constrained to location PIN AA4 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8276 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8269 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\] LAB_X1_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8262 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[7\]~input IOIBUF_X1_Y0_N22 " "Node \"ddr_dq\[7\]~input\" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[7]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20174 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[7\] PIN V5 " "Node \"ddr_dq\[7\]\" is constrained to location PIN V5 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 520 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 521 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 522 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[8\]~input IOIBUF_X18_Y0_N22 " "Node \"ddr_dq\[8\]~input\" is constrained to location IOIBUF_X18_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[8]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20175 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[8\] PIN AB7 " "Node \"ddr_dq\[8\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[8] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[8\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 537 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[1\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 523 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[9\]~input IOIBUF_X22_Y0_N1 " "Node \"ddr_dq\[9\]~input\" is constrained to location IOIBUF_X22_Y0_N1 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[9]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20176 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[9\] PIN AB8 " "Node \"ddr_dq\[9\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[9] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[9\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 538 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[2\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 524 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[10\]~input IOIBUF_X22_Y0_N8 " "Node \"ddr_dq\[10\]~input\" is constrained to location IOIBUF_X22_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[10]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20177 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[10\] PIN AA8 " "Node \"ddr_dq\[10\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[10] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[10\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 539 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\] LAB_X27_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[3\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 525 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[11\]~input IOIBUF_X27_Y0_N8 " "Node \"ddr_dq\[11\]~input\" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[11]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20178 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[11\] PIN AA9 " "Node \"ddr_dq\[11\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[11] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[11\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 540 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 526 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[12\]~input IOIBUF_X34_Y0_N15 " "Node \"ddr_dq\[12\]~input\" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[12]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20179 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[12\] PIN Y10 " "Node \"ddr_dq\[12\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[12] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[12\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 541 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 527 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[13\]~input IOIBUF_X34_Y0_N22 " "Node \"ddr_dq\[13\]~input\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[13]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20180 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[13\] PIN W10 " "Node \"ddr_dq\[13\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[13] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[13\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 542 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\] LAB_X22_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[6\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 528 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[14\]~input IOIBUF_X22_Y0_N15 " "Node \"ddr_dq\[14\]~input\" is constrained to location IOIBUF_X22_Y0_N15 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[14]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20181 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[14\] PIN U10 " "Node \"ddr_dq\[14\]\" is constrained to location PIN U10 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[14] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[14\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 88 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_h\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_h[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 543 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\] LAB_X34_Y1_N0 " "Node \"ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_latch_l\[7\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 100 -1 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_latch_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 529 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[15\]~input IOIBUF_X34_Y0_N29 " "Node \"ddr_dq\[15\]~input\" is constrained to location IOIBUF_X34_Y0_N29 to improve DDIO timing" {  } { { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[15]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 20182 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[15\] PIN V11 " "Node \"ddr_dq\[15\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_dq[15] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_dq\[15\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 184 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1 1396849116062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1396849119953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1396849120000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1396849120000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1396849120062 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8253 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8263 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8264 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8265 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8266 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8267 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8268 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq1\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 8269 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[0\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 521 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[1\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 530 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[2\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 531 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[3\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 532 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[4\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 533 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[5\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[6\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] " "Can't pack node ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\] to I/O pin" {  } { { "mydq.v" "" { Text "E:/C430_Test/mydq.v" 94 -1 0 } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_top:ddrtop\|ddr_ctrl:ddrctrl\|mydq:mydq0\|mydq_dq_a6o:mydq_dq_a6o_component\|input_cell_l\[7\]" } } } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component|input_cell_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1396849120109 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1396849126187 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1396849126187 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1396849126187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1396849126187 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1396849126218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1396849130437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 EC " "Packed 42 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1396849134453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1396849134453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1396849134453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "90 I/O Output Buffer " "Packed 90 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1396849134453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "83 " "Created 83 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1396849134453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1396849134453 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1396849134906 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 clk\[0\] sdr_clk~output " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdr_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 198 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1396849134906 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 clk\[2\] vga_clk~output " "PLL \"PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"vga_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 287 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1396849134906 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 0 " "PLL \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1 driven by PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl which is OUTCLK output port of Clock control block type node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl " "Input port INCLK\[0\] of node \"PLL3:PLL3\|altpll:altpll_component\|PLL3_altpll:auto_generated\|pll1\" is driven by PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl which is OUTCLK output port of Clock control block type node PLL1:PLL1\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl" {  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } } { "db/pll1_altpll.v" "" { Text "E:/C430_Test/db/pll1_altpll.v" 45 -1 0 } } { "PLL1.vhd" "" { Text "E:/C430_Test/PLL1.vhd" 170 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 468 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1396849134921 ""}  } { { "db/pll3_altpll.v" "" { Text "E:/C430_Test/db/pll3_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL3.v" "" { Text "E:/C430_Test/PLL3.v" 98 0 0 } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 484 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1396849134921 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396849135500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1396849142406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396849143734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1396849143843 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1396849149218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396849149218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1396849153656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.48 " "Router is attempting to preserve 0.48 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1396849157453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/C430_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1396849164734 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1396849164734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396849167843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1396849167843 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1396849167843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1396849167843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396849168546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1396849171343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396849171484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1396849175296 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1396849182937 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 3.3-V LVTTL K1 " "Pin epcs_data0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 167 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1 1396849183250 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV E " "52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_woln 3.3-V LVTTL W21 " "Pin net_woln uses I/O standard 3.3-V LVTTL at W21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_woln } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_woln" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 265 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_woln } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[0\] 3.3-V LVTTL C10 " "Pin sdr_dq\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[1\] 3.3-V LVTTL A9 " "Pin sdr_dq\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[2\] 3.3-V LVTTL B9 " "Pin sdr_dq\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[3\] 3.3-V LVTTL A8 " "Pin sdr_dq\[3\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[4\] 3.3-V LVTTL B8 " "Pin sdr_dq\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[5\] 3.3-V LVTTL A7 " "Pin sdr_dq\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[6\] 3.3-V LVTTL B7 " "Pin sdr_dq\[6\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[7\] 3.3-V LVTTL A6 " "Pin sdr_dq\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[8\] 3.3-V LVTTL B17 " "Pin sdr_dq\[8\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[8] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[8\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[9\] 3.3-V LVTTL A17 " "Pin sdr_dq\[9\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[9] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[9\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[10\] 3.3-V LVTTL A18 " "Pin sdr_dq\[10\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[10] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[10\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[11\] 3.3-V LVTTL B18 " "Pin sdr_dq\[11\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[11] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[11\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[12\] 3.3-V LVTTL A19 " "Pin sdr_dq\[12\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[12] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[12\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[13\] 3.3-V LVTTL B19 " "Pin sdr_dq\[13\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[13] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[13\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[14\] 3.3-V LVTTL A20 " "Pin sdr_dq\[14\] uses I/O standard 3.3-V LVTTL at A20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[14] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[14\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[15\] 3.3-V LVTTL B20 " "Pin sdr_dq\[15\] uses I/O standard 3.3-V LVTTL at B20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_dq[15] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_dq\[15\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 202 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_udm 3.3-V LVTTL A16 " "Pin sdr_udm uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_ldm 3.3-V LVTTL B6 " "Pin sdr_ldm uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_sda 3.3-V LVTTL F20 " "Pin saa_sda uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_sda } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_sda" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 231 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rtc_dat 3.3-V LVTTL G5 " "Pin rtc_dat uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rtc_dat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtc_dat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 306 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtc_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn 3.3-V LVTTL T2 " "Pin rstn uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rstn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rstn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 161 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50M 3.3-V LVTTL T22 " "Pin clk_50M uses I/O standard 3.3-V LVTTL at T22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { clk_50M } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 162 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_bclk 3.3-V LVTTL P22 " "Pin aud_bclk uses I/O standard 3.3-V LVTTL at P22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_bclk } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 244 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_40M 3.3-V LVTTL G1 " "Pin clk_40M uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { clk_40M } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_40M" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 163 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_40M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_daclrc 3.3-V LVTTL M21 " "Pin aud_daclrc uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_daclrc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_daclrc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 246 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_daclrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 400 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rs_rxd 3.3-V LVTTL R22 " "Pin rs_rxd uses I/O standard 3.3-V LVTTL at R22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { rs_rxd } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs_rxd" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 276 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 415 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL Y21 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ps2_clk } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 296 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_4 3.3-V LVTTL J8 " "Pin sw_4 uses I/O standard 3.3-V LVTTL at J8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_4 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_4" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 335 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_1 3.3-V LVTTL M4 " "Pin sw_1 uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_1 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_1" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 332 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 440 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_2 3.3-V LVTTL K7 " "Pin sw_2 uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_2 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_2" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 333 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_3 3.3-V LVTTL K8 " "Pin sw_3 uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sw_3 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw_3" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 334 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 442 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adcdat 3.3-V LVTTL H21 " "Pin aud_adcdat uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_adcdat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_adcdat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 247 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 401 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_rgt 3.3-V LVTTL T1 " "Pin btn_rgt uses I/O standard 3.3-V LVTTL at T1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_rgt } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_rgt" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 340 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_rgt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 444 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_lft 3.3-V LVTTL N7 " "Pin btn_lft uses I/O standard 3.3-V LVTTL at N7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_lft } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_lft" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 341 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_lft } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 445 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_ent 3.3-V LVTTL N6 " "Pin btn_ent uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { btn_ent } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn_ent" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 342 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn_ent } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 446 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adclrc 3.3-V LVTTL P21 " "Pin aud_adclrc uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { aud_adclrc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "aud_adclrc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 245 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aud_adclrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 399 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_dat 3.3-V LVTTL AA21 " "Pin ps2_dat uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ps2_dat } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 295 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_intn 3.3-V LVTTL Y22 " "Pin net_intn uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_intn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_intn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 264 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_intn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_sdo 3.3-V LVTTL T18 " "Pin usb_sdo uses I/O standard 3.3-V LVTTL at T18" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { usb_sdo } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_sdo" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 259 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_sdo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_intn 3.3-V LVTTL H17 " "Pin usb_intn uses I/O standard 3.3-V LVTTL at H17" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { usb_intn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_intn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 254 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_intn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_llc 3.3-V LVTTL G22 " "Pin saa_llc uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_llc } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_llc" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 233 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_llc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir_din 3.3-V LVTTL P7 " "Pin ir_din uses I/O standard 3.3-V LVTTL at P7" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ir_din } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_din" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 310 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "net_so 3.3-V LVTTL W22 " "Pin net_so uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { net_so } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "net_so" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 267 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { net_so } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 410 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[7\] 3.3-V LVTTL F21 " "Pin saa_vpo\[7\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[7] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[7\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[5\] 3.3-V LVTTL E21 " "Pin saa_vpo\[5\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[5] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[5\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[4\] 3.3-V LVTTL D22 " "Pin saa_vpo\[4\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[4] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[4\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[6\] 3.3-V LVTTL E22 " "Pin saa_vpo\[6\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[6] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[6\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[3\] 3.3-V LVTTL D21 " "Pin saa_vpo\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[3] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[3\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[2\] 3.3-V LVTTL C22 " "Pin saa_vpo\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[2] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[2\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[1\] 3.3-V LVTTL C21 " "Pin saa_vpo\[1\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[1] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[1\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "saa_vpo\[0\] 3.3-V LVTTL B22 " "Pin saa_vpo\[0\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { saa_vpo[0] } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "saa_vpo\[0\]" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 234 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { saa_vpo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183250 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1396849183250 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 3.3-V LVTTL K1 " "Pin epcs_data0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 167 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1396849183265 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1 1396849183265 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_udm a permanently enabled " "Pin ddr_udm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 187 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1396849183265 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_ldm a permanently enabled " "Pin ddr_ldm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 188 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1396849183265 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_udm a permanently enabled " "Pin sdr_udm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 203 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1396849183265 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdr_ldm a permanently enabled " "Pin sdr_ldm has a permanently enabled output enable" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { sdr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 204 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1396849183265 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1396849183265 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_csn GND " "Pin ddr_csn has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_csn } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_csn" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 174 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_csn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 369 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1396849183265 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_udm GND " "Pin ddr_udm has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_udm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_udm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 187 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_udm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1396849183265 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr_ldm GND " "Pin ddr_ldm has GND driving its datain port" {  } { { "d:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin/pin_planner.ppl" { ddr_ldm } } } { "d:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_ldm" } } } } { "Src/Test_top.v" "" { Text "E:/C430_Test/Src/Test_top.v" 188 0 0 } } { "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_ldm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/C430_Test/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1 1396849183265 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1 1396849183265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/C430_Test/C430_Test.fit.smsg " "Generated suppressed messages file E:/C430_Test/C430_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1396849185046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396849190765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:39:50 2014 " "Processing ended: Mon Apr 07 13:39:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396849190765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396849190765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396849190765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396849190765 ""}
