$date
	Wed Sep 19 19:11:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mult4bittest $end
$var wire 8 ! out [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module mul_4 $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 8 & out [7:0] $end
$var wire 1 ' c6 $end
$var wire 1 ( c5 $end
$var wire 1 ) c4 $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
1*
0)
1(
1'
b10000100 &
b1100 %
b1111 $
b1100 #
b1111 "
b10000100 !
$end
#5
0(
0'
b0 !
b0 &
0*
b0 #
b0 %
b1110 "
b1110 $
#10
