// Seed: 4273000534
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    output wire id_12,
    input wire id_13,
    input tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    output supply1 id_17,
    output supply0 id_18,
    input tri0 id_19,
    input supply0 id_20,
    output wor id_21,
    output tri1 id_22,
    input supply0 id_23,
    output tri1 id_24,
    output tri1 id_25
    , id_28,
    input wor id_26
);
  assign id_24 = 1'b0;
  assign id_12 = id_19;
  module_0(
      id_28, id_28
  );
endmodule
