[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ComplexVarSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 171
LIB: work
FILE: ${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv
n<> u<170> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<170> s<169> l<1:1>
  n<> u<169> t<Source_text> p<170> c<168> l<1:1> el<7:10>
    n<> u<168> t<Description> p<169> c<167> l<1:1> el<7:10>
      n<> u<167> t<Module_declaration> p<168> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_ansi_header> p<167> c<2> s<41> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<41> t<Non_port_module_item> p<167> c<40> s<67> l<2:4> el<2:49>
          n<> u<40> t<Module_or_generate_item> p<41> c<39> l<2:4> el<2:49>
            n<> u<39> t<Module_common_item> p<40> c<38> l<2:4> el<2:49>
              n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<2:4> el<2:49>
                n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<2:4> el<2:49>
                  n<> u<36> t<Data_declaration> p<37> c<35> l<2:4> el<2:49>
                    n<> u<35> t<Variable_declaration> p<36> c<27> l<2:4> el<2:49>
                      n<> u<27> t<Data_type> p<35> c<6> s<34> l<2:4> el<2:20>
                        n<> u<6> t<IntVec_TypeLogic> p<27> s<16> l<2:4> el<2:9>
                        n<> u<16> t<Packed_dimension> p<27> c<15> s<26> l<2:10> el<2:15>
                          n<> u<15> t<Constant_range> p<16> c<10> l<2:11> el<2:14>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:11> el<2:12>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<2:11> el<2:12>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<2:11> el<2:12>
                                  n<1> u<7> t<INT_CONST> p<8> l<2:11> el<2:12>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<2:13> el<2:14>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<2:13> el<2:14>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<2:13> el<2:14>
                                  n<0> u<11> t<INT_CONST> p<12> l<2:13> el<2:14>
                        n<> u<26> t<Packed_dimension> p<27> c<25> l<2:15> el<2:20>
                          n<> u<25> t<Constant_range> p<26> c<20> l<2:16> el<2:19>
                            n<> u<20> t<Constant_expression> p<25> c<19> s<24> l<2:16> el<2:17>
                              n<> u<19> t<Constant_primary> p<20> c<18> l<2:16> el<2:17>
                                n<> u<18> t<Primary_literal> p<19> c<17> l<2:16> el<2:17>
                                  n<5> u<17> t<INT_CONST> p<18> l<2:16> el<2:17>
                            n<> u<24> t<Constant_expression> p<25> c<23> l<2:18> el<2:19>
                              n<> u<23> t<Constant_primary> p<24> c<22> l<2:18> el<2:19>
                                n<> u<22> t<Primary_literal> p<23> c<21> l<2:18> el<2:19>
                                  n<0> u<21> t<INT_CONST> p<22> l<2:18> el<2:19>
                      n<> u<34> t<Variable_decl_assignment_list> p<35> c<33> l<2:21> el<2:48>
                        n<> u<33> t<Variable_decl_assignment> p<34> c<28> l<2:21> el<2:48>
                          n<iccm_bank_dout_hi> u<28> t<STRING_CONST> p<33> s<32> l<2:21> el<2:38>
                          n<> u<32> t<Expression> p<33> c<31> l<2:41> el<2:48>
                            n<> u<31> t<Primary> p<32> c<30> l<2:41> el<2:48>
                              n<> u<30> t<Primary_literal> p<31> c<29> l<2:41> el<2:48>
                                n<12'hABC> u<29> t<INT_CONST> p<30> l<2:41> el<2:48>
        n<> u<67> t<Non_port_module_item> p<167> c<66> s<121> l<3:4> el<3:39>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<3:4> el<3:39>
            n<> u<65> t<Module_common_item> p<66> c<64> l<3:4> el<3:39>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<3:4> el<3:39>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<3:4> el<3:39>
                  n<> u<62> t<Data_declaration> p<63> c<61> l<3:4> el<3:39>
                    n<> u<61> t<Variable_declaration> p<62> c<53> l<3:4> el<3:39>
                      n<> u<53> t<Data_type> p<61> c<42> s<60> l<3:4> el<3:15>
                        n<> u<42> t<IntVec_TypeLogic> p<53> s<52> l<3:4> el<3:9>
                        n<> u<52> t<Packed_dimension> p<53> c<51> l<3:10> el<3:15>
                          n<> u<51> t<Constant_range> p<52> c<46> l<3:11> el<3:14>
                            n<> u<46> t<Constant_expression> p<51> c<45> s<50> l<3:11> el<3:12>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<3:11> el<3:12>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<3:11> el<3:12>
                                  n<1> u<43> t<INT_CONST> p<44> l<3:11> el<3:12>
                            n<> u<50> t<Constant_expression> p<51> c<49> l<3:13> el<3:14>
                              n<> u<49> t<Constant_primary> p<50> c<48> l<3:13> el<3:14>
                                n<> u<48> t<Primary_literal> p<49> c<47> l<3:13> el<3:14>
                                  n<0> u<47> t<INT_CONST> p<48> l<3:13> el<3:14>
                      n<> u<60> t<Variable_decl_assignment_list> p<61> c<59> l<3:16> el<3:38>
                        n<> u<59> t<Variable_decl_assignment> p<60> c<54> l<3:16> el<3:38>
                          n<iccm_rw_addr_q> u<54> t<STRING_CONST> p<59> s<58> l<3:16> el<3:30>
                          n<> u<58> t<Expression> p<59> c<57> l<3:33> el<3:38>
                            n<> u<57> t<Primary> p<58> c<56> l<3:33> el<3:38>
                              n<> u<56> t<Primary_literal> p<57> c<55> l<3:33> el<3:38>
                                n<2'b10> u<55> t<INT_CONST> p<56> l<3:33> el<3:38>
        n<> u<121> t<Non_port_module_item> p<167> c<120> s<165> l<5:4> el<5:64>
          n<> u<120> t<Module_or_generate_item> p<121> c<119> l<5:4> el<5:64>
            n<> u<119> t<Module_common_item> p<120> c<118> l<5:4> el<5:64>
              n<> u<118> t<Module_or_generate_item_declaration> p<119> c<117> l<5:4> el<5:64>
                n<> u<117> t<Package_or_generate_item_declaration> p<118> c<116> l<5:4> el<5:64>
                  n<> u<116> t<Data_declaration> p<117> c<115> l<5:4> el<5:64>
                    n<> u<115> t<Variable_declaration> p<116> c<79> l<5:4> el<5:64>
                      n<> u<79> t<Data_type> p<115> c<68> s<114> l<5:4> el<5:15>
                        n<> u<68> t<IntVec_TypeLogic> p<79> s<78> l<5:4> el<5:9>
                        n<> u<78> t<Packed_dimension> p<79> c<77> l<5:10> el<5:15>
                          n<> u<77> t<Constant_range> p<78> c<72> l<5:11> el<5:14>
                            n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<5:11> el<5:12>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<5:11> el<5:12>
                                n<> u<70> t<Primary_literal> p<71> c<69> l<5:11> el<5:12>
                                  n<5> u<69> t<INT_CONST> p<70> l<5:11> el<5:12>
                            n<> u<76> t<Constant_expression> p<77> c<75> l<5:13> el<5:14>
                              n<> u<75> t<Constant_primary> p<76> c<74> l<5:13> el<5:14>
                                n<> u<74> t<Primary_literal> p<75> c<73> l<5:13> el<5:14>
                                  n<0> u<73> t<INT_CONST> p<74> l<5:13> el<5:14>
                      n<> u<114> t<Variable_decl_assignment_list> p<115> c<113> l<5:16> el<5:63>
                        n<> u<113> t<Variable_decl_assignment> p<114> c<80> l<5:16> el<5:63>
                          n<x> u<80> t<STRING_CONST> p<113> s<112> l<5:16> el<5:17>
                          n<> u<112> t<Expression> p<113> c<111> l<5:20> el<5:63>
                            n<> u<111> t<Primary> p<112> c<110> l<5:20> el<5:63>
                              n<> u<110> t<Complex_func_call> p<111> c<81> l<5:20> el<5:63>
                                n<iccm_bank_dout_hi> u<81> t<STRING_CONST> p<110> s<109> l<5:20> el<5:37>
                                n<> u<109> t<Select> p<110> c<98> l<5:37> el<5:63>
                                  n<> u<98> t<Bit_select> p<109> c<97> s<108> l<5:37> el<5:58>
                                    n<> u<97> t<Expression> p<98> c<96> l<5:38> el<5:57>
                                      n<> u<96> t<Primary> p<97> c<95> l<5:38> el<5:57>
                                        n<> u<95> t<Complex_func_call> p<96> c<82> l<5:38> el<5:57>
                                          n<iccm_rw_addr_q> u<82> t<STRING_CONST> p<95> s<94> l<5:38> el<5:52>
                                          n<> u<94> t<Select> p<95> c<83> l<5:52> el<5:57>
                                            n<> u<83> t<Bit_select> p<94> s<93> l<5:52> el<5:52>
                                            n<> u<93> t<Part_select_range> p<94> c<92> l<5:53> el<5:56>
                                              n<> u<92> t<Constant_range> p<93> c<87> l<5:53> el<5:56>
                                                n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<5:53> el<5:54>
                                                  n<> u<86> t<Constant_primary> p<87> c<85> l<5:53> el<5:54>
                                                    n<> u<85> t<Primary_literal> p<86> c<84> l<5:53> el<5:54>
                                                      n<0> u<84> t<INT_CONST> p<85> l<5:53> el<5:54>
                                                n<> u<91> t<Constant_expression> p<92> c<90> l<5:55> el<5:56>
                                                  n<> u<90> t<Constant_primary> p<91> c<89> l<5:55> el<5:56>
                                                    n<> u<89> t<Primary_literal> p<90> c<88> l<5:55> el<5:56>
                                                      n<0> u<88> t<INT_CONST> p<89> l<5:55> el<5:56>
                                  n<> u<108> t<Part_select_range> p<109> c<107> l<5:59> el<5:62>
                                    n<> u<107> t<Constant_range> p<108> c<102> l<5:59> el<5:62>
                                      n<> u<102> t<Constant_expression> p<107> c<101> s<106> l<5:59> el<5:60>
                                        n<> u<101> t<Constant_primary> p<102> c<100> l<5:59> el<5:60>
                                          n<> u<100> t<Primary_literal> p<101> c<99> l<5:59> el<5:60>
                                            n<5> u<99> t<INT_CONST> p<100> l<5:59> el<5:60>
                                      n<> u<106> t<Constant_expression> p<107> c<105> l<5:61> el<5:62>
                                        n<> u<105> t<Constant_primary> p<106> c<104> l<5:61> el<5:62>
                                          n<> u<104> t<Primary_literal> p<105> c<103> l<5:61> el<5:62>
                                            n<0> u<103> t<INT_CONST> p<104> l<5:61> el<5:62>
        n<> u<165> t<Non_port_module_item> p<167> c<164> s<166> l<6:4> el<6:59>
          n<> u<164> t<Module_or_generate_item> p<165> c<163> l<6:4> el<6:59>
            n<> u<163> t<Module_common_item> p<164> c<162> l<6:4> el<6:59>
              n<> u<162> t<Module_or_generate_item_declaration> p<163> c<161> l<6:4> el<6:59>
                n<> u<161> t<Package_or_generate_item_declaration> p<162> c<160> l<6:4> el<6:59>
                  n<> u<160> t<Data_declaration> p<161> c<159> l<6:4> el<6:59>
                    n<> u<159> t<Variable_declaration> p<160> c<133> l<6:4> el<6:59>
                      n<> u<133> t<Data_type> p<159> c<122> s<158> l<6:4> el<6:15>
                        n<> u<122> t<IntVec_TypeLogic> p<133> s<132> l<6:4> el<6:9>
                        n<> u<132> t<Packed_dimension> p<133> c<131> l<6:10> el<6:15>
                          n<> u<131> t<Constant_range> p<132> c<126> l<6:11> el<6:14>
                            n<> u<126> t<Constant_expression> p<131> c<125> s<130> l<6:11> el<6:12>
                              n<> u<125> t<Constant_primary> p<126> c<124> l<6:11> el<6:12>
                                n<> u<124> t<Primary_literal> p<125> c<123> l<6:11> el<6:12>
                                  n<5> u<123> t<INT_CONST> p<124> l<6:11> el<6:12>
                            n<> u<130> t<Constant_expression> p<131> c<129> l<6:13> el<6:14>
                              n<> u<129> t<Constant_primary> p<130> c<128> l<6:13> el<6:14>
                                n<> u<128> t<Primary_literal> p<129> c<127> l<6:13> el<6:14>
                                  n<0> u<127> t<INT_CONST> p<128> l<6:13> el<6:14>
                      n<> u<158> t<Variable_decl_assignment_list> p<159> c<157> l<6:16> el<6:58>
                        n<> u<157> t<Variable_decl_assignment> p<158> c<134> l<6:16> el<6:58>
                          n<y> u<134> t<STRING_CONST> p<157> s<156> l<6:16> el<6:17>
                          n<> u<156> t<Expression> p<157> c<155> l<6:20> el<6:58>
                            n<> u<155> t<Primary> p<156> c<154> l<6:20> el<6:58>
                              n<> u<154> t<Complex_func_call> p<155> c<135> l<6:20> el<6:58>
                                n<iccm_bank_dout_hi> u<135> t<STRING_CONST> p<154> s<153> l<6:20> el<6:37>
                                n<> u<153> t<Select> p<154> c<152> l<6:37> el<6:58>
                                  n<> u<152> t<Bit_select> p<153> c<151> l<6:37> el<6:58>
                                    n<> u<151> t<Expression> p<152> c<150> l<6:38> el<6:57>
                                      n<> u<150> t<Primary> p<151> c<149> l<6:38> el<6:57>
                                        n<> u<149> t<Complex_func_call> p<150> c<136> l<6:38> el<6:57>
                                          n<iccm_rw_addr_q> u<136> t<STRING_CONST> p<149> s<148> l<6:38> el<6:52>
                                          n<> u<148> t<Select> p<149> c<137> l<6:52> el<6:57>
                                            n<> u<137> t<Bit_select> p<148> s<147> l<6:52> el<6:52>
                                            n<> u<147> t<Part_select_range> p<148> c<146> l<6:53> el<6:56>
                                              n<> u<146> t<Constant_range> p<147> c<141> l<6:53> el<6:56>
                                                n<> u<141> t<Constant_expression> p<146> c<140> s<145> l<6:53> el<6:54>
                                                  n<> u<140> t<Constant_primary> p<141> c<139> l<6:53> el<6:54>
                                                    n<> u<139> t<Primary_literal> p<140> c<138> l<6:53> el<6:54>
                                                      n<0> u<138> t<INT_CONST> p<139> l<6:53> el<6:54>
                                                n<> u<145> t<Constant_expression> p<146> c<144> l<6:55> el<6:56>
                                                  n<> u<144> t<Constant_primary> p<145> c<143> l<6:55> el<6:56>
                                                    n<> u<143> t<Primary_literal> p<144> c<142> l<6:55> el<6:56>
                                                      n<0> u<142> t<INT_CONST> p<143> l<6:55> el<6:56>
        n<> u<166> t<ENDMODULE> p<167> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                              18
Design                                                 1
Identifier                                             1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         1
PartSelect                                             3
Range                                                  5
RefTypespec                                            4
SourceFile                                             1
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexVarSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:9
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:15, endln:2:20
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:9
      |vpiLeftRange:
      \_Constant: , line:2:16, endln:2:17
        |vpiParent:
        \_Range: , line:2:15, endln:2:20
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:18, endln:2:19
        |vpiParent:
        \_Range: , line:2:15, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:4, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:10, endln:3:15
      |vpiParent:
      \_LogicTypespec: , line:3:4, endln:3:9
      |vpiLeftRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:4, endln:5:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:5:10, endln:5:15
      |vpiParent:
      \_LogicTypespec: , line:5:4, endln:5:9
      |vpiLeftRange:
      \_Constant: , line:5:11, endln:5:12
        |vpiParent:
        \_Range: , line:5:10, endln:5:15
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:13, endln:5:14
        |vpiParent:
        \_Range: , line:5:10, endln:5:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:4, endln:6:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:6:10, endln:6:15
      |vpiParent:
      \_LogicTypespec: , line:6:4, endln:6:9
      |vpiLeftRange:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:13, endln:6:14
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.iccm_bank_dout_hi), line:2:21, endln:2:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.iccm_bank_dout_hi), line:2:4, endln:2:20
      |vpiParent:
      \_LogicNet: (work@top.iccm_bank_dout_hi), line:2:21, endln:2:38
      |vpiFullName:work@top.iccm_bank_dout_hi
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:iccm_bank_dout_hi
    |vpiFullName:work@top.iccm_bank_dout_hi
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:4, endln:3:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.iccm_rw_addr_q), line:3:16, endln:3:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.iccm_rw_addr_q), line:3:4, endln:3:15
      |vpiParent:
      \_LogicNet: (work@top.iccm_rw_addr_q), line:3:16, endln:3:30
      |vpiFullName:work@top.iccm_rw_addr_q
      |vpiActual:
      \_LogicTypespec: , line:3:4, endln:3:9
    |vpiName:iccm_rw_addr_q
    |vpiFullName:work@top.iccm_rw_addr_q
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:4, endln:5:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.x), line:5:16, endln:5:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x), line:5:4, endln:5:15
      |vpiParent:
      \_LogicNet: (work@top.x), line:5:16, endln:5:17
      |vpiFullName:work@top.x
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:4, endln:6:9
  |vpiImportTypespec:
  \_LogicNet: (work@top.y), line:6:16, endln:6:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.y), line:6:4, endln:6:15
      |vpiParent:
      \_LogicNet: (work@top.y), line:6:16, endln:6:17
      |vpiFullName:work@top.y
      |vpiActual:
      \_LogicTypespec: , line:6:4, endln:6:9
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.iccm_bank_dout_hi), line:2:21, endln:2:38
  |vpiNet:
  \_LogicNet: (work@top.iccm_rw_addr_q), line:3:16, endln:3:30
  |vpiNet:
  \_LogicNet: (work@top.x), line:5:16, endln:5:17
  |vpiNet:
  \_LogicNet: (work@top.y), line:6:16, endln:6:17
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
