

================================================================
== Vivado HLS Report for 'relu_bn1'
================================================================
* Date:           Mon Dec  5 18:17:57 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202| 8.192 ms | 8.192 ms |  819202|  819202|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- relu1_args0_relu1_args1_relu1_args2  |   819200|   819200|         2|          1|          1|  819200|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      33|      9|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      80|    276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |test_mac_muladd_10iy_U50  |test_mac_muladd_10iy  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_batchnorm1_V_U  |relu_bn1_a_batchnYie  |        0|  12|   3|    0|    16|   12|     1|          192|
    |b_batchnorm1_V_U  |relu_bn1_b_batchnZio  |        0|  21|   6|    0|    16|   21|     1|          336|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  33|   9|    0|    32|   33|     2|          528|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln177_fu_188_p2               |     +    |      0|  0|  27|          20|           1|
    |add_ln178_fu_244_p2               |     +    |      0|  0|  21|           1|          14|
    |add_ln179_fu_238_p2               |     +    |      0|  0|  15|           1|           5|
    |and_ln178_fu_212_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1495_fu_286_p2             |   icmp   |      0|  0|  13|          16|           9|
    |icmp_ln177_fu_182_p2              |   icmp   |      0|  0|  20|          20|          19|
    |icmp_ln178_fu_194_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln179_fu_206_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln1495_fu_309_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln179_fu_218_p2                |    or    |      0|  0|   2|           1|           1|
    |relu1_pipe_2_V_V_din              |  select  |      0|  0|   5|           1|           5|
    |select_ln1495_fu_301_p3           |  select  |      0|  0|   6|           1|           1|
    |select_ln178_fu_250_p3            |  select  |      0|  0|  14|           1|           1|
    |select_ln179_fu_224_p3            |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln178_fu_200_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 168|          91|          86|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |args2_0_0_reg_171         |   9|          2|    5|         10|
    |conv1_pipe_1_V_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_149  |   9|          2|   20|         40|
    |indvar_flatten_reg_160    |   9|          2|   14|         28|
    |real_start                |   9|          2|    1|          2|
    |relu1_pipe_2_V_V_blk_n    |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   45|         93|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |args2_0_0_reg_171         |   5|   0|    5|          0|
    |icmp_ln177_reg_335        |   1|   0|    1|          0|
    |indvar_flatten11_reg_149  |  20|   0|   20|          0|
    |indvar_flatten_reg_160    |  14|   0|   14|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  47|   0|   47|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|start_write               | out |    1| ap_ctrl_hs |     relu_bn1     | return value |
|conv1_pipe_1_V_V_dout     |  in |   16|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|conv1_pipe_1_V_V_empty_n  |  in |    1|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|conv1_pipe_1_V_V_read     | out |    1|   ap_fifo  | conv1_pipe_1_V_V |    pointer   |
|relu1_pipe_2_V_V_din      | out |    5|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_full_n   |  in |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_write    | out |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str45)" [kernel.cpp:176]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:177]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i20 [ 0, %relu1_y_begin ], [ %add_ln177, %relu1_args2 ]" [kernel.cpp:177]   --->   Operation 9 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %relu1_y_begin ], [ %select_ln178, %relu1_args2 ]" [kernel.cpp:178]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%args2_0_0 = phi i5 [ 0, %relu1_y_begin ], [ %add_ln179, %relu1_args2 ]" [kernel.cpp:179]   --->   Operation 11 'phi' 'args2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln177 = icmp eq i20 %indvar_flatten11, -229376" [kernel.cpp:177]   --->   Operation 12 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.06ns)   --->   "%add_ln177 = add i20 %indvar_flatten11, 1" [kernel.cpp:177]   --->   Operation 13 'add' 'add_ln177' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %relu1_y_end, label %relu1_args2" [kernel.cpp:177]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln178 = icmp eq i14 %indvar_flatten, 5120" [kernel.cpp:178]   --->   Operation 15 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%xor_ln178 = xor i1 %icmp_ln178, true" [kernel.cpp:178]   --->   Operation 16 'xor' 'xor_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln179 = icmp eq i5 %args2_0_0, -16" [kernel.cpp:179]   --->   Operation 17 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%and_ln178 = and i1 %icmp_ln179, %xor_ln178" [kernel.cpp:178]   --->   Operation 18 'and' 'and_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%or_ln179 = or i1 %and_ln178, %icmp_ln178" [kernel.cpp:179]   --->   Operation 19 'or' 'or_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln179 = select i1 %or_ln179, i5 0, i5 %args2_0_0" [kernel.cpp:179]   --->   Operation 20 'select' 'select_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %select_ln179 to i64" [kernel.cpp:185]   --->   Operation 21 'zext' 'zext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_batchnorm1_V_addr = getelementptr [16 x i12]* @a_batchnorm1_V, i64 0, i64 %zext_ln185" [kernel.cpp:185]   --->   Operation 22 'getelementptr' 'a_batchnorm1_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%a_batchnorm1_V_load = load i12* %a_batchnorm1_V_addr, align 2" [kernel.cpp:185]   --->   Operation 23 'load' 'a_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_batchnorm1_V_addr = getelementptr [16 x i21]* @b_batchnorm1_V, i64 0, i64 %zext_ln185" [kernel.cpp:185]   --->   Operation 24 'getelementptr' 'b_batchnorm1_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%b_batchnorm1_V_load = load i21* %b_batchnorm1_V_addr, align 4" [kernel.cpp:185]   --->   Operation 25 'load' 'b_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln179 = add i5 1, %select_ln179" [kernel.cpp:179]   --->   Operation 26 'add' 'add_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%add_ln178 = add i14 1, %indvar_flatten" [kernel.cpp:178]   --->   Operation 27 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.54ns)   --->   "%select_ln178 = select i1 %icmp_ln178, i14 1, i14 %add_ln178" [kernel.cpp:178]   --->   Operation 28 'select' 'select_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @relu1_args0_relu1_ar)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 819200, i64 819200, i64 819200)"   --->   Operation 30 'speclooptripcount' 'empty_77' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @relu1_args1_relu1_ar)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str48) nounwind" [kernel.cpp:179]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str48)" [kernel.cpp:179]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:180]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %conv1_pipe_1_V_V)" [kernel.cpp:184]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!icmp_ln177)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%a_batchnorm1_V_load = load i12* %a_batchnorm1_V_addr, align 2" [kernel.cpp:185]   --->   Operation 36 'load' 'a_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %a_batchnorm1_V_load to i26" [kernel.cpp:185]   --->   Operation 37 'sext' 'sext_ln703' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %tmp_V to i26" [kernel.cpp:185]   --->   Operation 38 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln703 = mul i26 %sext_ln703_3, %sext_ln703" [kernel.cpp:185]   --->   Operation 39 'mul' 'mul_ln703' <Predicate = (!icmp_ln177)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%b_batchnorm1_V_load = load i21* %b_batchnorm1_V_addr, align 4" [kernel.cpp:185]   --->   Operation 40 'load' 'b_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i21 %b_batchnorm1_V_load to i26" [kernel.cpp:185]   --->   Operation 41 'sext' 'sext_ln1265' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln703, %sext_ln1265" [kernel.cpp:185]   --->   Operation 42 'add' 'add_ln1192' <Predicate = (!icmp_ln177)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [kernel.cpp:185]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %add_ln1192, i32 25)" [kernel.cpp:186]   --->   Operation 44 'bitselect' 'tmp_11' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln1495 = icmp sgt i16 %trunc_ln, 256" [kernel.cpp:186]   --->   Operation 45 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %add_ln1192, i32 14, i32 18)" [kernel.cpp:186]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%select_ln1495 = select i1 %tmp_11, i5 0, i5 -16" [kernel.cpp:186]   --->   Operation 47 'select' 'select_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%or_ln1495 = or i1 %tmp_11, %icmp_ln1495" [kernel.cpp:186]   --->   Operation 48 'or' 'or_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_V_7 = select i1 %or_ln1495, i5 %select_ln1495, i5 %tmp_s" [kernel.cpp:186]   --->   Operation 49 'select' 'tmp_V_7' <Predicate = (!icmp_ln177)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V, i5 %tmp_V_7)" [kernel.cpp:187]   --->   Operation 50 'write' <Predicate = (!icmp_ln177)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str48, i32 %tmp_2)" [kernel.cpp:188]   --->   Operation 51 'specregionend' 'empty_78' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 52 'br' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str45, i32 %tmp)" [kernel.cpp:191]   --->   Operation 53 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:192]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_pipe_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relu1_pipe_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_batchnorm1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_batchnorm1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
tmp                 (specregionbegin  ) [ 00111]
br_ln177            (br               ) [ 01110]
indvar_flatten11    (phi              ) [ 00100]
indvar_flatten      (phi              ) [ 00100]
args2_0_0           (phi              ) [ 00100]
icmp_ln177          (icmp             ) [ 00110]
add_ln177           (add              ) [ 01110]
br_ln177            (br               ) [ 00000]
icmp_ln178          (icmp             ) [ 00000]
xor_ln178           (xor              ) [ 00000]
icmp_ln179          (icmp             ) [ 00000]
and_ln178           (and              ) [ 00000]
or_ln179            (or               ) [ 00000]
select_ln179        (select           ) [ 00000]
zext_ln185          (zext             ) [ 00000]
a_batchnorm1_V_addr (getelementptr    ) [ 00110]
b_batchnorm1_V_addr (getelementptr    ) [ 00110]
add_ln179           (add              ) [ 01110]
add_ln178           (add              ) [ 00000]
select_ln178        (select           ) [ 01110]
specloopname_ln0    (specloopname     ) [ 00000]
empty_77            (speclooptripcount) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
specloopname_ln179  (specloopname     ) [ 00000]
tmp_2               (specregionbegin  ) [ 00000]
specpipeline_ln180  (specpipeline     ) [ 00000]
tmp_V               (read             ) [ 00000]
a_batchnorm1_V_load (load             ) [ 00000]
sext_ln703          (sext             ) [ 00000]
sext_ln703_3        (sext             ) [ 00000]
mul_ln703           (mul              ) [ 00000]
b_batchnorm1_V_load (load             ) [ 00000]
sext_ln1265         (sext             ) [ 00000]
add_ln1192          (add              ) [ 00000]
trunc_ln            (partselect       ) [ 00000]
tmp_11              (bitselect        ) [ 00000]
icmp_ln1495         (icmp             ) [ 00000]
tmp_s               (partselect       ) [ 00000]
select_ln1495       (select           ) [ 00000]
or_ln1495           (or               ) [ 00000]
tmp_V_7             (select           ) [ 00000]
write_ln187         (write            ) [ 00000]
empty_78            (specregionend    ) [ 00000]
br_ln0              (br               ) [ 01110]
empty               (specregionend    ) [ 00000]
ret_ln192           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_pipe_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_pipe_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="relu1_pipe_2_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1_pipe_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_batchnorm1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_batchnorm1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_batchnorm1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_batchnorm1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1_args0_relu1_ar"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1_args1_relu1_ar"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln187_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln187/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="a_batchnorm1_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_batchnorm1_V_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_batchnorm1_V_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_batchnorm1_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="21" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_batchnorm1_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_batchnorm1_V_load/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten11_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="20" slack="1"/>
<pin id="151" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten11_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="20" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvar_flatten_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="1"/>
<pin id="162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="args2_0_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="args2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="args2_0_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="args2_0_0/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln177_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="20" slack="0"/>
<pin id="184" dir="0" index="1" bw="20" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln177_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="20" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln178_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="14" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xor_ln178_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln178/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln179_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln178_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln179_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln179_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln185_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln179_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln178_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="14" slack="0"/>
<pin id="247" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln178_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="14" slack="0"/>
<pin id="253" dir="0" index="2" bw="14" slack="0"/>
<pin id="254" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln703_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln703_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1265_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="21" slack="0"/>
<pin id="268" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="26" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_11_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="26" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln1495_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="26" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln1495_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1495/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln1495_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1495/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_V_7_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="324" class="1007" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="0" index="2" bw="21" slack="0"/>
<pin id="328" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/3 add_ln1192/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln177_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="339" class="1005" name="add_ln177_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="20" slack="0"/>
<pin id="341" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="344" class="1005" name="a_batchnorm1_V_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_batchnorm1_V_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="b_batchnorm1_V_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_batchnorm1_V_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="add_ln179_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln179 "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln178_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="14" slack="0"/>
<pin id="361" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="88" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="106" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="153" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="153" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="164" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="175" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="194" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="175" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="224" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="164" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="194" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="130" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="110" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="143" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="92" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="94" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="96" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="94" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="270" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="98" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="102" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="104" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="279" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="279" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="286" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="301" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="292" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="329"><net_src comp="262" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="258" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="266" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="333"><net_src comp="324" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="338"><net_src comp="182" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="188" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="347"><net_src comp="123" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="352"><net_src comp="136" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="357"><net_src comp="238" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="362"><net_src comp="250" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: relu1_pipe_2_V_V | {3 }
	Port: a_batchnorm1_V | {}
	Port: b_batchnorm1_V | {}
 - Input state : 
	Port: relu_bn1 : conv1_pipe_1_V_V | {3 }
	Port: relu_bn1 : a_batchnorm1_V | {2 3 }
	Port: relu_bn1 : b_batchnorm1_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln177 : 1
		add_ln177 : 1
		br_ln177 : 2
		icmp_ln178 : 1
		xor_ln178 : 2
		icmp_ln179 : 1
		and_ln178 : 2
		or_ln179 : 2
		select_ln179 : 2
		zext_ln185 : 3
		a_batchnorm1_V_addr : 4
		a_batchnorm1_V_load : 5
		b_batchnorm1_V_addr : 4
		b_batchnorm1_V_load : 5
		add_ln179 : 3
		add_ln178 : 1
		select_ln178 : 2
	State 3
		sext_ln703 : 1
		mul_ln703 : 2
		sext_ln1265 : 1
		add_ln1192 : 3
		trunc_ln : 4
		tmp_11 : 4
		icmp_ln1495 : 5
		tmp_s : 4
		select_ln1495 : 5
		or_ln1495 : 6
		tmp_V_7 : 6
		write_ln187 : 7
		empty_78 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln177_fu_188     |    0    |    0    |    27   |
|    add   |     add_ln179_fu_238     |    0    |    0    |    15   |
|          |     add_ln178_fu_244     |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln177_fu_182    |    0    |    0    |    20   |
|   icmp   |     icmp_ln178_fu_194    |    0    |    0    |    13   |
|          |     icmp_ln179_fu_206    |    0    |    0    |    11   |
|          |    icmp_ln1495_fu_286    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln179_fu_224   |    0    |    0    |    5    |
|  select  |    select_ln178_fu_250   |    0    |    0    |    14   |
|          |   select_ln1495_fu_301   |    0    |    0    |    5    |
|          |      tmp_V_7_fu_315      |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln179_fu_218     |    0    |    0    |    2    |
|          |     or_ln1495_fu_309     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln178_fu_200     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln178_fu_212     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_324        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_110    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln187_write_fu_116 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln185_fu_232    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln703_fu_258    |    0    |    0    |    0    |
|   sext   |    sext_ln703_3_fu_262   |    0    |    0    |    0    |
|          |    sext_ln1265_fu_266    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_270     |    0    |    0    |    0    |
|          |       tmp_s_fu_292       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_11_fu_279      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   157   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|a_batchnorm1_V_addr_reg_344|    4   |
|     add_ln177_reg_339     |   20   |
|     add_ln179_reg_354     |    5   |
|     args2_0_0_reg_171     |    5   |
|b_batchnorm1_V_addr_reg_349|    4   |
|     icmp_ln177_reg_335    |    1   |
|  indvar_flatten11_reg_149 |   20   |
|   indvar_flatten_reg_160  |   14   |
|    select_ln178_reg_359   |   14   |
+---------------------------+--------+
|           Total           |   87   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   1.51  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   87   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   87   |   175  |
+-----------+--------+--------+--------+--------+
