(pcb "/home/ruud/ntfs/Personal/Projects/Active/TTL-Computer/Circuits/KiCad/Flags-Register/Flags-Register.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  116840 -95250  39370 -95250  39370 -39370  116840 -39370
            116840 -95250)
    )
    (plane GND (polygon B.Cu 0  39370 -39370  116840 -39370  116840 -95250  39370 -95250
            39370 -39370))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J2 110490 -45720 front 0 (PN Conn_01x02_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place J3 110490 -86360 front 0 (PN Conn_01x02_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x18_P2.54mm_Vertical
      (place J1 45720 -45720 front 0 (PN Conn_01x18_Male))
    )
    (component LED_THT:LED_D5.0mm
      (place D3 102235 -86995 front 0 (PN CMP))
      (place D1 102235 -78105 front 0 (PN Z))
    )
    (component LED_THT:LED_D5.0mm::1
      (place D2 102235 -69215 front 0 (PN C))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U7 83185 -73660 front 0 (PN 74x74))
      (place U5 55245 -73660 front 0 (PN 74x04))
      (place U3 83185 -45720 front 0 (PN 74x32))
      (place U1 55245 -45720 front 0 (PN 74x08))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U6 69215 -73660 front 0 (PN 74x74))
      (place U4 97155 -45720 front 0 (PN 74x32))
      (place U2 69215 -45720 front 0 (PN 74x08))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R3 97155 -88900 front 90 (PN 470))
      (place R1 97155 -78105 front 90 (PN 470))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 97155 -66040 front 180 (PN 470))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x18_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -44450))
      (outline (path signal 100  1270 -44450  -1270 -44450))
      (outline (path signal 100  -1270 -44450  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -44510  1330 -44510))
      (outline (path signal 120  -1330 -1270  -1330 -44510))
      (outline (path signal 120  1330 -1270  1330 -44510))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -44950))
      (outline (path signal 50  -1800 -44950  1800 -44950))
      (outline (path signal 50  1800 -44950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm::1
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad1)"
      (pins D1-1 R1-1)
    )
    (net GND
      (pins J1-1 U7-7 U6-7 U5-7 U4-7 U3-7 U2-7 U1-7 R3-2 R2-2 R1-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R2-1)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R3-1)
    )
    (net Fgt_IN
      (pins J1-14 U1-1)
    )
    (net "Net-(U1-Pad8)"
      (pins U3-5 U3-4 U1-8)
    )
    (net Fgt_LOAD
      (pins J1-7 U3-12 U1-2)
    )
    (net Feq_IN
      (pins J1-15 U1-9)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-1 U1-3)
    )
    (net Feq_LOAD
      (pins J1-8 U4-1 U4-2 U1-10)
    )
    (net Flt_IN
      (pins J1-13 U1-4)
    )
    (net Flt_LOAD
      (pins J1-6 U3-13 U1-5)
    )
    (net "Net-(U1-Pad6)"
      (pins U3-2 U1-6)
    )
    (net "Net-(U2-Pad3)"
      (pins U6-3 U2-3)
    )
    (net "Net-(U2-Pad8)"
      (pins U7-3 U2-8)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U3-9)
    )
    (net Fc_IN
      (pins J1-11 U4-13)
    )
    (net Fc_SET
      (pins J1-9 U4-10 U4-12)
    )
    (net Fc_LOAD
      (pins J1-4 U4-9)
    )
    (net CLOCK
      (pins J1-3 U2-1 U2-10 U2-4)
    )
    (net Fz_LOAD
      (pins J1-5 U2-5)
    )
    (net +5V
      (pins J1-2 U7-14 U6-1 U6-13 U6-14 U5-14 U4-14 U3-14 U2-14 U1-14)
    )
    (net "Net-(U6-Pad6)"
      (pins U6-6)
    )
    (net Fz_IN
      (pins J1-12 U6-12)
    )
    (net Fcmp_OUT
      (pins J1-18 D3-2 U6-5)
    )
    (net "Net-(U6-Pad4)"
      (pins U6-4)
    )
    (net Fz_OUT
      (pins J1-17 D1-2 U6-9)
    )
    (net Fc_OUT
      (pins J1-16 D2-2 U7-5)
    )
    (net Fc_CLEAR
      (pins J1-10 U5-1)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(U3-Pad8)"
      (pins U6-2 U3-8)
    )
    (net "Net-(U3-Pad11)"
      (pins U4-4 U3-11)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3 U4-5)
    )
    (net "Net-(U2-Pad6)"
      (pins U6-11 U2-6)
    )
    (net "Net-(U2-Pad9)"
      (pins U4-8 U2-9)
    )
    (net "Net-(U2-Pad2)"
      (pins U4-6 U2-2)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-6 U3-10)
    )
    (net "Net-(U4-Pad11)"
      (pins U7-2 U4-11)
    )
    (net "Net-(U5-Pad2)"
      (pins U7-1 U5-2)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-10)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U7-Pad4)"
      (pins U7-4)
    )
    (net "Net-(U7-Pad6)"
      (pins U7-6)
    )
    (class kicad_default "" CLOCK Fc_CLEAR Fc_IN Fc_LOAD Fc_OUT Fc_SET Fcmp_OUT
      Feq_IN Feq_LOAD Fgt_IN Fgt_LOAD Flt_IN Flt_LOAD Fz_IN Fz_LOAD Fz_OUT
      "Net-(D1-Pad1)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(J2-Pad1)" "Net-(J2-Pad2)"
      "Net-(J3-Pad1)" "Net-(J3-Pad2)" "Net-(U1-Pad3)" "Net-(U1-Pad6)" "Net-(U1-Pad8)"
      "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad2)" "Net-(U2-Pad3)" "Net-(U2-Pad6)"
      "Net-(U2-Pad8)" "Net-(U2-Pad9)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad3)"
      "Net-(U3-Pad6)" "Net-(U3-Pad8)" "Net-(U4-Pad11)" "Net-(U4-Pad3)" "Net-(U4-Pad6)"
      "Net-(U4-Pad8)" "Net-(U5-Pad10)" "Net-(U5-Pad2)" "Net-(U5-Pad4)" "Net-(U5-Pad6)"
      "Net-(U5-Pad8)" "Net-(U6-Pad1)" "Net-(U6-Pad10)" "Net-(U6-Pad4)" "Net-(U6-Pad6)"
      "Net-(U6-Pad8)" "Net-(U7-Pad4)" "Net-(U7-Pad6)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 350)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
