dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART:BUART:counter_load_not\" macrocell 0 4 1 1
set_location "\UART:BUART:tx_state_2\" macrocell 0 4 1 0
set_location "__ONE__" macrocell 3 5 0 2
set_location "\UART:BUART:tx_status_2\" macrocell 0 3 0 3
set_location "\UART:BUART:sTX:TxSts\" statusicell 0 3 4 
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 1 3 1 3
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 0 4 2 
set_location "\UART:BUART:rx_state_0\" macrocell 1 5 1 0
set_location "\UART:BUART:rx_status_5\" macrocell 1 3 0 0
set_location "\UART:BUART:rx_counter_load\" macrocell 1 5 1 3
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 0 3 2 
set_location "\UART:BUART:rx_status_4\" macrocell 1 5 0 0
set_location "Net_1880" macrocell 0 3 1 0
set_location "\UART:BUART:rx_status_3\" macrocell 1 5 1 1
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 1 5 0 2
set_location "\UART:BUART:pollcount_1\" macrocell 1 4 1 0
set_location "\UART:BUART:pollcount_0\" macrocell 1 3 1 0
set_location "\UART:BUART:rx_state_3\" macrocell 1 3 0 1
set_location "\UART:BUART:tx_ctrl_mark_last\" macrocell 1 3 1 1
set_location "\UART:BUART:rx_last\" macrocell 1 4 1 2
set_location "\UART:BUART:rx_load_fifo\" macrocell 1 4 0 3
set_location "\UART:BUART:rx_postpoll\" macrocell 1 5 0 1
set_location "\UART:BUART:tx_bitclk\" macrocell 0 4 1 2
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 1 5 2 
set_location "\UART:BUART:txn\" macrocell 0 5 1 2
set_location "\UART:BUART:tx_status_0\" macrocell 0 3 0 1
set_location "\UART:BUART:rx_state_2\" macrocell 1 4 0 0
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 1 5 7 
set_location "\UART:BUART:sRX:RxSts\" statusicell 1 4 4 
set_location "\UART:BUART:tx_state_1\" macrocell 0 4 0 1
set_location "\UART:BUART:tx_state_0\" macrocell 0 3 0 0
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_io "Rx_2(0)" iocell 2 4
set_location "Rx_1(0)_SYNC" synccell 0 5 5 0
set_location "Rx_2(0)_SYNC" synccell 0 4 5 0
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "\USBUART:USB\" usbcell -1 -1 0
set_io "Dedicated_Output" iocell 3 7
set_location "\IDAC8_1:viDAC8\" vidaccell -1 -1 3
set_location "\ADC_SAR_1:IRQ\" interrupt -1 -1 0
set_location "\Timer_TS:TimerHW\" timercell -1 -1 0
set_location "\USBUART:arb_int\" interrupt -1 -1 22
set_location "\Opamp_1:ABuf\" abufcell -1 -1 3
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dp(0)\" iocell 15 6
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 0
set_location "\USBUART:Dp\" logicalport -1 -1 8
set_io "Tx_1(0)" iocell 2 3
set_location "\USBUART:ep_1\" interrupt -1 -1 1
set_location "\USBUART:ep_2\" interrupt -1 -1 2
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:ep_3\" interrupt -1 -1 3
set_location "\RF_BT_SELECT:Sync:ctrl_reg\" controlcell 1 4 6 
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_location "isrRF_TX" interrupt -1 -1 5
set_location "isrRF_RX" interrupt -1 -1 4
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Rx_1(0)" iocell 2 2
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dm(0)\" iocell 15 7
set_io "diode_pin(0)" iocell 3 5
set_io "DB2(0)" iocell 3 6
set_io "\ADC_SAR_1:ExtVref(0)\" iocell 0 4
set_io "LED(0)" iocell 2 1
set_io "DB0(0)" iocell 3 0
set_io "DB1(0)" iocell 3 1
set_location "isr_TS" interrupt -1 -1 6
