********************************** Input DAG ***********************************
# of processors =  12
# of nodes =  104
# of edges =  291
# of matches =  41
# of actions =  63
Match unit size =  160
Total # of match bits =  1051
# of match units =  42.0
aggregate match_unit_limit =  48
# of action fields =  364
aggregate action_fields_limit =  384
Critical path:  ['rid_MATCH', 'rid_ACTION', 'replica_type_MATCH', 'replica_type_ACTION', 'rewrite_ACTION', 'egress_bd_map_MATCH', 'egress_bd_map_ACTION', '_condition_65', 'egress_nat_ACTION', 'egress_l4port_fields_ACTION', 'egress_l4_src_port_MATCH', 'egress_l4_src_port_ACTION', 'tunnel_encap_process_outer_ACTION', 'tunnel_rewrite_MATCH', 'tunnel_rewrite_ACTION', 'tunnel_smac_rewrite_MATCH', 'tunnel_smac_rewrite_ACTION', 'egress_mac_acl_MATCH', 'egress_mac_acl_ACTION', 'egress_system_acl_MATCH', 'egress_system_acl_ACTION']
Critical path length = 83 cycles
Required throughput: 1 packets / cycle 
Upper bound on throughput =  1.05494505495



******************************** Running Solver ********************************
Optimize a model with 52116 rows, 29354 columns and 186295 nonzeros
Variable types: 480 continuous, 28874 integer (28768 binary)
Coefficient statistics:
  Matrix range     [1e+00, 2e+02]
  Objective range  [1e+00, 1e+00]
  Bounds range     [1e+00, 3e+01]
  RHS range        [1e-04, 3e+01]
Presolve removed 10165 rows and 5520 columns
Presolve time: 0.56s
Presolved: 41951 rows, 23834 columns, 150096 nonzeros
Variable types: 0 continuous, 23834 integer (23258 binary)

Root relaxation: objective 8.200000e+01, 2581 iterations, 0.32 seconds

    Nodes    |    Current Node    |     Objective Bounds      |     Work
 Expl Unexpl |  Obj  Depth IntInf | Incumbent    BestBd   Gap | It/Node Time

     0     0   82.00000    0  578          -   82.00000      -     -    1s
     0     0   82.00000    0  691          -   82.00000      -     -    3s
     0     0   82.00000    0  659          -   82.00000      -     -    4s
     0     0   82.00000    0  225          -   82.00000      -     -    6s
     0     0   82.25000    0  356          -   82.25000      -     -   15s
     0     0   83.00000    0  715          -   83.00000      -     -   18s
     0     0   83.00000    0  670          -   83.00000      -     -   21s
     0     0   83.00000    0  364          -   83.00000      -     -   25s
     0     0   83.00000    0  558          -   83.00000      -     -   29s
     0     0   83.00000    0  742          -   83.00000      -     -   35s
     0     0   83.00000    0  740          -   83.00000      -     -   38s
     0     0   83.00000    0  164          -   83.00000      -     -   54s
     0     0   83.00000    0  200          -   83.00000      -     -   55s
     0     0   83.00000    0  155          -   83.00000      -     -   57s
     0     0   83.00000    0  463          -   83.00000      -     -   58s
     0     0   83.00000    0  172          -   83.00000      -     -   61s
     0     0   83.00000    0  422          -   83.00000      -     -   62s
     0     0   83.00000    0  293          -   83.00000      -     -   67s
     0     0   83.00000    0  262          -   83.00000      -     -   73s
     0     2   83.00000    0  262          -   83.00000      -     -   77s
     1     4   83.00000    1  256          -   83.00000      -  1846   82s
    21    20   83.00000   11  263          -   83.00000      -   245   85s
   107    95   83.00000   42  298          -   83.00000      -  83.0   90s
   143   117   83.00000   54  268          -   83.00000      -  82.4   95s
   246   178   83.00000   91  208          -   83.00000      -  56.5  102s
   308   206   83.00000  113  228          -   83.00000      -  53.0  105s
   447   301   83.00000  169  156          -   83.00000      -  52.5  111s
   603   406   83.00000  214  109          -   83.00000      -  50.5  116s
   671   442   83.00000  223  204          -   83.00000      -  52.9  120s
   820   549  122.00000  265  325          -   83.00000      -  63.5  126s
   861   581   83.00000  276   95          -   83.00000      -  69.0  130s
  1192   839   91.00000  423  188          -   83.00000      -  57.5  137s
  1331   944  229.00000  264  225          -   83.00000      -  55.3  152s
  1333   945  229.00000   12  223          -   83.00000      -  55.2  155s
  1335   947   92.00000  292  629          -   83.00000      -  55.1  161s
  1336   947  108.00000   97  457          -   83.00000      -  55.1  165s
  1337   948   87.13889  263  800          -   83.00000      -  55.1  170s
  1338   949   83.00000  191  878          -   83.00000      -  55.0  177s
  1339   949   83.00000  105  767          -   83.00000      -  55.0  187s
  1340   950   88.00000  400  174          -   83.00000      -  54.9  200s
  1341   951   83.00000    6  669          -   83.00000      -  54.9  206s
  1342   951   83.00000  207  244          -   83.00000      -  54.9  226s
  1343   952   84.00000  296  526          -   83.00000      -  54.8  232s
  1344   953   84.00000  327  199          -   83.00000      -  54.8  255s
  1345   953  101.00000  163  543          -   83.00000      -  54.7  263s
  1346   954  229.00000  380  139          -   83.00000      -  54.7  276s
  1347   955   84.00000  303  562          -   83.00000      -  54.6  287s
  1348   955   84.00000  266   80          -   83.00000      -  54.6  304s
  1349   956  230.00000  417  280          -   83.00000      -  54.6  326s
  1350   957  227.00000  454  131          -   83.00000      -  54.5  344s
  1351   957  229.00000  264  465          -   83.00000      -  54.5  360s
  1352   958   83.00000  200   62          -   83.00000      -  54.4  380s
  1353   959  229.00000   12  428          -   83.00000      -  54.4  393s
  1354   959  229.00000    4   39          -   83.00000      -  54.4  414s
  1355   960   92.00000  292  166          -   83.00000      -  54.3  416s
  1356   961  108.00000   97   80          -   83.00000      -  54.3  426s
H 1357   912                      83.0000000   83.00000  0.00%  54.2  434s

Cutting planes:
  Learned: 4
  Gomory: 8
  Cover: 109
  Implied bound: 254
  Projected Implied bound: 5
  Clique: 470
  MIR: 73
  Flow cover: 106
  GUB cover: 32
  Zero half: 28

Explored 1357 nodes (467897 simplex iterations) in 434.62 seconds
Thread count was 4 (of 4 available processors)

Solution count 1: 83 
Pool objective bound 83

Optimal solution found (tolerance 1.00e-04)
Best objective 8.300000000000e+01, best bound 8.300000000000e+01, gap 0.0000%
Optimal schedule length = 84 cycles
Critical path length = 83 cycles



******************* First scheduling period on one processor********************
***************p[i] is packet i from the first scheduling period****************
|               t=0               |               t=1               |               t=2               |               t=3               |
|        int_insert_MATCH         |        vlan_decap_MATCH         |       int_inst_0003_MATCH       |          int_bos_MATCH          |
|            rid_MATCH            |tunnel_decap_process_inner_MATCH |tunnel_decap_process_outer_MATCH |                                 |
|    egress_port_mapping_MATCH    |          mirror_MATCH           |                                 |                                 |

|               t=4               |               t=5               |               t=6               |               t=7               |
|       int_inst_0811_MATCH       |                                 |                                 |        egress_nat_MATCH         |

|               t=8               |               t=9               |              t=10               |              t=11               |
|                                 |          _condition_62          |          _condition_64          |   egress_port_mapping_ACTION    |
|                                 |        int_insert_ACTION        |          _condition_59          |          rewrite_MATCH          |
|                                 |          _condition_57          |        vlan_decap_ACTION        |                                 |
|                                 |          _condition_56          |          mirror_ACTION          |                                 |
|                                 |          _condition_55          |       replica_type_MATCH        |                                 |
|                                 |          _condition_58          |                                 |                                 |
|                                 |           rid_ACTION            |                                 |                                 |

|              t=12               |              t=13               |              t=14               |              t=15               |
|      int_inst_0003_ACTION       |          _condition_60          |                                 |tunnel_decap_process_inner_ACTION|
|      egress_qos_map_MATCH       |          _condition_70          |                                 |tunnel_decap_process_outer_ACTION|
|                                 |          _condition_72          |                                 |                                 |

|              t=16               |              t=17               |              t=18               |              t=19               |
|        l3_rewrite_MATCH         |   egress_l4port_fields_MATCH    |                                 |       replica_type_ACTION       |
|     rewrite_multicast_MATCH     |                                 |                                 |                                 |

|              t=20               |              t=21               |              t=22               |              t=23               |
|         rewrite_ACTION          |          _condition_63          |        egress_vni_MATCH         |     egress_vlan_xlate_MATCH     |
|          _condition_61          |          _condition_66          |tunnel_encap_process_outer_MATCH |                                 |
|tunnel_encap_process_inner_MATCH |          _condition_67          |            mtu_MATCH            |                                 |
|                                 |      egress_bd_stats_MATCH      |                                 |                                 |
|                                 |      egress_qos_map_ACTION      |                                 |                                 |
|                                 |       egress_bd_map_MATCH       |                                 |                                 |

|              t=24               |              t=25               |              t=26               |              t=27               |
|                                 |                                 |    rewrite_multicast_ACTION     |                                 |

|              t=28               |              t=29               |              t=30               |              t=31               |
|                                 |                                 |      egress_bd_map_ACTION       |          _condition_65          |
|                                 |                                 |                                 |        egress_nat_ACTION        |
|                                 |                                 |                                 |        l3_rewrite_ACTION        |
|                                 |                                 |                                 |       smac_rewrite_MATCH        |
|                                 |                                 |                                 |          _condition_74          |

|              t=32               |              t=33               |              t=34               |              t=35               |
|           mtu_ACTION            |    egress_l4_dst_port_MATCH     |                                 |  int_meta_header_update_MATCH   |
|   egress_l4port_fields_ACTION   |    egress_l4_src_port_MATCH     |                                 |       int_inst_0407_MATCH       |

|              t=40               |              t=41               |              t=42               |              t=43               |
|       smac_rewrite_ACTION       |tunnel_encap_process_inner_ACTION|    egress_l4_src_port_ACTION    |      int_outer_encap_MATCH      |
|        egress_vni_ACTION        |                                 |tunnel_encap_process_outer_ACTION|      tunnel_rewrite_MATCH       |
|                                 |                                 |    egress_l4_dst_port_ACTION    |                                 |

|              t=52               |              t=53               |              t=54               |              t=55               |
|      tunnel_rewrite_ACTION      |    tunnel_dst_rewrite_MATCH     |       int_inst_1215_MATCH       |                                 |
|      int_inst_0407_ACTION       |    tunnel_dmac_rewrite_MATCH    |    tunnel_smac_rewrite_MATCH    |                                 |
|                                 |    tunnel_src_rewrite_MATCH     |                                 |                                 |

|              t=56               |              t=57               |              t=58               |              t=59               |
|        tunnel_mtu_MATCH         |                                 |                                 |                                 |

|              t=60               |              t=61               |              t=62               |              t=63               |
|                                 |                                 |    tunnel_src_rewrite_ACTION    |         int_bos_ACTION          |
|                                 |                                 |    tunnel_dst_rewrite_ACTION    |   tunnel_smac_rewrite_ACTION    |
|                                 |                                 |   tunnel_dmac_rewrite_ACTION    |      egress_ipv6_acl_MATCH      |
|                                 |                                 |                                 |       egress_ip_acl_MATCH       |

|              t=64               |              t=65               |              t=66               |              t=67               |
|      egress_mac_acl_MATCH       |  int_meta_header_update_ACTION  |                                 |                                 |
|                                 |      int_inst_0811_ACTION       |                                 |                                 |
|                                 |      egress_filter_ACTION       |                                 |                                 |

|              t=68               |              t=69               |              t=70               |              t=71               |
|                                 |                                 |          _condition_68          |                                 |
|                                 |                                 |     egress_bd_stats_ACTION      |                                 |
|                                 |                                 |          _condition_73          |                                 |

|              t=72               |              t=73               |              t=74               |              t=75               |
|        tunnel_mtu_ACTION        |          _condition_69          |     egress_system_acl_MATCH     |                                 |
|     int_outer_encap_ACTION      |     egress_ipv6_acl_ACTION      |                                 |                                 |
|      int_inst_1215_ACTION       |      egress_ip_acl_ACTION       |                                 |                                 |
|                                 |          _condition_71          |                                 |                                 |
|                                 |      egress_mac_acl_ACTION      |                                 |                                 |

|              t=80               |              t=81               |              t=82               |              t=83               |
|                                 |                                 |                                 |    egress_system_acl_ACTION     |
|                                 |                                 |                                 |    egress_vlan_xlate_ACTION     |
|                                 |                                 |                                 |    egress_filter_drop_ACTION    |




************************* Steady state on one processor*************************
***************p[u, v] is packet v from u scheduling periods ago****************
|                 t=0                  |                 t=1                  |                 t=2                  |                 t=3                  |
|        p[6].tunnel_mtu_ACTION        |          p[1]._condition_60          |       p[0].int_inst_0003_MATCH       |         p[5].int_bos_ACTION          |
|     p[6].int_outer_encap_ACTION      |          p[6]._condition_69          |    p[5].tunnel_src_rewrite_ACTION    |          p[0].int_bos_MATCH          |
|        p[0].int_insert_MATCH         |     p[6].egress_ipv6_acl_ACTION      |     p[6].egress_system_acl_MATCH     |   p[5].tunnel_smac_rewrite_ACTION    |
|            p[0].rid_MATCH            |      p[6].egress_ip_acl_ACTION       |p[0].tunnel_decap_process_outer_MATCH |      p[5].egress_ipv6_acl_MATCH      |
|      p[1].int_inst_0003_ACTION       |        p[0].vlan_decap_MATCH         |    p[2].rewrite_multicast_ACTION     |       p[5].egress_ip_acl_MATCH       |
|      p[6].int_inst_1215_ACTION       |p[0].tunnel_decap_process_inner_MATCH |    p[5].tunnel_dst_rewrite_ACTION    |p[1].tunnel_decap_process_inner_ACTION|
|    p[0].egress_port_mapping_MATCH    |          p[0].mirror_MATCH           |   p[5].tunnel_dmac_rewrite_ACTION    |p[1].tunnel_decap_process_outer_ACTION|
|      p[1].egress_qos_map_MATCH       |          p[6]._condition_71          |                                      |                                      |
|                                      |          p[1]._condition_70          |                                      |                                      |
|                                      |          p[1]._condition_72          |                                      |                                      |
|                                      |      p[6].egress_mac_acl_ACTION      |                                      |                                      |

|                 t=4                  |                 t=5                  |                 t=6                  |                 t=7                  |
|      p[4].tunnel_rewrite_ACTION      |  p[5].int_meta_header_update_ACTION  |    p[3].egress_l4_src_port_ACTION    |          p[2]._condition_65          |
|       p[0].int_inst_0811_MATCH       |      p[5].int_inst_0811_ACTION       |p[3].tunnel_encap_process_outer_ACTION|        p[0].egress_nat_MATCH         |
|      p[4].int_inst_0407_ACTION       |    p[4].tunnel_dst_rewrite_MATCH     |       p[4].int_inst_1215_MATCH       |        p[2].egress_nat_ACTION        |
|        p[1].l3_rewrite_MATCH         |   p[1].egress_l4port_fields_MATCH    |      p[2].egress_bd_map_ACTION       |      p[3].int_outer_encap_MATCH      |
|       p[3].smac_rewrite_ACTION       |    p[4].tunnel_dmac_rewrite_MATCH    |    p[4].tunnel_smac_rewrite_MATCH    |       p[1].replica_type_ACTION       |
|      p[5].egress_mac_acl_MATCH       |      p[5].egress_filter_ACTION       |    p[3].egress_l4_dst_port_ACTION    |      p[3].tunnel_rewrite_MATCH       |
|     p[1].rewrite_multicast_MATCH     |    p[4].tunnel_src_rewrite_MATCH     |                                      |        p[2].l3_rewrite_ACTION        |
|        p[3].egress_vni_ACTION        |p[3].tunnel_encap_process_inner_ACTION|                                      |       p[2].smac_rewrite_MATCH        |
|                                      |                                      |                                      |          p[2]._condition_74          |

|                 t=8                  |                 t=9                  |                 t=10                 |                 t=11                 |
|         p[1].rewrite_ACTION          |          p[0]._condition_62          |          p[5]._condition_68          |   p[0].egress_port_mapping_ACTION    |
|           p[2].mtu_ACTION            |          p[1]._condition_63          |          p[0]._condition_64          |     p[1].egress_vlan_xlate_MATCH     |
|        p[4].tunnel_mtu_MATCH         |          p[1]._condition_66          |          p[0]._condition_59          |    p[6].egress_system_acl_ACTION     |
|          p[1]._condition_61          |          p[1]._condition_67          |        p[1].egress_vni_MATCH         |    p[6].egress_vlan_xlate_ACTION     |
|p[1].tunnel_encap_process_inner_MATCH |        p[0].int_insert_ACTION        |        p[0].vlan_decap_ACTION        |    p[6].egress_filter_drop_ACTION    |
|   p[2].egress_l4port_fields_ACTION   |          p[0]._condition_57          |p[1].tunnel_encap_process_outer_MATCH |  p[2].int_meta_header_update_MATCH   |
|                                      |          p[0]._condition_56          |            p[1].mtu_MATCH            |          p[0].rewrite_MATCH          |
|                                      |          p[0]._condition_55          |          p[0].mirror_ACTION          |       p[2].int_inst_0407_MATCH       |
|                                      |          p[0]._condition_58          |     p[5].egress_bd_stats_ACTION      |                                      |
|                                      |    p[2].egress_l4_dst_port_MATCH     |       p[0].replica_type_MATCH        |                                      |
|                                      |      p[1].egress_bd_stats_MATCH      |          p[5]._condition_73          |                                      |
|                                      |      p[1].egress_qos_map_ACTION      |                                      |                                      |
|                                      |           p[0].rid_ACTION            |                                      |                                      |
|                                      |    p[2].egress_l4_src_port_MATCH     |                                      |                                      |
|                                      |       p[1].egress_bd_map_MATCH       |                                      |                                      |




Match units usage (max = 4 units) on one processor
|t=0 |t=1 |t=2 |t=3 |t=4 |t=5 |t=6 |t=7 |t=8 |t=9 |t=10|t=11|
|4.0 |3.0 |3.0 |4.0 |4.0 |4.0 |2.0 |4.0 |2.0 |4.0 |4.0 |4.0 |


Action fields usage (max = 32 fields) on one processor
|t=0 |t=1 |t=2 |t=3 |t=4 |t=5 |t=6 |t=7 |t=8 |t=9 |t=10|t=11|
| 32 | 29 | 32 | 32 | 32 | 32 | 32 | 26 | 25 | 32 | 28 | 32 |


Match packets (max = 4 match packets) on one processor
|t=0 |t=1 |t=2 |t=3 |t=4 |t=5 |t=6 |t=7 |t=8 |t=9 |t=10|t=11|
| 2  | 1  | 2  | 2  | 3  | 2  | 1  | 3  | 2  | 2  | 2  | 3  |


Action packets (max = 2 action packets) on one processor
|t=0 |t=1 |t=2 |t=3 |t=4 |t=5 |t=6 |t=7 |t=8 |t=9 |t=10|t=11|
| 2  | 2  | 2  | 2  | 2  | 2  | 2  | 2  | 2  | 2  | 2  | 2  |


