[options]
mode {mode}
depth {depth}
timeout {timeout}

[engines]
{engines}

[script]
read -formal define.sv
{formal_files}
prep -top {top_module_name}
{scripts}

[files]
{verilog_files}

[file define.sv]
`define SYNTHESIS
`define sfuzz_rand_reg rand reg