<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta http-equiv="X-UA-Compatible" content="ie=edge">

  
  <meta name="author" content="Hanshi Sun">

  
  
  <meta name="description" content="æ•°æ®ç±»å‹ Verilog HDL åŒºåˆ†å¤§å°å†™ Verilog HDL çš„å…³é”®å­—ï¼ˆå¦‚ alwaysã€andã€inputç­‰ï¼‰éƒ½é‡‡ç”¨å°å†™ Verilog HDL çš„æ³¨é‡Šç¬¦å’ŒC&#43;&#43;ä¸€æ · æ•°å­— Syntax: &lt;bitwidth&gt;&#39;&lt;basis&gt;&lt;value&gt; æ•°åˆ¶ è¿›åˆ¶ç¬¦å· å€¼ Example Binary b/B 0,1, x,">
  

  
  <link rel="icon" href="https://preminstrel.github.io/blog/favicon.ico">

  
  
  <meta name="keywords" content=" hugo  latex  theme ">
  

  
  
  
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.css"
  integrity="sha384-KiWOvVjnN8qwAZbuQyWDIbfCLFhLXNETzBQjA/92pIowpC0d2O3nppDGQVgwd2nB" crossorigin="anonymous">
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.js"
  integrity="sha384-0fdwu/T/EQMsQlrHCCHoH10pkPLlKA1jL5dFyUOvB3lfeT2540/2g6YgSi2BL14p" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/contrib/auto-render.min.js"
  integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"></script>
<script>
  document.addEventListener("DOMContentLoaded", function () {
    renderMathInElement(document.body, {
      delimiters: [
        { left: '$$', right: '$$', display: true },
        { left: '\\[', right: '\\]', display: true },
        { left: '$', right: '$', display: false },
        { left: '\\(', right: '\\)', display: false }
      ],
      ignoredTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code', 'option'],
      throwOnError: false
    });
  });
</script>


  

  
  <meta property="og:title" content="Verilog Basic Syntax" />
<meta property="og:description" content="æ•°æ®ç±»å‹ Verilog HDL åŒºåˆ†å¤§å°å†™ Verilog HDL çš„å…³é”®å­—ï¼ˆå¦‚ alwaysã€andã€inputç­‰ï¼‰éƒ½é‡‡ç”¨å°å†™ Verilog HDL çš„æ³¨é‡Šç¬¦å’ŒC&#43;&#43;ä¸€æ · æ•°å­— Syntax: &lt;bitwidth&gt;&#39;&lt;basis&gt;&lt;value&gt; æ•°åˆ¶ è¿›åˆ¶ç¬¦å· å€¼ Example Binary b/B 0,1, x," />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://preminstrel.github.io/blog/post/2021/10/16/verilog-basic-syntax/" />
<meta property="article:published_time" content="2021-10-16T11:39:41+08:00" />
<meta property="article:modified_time" content="2021-10-16T11:39:41+08:00" />


  
  <link rel="canonical" href="https://preminstrel.github.io/blog/post/2021/10/16/verilog-basic-syntax/">

  
  
  <meta itemprop="name" content="Verilog Basic Syntax">
<meta itemprop="description" content="æ•°æ®ç±»å‹ Verilog HDL åŒºåˆ†å¤§å°å†™ Verilog HDL çš„å…³é”®å­—ï¼ˆå¦‚ alwaysã€andã€inputç­‰ï¼‰éƒ½é‡‡ç”¨å°å†™ Verilog HDL çš„æ³¨é‡Šç¬¦å’ŒC&#43;&#43;ä¸€æ · æ•°å­— Syntax: &lt;bitwidth&gt;&#39;&lt;basis&gt;&lt;value&gt; æ•°åˆ¶ è¿›åˆ¶ç¬¦å· å€¼ Example Binary b/B 0,1, x,">
<meta itemprop="datePublished" content="2021-10-16T11:39:41&#43;08:00" />
<meta itemprop="dateModified" content="2021-10-16T11:39:41&#43;08:00" />
<meta itemprop="wordCount" content="1277">



<meta itemprop="keywords" content="Verilog," />

  
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/common.css'>
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/content.css'>

  
  
  <title>Verilog Basic Syntax - Blog de Preminstrel</title>
  

  
  <meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Verilog Basic Syntax"/>
<meta name="twitter:description" content="æ•°æ®ç±»å‹ Verilog HDL åŒºåˆ†å¤§å°å†™ Verilog HDL çš„å…³é”®å­—ï¼ˆå¦‚ alwaysã€andã€inputç­‰ï¼‰éƒ½é‡‡ç”¨å°å†™ Verilog HDL çš„æ³¨é‡Šç¬¦å’ŒC&#43;&#43;ä¸€æ · æ•°å­— Syntax: &lt;bitwidth&gt;&#39;&lt;basis&gt;&lt;value&gt; æ•°åˆ¶ è¿›åˆ¶ç¬¦å· å€¼ Example Binary b/B 0,1, x,"/>


  
<link rel="stylesheet" href='https://preminstrel.github.io/blog/css/single.css'>

</head>

<body>
  <div id="wrapper">
    <header id="header">
  <h1>
    <a href="https://preminstrel.github.io/blog/">Blog de Preminstrel</a>
  </h1>

  <nav>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/">Post</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/post/">Archives</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/about/">About</a>
    </span>
    
  </nav>
</header>

    
<main id="main" class="post">
  
  
  <h1>Verilog Basic Syntax</h1>
  
  <div>
    <b>Keywords: </b>
    
    <a class="link" href='https://preminstrel.github.io/blog/tags/verilog'>#Verilog</a>
    
  </div>
  
  
  <article class="content">
    
    <h3 id="æ•°æ®ç±»å‹">æ•°æ®ç±»å‹</h3>
<p>Verilog HDL åŒºåˆ†å¤§å°å†™
Verilog HDL çš„å…³é”®å­—ï¼ˆå¦‚ alwaysã€andã€inputç­‰ï¼‰éƒ½é‡‡ç”¨å°å†™
Verilog HDL çš„æ³¨é‡Šç¬¦å’ŒC++ä¸€æ ·</p>
<h4 id="æ•°å­—">æ•°å­—</h4>
<ul>
<li>Syntax: <code>&lt;bitwidth&gt;'&lt;basis&gt;&lt;value&gt;</code></li>
</ul>
<table>
<thead>
<tr>
<th align="center">æ•°åˆ¶</th>
<th align="center">è¿›åˆ¶ç¬¦å·</th>
<th align="center">å€¼</th>
<th align="center">Example</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">Binary</td>
<td align="center">b/B</td>
<td align="center">0,1, x, z</td>
<td align="center">8&rsquo;b11000101</td>
</tr>
<tr>
<td align="center">Octal</td>
<td align="center">o/O</td>
<td align="center">0~7, x, z</td>
<td align="center">8&rsquo;o305</td>
</tr>
<tr>
<td align="center">Decimal</td>
<td align="center">d/D</td>
<td align="center">0~9</td>
<td align="center">4&rsquo;d61</td>
</tr>
<tr>
<td align="center">Hexadecimal</td>
<td align="center">h/H</td>
<td align="center">0~f, x, z</td>
<td align="center">8&rsquo;hc5</td>
</tr>
</tbody>
</table>
<h4 id="å¸¸é‡">å¸¸é‡</h4>
<ul>
<li>Syntax: <code>parameter å‚æ•°å1=è¡¨è¾¾å¼, å‚æ•°å2=è¡¨è¾¾å¼, ...;</code></li>
</ul>
<p>Example:</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#a2f;font-weight:bold">parameter</span> count_bits <span style="color:#666">=</span> <span style="color:#666">8</span>;
<span style="color:#a2f;font-weight:bold">parameter</span> sel <span style="color:#666">=</span> <span style="color:#666">8</span>, code <span style="color:#666">=</span> <span style="color:#666">8&#39;ha3</span>;
<span style="color:#a2f;font-weight:bold">parameter</span> datawidth <span style="color:#666">=</span> <span style="color:#666">8</span>; addrwidth <span style="color:#666">=</span> datawidth <span style="color:#666">*</span> <span style="color:#666">2</span>
</code></pre></div><p>å¥½å¤„ï¼šä¾¿äºé˜…è¯»ã€ä¿®æ”¹ã€å¢å¼º module çš„é€šç”¨æ€§</p>
<h4 id="å˜é‡">å˜é‡</h4>
<h5 id="category">Category</h5>
<h6 id="ç½‘ç»œå‹nets-type">ç½‘ç»œå‹ï¼ˆnets typeï¼‰ï¼š</h6>
<ul>
<li>ç¡¬ä»¶ç”µè·¯ä¸­å„ç§è¿æ¥</li>
<li>è¾“å‡ºå§‹ç»ˆæ ¹æ®è¾“å…¥çš„å˜åŒ–è€Œæ›´æ–°å…¶å€¼çš„å˜åŒ–</li>
</ul>
<table>
<thead>
<tr>
<th align="center">Type</th>
<th align="center">Function</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">wire, tri</td>
<td align="center">è¿çº¿ç±»å‹</td>
</tr>
<tr>
<td align="center">wor, trior</td>
<td align="center">å¤šé‡é©±åŠ¨æ—¶ï¼Œå…·æœ‰<strong class=chinese>çº¿æˆ–</strong>åŠŸèƒ½çš„è¿çº¿å‹</td>
</tr>
<tr>
<td align="center">wand, triand</td>
<td align="center">å¤šé‡é©±åŠ¨æ—¶ï¼Œå…·æœ‰<strong class=chinese>çº¿ä¸</strong>åŠŸèƒ½çš„è¿çº¿å‹</td>
</tr>
<tr>
<td align="center">tri1/tri0</td>
<td align="center">ä¸Šæ‹‰ç”µé˜»/ä¸‹æ‹‰ç”µé˜»</td>
</tr>
<tr>
<td align="center">supply1/supply0</td>
<td align="center">ç”µæºï¼ˆé€»è¾‘1ï¼‰/åœ°ï¼ˆé€»è¾‘0ï¼‰</td>
</tr>
</tbody>
</table>
<p><strong>wireå‹å˜é‡</strong>
Syntax: <code>wire data1, data2, ..., datan;</code>
Example:</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#0b0;font-weight:bold">wire</span> a, b, c
<span style="color:#0b0;font-weight:bold">wire</span> [<span style="color:#666">7</span><span style="color:#666">:</span><span style="color:#666">0</span>] databus  	<span style="color:#080;font-style:italic">//define 8 bits data bus
</span><span style="color:#080;font-style:italic"></span><span style="color:#0b0;font-weight:bold">wire</span> [<span style="color:#666">20</span><span style="color:#666">:</span><span style="color:#666">1</span>] addrbus 	<span style="color:#080;font-style:italic">//define 20 bits address bus 
</span></code></pre></div><ul>
<li>æœ€å¸¸ç”¨çš„ nets å‹å˜é‡</li>
<li>å¸¸ç”¨æ¥è¡¨ç¤ºç”¨ assign è¯­å¥èµ‹å€¼çš„ç»„åˆé€»è¾‘ä¿¡å·</li>
<li>å–å€¼ä¸º 0ï¼Œ1ï¼Œxï¼Œz</li>
<li>Verilog HDL æ¨¡å—ä¸­çš„è¾“å…¥/è¾“å‡ºä¿¡å·<strong class=chinese>ç±»å‹ç¼ºçœ</strong>æ—¶ï¼Œè‡ªåŠ¨å®šä¹‰ä¸º<em>wire</em>å‹å˜é‡</li>
</ul>
<h6 id="å¯„å­˜å™¨å‹register-type">å¯„å­˜å™¨å‹ï¼ˆregister typeï¼‰ï¼š</h6>
<ul>
<li>ç¡¬ä»¶ç”µè·¯ä¸­å…·æœ‰çŠ¶æ€ä¿æŒä½œç”¨çš„å™¨ä»¶ï¼Œå¦‚è§¦å‘å™¨å’Œå¯„å­˜å™¨</li>
</ul>
<table>
<thead>
<tr>
<th align="center">Type</th>
<th>Function</th>
<th align="center">Instance</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">reg</td>
<td>å¸¸ç”¨çš„registerå‹å˜é‡</td>
<td align="center">å¦‚è§¦å‘å™¨ã€å¯„å­˜å™¨ç­‰</td>
</tr>
<tr>
<td align="center">integer</td>
<td>32ä½å¸¦ç¬¦å·æ•´å‹å˜é‡</td>
<td align="center">-</td>
</tr>
<tr>
<td align="center">real</td>
<td>64ä½å¸¦ç¬¦å·å®æ•°å‹å˜é‡</td>
<td align="center">-</td>
</tr>
<tr>
<td align="center">time</td>
<td>æ— ç¬¦å·æ—¶é—´å˜é‡</td>
<td align="center">-</td>
</tr>
</tbody>
</table>
<p>Syntax: <code>reg data1, data2, ..., datan;</code>
Example:</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#0b0;font-weight:bold">reg</span> a, b, c
<span style="color:#0b0;font-weight:bold">reg</span> [<span style="color:#666">8</span><span style="color:#666">:</span><span style="color:#666">1</span>] databus  	        <span style="color:#080;font-style:italic">//define 8 bits register
</span><span style="color:#080;font-style:italic"></span><span style="color:#0b0;font-weight:bold">reg</span> [<span style="color:#666">7</span><span style="color:#666">:</span><span style="color:#666">0</span>] mymem[<span style="color:#666">1023</span><span style="color:#666">:</span><span style="color:#666">0</span>] 	<span style="color:#080;font-style:italic">//define 1k bytes memory
</span></code></pre></div><h3 id="è¿ç®—ç¬¦">è¿ç®—ç¬¦</h3>
<table>
<thead>
<tr>
<th>Type</th>
<th>operator</th>
<th>æ“ä½œæ•°</th>
</tr>
</thead>
<tbody>
<tr>
<td>ç®—æœ¯</td>
<td>+, -, *, /, %</td>
<td>åŒç›®</td>
</tr>
<tr>
<td>é€»è¾‘</td>
<td>&amp;&amp;, !, ||</td>
<td>åŒç›®/å•ç›®</td>
</tr>
<tr>
<td>ä½</td>
<td>~, &amp;, |, ^, ^~, ~^ï¼ˆæŒ‰ä½åŒæˆ–ï¼‰</td>
<td>å•ç›®ã€åŒç›®</td>
</tr>
<tr>
<td>å…³ç³»</td>
<td>&lt;, &lt;=, &gt;, &gt;=</td>
<td>åŒç›®</td>
</tr>
<tr>
<td>ç­‰å¼</td>
<td>==, !=, ==== ï¼ˆå…¨ç­‰ï¼‰, !==</td>
<td>åŒç›®</td>
</tr>
<tr>
<td>ç¼©å‡</td>
<td>&amp;, |, ~&amp;, ~|, ^, ^~, ~^</td>
<td>å•ç›®</td>
</tr>
<tr>
<td>ç§»ä½</td>
<td>&raquo;, &laquo;</td>
<td>å•ç›®</td>
</tr>
<tr>
<td>æ¡ä»¶</td>
<td>?:</td>
<td>ä¸‰ç›®</td>
</tr>
<tr>
<td>è¿æ¥</td>
<td>{}</td>
<td></td>
</tr>
</tbody>
</table>
<ul>
<li>== å’Œ ==== çš„åŒºåˆ«ï¼šå‰è€…ç»“æœå¯èƒ½ä¸º xï¼Œè€Œåè€…åªæœ‰ 0 å’Œ 1 ä¸¤ç§ã€‚</li>
</ul>
<h3 id="è¯­å¥">è¯­å¥</h3>
<h4 id="è¿‡ç¨‹å—">è¿‡ç¨‹å—</h4>
<h5 id="always-è¿‡ç¨‹å—">always è¿‡ç¨‹å—</h5>
<p>å½“è¡¨è¾¾å¼çš„å€¼å‘ç”Ÿæ”¹å˜æ—¶ï¼Œå°±æ‰§è¡Œä¸€éå—å†…è¯­å¥</p>
<ul>
<li>always è¿‡ç¨‹å—æ˜¯<strong class=chinese>ä¸èƒ½åµŒå¥—ä½¿ç”¨çš„</strong></li>
</ul>
<h6 id="template">Template</h6>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#a2f;font-weight:bold">always</span> @(<span style="color:#666">&lt;</span>signal<span style="color:#666">&gt;</span>)
<span style="color:#a2f;font-weight:bold">begin</span>
	<span style="color:#080;font-style:italic">//è¿‡ç¨‹èµ‹å€¼
</span><span style="color:#080;font-style:italic"></span>	<span style="color:#080;font-style:italic">//if è¯­å¥
</span><span style="color:#080;font-style:italic"></span>	<span style="color:#080;font-style:italic">//case è¯­å¥
</span><span style="color:#080;font-style:italic"></span>	<span style="color:#080;font-style:italic">//while, repeat, for è¯­å¥
</span><span style="color:#080;font-style:italic"></span>	<span style="color:#080;font-style:italic">// task, functiony è°ƒç”¨
</span></code></pre></div><h6 id="posedge-å’Œ-negedge-å…³é”®å­—">posedge å’Œ negedge å…³é”®å­—</h6>
<p>clk ä¸ºåŒæ­¥æ—¶åºç”µè·¯çš„æ—¶é’Ÿä¿¡å·ï¼Œè€Œ clear ä¸ºå¼‚æ­¥æ¸…é›¶ä¿¡å·</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#080;font-style:italic">//ä¸Šå‡æ²¿è§¦å‘ã€é«˜ç”µå¹³æ¸…é›¶æœ‰æ•ˆ
</span><span style="color:#080;font-style:italic"></span><span style="color:#a2f;font-weight:bold">always</span> @(<span style="color:#a2f;font-weight:bold">posedge</span> clk <span style="color:#a2f;font-weight:bold">or</span> <span style="color:#a2f;font-weight:bold">posedge</span> clear)
</code></pre></div><h5 id="initial-è¿‡ç¨‹å—">initial è¿‡ç¨‹å—</h5>
<h6 id="template-1">Template</h6>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#a2f;font-weight:bold">initial</span>
	<span style="color:#a2f;font-weight:bold">begin</span>
		sentence1;
		sentence2;
		...;
	<span style="color:#a2f;font-weight:bold">end</span>
</code></pre></div><p>Example</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#a2f;font-weight:bold">initial</span>
	<span style="color:#a2f;font-weight:bold">begin</span>
		reg1<span style="color:#666">=</span><span style="color:#666">0</span>;
		<span style="color:#a2f;font-weight:bold">for</span> (addr <span style="color:#666">=</span> <span style="color:#666">0</span>; addr <span style="color:#666">&lt;</span> size; addr <span style="color:#666">=</span> addr <span style="color:#666">+</span> <span style="color:#666">1</span>)
			memory[addr] <span style="color:#666">=</span> <span style="color:#666">0</span>;
	<span style="color:#a2f;font-weight:bold">end</span>
</code></pre></div><h6 id="è¯´æ˜">è¯´æ˜</h6>
<ul>
<li>ä¸»è¦é¢å‘åŠŸèƒ½æ¨¡æ‹Ÿï¼Œé€šå¸¸ä¸å…·æœ‰å¯ç»¼åˆæ€§ï¼Œåªç”¨äºæµ‹è¯•æ–‡ä»¶ï¼ˆtestbenchï¼‰</li>
<li>æ¨¡æ‹Ÿ 0 æ—¶åˆ»å¼€å§‹æ‰§è¡Œï¼Œ<strong class=chinese>åªæ‰§è¡Œä¸€æ¬¡</strong></li>
<li>åŒä¸€æ¨¡å—å†…çš„å¤šä¸ª initial è¿‡ç¨‹å—ï¼Œæ¨¡æ‹Ÿ 0 æ—¶åˆ»å¼€å§‹<strong class=chinese>å¹¶è¡Œ</strong>æ‰§è¡Œ</li>
<li>initial è¿‡ç¨‹å—<strong class=chinese>ä¸èƒ½åµŒå¥—ä½¿ç”¨</strong></li>
</ul>
<h4 id="èµ‹å€¼è¯­å¥">èµ‹å€¼è¯­å¥</h4>
<h5 id="è¿ç»­èµ‹å€¼è¯­å¥assign">è¿ç»­èµ‹å€¼è¯­å¥ï¼ˆassignï¼‰</h5>
<p>å¸¸ç”¨äºå¯¹ wire å‹å˜é‡è¿›è¡Œèµ‹å€¼</p>
<div class="highlight"><pre style="background-color:#f8f8f8;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#a2f;font-weight:bold">input</span> a, b;
<span style="color:#a2f;font-weight:bold">output</span> c;
<span style="color:#a2f;font-weight:bold">assign</span> c <span style="color:#666">=</span> a <span style="color:#666">&amp;</span> b;
</code></pre></div><h5 id="è¿‡ç¨‹èµ‹å€¼è¯­å¥">è¿‡ç¨‹èµ‹å€¼è¯­å¥</h5>
<p>å¸¸ç”¨äº reg å‹å˜é‡è¿›è¡Œèµ‹å€¼
<strong class=chinese>éé˜»å¡èµ‹å€¼</strong>ï¼šä¸€æ¡éé˜»å¡èµ‹å€¼è¯­å¥çš„æ‰§è¡Œæ˜¯ä¸ä¼šé˜»å¡ä¸‹ä¸€æ¡è¯­å¥çš„æ‰§è¡Œï¼Œåœ¨æœ¬æ¡éé˜»å¡èµ‹å€¼è¯­å¥æ‰§è¡Œå®Œæ¯•å‰ï¼Œä¸‹ä¸€æ¡è¯­å¥ä¹Ÿå¯å¼€å§‹æ‰§è¡Œ</p>
<ul>
<li>éé˜»å¡èµ‹å€¼è¯­å¥åœ¨è¿‡ç¨‹å—ç»“æŸæ—¶æ‰å®Œæˆèµ‹å€¼æ“ä½œï¼Œåœ¨ä¸€ä¸ªè¿‡ç¨‹å—å†…çš„å¤šä¸ªéé˜»å¡èµ‹å€¼è¯­å¥æ˜¯å¹¶è¡Œæ‰§è¡Œçš„</li>
<li>èµ‹å€¼ç¬¦å· <code>&lt;=</code></li>
</ul>
<p><strong class=chinese>é˜»å¡èµ‹å€¼</strong>ï¼š</p>
<ul>
<li>è¯¥è¯­å¥ç»“æŸæ—¶å°±å®Œæˆèµ‹å€¼æ“ä½œï¼Œå‰é¢çš„è¯­å¥æ²¡æœ‰å®Œæˆå‰ï¼Œåé¢æ— æ³•æ‰§è¡Œï¼Œæ‰€ä»¥åœ¨ä¸€ä¸ªè¿‡ç¨‹å—ä¸­ï¼Œå¤šä¸ªé˜»å¡èµ‹å€¼è¯­å¥æ˜¯é¡ºåºæ‰§è¡Œçš„</li>
<li>èµ‹å€¼ç¬¦å· <code>=</code></li>
</ul>
<h4 id="è¯­æ³•è¦ç‚¹">è¯­æ³•è¦ç‚¹</h4>
<ol>
<li>always é‡Œé¢èµ‹å€¼å·¦è¾¹å¿…é¡»å£°æ˜ä¸º reg</li>
<li>assign è¡¨è¾¾å¼å·¦è¾¹å¿…é¡»å£°æ˜ wire</li>
<li>è¾¹æ²¿è§¦å‘ç”Ÿæˆå¯„å­˜å™¨çš„æ—¶åºé€»è¾‘</li>
<li>ç”µå¹³è§¦å‘æ¡ä»¶å®Œæ•´ï¼Œç”Ÿæˆç»„åˆé€»è¾‘</li>
<li>ç”µå¹³è§¦å‘ï¼Œæ¡ä»¶ä¸å®Œæ•´ï¼Œç”Ÿæˆé”å­˜å™¨çš„æ—¶åºé€»è¾‘</li>
<li>å£°æ˜æˆ regï¼Œä¸ä¸€å®šå¾—åˆ°å¯„å­˜å™¨ï¼›å£°æ˜æˆ regï¼Œä¹Ÿå¯èƒ½å¾—åˆ°é”å­˜å™¨</li>
</ol>
<h4 id="coding-è¦ç‚¹">Coding è¦ç‚¹</h4>
<ul>
<li>å¦‚æœæ˜¯è¾¹æ²¿è§¦å‘çš„é€»è¾‘ï¼Œæ¯”å¦‚ <code>always@(posedge clk)</code>ï¼Œé‡Œé¢ä¸€å¾‹ä½¿ç”¨ <code>&lt;=</code> èµ‹å€¼</li>
<li>å¦‚æœæ˜¯ç”µå¹³è§¦å‘çš„é€»è¾‘ï¼Œä¸€å¾‹ä½¿ç”¨ <code>=</code> èµ‹å€¼ï¼Œé€»è¾‘ç®€å•ç”¨ assign è¯­å¥ï¼›é€»è¾‘å¤æ‚ï¼Œç”¨ always è¯­å¥ï¼›åˆ†æ”¯æ¡ä»¶å†™å®Œæ•´ï¼Œé˜²æ­¢å‡ºç°é”å­˜å™¨</li>
</ul>

    
  </article>
  <div class="paginator">
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/16/hello_world/">â† prev</a>
    
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/16/obsidian-review/">next â†’</a>
    
  </div>
  <div class="comment">
    
    
    
    
    
    
  </div>
  
</main>

    <footer id="footer">
  <div>
    <span>Â© 2021</span> - <span>2022</span>
  </div>

  <div>
    <span>Powered by </span>
    <a class="link" href="https://gohugo.io/">Hugo</a>
    <span> ğŸ¦ Theme </span>
    <a class="link" href="https://github.com/queensferryme/hugo-theme-texify">TeXify</a>
  </div>

  <div class="footnote">
    <span>Follow me on <a class=link href=https://github.com/preminstrel>GitHub</a>,
<a class=link href=https://twitter.com/preminstrel>Twitter</a> or
<a class=link href=/index.xml>RSS</a> |
<a class=link href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank rel=noopener>CC BY-NC-SA 4.0</a>
</span>
  </div>
</footer>

  </div>

  
  

  
  

  
  

</body>

</html>
