// Seed: 2219306418
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    input wand id_4,
    input tri1 id_5
    , id_10,
    input wor id_6,
    output tri id_7,
    output supply0 id_8
);
  if (1'b0 + id_5) begin : LABEL_0
    wire id_11;
  end else begin : LABEL_0
    wire id_12;
  end
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7
);
  wor id_9 = id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_9,
      id_4,
      id_9,
      id_7,
      id_1,
      id_3
  );
  assign modCall_1.type_2 = 0;
  wire id_10;
  assign id_0 = 1;
  wire id_11;
  assign id_6 = 1 + id_7;
endmodule
