{
    "flags": [
        "--any_contingency",
        "--cpu=Cortex-M0plus",
        "--ide=mbed",
        "--keep=os_cb_sections",
        "--legacyalign",
        "--library_type=microlib",
        "--predefine=\"-DMBED_BOOT_STACK_SIZE=1024\"",
        "--predefine=\"-DMBED_RAM_SIZE=0x9000\"",
        "--predefine=\"-DMBED_RAM_START=0x20000000\"",
        "--predefine=\"-DMBED_ROM_SIZE=0x20000\"",
        "--predefine=\"-DMBED_ROM_START=0x8000000\"",
        "--predefine=\"-DXIP_ENABLE=0\"",
        "--remove",
        "--show_full_path",
        "--verbose"
    ],
    "macros": [],
    "symbols": [
        "ARM_MATH_CM0PLUS",
        "COMPONENT_FLASHIAP=1",
        "DEVICE_ANALOGIN=1",
        "DEVICE_ANALOGOUT=1",
        "DEVICE_FLASH=1",
        "DEVICE_I2C=1",
        "DEVICE_I2CSLAVE=1",
        "DEVICE_I2C_ASYNCH=1",
        "DEVICE_INTERRUPTIN=1",
        "DEVICE_LPTICKER=1",
        "DEVICE_MPU=1",
        "DEVICE_PORTIN=1",
        "DEVICE_PORTINOUT=1",
        "DEVICE_PORTOUT=1",
        "DEVICE_PWMOUT=1",
        "DEVICE_RESET_REASON=1",
        "DEVICE_RTC=1",
        "DEVICE_SERIAL=1",
        "DEVICE_SERIAL_ASYNCH=1",
        "DEVICE_SERIAL_FC=1",
        "DEVICE_SLEEP=1",
        "DEVICE_SPI=1",
        "DEVICE_SPISLAVE=1",
        "DEVICE_SPI_ASYNCH=1",
        "DEVICE_STDIO_MESSAGES=1",
        "DEVICE_USTICKER=1",
        "DEVICE_WATCHDOG=1",
        "EXTRA_IDLE_STACK_REQUIRED",
        "MBED_BUILD_TIMESTAMP=1603012271.3086715",
        "MBED_TICKLESS",
        "STM32G071xx",
        "TARGET_CORTEX",
        "TARGET_CORTEX_M",
        "TARGET_FF_ARDUINO",
        "TARGET_FF_MORPHO",
        "TARGET_LIKE_CORTEX_M0",
        "TARGET_LIKE_MBED",
        "TARGET_M0P",
        "TARGET_MCU_STM32",
        "TARGET_MCU_STM32G0",
        "TARGET_MCU_STM32G071xx",
        "TARGET_NAME=NUCLEO_G071RB",
        "TARGET_NUCLEO_G071RB",
        "TARGET_RELEASE",
        "TARGET_STM",
        "TARGET_STM32G0",
        "TARGET_STM32G071xx",
        "TOOLCHAIN_ARM",
        "TOOLCHAIN_ARMC6",
        "TOOLCHAIN_ARM_STD",
        "TRANSACTION_QUEUE_SIZE_SPI=2",
        "USE_FULL_LL_DRIVER",
        "USE_HAL_DRIVER",
        "__CMSIS_RTOS",
        "__CORTEX_M0PLUS",
        "__MBED_CMSIS_RTOS_CM",
        "__MBED__=1"
    ]
}