static inline unsigned long F_1 ( unsigned long V_1 , int V_2 ,\r\nenum V_3 V_4 )\r\n{\r\nreturn ( V_1 & F_2 ( V_2 ) ) | V_5 | V_4 ;\r\n}\r\nstatic inline unsigned long F_3 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_6 )\r\n{\r\nreturn ( F_4 ( V_1 , V_2 ) << F_5 ( V_2 ) ) | V_6 |\r\n( ( unsigned long ) V_2 << V_7 ) ;\r\n}\r\nstatic inline void F_6 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_6 ,\r\nenum V_3 V_4 )\r\n{\r\nstruct V_8 * V_9 = F_7 () ;\r\nV_9 -> V_10 [ V_4 ] . V_11 = 0 ;\r\nV_9 -> V_10 [ V_4 ] . V_12 = F_8 ( F_3 ( V_1 , V_2 , V_6 ) ) ;\r\nV_9 -> V_10 [ V_4 ] . V_11 = F_8 ( F_1 ( V_1 , V_2 , V_4 ) ) ;\r\n}\r\nstatic inline void F_9 ( enum V_3 V_4 )\r\n{\r\nF_7 () -> V_10 [ V_4 ] . V_11 = 0 ;\r\n}\r\nstatic inline void F_10 ( unsigned long V_1 , int V_2 ,\r\nunsigned long V_6 ,\r\nenum V_3 V_4 )\r\n{\r\nF_6 ( V_1 , V_2 , V_6 , V_4 ) ;\r\nasm volatile("slbmte %0,%1" :\r\n: "r" (mk_vsid_data(ea, ssize, flags)),\r\n"r" (mk_esid_data(ea, ssize, index))\r\n: "memory" );\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nunsigned long V_13 , V_14 , V_15 , V_16 ;\r\nunsigned long V_17 , V_18 ;\r\nV_13 = V_19 [ V_20 ] . V_21 ;\r\nV_14 = V_19 [ V_22 ] . V_21 ;\r\nV_15 = V_23 | V_13 ;\r\nV_16 = V_23 | V_14 ;\r\nV_17 = F_1 ( F_12 () -> V_24 , V_25 , V_26 ) ;\r\nif ( ( V_17 & ~ 0xfffffffUL ) <= V_27 ) {\r\nV_17 &= ~ V_5 ;\r\nV_18 = 0 ;\r\nF_9 ( V_26 ) ;\r\n} else {\r\nF_6 ( F_12 () -> V_24 , V_25 , V_15 , V_26 ) ;\r\nV_18 =\r\nF_13 ( F_7 () -> V_10 [ V_26 ] . V_12 ) ;\r\n}\r\nasm volatile("isync\n"\r\n"slbia\n"\r\n"slbmte %0,%1\n"\r\n"slbmte %2,%3\n"\r\n"isync"\r\n:: "r"(mk_vsid_data(VMALLOC_START, mmu_kernel_ssize, vflags)),\r\n"r"(mk_esid_data(VMALLOC_START, mmu_kernel_ssize, VMALLOC_INDEX)),\r\n"r"(ksp_vsid_data),\r\n"r"(ksp_esid_data)\r\n: "memory");\r\n}\r\nvoid F_14 ( void )\r\n{\r\nF_15 ( ! F_16 () ) ;\r\nF_17 () ;\r\nF_11 () ;\r\nF_12 () -> V_28 = 0 ;\r\n}\r\nvoid F_18 ( void )\r\n{\r\nunsigned long V_16 ;\r\nV_16 = V_23 | V_19 [ V_22 ] . V_21 ;\r\nF_6 ( V_29 , V_25 , V_16 , V_30 ) ;\r\nF_14 () ;\r\n}\r\nstatic inline int F_19 ( unsigned long V_31 , unsigned long V_32 )\r\n{\r\nint V_33 ;\r\nif ( ! F_20 ( V_34 ) )\r\nreturn ( F_21 ( V_31 ) == F_21 ( V_32 ) ) ;\r\nV_33 = ( ( ( V_31 >> V_35 ) != 0 ) +\r\n( ( V_32 >> V_35 ) != 0 ) ) ;\r\nif ( V_33 == 0 )\r\nreturn ( F_21 ( V_31 ) == F_21 ( V_32 ) ) ;\r\nif ( V_33 == 1 )\r\nreturn 0 ;\r\nreturn ( F_22 ( V_31 ) == F_22 ( V_32 ) ) ;\r\n}\r\nvoid F_23 ( struct V_36 * V_37 , struct V_38 * V_39 )\r\n{\r\nunsigned long V_40 ;\r\nunsigned long V_41 = 0 ;\r\nunsigned long V_42 = F_24 ( V_37 ) ;\r\nunsigned long V_43 = F_25 ( V_37 ) ;\r\nunsigned long V_44 ;\r\nF_17 () ;\r\nV_40 = F_12 () -> V_28 ;\r\nif ( ! F_20 ( V_45 ) &&\r\nV_40 <= V_46 ) {\r\nint V_47 ;\r\nasm volatile("isync" : : : "memory");\r\nfor ( V_47 = 0 ; V_47 < V_40 ; V_47 ++ ) {\r\nV_41 = ( unsigned long ) F_12 () -> V_48 [ V_47 ]\r\n<< V_49 ;\r\nV_41 |= F_26 ( V_41 )\r\n<< V_50 ;\r\nV_41 |= V_51 ;\r\nasm volatile("slbie %0" : : "r" (slbie_data));\r\n}\r\nasm volatile("isync" : : : "memory");\r\n} else {\r\nF_11 () ;\r\n}\r\nif ( V_40 == 1 || V_40 > V_46 )\r\nasm volatile("slbie %0" : : "r" (slbie_data));\r\nF_12 () -> V_28 = 0 ;\r\nF_27 ( V_39 ) ;\r\nV_44 = 0x10000000 ;\r\nif ( F_28 ( V_42 ) || F_28 ( V_43 ) ||\r\nF_28 ( V_44 ) )\r\nreturn;\r\nF_29 ( V_42 ) ;\r\nif ( ! F_19 ( V_42 , V_43 ) )\r\nF_29 ( V_43 ) ;\r\nif ( ! F_19 ( V_42 , V_44 ) &&\r\n! F_19 ( V_43 , V_44 ) )\r\nF_29 ( V_44 ) ;\r\n}\r\nstatic inline void F_30 ( unsigned int * V_52 ,\r\nunsigned int V_53 )\r\n{\r\nunsigned int V_54 = ( * V_52 & 0xffff0000 ) | V_53 ;\r\nF_31 ( V_52 , V_54 ) ;\r\n}\r\nvoid F_32 ( T_1 V_55 )\r\n{\r\nif ( V_56 == V_55 )\r\nreturn;\r\nV_56 = V_55 ;\r\nF_30 ( V_57 , V_56 ) ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\nunsigned long V_13 , V_14 , V_58 ;\r\nunsigned long V_15 , V_16 ;\r\nstatic int V_59 ;\r\n#ifdef F_34\r\nunsigned long V_60 ;\r\n#endif\r\nV_13 = V_19 [ V_20 ] . V_21 ;\r\nV_58 = V_19 [ V_61 ] . V_21 ;\r\nV_14 = V_19 [ V_22 ] . V_21 ;\r\nF_12 () -> V_62 = V_23 | V_14 ;\r\n#ifdef F_34\r\nV_60 = V_19 [ V_63 ] . V_21 ;\r\n#endif\r\nif ( ! V_59 ) {\r\nV_59 = 1 ;\r\nF_30 ( V_64 ,\r\nV_23 | V_13 ) ;\r\nF_30 ( V_65 ,\r\nV_23 | V_58 ) ;\r\nF_30 ( V_57 ,\r\nV_56 ) ;\r\nF_35 ( L_1 , V_13 ) ;\r\nF_35 ( L_2 , V_58 ) ;\r\n#ifdef F_34\r\nF_30 ( V_66 ,\r\nV_23 | V_60 ) ;\r\nF_35 ( L_3 , V_60 ) ;\r\n#endif\r\n}\r\nF_12 () -> V_67 = V_68 ;\r\nV_15 = V_23 | V_13 ;\r\nV_16 = V_23 | V_14 ;\r\nasm volatile("isync":::"memory");\r\nasm volatile("slbmte %0,%0"::"r" (0) : "memory");\r\nasm volatile("isync; slbia; isync":::"memory");\r\nF_10 ( V_27 , V_25 , V_15 , V_69 ) ;\r\nF_10 ( V_29 , V_25 , V_16 , V_30 ) ;\r\nF_9 ( V_26 ) ;\r\nif ( F_36 () != V_70 &&\r\n( F_12 () -> V_24 & F_2 ( V_25 ) ) > V_27 )\r\nF_10 ( F_12 () -> V_24 ,\r\nV_25 , V_15 , V_26 ) ;\r\nasm volatile("isync":::"memory");\r\n}
