set_max_delay 30 -fall -from core_clock -fall_from adder1 -through pin1 -fall_through xor1 -to [get_ports clk*] -rise_to port1 -fall_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
