[INF:CM0023] Creating log file ../../build/regression/BindVarsAndEnum/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<161> s<160> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<28> s<2> l<1:1> el<1:7>
n<conditional_Fsm> u<2> t<StringConst> p<28> s<27> l<1:8> el<1:23>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<1:26> el<1:31>
n<> u<4> t<IntVec_TypeBit> p<5> l<1:32> el<1:35>
n<> u<5> t<Data_type> p<6> c<4> l<1:32> el<1:35>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:32> el<1:35>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:32> el<1:35>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:26> el<1:35>
n<reset> u<9> t<StringConst> p<10> l<1:36> el<1:41>
n<> u<10> t<Ansi_port_declaration> p<27> c<8> s<18> l<1:26> el<1:41>
n<> u<11> t<PortDir_Inp> p<16> s<15> l<2:3> el<2:8>
n<> u<12> t<IntVec_TypeBit> p<13> l<2:9> el<2:12>
n<> u<13> t<Data_type> p<14> c<12> l<2:9> el<2:12>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<2:9> el<2:12>
n<> u<15> t<Net_port_type> p<16> c<14> l<2:9> el<2:12>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<2:3> el<2:12>
n<increment> u<17> t<StringConst> p<18> l<2:13> el<2:22>
n<> u<18> t<Ansi_port_declaration> p<27> c<16> s<26> l<2:3> el<2:22>
n<> u<19> t<PortDir_Out> p<24> s<23> l<3:3> el<3:9>
n<> u<20> t<IntegerAtomType_Int> p<21> l<3:10> el<3:13>
n<> u<21> t<Data_type> p<22> c<20> l<3:10> el<3:13>
n<> u<22> t<Data_type_or_implicit> p<23> c<21> l<3:10> el<3:13>
n<> u<23> t<Net_port_type> p<24> c<22> l<3:10> el<3:13>
n<> u<24> t<Net_port_header> p<26> c<19> s<25> l<3:3> el<3:13>
n<count> u<25> t<StringConst> p<26> l<3:14> el<3:19>
n<> u<26> t<Ansi_port_declaration> p<27> c<24> l<3:3> el<3:19>
n<> u<27> t<List_of_port_declarations> p<28> c<10> l<1:24> el<3:21>
n<> u<28> t<Module_ansi_header> p<158> c<1> s<40> l<1:1> el<3:22>
n<> u<29> t<IntVec_TypeBit> p<30> l<5:3> el<5:6>
n<> u<30> t<Data_type> p<34> c<29> s<33> l<5:3> el<5:6>
n<clock> u<31> t<StringConst> p<32> l<5:7> el<5:12>
n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<5:7> el<5:12>
n<> u<33> t<List_of_variable_decl_assignments> p<34> c<32> l<5:7> el<5:12>
n<> u<34> t<Variable_declaration> p<35> c<30> l<5:3> el<5:13>
n<> u<35> t<Data_declaration> p<36> c<34> l<5:3> el<5:13>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5:3> el<5:13>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<5:3> el<5:13>
n<> u<38> t<Module_common_item> p<39> c<37> l<5:3> el<5:13>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<5:3> el<5:13>
n<> u<40> t<Non_port_module_item> p<158> c<39> s<67> l<5:3> el<5:13>
n<> u<41> t<IntVec_TypeLogic> p<52> s<51> l<7:16> el<7:21>
n<1> u<42> t<IntConst> p<43> l<7:23> el<7:24>
n<> u<43> t<Primary_literal> p<44> c<42> l<7:23> el<7:24>
n<> u<44> t<Constant_primary> p<45> c<43> l<7:23> el<7:24>
n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<7:23> el<7:24>
n<0> u<46> t<IntConst> p<47> l<7:25> el<7:26>
n<> u<47> t<Primary_literal> p<48> c<46> l<7:25> el<7:26>
n<> u<48> t<Constant_primary> p<49> c<47> l<7:25> el<7:26>
n<> u<49> t<Constant_expression> p<50> c<48> l<7:25> el<7:26>
n<> u<50> t<Constant_range> p<51> c<45> l<7:23> el<7:26>
n<> u<51> t<Packed_dimension> p<52> c<50> l<7:22> el<7:27>
n<> u<52> t<Enum_base_type> p<59> c<41> s<54> l<7:16> el<7:27>
n<RESET> u<53> t<StringConst> p<54> l<7:29> el<7:34>
n<> u<54> t<Enum_name_declaration> p<59> c<53> s<56> l<7:29> el<7:34>
n<COUNTER> u<55> t<StringConst> p<56> l<7:36> el<7:43>
n<> u<56> t<Enum_name_declaration> p<59> c<55> s<58> l<7:36> el<7:43>
n<COUNTER_DONE> u<57> t<StringConst> p<58> l<7:45> el<7:57>
n<> u<58> t<Enum_name_declaration> p<59> c<57> l<7:45> el<7:57>
n<> u<59> t<Data_type> p<61> c<52> s<60> l<7:11> el<7:58>
n<state> u<60> t<StringConst> p<61> l<7:59> el<7:64>
n<> u<61> t<Type_declaration> p<62> c<59> l<7:3> el<7:65>
n<> u<62> t<Data_declaration> p<63> c<61> l<7:3> el<7:65>
n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<7:3> el<7:65>
n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<7:3> el<7:65>
n<> u<65> t<Module_common_item> p<66> c<64> l<7:3> el<7:65>
n<> u<66> t<Module_or_generate_item> p<67> c<65> l<7:3> el<7:65>
n<> u<67> t<Non_port_module_item> p<158> c<66> s<79> l<7:3> el<7:65>
n<state> u<68> t<StringConst> p<74> s<73> l<8:3> el<8:8>
n<curr_state> u<69> t<StringConst> p<70> l<8:9> el<8:19>
n<> u<70> t<Net_decl_assignment> p<73> c<69> s<72> l<8:9> el<8:19>
n<next_state> u<71> t<StringConst> p<72> l<8:21> el<8:31>
n<> u<72> t<Net_decl_assignment> p<73> c<71> l<8:21> el<8:31>
n<> u<73> t<List_of_net_decl_assignments> p<74> c<70> l<8:9> el<8:31>
n<> u<74> t<Net_declaration> p<75> c<68> l<8:3> el<8:32>
n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<8:3> el<8:32>
n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<8:3> el<8:32>
n<> u<77> t<Module_common_item> p<78> c<76> l<8:3> el<8:32>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<8:3> el<8:32>
n<> u<79> t<Non_port_module_item> p<158> c<78> s<108> l<8:3> el<8:32>
n<> u<80> t<AlwaysKeywd_Always> p<105> s<104> l<11:3> el<11:9>
n<ns> u<81> t<Time_unit> p<82> l<11:13> el<11:15>
n<#10> u<82> t<IntConst> p<83> c<81> l<11:10> el<11:15>
n<> u<83> t<Delay_control> p<84> c<82> l<11:10> el<11:15>
n<> u<84> t<Procedural_timing_control> p<102> c<83> s<101> l<11:10> el<11:15>
n<clock> u<85> t<StringConst> p<86> l<11:16> el<11:21>
n<> u<86> t<Ps_or_hierarchical_identifier> p<89> c<85> s<88> l<11:16> el<11:21>
n<> u<87> t<Bit_select> p<88> l<11:22> el<11:22>
n<> u<88> t<Select> p<89> c<87> l<11:22> el<11:22>
n<> u<89> t<Variable_lvalue> p<97> c<86> s<90> l<11:16> el<11:21>
n<> u<90> t<AssignOp_Assign> p<97> s<96> l<11:22> el<11:23>
n<clock> u<91> t<StringConst> p<92> l<11:25> el<11:30>
n<> u<92> t<Primary_literal> p<93> c<91> l<11:25> el<11:30>
n<> u<93> t<Primary> p<94> c<92> l<11:25> el<11:30>
n<> u<94> t<Expression> p<96> c<93> l<11:25> el<11:30>
n<> u<95> t<Unary_Tilda> p<96> s<94> l<11:24> el<11:25>
n<> u<96> t<Expression> p<97> c<95> l<11:24> el<11:30>
n<> u<97> t<Operator_assignment> p<98> c<89> l<11:16> el<11:30>
n<> u<98> t<Blocking_assignment> p<99> c<97> l<11:16> el<11:30>
n<> u<99> t<Statement_item> p<100> c<98> l<11:16> el<11:31>
n<> u<100> t<Statement> p<101> c<99> l<11:16> el<11:31>
n<> u<101> t<Statement_or_null> p<102> c<100> l<11:16> el<11:31>
n<> u<102> t<Procedural_timing_control_statement> p<103> c<84> l<11:10> el<11:31>
n<> u<103> t<Statement_item> p<104> c<102> l<11:10> el<11:31>
n<> u<104> t<Statement> p<105> c<103> l<11:10> el<11:31>
n<> u<105> t<Always_construct> p<106> c<80> l<11:3> el<11:31>
n<> u<106> t<Module_common_item> p<107> c<105> l<11:3> el<11:31>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<11:3> el<11:31>
n<> u<108> t<Non_port_module_item> p<158> c<107> s<157> l<11:3> el<11:31>
n<> u<109> t<AlwaysKeywd_FF> p<154> s<153> l<13:3> el<13:12>
n<> u<110> t<Edge_Posedge> p<115> s<114> l<13:15> el<13:22>
n<clock> u<111> t<StringConst> p<112> l<13:23> el<13:28>
n<> u<112> t<Primary_literal> p<113> c<111> l<13:23> el<13:28>
n<> u<113> t<Primary> p<114> c<112> l<13:23> el<13:28>
n<> u<114> t<Expression> p<115> c<113> l<13:23> el<13:28>
n<> u<115> t<Event_expression> p<116> c<110> l<13:15> el<13:28>
n<> u<116> t<Event_control> p<117> c<115> l<13:13> el<13:29>
n<> u<117> t<Procedural_timing_control> p<151> c<116> s<150> l<13:13> el<13:29>
n<reset> u<118> t<StringConst> p<119> l<14:7> el<14:12>
n<> u<119> t<Primary_literal> p<120> c<118> l<14:7> el<14:12>
n<> u<120> t<Primary> p<121> c<119> l<14:7> el<14:12>
n<> u<121> t<Expression> p<122> c<120> l<14:7> el<14:12>
n<> u<122> t<Expression_or_cond_pattern> p<123> c<121> l<14:7> el<14:12>
n<> u<123> t<Cond_predicate> p<142> c<122> s<141> l<14:7> el<14:12>
n<curr_state> u<124> t<StringConst> p<125> l<15:3> el<15:13>
n<> u<125> t<Ps_or_hierarchical_identifier> p<128> c<124> s<127> l<15:3> el<15:13>
n<> u<126> t<Bit_select> p<127> l<15:14> el<15:14>
n<> u<127> t<Select> p<128> c<126> l<15:14> el<15:14>
n<> u<128> t<Variable_lvalue> p<133> c<125> s<132> l<15:3> el<15:13>
n<RESET> u<129> t<StringConst> p<130> l<15:17> el<15:22>
n<> u<130> t<Primary_literal> p<131> c<129> l<15:17> el<15:22>
n<> u<131> t<Primary> p<132> c<130> l<15:17> el<15:22>
n<> u<132> t<Expression> p<133> c<131> l<15:17> el<15:22>
n<> u<133> t<Nonblocking_assignment> p<134> c<128> l<15:3> el<15:22>
n<> u<134> t<Statement_item> p<135> c<133> l<15:3> el<15:23>
n<> u<135> t<Statement> p<136> c<134> l<15:3> el<15:23>
n<> u<136> t<Statement_or_null> p<138> c<135> s<137> l<15:3> el<15:23>
n<> u<137> t<End> p<138> l<16:3> el<16:6>
n<> u<138> t<Seq_block> p<139> c<136> l<14:14> el<16:6>
n<> u<139> t<Statement_item> p<140> c<138> l<14:14> el<16:6>
n<> u<140> t<Statement> p<141> c<139> l<14:14> el<16:6>
n<> u<141> t<Statement_or_null> p<142> c<140> l<14:14> el<16:6>
n<> u<142> t<Conditional_statement> p<143> c<123> l<14:3> el<16:6>
n<> u<143> t<Statement_item> p<144> c<142> l<14:3> el<16:6>
n<> u<144> t<Statement> p<145> c<143> l<14:3> el<16:6>
n<> u<145> t<Statement_or_null> p<147> c<144> s<146> l<14:3> el<16:6>
n<> u<146> t<End> p<147> l<17:1> el<17:4>
n<> u<147> t<Seq_block> p<148> c<145> l<13:30> el<17:4>
n<> u<148> t<Statement_item> p<149> c<147> l<13:30> el<17:4>
n<> u<149> t<Statement> p<150> c<148> l<13:30> el<17:4>
n<> u<150> t<Statement_or_null> p<151> c<149> l<13:30> el<17:4>
n<> u<151> t<Procedural_timing_control_statement> p<152> c<117> l<13:13> el<17:4>
n<> u<152> t<Statement_item> p<153> c<151> l<13:13> el<17:4>
n<> u<153> t<Statement> p<154> c<152> l<13:13> el<17:4>
n<> u<154> t<Always_construct> p<155> c<109> l<13:3> el<17:4>
n<> u<155> t<Module_common_item> p<156> c<154> l<13:3> el<17:4>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<13:3> el<17:4>
n<> u<157> t<Non_port_module_item> p<158> c<156> l<13:3> el<17:4>
n<> u<158> t<Module_declaration> p<159> c<28> l<1:1> el<18:10>
n<> u<159> t<Description> p<160> c<158> l<1:1> el<18:10>
n<> u<160> t<Source_text> p<161> c<159> l<1:1> el<18:10>
n<> u<161> t<Top_level_rule> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1: No timescale set for "conditional_Fsm".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@conditional_Fsm".

LIB:  work
FILE: builtin.sv
n<> u<0> t<Null_rule> p<248> s<247> f<0> l<0:11>
n<mailbox> u<1> t<StringConst> p<101> s<15> f<0> l<0:17>
n<> u<2> t<IntegerAtomType_Int> p<3> f<0> l<0:19>
n<> u<3> t<Data_type> p<4> c<2> f<0> l<0:19>
n<> u<4> t<Data_type_or_implicit> p<10> c<3> s<5> f<0> l<0:19>
n<bound> u<5> t<StringConst> p<10> s<9> f<0> l<0:23>
n<0> u<6> t<IntConst> p<7> f<0> l<0:31>
n<> u<7> t<Primary_literal> p<8> c<6> f<0> l<0:31>
n<> u<8> t<Primary> p<9> c<7> f<0> l<0:31>
n<> u<9> t<Expression> p<10> c<8> f<0> l<0:31>
n<> u<10> t<Tf_port_item> p<11> c<4> f<0> l<0:19>
n<> u<11> t<Tf_port_list> p<13> c<10> s<12> f<0> l<0:19>
n<> u<12> t<Endfunction> p<13> f<0> l<0:5>
n<> u<13> t<Class_constructor_declaration> p<14> c<11> f<0> l<0:5>
n<> u<14> t<Class_method> p<15> c<13> f<0> l<0:5>
n<> u<15> t<Class_item> p<101> c<14> s<25> f<0> l<0:5>
n<> u<16> t<IntegerAtomType_Int> p<17> f<0> l<0:14>
n<> u<17> t<Data_type> p<18> c<16> f<0> l<0:14>
n<> u<18> t<Function_data_type> p<19> c<17> f<0> l<0:14>
n<> u<19> t<Function_data_type_or_implicit> p<22> c<18> s<20> f<0> l<0:14>
n<num> u<20> t<StringConst> p<22> s<21> f<0> l<0:18>
n<> u<21> t<Endfunction> p<22> f<0> l<0:5>
n<> u<22> t<Function_body_declaration> p<23> c<19> f<0> l<0:14>
n<> u<23> t<Function_declaration> p<24> c<22> f<0> l<0:5>
n<> u<24> t<Class_method> p<25> c<23> f<0> l<0:5>
n<> u<25> t<Class_item> p<101> c<24> s<35> f<0> l<0:5>
n<put> u<26> t<StringConst> p<32> s<30> f<0> l<0:10>
n<> u<27> t<Data_type_or_implicit> p<29> s<28> f<0> l<0:15>
n<message> u<28> t<StringConst> p<29> f<0> l<0:15>
n<> u<29> t<Tf_port_item> p<30> c<27> f<0> l<0:15>
n<> u<30> t<Tf_port_list> p<32> c<29> s<31> f<0> l<0:15>
n<> u<31> t<Endtask> p<32> f<0> l<0:5>
n<> u<32> t<Task_body_declaration> p<33> c<26> f<0> l<0:10>
n<> u<33> t<Task_declaration> p<34> c<32> f<0> l<0:5>
n<> u<34> t<Class_method> p<35> c<33> f<0> l<0:5>
n<> u<35> t<Class_item> p<101> c<34> s<46> f<0> l<0:5>
n<> u<36> t<Function_data_type_or_implicit> p<43> s<37> f<0> l<0:14>
n<try_put> u<37> t<StringConst> p<43> s<41> f<0> l<0:14>
n<> u<38> t<Data_type_or_implicit> p<40> s<39> f<0> l<0:23>
n<message> u<39> t<StringConst> p<40> f<0> l<0:23>
n<> u<40> t<Tf_port_item> p<41> c<38> f<0> l<0:23>
n<> u<41> t<Tf_port_list> p<43> c<40> s<42> f<0> l<0:23>
n<> u<42> t<Endfunction> p<43> f<0> l<0:5>
n<> u<43> t<Function_body_declaration> p<44> c<36> f<0> l<0:14>
n<> u<44> t<Function_declaration> p<45> c<43> f<0> l<0:5>
n<> u<45> t<Class_method> p<46> c<44> f<0> l<0:5>
n<> u<46> t<Class_item> p<101> c<45> s<57> f<0> l<0:5>
n<get> u<47> t<StringConst> p<54> s<52> f<0> l<0:10>
n<> u<48> t<TfPortDir_Ref> p<51> s<49> f<0> l<0:15>
n<> u<49> t<Data_type_or_implicit> p<51> s<50> f<0> l<0:19>
n<message> u<50> t<StringConst> p<51> f<0> l<0:19>
n<> u<51> t<Tf_port_item> p<52> c<48> f<0> l<0:15>
n<> u<52> t<Tf_port_list> p<54> c<51> s<53> f<0> l<0:15>
n<> u<53> t<Endtask> p<54> f<0> l<0:5>
n<> u<54> t<Task_body_declaration> p<55> c<47> f<0> l<0:10>
n<> u<55> t<Task_declaration> p<56> c<54> f<0> l<0:5>
n<> u<56> t<Class_method> p<57> c<55> f<0> l<0:5>
n<> u<57> t<Class_item> p<101> c<56> s<72> f<0> l<0:5>
n<> u<58> t<IntegerAtomType_Int> p<59> f<0> l<0:14>
n<> u<59> t<Data_type> p<60> c<58> f<0> l<0:14>
n<> u<60> t<Function_data_type> p<61> c<59> f<0> l<0:14>
n<> u<61> t<Function_data_type_or_implicit> p<69> c<60> s<62> f<0> l<0:14>
n<try_get> u<62> t<StringConst> p<69> s<67> f<0> l<0:18>
n<> u<63> t<TfPortDir_Ref> p<66> s<64> f<0> l<0:27>
n<> u<64> t<Data_type_or_implicit> p<66> s<65> f<0> l<0:31>
n<message> u<65> t<StringConst> p<66> f<0> l<0:31>
n<> u<66> t<Tf_port_item> p<67> c<63> f<0> l<0:27>
n<> u<67> t<Tf_port_list> p<69> c<66> s<68> f<0> l<0:27>
n<> u<68> t<Endfunction> p<69> f<0> l<0:5>
n<> u<69> t<Function_body_declaration> p<70> c<61> f<0> l<0:14>
n<> u<70> t<Function_declaration> p<71> c<69> f<0> l<0:5>
n<> u<71> t<Class_method> p<72> c<70> f<0> l<0:5>
n<> u<72> t<Class_item> p<101> c<71> s<83> f<0> l<0:5>
n<peek> u<73> t<StringConst> p<80> s<78> f<0> l<0:10>
n<> u<74> t<TfPortDir_Ref> p<77> s<75> f<0> l<0:16>
n<> u<75> t<Data_type_or_implicit> p<77> s<76> f<0> l<0:20>
n<message> u<76> t<StringConst> p<77> f<0> l<0:20>
n<> u<77> t<Tf_port_item> p<78> c<74> f<0> l<0:16>
n<> u<78> t<Tf_port_list> p<80> c<77> s<79> f<0> l<0:16>
n<> u<79> t<Endtask> p<80> f<0> l<0:5>
n<> u<80> t<Task_body_declaration> p<81> c<73> f<0> l<0:10>
n<> u<81> t<Task_declaration> p<82> c<80> f<0> l<0:5>
n<> u<82> t<Class_method> p<83> c<81> f<0> l<0:5>
n<> u<83> t<Class_item> p<101> c<82> s<98> f<0> l<0:5>
n<> u<84> t<IntegerAtomType_Int> p<85> f<0> l<0:14>
n<> u<85> t<Data_type> p<86> c<84> f<0> l<0:14>
n<> u<86> t<Function_data_type> p<87> c<85> f<0> l<0:14>
n<> u<87> t<Function_data_type_or_implicit> p<95> c<86> s<88> f<0> l<0:14>
n<try_peek> u<88> t<StringConst> p<95> s<93> f<0> l<0:18>
n<> u<89> t<TfPortDir_Ref> p<92> s<90> f<0> l<0:27>
n<> u<90> t<Data_type_or_implicit> p<92> s<91> f<0> l<0:31>
n<message> u<91> t<StringConst> p<92> f<0> l<0:31>
n<> u<92> t<Tf_port_item> p<93> c<89> f<0> l<0:27>
n<> u<93> t<Tf_port_list> p<95> c<92> s<94> f<0> l<0:27>
n<> u<94> t<Endfunction> p<95> f<0> l<0:5>
n<> u<95> t<Function_body_declaration> p<96> c<87> f<0> l<0:14>
n<> u<96> t<Function_declaration> p<97> c<95> f<0> l<0:5>
n<> u<97> t<Class_method> p<98> c<96> f<0> l<0:5>
n<> u<98> t<Class_item> p<101> c<97> s<100> f<0> l<0:5>
n<> u<99> t<Class> p<101> s<1> f<0> l<0:11>
n<> u<100> t<Endclass> p<101> f<0> l<0:3>
n<> u<101> t<Class_declaration> p<102> c<99> f<0> l<0:11>
n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> f<0> l<0:11>
n<> u<103> t<Package_item> p<104> c<102> f<0> l<0:11>
n<> u<104> t<Description> p<247> c<103> s<173> f<0> l<0:11>
n<process> u<105> t<StringConst> p<170> s<121> f<0> l<0:9>
n<FINISHED> u<106> t<StringConst> p<107> f<0> l<0:20>
n<> u<107> t<Enum_name_declaration> p<116> c<106> s<109> f<0> l<0:20>
n<RUNNING> u<108> t<StringConst> p<109> f<0> l<0:30>
n<> u<109> t<Enum_name_declaration> p<116> c<108> s<111> f<0> l<0:30>
n<WAITING> u<110> t<StringConst> p<111> f<0> l<0:39>
n<> u<111> t<Enum_name_declaration> p<116> c<110> s<113> f<0> l<0:39>
n<SUSPENDED> u<112> t<StringConst> p<113> f<0> l<0:48>
n<> u<113> t<Enum_name_declaration> p<116> c<112> s<115> f<0> l<0:48>
n<KILLED> u<114> t<StringConst> p<115> f<0> l<0:59>
n<> u<115> t<Enum_name_declaration> p<116> c<114> f<0> l<0:59>
n<> u<116> t<Data_type> p<118> c<107> s<117> f<0> l<0:13>
n<state> u<117> t<StringConst> p<118> f<0> l<0:68>
n<> u<118> t<Type_declaration> p<119> c<116> f<0> l<0:5>
n<> u<119> t<Data_declaration> p<120> c<118> f<0> l<0:5>
n<> u<120> t<Class_property> p<121> c<119> f<0> l<0:5>
n<> u<121> t<Class_item> p<170> c<120> s<133> f<0> l<0:5>
n<> u<122> t<ClassItemQualifier_Static> p<123> f<0> l<0:5>
n<> u<123> t<MethodQualifier_ClassItem> p<132> c<122> s<131> f<0> l<0:5>
n<process> u<124> t<StringConst> p<125> f<0> l<0:21>
n<> u<125> t<Data_type> p<126> c<124> f<0> l<0:21>
n<> u<126> t<Function_data_type> p<127> c<125> f<0> l<0:21>
n<> u<127> t<Function_data_type_or_implicit> p<130> c<126> s<128> f<0> l<0:21>
n<self> u<128> t<StringConst> p<130> s<129> f<0> l<0:29>
n<> u<129> t<Endfunction> p<130> f<0> l<0:5>
n<> u<130> t<Function_body_declaration> p<131> c<127> f<0> l<0:21>
n<> u<131> t<Function_declaration> p<132> c<130> f<0> l<0:12>
n<> u<132> t<Class_method> p<133> c<123> f<0> l<0:5>
n<> u<133> t<Class_item> p<170> c<132> s<143> f<0> l<0:5>
n<state> u<134> t<StringConst> p<135> f<0> l<0:14>
n<> u<135> t<Data_type> p<136> c<134> f<0> l<0:14>
n<> u<136> t<Function_data_type> p<137> c<135> f<0> l<0:14>
n<> u<137> t<Function_data_type_or_implicit> p<140> c<136> s<138> f<0> l<0:14>
n<status> u<138> t<StringConst> p<140> s<139> f<0> l<0:20>
n<> u<139> t<Endfunction> p<140> f<0> l<0:5>
n<> u<140> t<Function_body_declaration> p<141> c<137> f<0> l<0:14>
n<> u<141> t<Function_declaration> p<142> c<140> f<0> l<0:5>
n<> u<142> t<Class_method> p<143> c<141> f<0> l<0:5>
n<> u<143> t<Class_item> p<170> c<142> s<149> f<0> l<0:5>
n<kill> u<144> t<StringConst> p<146> s<145> f<0> l<0:10>
n<> u<145> t<Endtask> p<146> f<0> l<0:5>
n<> u<146> t<Task_body_declaration> p<147> c<144> f<0> l<0:10>
n<> u<147> t<Task_declaration> p<148> c<146> f<0> l<0:5>
n<> u<148> t<Class_method> p<149> c<147> f<0> l<0:5>
n<> u<149> t<Class_item> p<170> c<148> s<155> f<0> l<0:5>
n<await> u<150> t<StringConst> p<152> s<151> f<0> l<0:10>
n<> u<151> t<Endtask> p<152> f<0> l<0:5>
n<> u<152> t<Task_body_declaration> p<153> c<150> f<0> l<0:10>
n<> u<153> t<Task_declaration> p<154> c<152> f<0> l<0:5>
n<> u<154> t<Class_method> p<155> c<153> f<0> l<0:5>
n<> u<155> t<Class_item> p<170> c<154> s<161> f<0> l<0:5>
n<suspend> u<156> t<StringConst> p<158> s<157> f<0> l<0:10>
n<> u<157> t<Endtask> p<158> f<0> l<0:5>
n<> u<158> t<Task_body_declaration> p<159> c<156> f<0> l<0:10>
n<> u<159> t<Task_declaration> p<160> c<158> f<0> l<0:5>
n<> u<160> t<Class_method> p<161> c<159> f<0> l<0:5>
n<> u<161> t<Class_item> p<170> c<160> s<167> f<0> l<0:5>
n<resume> u<162> t<StringConst> p<164> s<163> f<0> l<0:10>
n<> u<163> t<Endtask> p<164> f<0> l<0:5>
n<> u<164> t<Task_body_declaration> p<165> c<162> f<0> l<0:10>
n<> u<165> t<Task_declaration> p<166> c<164> f<0> l<0:5>
n<> u<166> t<Class_method> p<167> c<165> f<0> l<0:5>
n<> u<167> t<Class_item> p<170> c<166> s<169> f<0> l<0:5>
n<> u<168> t<Class> p<170> s<105> f<0> l<0:3>
n<> u<169> t<Endclass> p<170> f<0> l<0:3>
n<> u<170> t<Class_declaration> p<171> c<168> f<0> l<0:3>
n<> u<171> t<Package_or_generate_item_declaration> p<172> c<170> f<0> l<0:3>
n<> u<172> t<Package_item> p<173> c<171> f<0> l<0:3>
n<> u<173> t<Description> p<247> c<172> s<246> f<0> l<0:3>
n<semaphore> u<174> t<StringConst> p<243> s<188> f<0> l<0:9>
n<> u<175> t<IntegerAtomType_Int> p<176> f<0> l<0:18>
n<> u<176> t<Data_type> p<177> c<175> f<0> l<0:18>
n<> u<177> t<Data_type_or_implicit> p<183> c<176> s<178> f<0> l<0:18>
n<keyCount> u<178> t<StringConst> p<183> s<182> f<0> l<0:22>
n<0> u<179> t<IntConst> p<180> f<0> l<0:33>
n<> u<180> t<Primary_literal> p<181> c<179> f<0> l<0:33>
n<> u<181> t<Primary> p<182> c<180> f<0> l<0:33>
n<> u<182> t<Expression> p<183> c<181> f<0> l<0:33>
n<> u<183> t<Tf_port_item> p<184> c<177> f<0> l<0:18>
n<> u<184> t<Tf_port_list> p<186> c<183> s<185> f<0> l<0:18>
n<> u<185> t<Endfunction> p<186> f<0> l<0:5>
n<> u<186> t<Class_constructor_declaration> p<187> c<184> f<0> l<0:5>
n<> u<187> t<Class_method> p<188> c<186> f<0> l<0:5>
n<> u<188> t<Class_item> p<243> c<187> s<204> f<0> l<0:5>
n<put> u<189> t<StringConst> p<201> s<199> f<0> l<0:10>
n<> u<190> t<IntegerAtomType_Int> p<191> f<0> l<0:14>
n<> u<191> t<Data_type> p<192> c<190> f<0> l<0:14>
n<> u<192> t<Data_type_or_implicit> p<198> c<191> s<193> f<0> l<0:14>
n<keyCount> u<193> t<StringConst> p<198> s<197> f<0> l<0:18>
n<1> u<194> t<IntConst> p<195> f<0> l<0:29>
n<> u<195> t<Primary_literal> p<196> c<194> f<0> l<0:29>
n<> u<196> t<Primary> p<197> c<195> f<0> l<0:29>
n<> u<197> t<Expression> p<198> c<196> f<0> l<0:29>
n<> u<198> t<Tf_port_item> p<199> c<192> f<0> l<0:14>
n<> u<199> t<Tf_port_list> p<201> c<198> s<200> f<0> l<0:14>
n<> u<200> t<Endtask> p<201> f<0> l<0:5>
n<> u<201> t<Task_body_declaration> p<202> c<189> f<0> l<0:10>
n<> u<202> t<Task_declaration> p<203> c<201> f<0> l<0:5>
n<> u<203> t<Class_method> p<204> c<202> f<0> l<0:5>
n<> u<204> t<Class_item> p<243> c<203> s<220> f<0> l<0:5>
n<get> u<205> t<StringConst> p<217> s<215> f<0> l<0:10>
n<> u<206> t<IntegerAtomType_Int> p<207> f<0> l<0:14>
n<> u<207> t<Data_type> p<208> c<206> f<0> l<0:14>
n<> u<208> t<Data_type_or_implicit> p<214> c<207> s<209> f<0> l<0:14>
n<keyCount> u<209> t<StringConst> p<214> s<213> f<0> l<0:18>
n<1> u<210> t<IntConst> p<211> f<0> l<0:29>
n<> u<211> t<Primary_literal> p<212> c<210> f<0> l<0:29>
n<> u<212> t<Primary> p<213> c<211> f<0> l<0:29>
n<> u<213> t<Expression> p<214> c<212> f<0> l<0:29>
n<> u<214> t<Tf_port_item> p<215> c<208> f<0> l<0:14>
n<> u<215> t<Tf_port_list> p<217> c<214> s<216> f<0> l<0:14>
n<> u<216> t<Endtask> p<217> f<0> l<0:5>
n<> u<217> t<Task_body_declaration> p<218> c<205> f<0> l<0:10>
n<> u<218> t<Task_declaration> p<219> c<217> f<0> l<0:5>
n<> u<219> t<Class_method> p<220> c<218> f<0> l<0:5>
n<> u<220> t<Class_item> p<243> c<219> s<240> f<0> l<0:5>
n<> u<221> t<IntegerAtomType_Int> p<222> f<0> l<0:14>
n<> u<222> t<Data_type> p<223> c<221> f<0> l<0:14>
n<> u<223> t<Function_data_type> p<224> c<222> f<0> l<0:14>
n<> u<224> t<Function_data_type_or_implicit> p<237> c<223> s<225> f<0> l<0:14>
n<try_get> u<225> t<StringConst> p<237> s<235> f<0> l<0:18>
n<> u<226> t<IntegerAtomType_Int> p<227> f<0> l<0:26>
n<> u<227> t<Data_type> p<228> c<226> f<0> l<0:26>
n<> u<228> t<Data_type_or_implicit> p<234> c<227> s<229> f<0> l<0:26>
n<keyCount> u<229> t<StringConst> p<234> s<233> f<0> l<0:30>
n<1> u<230> t<IntConst> p<231> f<0> l<0:41>
n<> u<231> t<Primary_literal> p<232> c<230> f<0> l<0:41>
n<> u<232> t<Primary> p<233> c<231> f<0> l<0:41>
n<> u<233> t<Expression> p<234> c<232> f<0> l<0:41>
n<> u<234> t<Tf_port_item> p<235> c<228> f<0> l<0:26>
n<> u<235> t<Tf_port_list> p<237> c<234> s<236> f<0> l<0:26>
n<> u<236> t<Endfunction> p<237> f<0> l<0:5>
n<> u<237> t<Function_body_declaration> p<238> c<224> f<0> l<0:14>
n<> u<238> t<Function_declaration> p<239> c<237> f<0> l<0:5>
n<> u<239> t<Class_method> p<240> c<238> f<0> l<0:5>
n<> u<240> t<Class_item> p<243> c<239> s<242> f<0> l<0:5>
n<> u<241> t<Class> p<243> s<174> f<0> l<0:3>
n<> u<242> t<Endclass> p<243> f<0> l<0:3>
n<> u<243> t<Class_declaration> p<244> c<241> f<0> l<0:3>
n<> u<244> t<Package_or_generate_item_declaration> p<245> c<243> f<0> l<0:3>
n<> u<245> t<Package_item> p<246> c<244> f<0> l<0:3>
n<> u<246> t<Description> p<247> c<245> f<0> l<0:3>
n<> u<247> t<Source_text> p<248> c<104> f<0> l<0:11>
n<> u<248> t<Top_level_rule> f<0> l<0:11>
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@conditional_Fsm".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BindVarsAndEnum/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BindVarsAndEnum/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BindVarsAndEnum/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@conditional_Fsm)
|vpiElaborated:1
|vpiName:work@conditional_Fsm
|uhdmallPackages:
\_package: builtin (builtin::), file:, parent:work@conditional_Fsm
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::), file:, parent:work@conditional_Fsm
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), file:, parent:builtin::
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array), file:, parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), file:, parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), file:, parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), file:, parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:builtin.sv, parent:work@conditional_Fsm
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), parent:work@mailbox
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var:
      |vpiTypespec:
      \_class_typespec:
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:builtin.sv, parent:work@conditional_Fsm
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant:
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec:
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), parent:work@mailbox
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var:
  |vpiMethod:
  \_task: (work@mailbox::put), parent:work@mailbox
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), parent:work@mailbox
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var:
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), parent:work@mailbox
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), parent:work@mailbox
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var:
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), parent:work@mailbox
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), parent:work@mailbox
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var:
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:builtin.sv, parent:work@conditional_Fsm
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), parent:state
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), parent:state
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), parent:state
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), parent:state
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), parent:state
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), parent:work@process
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var:
      |vpiTypespec:
      \_class_typespec:
        |vpiClassDefn:
        \_class_defn: (work@process), file:builtin.sv, parent:work@conditional_Fsm
  |vpiMethod:
  \_function: (work@process::status), parent:work@process
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var:
      |vpiTypespec:
      \_enum_typespec: (state), parent:work@process
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), parent:work@process
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), parent:work@process
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), parent:work@process
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), parent:work@process
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:builtin.sv, parent:work@conditional_Fsm
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), parent:work@semaphore
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var:
      |vpiTypespec:
      \_class_typespec:
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:builtin.sv, parent:work@conditional_Fsm
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant:
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec:
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), parent:work@semaphore
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant:
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec:
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), parent:work@semaphore
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant:
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec:
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), parent:work@semaphore
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var:
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant:
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec:
        |vpiSigned:1
|uhdmallModules:
\_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10, parent:work@conditional_Fsm
  |vpiFullName:work@conditional_Fsm
  |vpiTypedef:
  \_enum_typespec: (state), line:7:3, endln:7:65, parent:work@conditional_Fsm
    |vpiName:state
    |vpiInstance:
    \_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10, parent:work@conditional_Fsm
    |vpiBaseTypespec:
    \_logic_typespec: , line:7:16, endln:7:21
      |vpiRange:
      \_range: , line:7:23, endln:7:26
        |vpiLeftRange:
        \_constant: , line:7:23, endln:7:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (RESET), line:7:29, endln:7:34
      |vpiName:RESET
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (COUNTER), line:7:36, endln:7:43
      |vpiName:COUNTER
      |INT:1
      |vpiDecompile:1
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (COUNTER_DONE), line:7:45, endln:7:57
      |vpiName:COUNTER_DONE
      |INT:2
      |vpiDecompile:2
      |vpiSize:2
  |vpiDefName:work@conditional_Fsm
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
    |vpiName:reset
    |vpiFullName:work@conditional_Fsm.reset
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
    |vpiName:increment
    |vpiFullName:work@conditional_Fsm.increment
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.count), line:3:14, endln:3:19, parent:work@conditional_Fsm
    |vpiName:count
    |vpiFullName:work@conditional_Fsm.count
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
    |vpiName:clock
    |vpiFullName:work@conditional_Fsm.clock
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19, parent:work@conditional_Fsm
    |vpiName:curr_state
    |vpiFullName:work@conditional_Fsm.curr_state
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.next_state), line:8:21, endln:8:31, parent:work@conditional_Fsm
    |vpiName:next_state
    |vpiFullName:work@conditional_Fsm.next_state
  |vpiPort:
  \_port: (reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj:
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
  |vpiPort:
  \_port: (increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
    |vpiName:increment
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj:
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
  |vpiPort:
  \_port: (count), line:3:14, endln:3:19, parent:work@conditional_Fsm
    |vpiName:count
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj:
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.count), line:3:14, endln:3:19, parent:work@conditional_Fsm
  |vpiProcess:
  \_always: , line:11:3, endln:11:31, parent:work@conditional_Fsm
    |vpiStmt:
    \_delay_control: , line:11:10, endln:11:15
      |#10
      |vpiStmt:
      \_assignment: , line:11:16, endln:11:30
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:11:24, endln:11:30
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@conditional_Fsm.clock), line:11:25, endln:11:30
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
              |vpiTypespec:
              \_bit_typespec: , line:5:3, endln:5:6
              |vpiName:clock
              |vpiFullName:work@conditional_Fsm.clock
              |vpiVisibility:1
        |vpiLhs:
        \_ref_obj: (work@conditional_Fsm.clock), line:11:16, endln:11:21
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:13:3, endln:17:4, parent:work@conditional_Fsm
    |vpiStmt:
    \_event_control: , line:13:13, endln:13:29
      |vpiCondition:
      \_operation: , line:13:15, endln:13:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@conditional_Fsm.clock), line:13:23, endln:13:28
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
      |vpiStmt:
      \_begin: (work@conditional_Fsm), line:13:30, endln:17:4
        |vpiFullName:work@conditional_Fsm
        |vpiStmt:
        \_if_stmt: , line:14:3, endln:16:6, parent:work@conditional_Fsm
          |vpiCondition:
          \_ref_obj: (work@conditional_Fsm.reset), line:14:7, endln:14:12
            |vpiName:reset
            |vpiFullName:work@conditional_Fsm.reset
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
              |vpiTypespec:
              \_bit_typespec: , line:1:32, endln:1:35
              |vpiName:reset
              |vpiFullName:work@conditional_Fsm.reset
              |vpiVisibility:1
          |vpiStmt:
          \_begin: (work@conditional_Fsm), line:14:14, endln:16:6
            |vpiFullName:work@conditional_Fsm
            |vpiStmt:
            \_assignment: , line:15:3, endln:15:22, parent:work@conditional_Fsm
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@conditional_Fsm.RESET), line:15:17, endln:15:22, parent:work@conditional_Fsm
                |vpiName:RESET
                |vpiFullName:work@conditional_Fsm.RESET
                |vpiActual:
                \_enum_const: (RESET), line:7:29, endln:7:34
              |vpiLhs:
              \_ref_obj: (work@conditional_Fsm.curr_state), line:15:3, endln:15:13, parent:work@conditional_Fsm
                |vpiName:curr_state
                |vpiFullName:work@conditional_Fsm.curr_state
                |vpiActual:
                \_enum_var: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19, parent:work@conditional_Fsm
                  |vpiTypespec:
                  \_enum_typespec: (state), line:7:3, endln:7:65, parent:work@conditional_Fsm
                  |vpiName:curr_state
                  |vpiFullName:work@conditional_Fsm.curr_state
                  |vpiVisibility:1
    |vpiAlwaysType:3
|uhdmtopModules:
\_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10
  |vpiName:work@conditional_Fsm
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
    |vpiTypespec:
    \_bit_typespec: , line:2:9, endln:2:12
    |vpiName:increment
    |vpiFullName:work@conditional_Fsm.increment
    |vpiVisibility:1
  |vpiVariables:
  \_int_var: (work@conditional_Fsm.count), line:3:14, endln:3:19, parent:work@conditional_Fsm
    |vpiTypespec:
    \_int_typespec: , line:3:10, endln:3:13
      |vpiSigned:1
    |vpiName:count
    |vpiFullName:work@conditional_Fsm.count
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
  |vpiVariables:
  \_enum_var: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19, parent:work@conditional_Fsm
  |vpiVariables:
  \_enum_var: (work@conditional_Fsm.next_state), line:8:21, endln:8:31, parent:work@conditional_Fsm
    |vpiTypespec:
    \_enum_typespec: (state), line:7:3, endln:7:65, parent:work@conditional_Fsm
    |vpiName:next_state
    |vpiFullName:work@conditional_Fsm.next_state
    |vpiVisibility:1
  |vpiTypedef:
  \_enum_typespec: (state), line:7:3, endln:7:65, parent:work@conditional_Fsm
  |vpiDefName:work@conditional_Fsm
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:reset
      |vpiName:reset
      |vpiFullName:work@conditional_Fsm.reset
      |vpiActual:
      \_bit_var: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
    |vpiTypedef:
    \_bit_typespec: , line:1:32, endln:1:35
    |vpiInstance:
    \_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10
  |vpiPort:
  \_port: (increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
    |vpiName:increment
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@conditional_Fsm.increment), line:2:13, endln:2:22, parent:increment
      |vpiName:increment
      |vpiFullName:work@conditional_Fsm.increment
      |vpiActual:
      \_bit_var: (work@conditional_Fsm.increment), line:2:13, endln:2:22, parent:work@conditional_Fsm
    |vpiTypedef:
    \_bit_typespec: , line:2:9, endln:2:12
    |vpiInstance:
    \_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10
  |vpiPort:
  \_port: (count), line:3:14, endln:3:19, parent:work@conditional_Fsm
    |vpiName:count
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@conditional_Fsm.count), line:3:14, endln:3:19, parent:count
      |vpiName:count
      |vpiFullName:work@conditional_Fsm.count
      |vpiActual:
      \_int_var: (work@conditional_Fsm.count), line:3:14, endln:3:19, parent:work@conditional_Fsm
    |vpiTypedef:
    \_int_typespec: , line:3:10, endln:3:13
      |vpiSigned:1
    |vpiInstance:
    \_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1:1: , endln:18:10
  |vpiProcess:
  \_always: , line:11:3, endln:11:31, parent:work@conditional_Fsm
    |vpiStmt:
    \_delay_control: , line:11:10, endln:11:15
      |#10
      |vpiStmt:
      \_assignment: , line:11:16, endln:11:30
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:11:24, endln:11:30
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@conditional_Fsm.clock), line:11:25, endln:11:30
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
        |vpiLhs:
        \_ref_obj: (work@conditional_Fsm.clock), line:11:16, endln:11:21
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:13:3, endln:17:4, parent:work@conditional_Fsm
    |vpiStmt:
    \_event_control: , line:13:13, endln:13:29
      |vpiCondition:
      \_operation: , line:13:15, endln:13:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@conditional_Fsm.clock), line:13:23, endln:13:28
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5:7, endln:5:12, parent:work@conditional_Fsm
      |vpiStmt:
      \_begin: (work@conditional_Fsm), line:13:30, endln:17:4
        |vpiFullName:work@conditional_Fsm
        |vpiStmt:
        \_if_stmt: , line:14:3, endln:16:6, parent:work@conditional_Fsm
          |vpiCondition:
          \_ref_obj: (work@conditional_Fsm.reset), line:14:7, endln:14:12
            |vpiName:reset
            |vpiFullName:work@conditional_Fsm.reset
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.reset), line:1:36, endln:1:41, parent:work@conditional_Fsm
          |vpiStmt:
          \_begin: (work@conditional_Fsm), line:14:14, endln:16:6
            |vpiFullName:work@conditional_Fsm
            |vpiStmt:
            \_assignment: , line:15:3, endln:15:22, parent:work@conditional_Fsm
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@conditional_Fsm.RESET), line:15:17, endln:15:22
                |vpiName:RESET
                |vpiFullName:work@conditional_Fsm.RESET
                |vpiActual:
                \_enum_const: (RESET), line:7:29, endln:7:34
              |vpiLhs:
              \_ref_obj: (work@conditional_Fsm.curr_state), line:15:3, endln:15:13
                |vpiName:curr_state
                |vpiFullName:work@conditional_Fsm.curr_state
                |vpiActual:
                \_enum_var: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19, parent:work@conditional_Fsm
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv | ${SURELOG_DIR}/build/regression/BindVarsAndEnum/roundtrip/dut_000.sv | 8 | 18 |

