# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Zadatak_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:26 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Zadatak
# -- Compiling architecture Behavioral of Zadatak
# End time: 12:17:26 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:26 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Zadatak_tb
# -- Compiling architecture Test_tb of Zadatak_tb
# End time: 12:17:26 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Zadatak_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Zadatak_tb 
# Start time: 12:17:28 on Nov 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.zadatak_tb(test_tb)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.zadatak(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /zadatak_tb/uut/oRESULT(4 downto 0) has no driver.
# This port will contribute value (UUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 12:18:05 on Nov 08,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
