Flow report for snake_top
Mon Jan 11 21:22:45 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Jan 11 21:22:45 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; snake_top                                   ;
; Top-level Entity Name              ; snake_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,706 / 6,272 ( 43 % )                      ;
;     Total combinational functions  ; 2,134 / 6,272 ( 34 % )                      ;
;     Dedicated logic registers      ; 1,370 / 6,272 ( 22 % )                      ;
; Total registers                    ; 1370                                        ;
; Total pins                         ; 24 / 180 ( 13 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 180,224 / 276,480 ( 65 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/11/2021 21:21:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; snake_top           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                          ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                                             ; Default Value ; Entity Name ; Section Id       ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID                ; 1095836249270.161037128220252                                                                                                                                                     ; --            ; --          ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; i1                                                                                                                                                                                ; --            ; --          ; random_vlg_tst   ;
; EDA_DESIGN_INSTANCE_NAME             ; i1                                                                                                                                                                                ; --            ; --          ; keycheck_vlg_tst ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; random_vlg_tst                                                                                                                                                                    ; --            ; --          ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                       ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim (Verilog)                                                                                                                                                                ; <None>        ; --          ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                   ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/random.vt                                                                                                                                                     ; --            ; --          ; random_vlg_tst   ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/keycheck.vt                                                                                                                                                   ; --            ; --          ; keycheck_vlg_tst ;
; EDA_TEST_BENCH_MODULE_NAME           ; random_vlg_tst                                                                                                                                                                    ; --            ; --          ; random_vlg_tst   ;
; EDA_TEST_BENCH_MODULE_NAME           ; keycheck_vlg_tst                                                                                                                                                                  ; --            ; --          ; keycheck_vlg_tst ;
; EDA_TEST_BENCH_NAME                  ; keycheck_vlg_tst                                                                                                                                                                  ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_NAME                  ; random_vlg_tst                                                                                                                                                                    ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                                                                                                                                                              ; --            ; --          ; random_vlg_tst   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 ms                                                                                                                                                                              ; --            ; --          ; keycheck_vlg_tst ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                              ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                            ; video_pll_bb.v                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                            ; video_pll.ppf                                                                                                                                                                     ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                 ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                 ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                        ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                        ; --            ; --          ; --               ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                            ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                            ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                            ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                               ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                             ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                      ; --            ; --          ; --               ;
; SLD_FILE                             ; db/stp2_auto_stripped.stp                                                                                                                                                         ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=4096                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=0                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=44                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=44                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=44                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=158                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                   ; output_files/stp2.stp                                                                                                                                                             ; --            ; --          ; --               ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:47     ; 1.0                     ; 4862 MB             ; 00:01:05                           ;
; Fitter                    ; 00:00:13     ; 1.0                     ; 5245 MB             ; 00:00:15                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 4682 MB             ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.1                     ; 4755 MB             ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:08     ; 1.0                     ; 4677 MB             ; 00:00:07                           ;
; Total                     ; 00:01:15     ; --                      ; --                  ; 00:01:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-IP04H8S  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; DESKTOP-IP04H8S  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; DESKTOP-IP04H8S  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-IP04H8S  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-IP04H8S  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off snake -c snake_top
quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake_top
quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake_top
quartus_sta snake -c snake_top
quartus_eda --read_settings_files=off --write_settings_files=off snake -c snake_top



