# See consair ReadTheDocs for RegMap parameters https://corsair.readthedocs.io/en/latest/regmap.html

regmap:
-   name: F_in
    description: Input data stream format 
    address: 0
    bitfields:
    -   name: F_in_total
        description: Input data stream format total bit width
        reset: 0
        width: 16
        lsb: 0
        access: ro
        hardware: i
        enums: []
    -   name: F_in_fractional
        description: Input data stream format fractional bits
        reset: 0
        width: 16
        lsb: 16 
        access: ro
        hardware: i
        enums: []
-   name: F_out
    description: Output data stream format 
    bitfields:
    -   name: F_out_total
        description: Output data stream format total bit width
        reset: 0
        width: 16
        lsb: 0
        access: ro
        hardware: i
        enums: []
    -   name: F_out_fractional
        description: Output data stream format fractional bits
        reset: 0
        width: 16
        lsb: 16 
        access: ro
        hardware: i
        enums: []
-   name: AP_Control
    description: HLS block level control protocol signals
    bitfields:
    -   name: ap_start
        description: The start of HLS processor
        reset: 0
        width: 1
        lsb: 0
        access: rw
        hardware: o
        enums: []
    -   name: ap_done
        description: HLS ap_done
        reset: 0
        width: 1
        lsb: 1 
        access: ro
        hardware: i
        enums: []
    -   name: ap_idle
        description: HLS ap_idle
        reset: 0
        width: 1
        lsb: 2
        access: ro
        hardware: i
        enums: []
-   name: WR_Cap_CTRL
    description: QPSK Demodulator write buffer control registers
    bitfields:
    -   name: wr_addr
        description: The write address pointer.  Value is the number of samples written to BRAM and can reset the pointer
        reset: 0
        width: 16
        lsb: 0
        access: rw
        hardware: i
        enums: []
    -   name: wr_enable
        description: The write enable to capture output of the QPSK Demodulator
        reset: 0
        width: 1
        lsb: 16
        access: rw
        hardware: o
        enums: []
    -   name: wr_addr_clr
        description: The write address pointer clear.  Strobed for 1 cc, self cleared
        reset: 0
        width: 1
        lsb: 17
        access: wosc
        hardware: o
        enums: []
-   name: RD_Cap_CTRL
    description: QPSK Demodulator read buffer control registers
    bitfields:
    -   name: rd_addr
        description: The read address pointer.  
        reset: 0
        width: 16
        lsb: 0
        access: rw
        hardware: o
        enums: []
    -   name: rd_enable
        description: The read enable. Strobed for 1cc, self cleared
        reset: 0
        width: 1
        lsb: 16
        access: wosc
        hardware: o
        enums: []
-   name: RD_Cap_DATA
    description: QPSK Demodulator read buffer data register
    bitfields:
    -   name: rd_data
        description: The read data
        reset: 0
        width: 32
        lsb: 0
        access: rw
        hardware: i
        enums: []

