{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588168355392 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arria5_tst1 5AGXMA7G4F31C4 " "Selected device 5AGXMA7G4F31C4 for design \"arria5_tst1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588168355652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588168355716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588168355716 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1588168355893 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1588168355943 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1588168357564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588168392242 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588168393382 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 240 " "No exact pin location assignment(s) for 2 pins of 240 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588168394040 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "16 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 16 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1588168410455 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1588168410455 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "21 " "21 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_RX0 D2_RX0(n) " "differential I/O pin \"D2_RX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_RX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_RX0" } { 0 "D2_RX0(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_RX1 D2_RX1(n) " "differential I/O pin \"D2_RX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_RX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_RX1" } { 0 "D2_RX1(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_RX0 D1_RX0(n) " "differential I/O pin \"D1_RX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_RX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_RX0" } { 0 "D1_RX0(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_RX1 D1_RX1(n) " "differential I/O pin \"D1_RX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_RX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_RX1" } { 0 "D1_RX1(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_SNC A2_SNC(n) " "differential I/O pin \"A2_SNC\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_SNC(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_SNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_SNC" } { 0 "A2_SNC(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_SNC(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_SNC A1_SNC(n) " "differential I/O pin \"A1_SNC\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_SNC(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_SNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_SNC" } { 0 "A1_SNC(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_SNC(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF5 SYSREF5(n) " "differential I/O pin \"SYSREF5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF5(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF5 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF5" } { 0 "SYSREF5(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF6 SYSREF6(n) " "differential I/O pin \"SYSREF6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF6(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF6 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF6" } { 0 "SYSREF6(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "FPGA_SYNC1 FPGA_SYNC1(n) " "differential I/O pin \"FPGA_SYNC1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"FPGA_SYNC1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SYNC1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC1" } { 0 "FPGA_SYNC1(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SYNC1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_SYNCB D1_SYNCB(n) " "differential I/O pin \"D1_SYNCB\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_SYNCB(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_SYNCB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_SYNCB" } { 0 "D1_SYNCB(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_SYNCB(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_SYNCB D2_SYNCB(n) " "differential I/O pin \"D2_SYNCB\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_SYNCB(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_SYNCB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_SYNCB" } { 0 "D2_SYNCB(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_SYNCB(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REF3 REF3(n) " "differential I/O pin \"REF3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REF3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { REF3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REF3" } { 0 "REF3(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { REF3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX3 A2_TX3(n) " "differential I/O pin \"A2_TX3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX3" } { 0 "A2_TX3(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX2 A2_TX2(n) " "differential I/O pin \"A2_TX2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX2(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX2" } { 0 "A2_TX2(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 184 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX1 A2_TX1(n) " "differential I/O pin \"A2_TX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX1" } { 0 "A2_TX1(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX0 A2_TX0(n) " "differential I/O pin \"A2_TX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX0" } { 0 "A2_TX0(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX3 A1_TX3(n) " "differential I/O pin \"A1_TX3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX3" } { 0 "A1_TX3(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX2 A1_TX2(n) " "differential I/O pin \"A1_TX2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX2(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX2" } { 0 "A1_TX2(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX1 A1_TX1(n) " "differential I/O pin \"A1_TX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX1" } { 0 "A1_TX1(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX0 A1_TX0(n) " "differential I/O pin \"A1_TX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX0" } { 0 "A1_TX0(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 189 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF0 SYSREF0(n) " "differential I/O pin \"SYSREF0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF0" } { 0 "SYSREF0(n)" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1588168410575 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1588168410575 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588168411743 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "10 s (6 global, 1 regional, 3 periphery) " "Promoted 10 clocks (6 global, 1 regional, 3 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y55_N3 " "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y55_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 6 67 51 132 77 " "Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1588168415998 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 regional CLKCTRL_R73 " "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R73" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 1 67 51 132 101 " "Node drives Regional Clock Region 1 from (67, 51) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1588168415998 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y74_N3 " "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y74_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 7 67 78 132 101 " "Node drives Periphery Clock Region 7 from (67, 78) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1588168415998 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y77_N3 " "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y77_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 7 67 78 132 101 " "Node drives Periphery Clock Region 7 from (67, 78) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1588168415998 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1806 global CLKCTRL_G10 " "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1806 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G8 " "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 42 global CLKCTRL_G1 " "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 42 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 2438 global CLKCTRL_G3 " "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 2438 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3141 global CLKCTRL_G9 " "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3141 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 3535 global CLKCTRL_G11 " "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 3535 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415998 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588168415998 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SPI4_SCK_MK~inputCLKENA0 408 global CLKCTRL_G13 " "SPI4_SCK_MK~inputCLKENA0 with 408 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1588168415999 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588168415999 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588168415999 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SPI4_SCK_MK~inputCLKENA0 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SPI4_SCK_MK~inputCLKENA0, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SPI4_SCK_MK PIN_J10 " "Refclk input I/O pad SPI4_SCK_MK is placed onto PIN_J10" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1588168416000 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1588168416000 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1588168416000 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168416002 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588168419404 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588168419404 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 41 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes pin " "Ignored filter at arria5_tst1.sdc(41): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock arria5_tst1.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at arria5_tst1.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] " "create_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419498 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 50 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes pin " "Ignored filter at arria5_tst1.sdc(50): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock arria5_tst1.sdc 50 Argument <targets> is an empty collection " "Ignored create_clock at arria5_tst1.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] " "create_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419503 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 58 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b pin " "Ignored filter at arria5_tst1.sdc(58): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 58 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse pin " "Ignored filter at arria5_tst1.sdc(58): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419505 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 58 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419505 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 58 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(58): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 59 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp pin " "Ignored filter at arria5_tst1.sdc(59): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419506 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 59 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419506 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 59 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(59): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 60 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp pin " "Ignored filter at arria5_tst1.sdc(60): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419507 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 60 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419508 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 60 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(60): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 61 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] pin " "Ignored filter at arria5_tst1.sdc(61): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419508 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 61 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419509 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 61 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(61): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 62 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] pin " "Ignored filter at arria5_tst1.sdc(62): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419510 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 62 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419510 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 62 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(62): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 63 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] pin " "Ignored filter at arria5_tst1.sdc(63): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419511 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 63 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419511 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 63 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(63): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 64 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(64): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 64 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(64): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419513 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 64 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419513 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 64 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(64): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 65 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t pin " "Ignored filter at arria5_tst1.sdc(65): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 65 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse pin " "Ignored filter at arria5_tst1.sdc(65): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419514 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 65 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419515 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 65 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(65): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 66 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp pin " "Ignored filter at arria5_tst1.sdc(66): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419516 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 66 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419516 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 66 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(66): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 67 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp pin " "Ignored filter at arria5_tst1.sdc(67): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419517 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 67 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419517 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 67 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(67): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 68 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] pin " "Ignored filter at arria5_tst1.sdc(68): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419518 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 68 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419518 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 68 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(68): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 69 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] pin " "Ignored filter at arria5_tst1.sdc(69): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419519 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 69 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419519 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 69 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(69): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 70 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] pin " "Ignored filter at arria5_tst1.sdc(70): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419520 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 70 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419520 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 70 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(70): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 71 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(71): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 71 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(71): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419522 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 71 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419522 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 71 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(71): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 72 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(72): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 72 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(72): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419524 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 72 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 10 -master_clock \{pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 10 -master_clock \{pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419524 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 72 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(72): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 75 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot pin " "Ignored filter at arria5_tst1.sdc(75): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 75 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout pin " "Ignored filter at arria5_tst1.sdc(75): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419528 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 75 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419528 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 75 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(75): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 96 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot pin " "Ignored filter at arria5_tst1.sdc(96): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 96 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout pin " "Ignored filter at arria5_tst1.sdc(96): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419546 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 96 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419547 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 96 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(96): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 97 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc pin " "Ignored filter at arria5_tst1.sdc(97): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 97 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(97): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419548 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 98 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(98): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419549 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 99 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(99): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419550 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 100 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(100): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419551 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 101 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(101): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419552 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 102 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(102): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419553 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 103 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc pin " "Ignored filter at arria5_tst1.sdc(103): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 103 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(103): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419554 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 104 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(104): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419555 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 105 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(105): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419556 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 106 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(106): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419557 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 107 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(107): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419558 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 108 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(108): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419559 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 109 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs pin " "Ignored filter at arria5_tst1.sdc(109): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 109 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk pin " "Ignored filter at arria5_tst1.sdc(109): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419560 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 109 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419561 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 109 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(109): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 110 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk pin " "Ignored filter at arria5_tst1.sdc(110): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419562 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 110 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419562 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 110 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(110): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 127 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs pin " "Ignored filter at arria5_tst1.sdc(127): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 127 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk pin " "Ignored filter at arria5_tst1.sdc(127): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419579 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 127 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419580 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 127 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(127): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 128 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk pin " "Ignored filter at arria5_tst1.sdc(128): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419580 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 128 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419581 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 128 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(128): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 129 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b pin " "Ignored filter at arria5_tst1.sdc(129): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419582 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 129 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419582 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 129 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(129): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 130 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b pin " "Ignored filter at arria5_tst1.sdc(130): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419583 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 130 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419583 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 130 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(130): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 136 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(136): pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 136 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(136): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419591 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 137 pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(137): pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 137 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(137): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419593 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 144 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at arria5_tst1.sdc(144): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 144 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at arria5_tst1.sdc(144): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419601 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 144 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419602 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 144 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(144): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 145 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(145): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 145 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at arria5_tst1.sdc(145): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419603 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 145 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419604 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 145 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(145): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 158 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk clock " "Ignored filter at arria5_tst1.sdc(158): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 158 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419605 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 158 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 159 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419605 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 159 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 160 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419606 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 160 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 161 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419606 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 161 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 162 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(162): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419607 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 163 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(163): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419607 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 164 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419608 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 164 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 165 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419608 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 165 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 166 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419609 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 166 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 167 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419609 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 167 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 168 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(168): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419610 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 169 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(169): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419610 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 194 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(194): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419612 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 195 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(195): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419612 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at arria5_tst1.sdc(202): pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 202 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(202): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419613 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 203 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(203): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419613 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 204 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(204): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419614 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 205 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(205): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419614 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at arria5_tst1.sdc(206): pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 206 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(206): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419615 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 207 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(207): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419615 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 208 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(208): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419615 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 209 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(209): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419616 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 210 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk clock " "Ignored filter at arria5_tst1.sdc(210): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 210 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(210): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419616 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 211 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(211): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419617 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 212 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(212): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419617 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 213 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(213): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419617 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 220 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(220): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419618 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 221 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(221): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419618 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 222 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(222): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419619 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 223 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(223): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419619 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 224 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(224): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419620 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 225 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(225): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419620 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 226 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(226): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419620 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 227 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(227): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419621 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 228 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(228): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419621 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 229 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(229): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419621 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 230 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(230): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419622 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 231 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(231): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419622 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 232 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(232): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419622 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 233 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(233): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419623 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 234 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(234): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419623 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 235 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(235): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419624 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 236 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(236): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419624 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 237 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(237): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419624 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 238 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(238): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419625 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 239 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(239): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419625 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 240 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419625 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 240 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 241 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419626 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 241 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 242 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419626 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 242 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 243 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419627 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 243 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 244 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(244): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419628 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 245 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(245): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419628 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 246 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419628 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 246 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 247 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419629 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 247 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 248 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419629 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 248 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 249 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419630 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 249 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 275 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk pin " "Ignored filter at arria5_tst1.sdc(275): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 275 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(275): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins \{ eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]  " "set_false_path -from \[get_pins \{ eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419631 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 276 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk pin " "Ignored filter at arria5_tst1.sdc(276): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 276 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(276): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins \{ eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]  " "set_false_path -from \[get_pins \{ eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419632 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 280 o2 keeper " "Ignored filter at arria5_tst1.sdc(280): o2 could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 280 eth_1g_top:eth2\|time_control:time1\|frnt\[0\] keeper " "Ignored filter at arria5_tst1.sdc(280): eth_1g_top:eth2\|time_control:time1\|frnt\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 280 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(280): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{o2\}\] -to \[get_keepers \{eth_1g_top:eth2\|time_control:time1\|frnt\[0\]\}\] " "set_false_path -from \[get_keepers \{o2\}\] -to \[get_keepers \{eth_1g_top:eth2\|time_control:time1\|frnt\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419634 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 280 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(280): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 281 o1 keeper " "Ignored filter at arria5_tst1.sdc(281): o1 could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 281 eth_1g_top:eth1\|time_control:time1\|frnt\[0\] keeper " "Ignored filter at arria5_tst1.sdc(281): eth_1g_top:eth1\|time_control:time1\|frnt\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 281 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(281): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{o1\}\] -to \[get_keepers \{eth_1g_top:eth1\|time_control:time1\|frnt\[0\]\}\] " "set_false_path -from \[get_keepers \{o1\}\] -to \[get_keepers \{eth_1g_top:eth1\|time_control:time1\|frnt\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419635 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 281 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(281): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 290 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at arria5_tst1.sdc(290): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 290 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at arria5_tst1.sdc(290): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 290 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(290): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419637 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 290 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(290): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 291 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at arria5_tst1.sdc(291): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 291 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419638 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 291 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(291): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 292 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at arria5_tst1.sdc(292): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 292 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419638 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 292 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(292): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 293 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at arria5_tst1.sdc(293): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 293 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(293): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419639 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 293 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(293): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 294 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(294): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419640 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 294 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(294): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 295 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at arria5_tst1.sdc(295): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 295 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(295): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419640 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 295 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(295): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 296 *\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn pin " "Ignored filter at arria5_tst1.sdc(296): *\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 296 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(296): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419650 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 317 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv port " "Ignored filter at arria5_tst1.sdc(317): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 317 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(317): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419651 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 318 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv port " "Ignored filter at arria5_tst1.sdc(318): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 318 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(318): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419652 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 319 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN port " "Ignored filter at arria5_tst1.sdc(319): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 319 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(319): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419652 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 320 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT port " "Ignored filter at arria5_tst1.sdc(320): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 320 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(320): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419653 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 337 *altera_tse_false_path_marker:*\|data_out_reg* register " "Ignored filter at arria5_tst1.sdc(337): *altera_tse_false_path_marker:*\|data_out_reg* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 337 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(337): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] 100.000 " "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419659 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 338 *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(338): *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 338 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(338): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419660 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 339 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 339 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 339 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(339): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419661 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 339 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(339): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 340 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 340 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 340 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(340): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419662 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 340 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(340): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 341 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 341 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 341 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(341): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419663 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 341 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(341): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 342 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 342 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 342 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(342): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419664 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 342 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(342): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 343 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 343 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 343 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(343): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419665 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 343 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(343): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 344 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 344 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 344 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(344): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419666 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 344 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(344): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 345 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 345 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 345 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(345): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419668 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 345 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(345): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 346 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 346 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 346 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(346): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419669 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 346 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(346): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 347 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 347 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 347 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(347): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419670 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 347 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(347): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 348 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 348 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 348 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(348): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419671 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 348 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(348): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 349 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 349 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 349 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(349): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419672 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 349 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(349): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 350 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 350 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 350 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(350): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419673 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 350 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(350): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 351 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 351 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 351 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(351): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419674 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 351 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(351): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 352 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 352 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 352 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(352): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419675 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 352 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(352): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 353 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 353 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 353 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(353): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419676 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 353 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(353): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 354 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 354 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 354 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(354): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419677 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 354 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(354): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 355 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 355 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 355 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(355): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419678 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 355 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(355): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 356 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 356 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 356 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(356): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419679 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 356 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(356): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 357 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 357 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 357 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(357): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419680 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 357 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(357): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 358 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 358 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 358 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(358): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419681 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 358 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(358): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 359 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 359 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 359 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(359): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419682 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 359 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(359): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 360 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 360 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 360 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(360): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419683 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 360 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(360): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 361 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 361 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 361 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(361): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419684 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 361 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(361): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 362 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 362 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 362 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(362): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419685 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 362 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(362): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 363 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 363 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 363 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(363): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419686 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 363 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(363): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 364 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 364 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 364 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(364): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419687 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 364 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(364): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 365 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 365 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 365 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(365): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419688 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 365 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(365): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 366 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 366 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 366 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(366): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419689 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 366 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(366): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 367 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 367 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 367 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(367): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419690 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 367 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(367): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 368 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 368 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 368 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(368): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419691 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 368 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(368): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 369 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 369 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 369 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(369): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419692 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 369 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(369): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 370 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 370 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 370 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(370): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419693 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 370 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(370): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 371 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 371 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 371 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(371): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419694 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 371 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(371): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 372 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 372 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 372 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(372): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419695 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 372 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(372): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 373 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 373 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 373 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(373): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419696 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 373 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(373): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 374 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 374 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 374 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(374): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419697 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 374 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(374): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 375 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 375 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 375 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(375): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419698 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 375 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(375): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 376 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 376 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 376 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(376): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419699 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 376 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(376): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 377 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 377 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 377 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(377): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419700 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 377 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(377): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 378 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 378 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 378 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(378): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419702 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 378 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(378): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 379 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 379 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 379 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(379): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419703 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 379 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(379): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 380 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 380 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 380 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(380): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419704 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 380 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(380): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 381 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(381): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 381 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(381): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 381 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(381): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419705 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 381 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(381): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 382 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(382): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 382 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(382): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419705 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 382 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(382): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 383 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(383): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 383 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(383): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 383 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(383): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419707 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 383 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(383): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 384 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(384): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 384 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(384): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419708 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 384 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(384): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 385 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(385): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 385 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(385): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 385 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(385): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419709 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 385 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(385): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 386 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(386): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 386 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(386): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419710 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 386 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(386): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 387 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(387): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 387 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(387): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 387 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(387): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419711 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 387 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(387): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 388 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(388): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 388 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(388): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419711 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 388 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(388): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 389 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(389): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 389 *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(389): *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 389 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(389): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419712 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 389 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(389): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 390 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(390): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 390 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(390): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419713 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 390 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(390): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 391 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at arria5_tst1.sdc(391): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 391 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(391): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 391 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(391): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419714 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 391 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(391): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 392 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at arria5_tst1.sdc(392): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 392 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(392): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419715 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 392 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(392): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 401 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(401): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419716 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 402 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(402): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419716 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 403 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(403): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419716 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 404 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(404): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419717 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 421 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(421): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] -100.000 " "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419718 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 422 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(422): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419718 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 423 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(423): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419718 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 423 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(423): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 424 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(424): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419719 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 424 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(424): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 425 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(425): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419719 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 425 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(425): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 426 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(426): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419720 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 426 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(426): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 427 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(427): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419720 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 427 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(427): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 428 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(428): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419721 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 428 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(428): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 429 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(429): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419721 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 429 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(429): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 430 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(430): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419722 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 430 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(430): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 431 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(431): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419722 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 431 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(431): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 432 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(432): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419723 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 432 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(432): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 433 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(433): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419723 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 433 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(433): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 434 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(434): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419724 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 434 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(434): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 435 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(435): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419724 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 435 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(435): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 436 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(436): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419724 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 436 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(436): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 437 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(437): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419725 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 437 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(437): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 438 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(438): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419725 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 438 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(438): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 439 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(439): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419726 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 439 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(439): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 440 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(440): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419726 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 440 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(440): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 441 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(441): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419727 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 441 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(441): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 442 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(442): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419727 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 442 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(442): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 443 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(443): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419728 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 443 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(443): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 444 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(444): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419728 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 444 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(444): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 445 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(445): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419729 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 445 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(445): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 446 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(446): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419729 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 446 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(446): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 447 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(447): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419730 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 447 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(447): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 448 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(448): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419730 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 448 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(448): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 449 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(449): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419731 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 449 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(449): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 450 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(450): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419731 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 450 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(450): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 451 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(451): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419732 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 451 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(451): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 452 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(452): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419732 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 452 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(452): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 453 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(453): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419733 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 453 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(453): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 454 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(454): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419733 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 454 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(454): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 455 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(455): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419734 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 455 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(455): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 456 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(456): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419734 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 456 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(456): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 457 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(457): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419735 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 457 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(457): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 458 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(458): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419735 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 458 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(458): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 459 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(459): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419736 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 459 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(459): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 460 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(460): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419736 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 460 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(460): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 461 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(461): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419737 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 461 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(461): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 462 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(462): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419737 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 462 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(462): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 463 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(463): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419738 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 463 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(463): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 464 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(464): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419738 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 464 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(464): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 465 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(465): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419739 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 465 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(465): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 466 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(466): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419739 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 466 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(466): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 467 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(467): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419740 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 467 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(467): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 468 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(468): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419740 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 468 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(468): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 469 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(469): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419741 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 469 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(469): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 470 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(470): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419741 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 470 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(470): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 471 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(471): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419742 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 471 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(471): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 472 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(472): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419742 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 472 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(472): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 473 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(473): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419742 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 473 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(473): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 474 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(474): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419743 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 474 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(474): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 475 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(475): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419743 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 475 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(475): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 476 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(476): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419744 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 476 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(476): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 489 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(489): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 489 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419860 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 489 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 490 *altera_tse_clock_crosser:*\|in_data_toggle\|q pin " "Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*\|in_data_toggle\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 490 *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 490 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(490): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419869 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 491 *altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 491 *altera_tse_clock_crosser:*\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 491 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(491): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 4.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\] " "set_net_delay -max 4.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419877 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 492 *altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q pin " "Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 492 *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 492 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(492): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419885 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 493 argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(493): argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 493 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419886 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 493 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 494 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(494): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 494 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(494): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419892 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 495 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(495): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 495 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(495): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419899 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 496 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(496): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 496 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(496): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419906 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 497 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(497): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 497 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(497): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419912 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 498 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(498): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 498 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(498): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419919 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 499 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(499): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 499 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(499): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419927 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 506 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(506): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419929 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 506 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(506): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 507 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(507): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419930 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 507 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(507): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 508 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(508): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419932 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 508 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(508): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 509 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(509): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419933 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 509 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(509): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 510 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(510): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419935 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 510 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(510): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 511 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(511): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419936 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 511 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(511): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 512 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(512): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419938 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 512 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(512): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 513 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(513): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419940 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 513 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(513): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 514 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(514): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419941 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 514 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(514): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 515 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(515): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419943 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 515 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(515): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 516 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(516): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419944 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 516 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(516): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 517 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(517): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419946 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 517 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(517): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 518 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(518): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419947 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 518 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(518): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 519 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(519): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419949 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 519 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(519): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 520 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(520): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419950 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 520 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(520): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 521 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(521): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419950 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 521 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(521): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 522 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(522): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419951 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 522 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(522): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 523 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(523): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419951 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 523 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(523): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 524 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(524): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419952 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 524 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(524): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 525 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(525): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419952 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 525 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(525): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 526 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(526): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419953 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 526 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(526): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 527 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(527): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419953 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 527 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(527): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 528 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(528): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419954 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 528 Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(528): Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 529 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(529): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419954 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 529 Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(529): Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 530 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(530): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419955 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 530 Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(530): Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 531 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(531): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419955 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 531 Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(531): Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588168419956 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419963 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588168419982 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419982 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419983 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419984 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168419985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 27 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419986 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419987 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419987 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 105 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(105): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg1\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -max \$max_delay1 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg1\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -max \$max_delay1" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419987 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 106 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(106): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\|q\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -max \$max_delay2 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\|q\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -max \$max_delay2" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419988 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 107 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(107): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg3\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -max \$max_delay3 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg3\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -max \$max_delay3" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419988 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_pcs_pma_phyip.sdc 149 *altera_tse_clock_crosser:*\|in_data_toggle register " "Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(149): *altera_tse_clock_crosser:*\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 149 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(149): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg1\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] 8ns " "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg1\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419989 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 149 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(149): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 150 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(150): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg1\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -100ns " "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg1\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419990 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 150 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(150): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_pcs_pma_phyip.sdc 152 *altera_tse_clock_crosser:*\|in_data_buffer\[*\] register " "Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(152): *altera_tse_clock_crosser:*\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 152 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(152): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] 8ns " "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419991 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 152 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(152): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 153 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(153): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -100ns " "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419991 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 153 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(153): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_pcs_pma_phyip.sdc 155 *altera_tse_clock_crosser:*\|out_data_toggle_flopped register " "Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(155): *altera_tse_clock_crosser:*\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168419992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 155 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(155): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg3\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] 8ns " "set_max_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg3\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419992 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 155 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(155): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 156 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(156): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg3\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -100ns " "set_min_delay -from \[get_registers *\$\{module_name\}:*\|\$\{from_reg3\}\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419993 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 156 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(156): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 27 argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419993 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419993 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168419994 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168419994 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588168420004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 30 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420005 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420005 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 38 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420005 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420006 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420006 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420007 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420007 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420008 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420008 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420009 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420009 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420010 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420010 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420011 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420011 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420012 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420012 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420013 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420013 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420014 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420014 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420015 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420015 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420016 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420016 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1588168420017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420017 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588168420017 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1588168420018 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420080 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420080 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420080 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420080 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420080 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420080 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420080 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420080 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420080 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420080 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420081 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420081 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420081 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420081 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588168420081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1588168420081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI4_SCK_MK " "Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DMA_SPI:spi1\|REG_SPI\[180\] SPI4_SCK_MK " "Register DMA_SPI:spi1\|REG_SPI\[180\] is being clocked by SPI4_SCK_MK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588168420090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588168420090 "|top_module|SPI4_SCK_MK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588168420155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1588168420155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588168420351 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1588168420352 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588168420363 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1588168420363 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588168420364 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588168420364 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1588168420364 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588168420365 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 48 clocks " "Found 48 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.833 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.827 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  20.827 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.655 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  41.655 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   1.041 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   5.206 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "  10.413 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.827 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "  20.827 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.655 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  41.655 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.041 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   1.041 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.082 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.082 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.665 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.665 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.997 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.997 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.997 pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.997 pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.082 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.082 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.413 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.413 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.827 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.827 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.777         REF3 " "   2.777         REF3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588168420366 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588168420366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588168421004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588168421046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588168421151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588168421230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588168421231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588168421272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588168423675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588168423718 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588168423718 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK0 " "Node \"DCLK0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK0(n) " "Node \"DCLK0(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK5 " "Node \"DCLK5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK5(n) " "Node \"DCLK5(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK5(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK6 " "Node \"DCLK6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK6(n) " "Node \"DCLK6(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK6(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_F48MHZ " "Node \"FPGA_F48MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_F48MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_F48MHZ(n) " "Node \"FPGA_F48MHZ(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_F48MHZ(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC2 " "Node \"FPGA_SYNC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC2(n) " "Node \"FPGA_SYNC2(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC3 " "Node \"FPGA_SYNC3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC3(n) " "Node \"FPGA_SYNC3(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX2_GTP " "Node \"RX2_GTP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2_GTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX2_GTP(n) " "Node \"RX2_GTP(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2_GTP(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_GTP " "Node \"RX_GTP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_GTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX2_GTP " "Node \"TX2_GTP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX2_GTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX2_GTP(n) " "Node \"TX2_GTP(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX2_GTP(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_GTP " "Node \"TX_GTP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_GTP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_GTP(n) " "Node \"TX_GTP(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_GTP(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "si570_clk " "Node \"si570_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si570_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "si570_clk(n) " "Node \"si570_clk(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si570_clk(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588168425546 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1588168425546 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168425547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588168436949 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588168440964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:28 " "Fitter placement preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168465063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588168486804 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588168515084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168515084 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "AD25 pin UPR_AT1_8 " "Shared VREF AD25 is used as GPIO (pin UPR_AT1_8). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1588168520625 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K21 pin A18 " "Shared VREF K21 is used as GPIO (pin A18). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1588168520625 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K8 pin UART1_RX " "Shared VREF K8 is used as GPIO (pin UART1_RX). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1588168520625 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "H25 pin DAC_SYNC " "Shared VREF H25 is used as GPIO (pin DAC_SYNC). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1588168520625 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K6 pin ADDR2 " "Shared VREF K6 is used as GPIO (pin ADDR2). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1588168520625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588168521779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X72_Y56 X83_Y67 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X72_Y56 to location X83_Y67" {  } { { "loc" "" { Generic "F:/project_072_z/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X72_Y56 to location X83_Y67"} { { 12 { 0 ""} 72 56 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588168545426 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588168545426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168557821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.06 " "Total time spent on timing analysis during the Fitter is 26.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588168574403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588168574829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588168577392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588168577405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588168581731 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588168604346 ""}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1745 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604617 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1745 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604619 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1745 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604620 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1745 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604620 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1577 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604620 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1577 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604621 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1577 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604621 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1577 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1588168604621 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1588168606037 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDATA1_I2C a permanently disabled " "Pin SDATA1_I2C has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SDATA1_I2C } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA1_I2C" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588168606270 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDATA2_I2C a permanently disabled " "Pin SDATA2_I2C has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SDATA2_I2C } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA2_I2C" } } } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "F:/project_072_z/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588168606270 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1588168606270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/project_072_z/output_files/arria5_tst1.fit.smsg " "Generated suppressed messages file F:/project_072_z/output_files/arria5_tst1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588168607941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 842 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 842 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3730 " "Peak virtual memory: 3730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588168620825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 16:57:00 2020 " "Processing ended: Wed Apr 29 16:57:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588168620825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:27 " "Elapsed time: 00:04:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588168620825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:27 " "Total CPU time (on all processors): 00:09:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588168620825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588168620825 ""}
