
final_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d83c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c28  0800d9d0  0800d9d0  0000e9d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5f8  0800e5f8  00010264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e5f8  0800e5f8  0000f5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e600  0800e600  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e600  0800e600  0000f600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e604  0800e604  0000f604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800e608  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010264  2**0
                  CONTENTS
 10 .bss          000008ec  20000268  20000268  00010268  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000b54  20000b54  00010268  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010264  2**0
                  CONTENTS, READONLY
 13 .debug_info   000146f5  00000000  00000000  00010294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fc7  00000000  00000000  00024989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001270  00000000  00000000  00027950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e88  00000000  00000000  00028bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004889  00000000  00000000  00029a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018aa9  00000000  00000000  0002e2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d17b1  00000000  00000000  00046d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011852b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006494  00000000  00000000  00118570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0011ea04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000268 	.word	0x20000268
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d9b4 	.word	0x0800d9b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000026c 	.word	0x2000026c
 80001cc:	0800d9b4 	.word	0x0800d9b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f005 fa0e 	bl	8006454 <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000468 	.word	0x20000468

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000468 	.word	0x20000468

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000284 	.word	0x20000284
 80012a4:	200004c0 	.word	0x200004c0
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800d9d0 	.word	0x0800d9d0
 80012b0:	0800d9d4 	.word	0x0800d9d4
 80012b4:	0800d9d8 	.word	0x0800d9d8
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800d9dc 	.word	0x0800d9dc
 80012c0:	200005e0 	.word	0x200005e0
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800d9e0 	.word	0x0800d9e0
 80012cc:	0800d9e4 	.word	0x0800d9e4
 80012d0:	0800d9e8 	.word	0x0800d9e8
 80012d4:	0800d9ec 	.word	0x0800d9ec

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f005 fa90 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f005 fa8c 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f005 fa88 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f005 fa84 	bl	8006808 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f005 fa80 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f005 fa7c 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f005 fa78 	bl	8006808 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f005 fa74 	bl	8006808 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004c0 	.word	0x200004c0
 8001328:	200005e0 	.word	0x200005e0

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f003 f953 	bl	800482c <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	20000464 	.word	0x20000464
 80015a4:	20000284 	.word	0x20000284
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f003 f92c 	bl	800482c <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000284 	.word	0x20000284
 8001600:	20000468 	.word	0x20000468

08001604 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a90      	ldr	r2, [pc, #576]	@ (8001858 <HC_SR04_Capture_Callback+0x254>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d124      	bne.n	8001664 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7f1b      	ldrb	r3, [r3, #28]
 800161e:	3b01      	subs	r3, #1
 8001620:	2b07      	cmp	r3, #7
 8001622:	f200 8164 	bhi.w	80018ee <HC_SR04_Capture_Callback+0x2ea>
 8001626:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <HC_SR04_Capture_Callback+0x28>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	0800164d 	.word	0x0800164d
 8001630:	08001653 	.word	0x08001653
 8001634:	080018ef 	.word	0x080018ef
 8001638:	08001659 	.word	0x08001659
 800163c:	080018ef 	.word	0x080018ef
 8001640:	080018ef 	.word	0x080018ef
 8001644:	080018ef 	.word	0x080018ef
 8001648:	0800165f 	.word	0x0800165f
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 800164c:	4b83      	ldr	r3, [pc, #524]	@ (800185c <HC_SR04_Capture_Callback+0x258>)
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	e034      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 8001652:	4b83      	ldr	r3, [pc, #524]	@ (8001860 <HC_SR04_Capture_Callback+0x25c>)
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	e031      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 8001658:	4b82      	ldr	r3, [pc, #520]	@ (8001864 <HC_SR04_Capture_Callback+0x260>)
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	e02e      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 800165e:	4b82      	ldr	r3, [pc, #520]	@ (8001868 <HC_SR04_Capture_Callback+0x264>)
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	e02b      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a80      	ldr	r2, [pc, #512]	@ (800186c <HC_SR04_Capture_Callback+0x268>)
 800166a:	4293      	cmp	r3, r2
 800166c:	f040 8141 	bne.w	80018f2 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	7f1b      	ldrb	r3, [r3, #28]
 8001674:	3b01      	subs	r3, #1
 8001676:	2b07      	cmp	r3, #7
 8001678:	f200 813d 	bhi.w	80018f6 <HC_SR04_Capture_Callback+0x2f2>
 800167c:	a201      	add	r2, pc, #4	@ (adr r2, 8001684 <HC_SR04_Capture_Callback+0x80>)
 800167e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001682:	bf00      	nop
 8001684:	080016a5 	.word	0x080016a5
 8001688:	080016ab 	.word	0x080016ab
 800168c:	080018f7 	.word	0x080018f7
 8001690:	080016b1 	.word	0x080016b1
 8001694:	080018f7 	.word	0x080018f7
 8001698:	080018f7 	.word	0x080018f7
 800169c:	080018f7 	.word	0x080018f7
 80016a0:	080016b7 	.word	0x080016b7
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 80016a4:	4b72      	ldr	r3, [pc, #456]	@ (8001870 <HC_SR04_Capture_Callback+0x26c>)
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e008      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 80016aa:	4b72      	ldr	r3, [pc, #456]	@ (8001874 <HC_SR04_Capture_Callback+0x270>)
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e005      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 80016b0:	4b71      	ldr	r3, [pc, #452]	@ (8001878 <HC_SR04_Capture_Callback+0x274>)
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e002      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 80016b6:	4b71      	ldr	r3, [pc, #452]	@ (800187c <HC_SR04_Capture_Callback+0x278>)
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	4619      	mov	r1, r3
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f005 fcde 	bl	8007084 <HAL_TIM_ReadCapturedValue>
 80016c8:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f083 0301 	eor.w	r3, r3, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d065      	beq.n	80017a8 <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2201      	movs	r2, #1
 80016e6:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d108      	bne.n	8001704 <HC_SR04_Capture_Callback+0x100>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6a1a      	ldr	r2, [r3, #32]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 020a 	bic.w	r2, r2, #10
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	e021      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b04      	cmp	r3, #4
 800170a:	d108      	bne.n	800171e <HC_SR04_Capture_Callback+0x11a>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6a1b      	ldr	r3, [r3, #32]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800171a:	6213      	str	r3, [r2, #32]
 800171c:	e014      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b08      	cmp	r3, #8
 8001724:	d108      	bne.n	8001738 <HC_SR04_Capture_Callback+0x134>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001734:	6213      	str	r3, [r2, #32]
 8001736:	e007      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6812      	ldr	r2, [r2, #0]
 8001742:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001746:	6213      	str	r3, [r2, #32]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d108      	bne.n	8001762 <HC_SR04_Capture_Callback+0x15e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6a1a      	ldr	r2, [r3, #32]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f042 0202 	orr.w	r2, r2, #2
 800175e:	621a      	str	r2, [r3, #32]
 8001760:	e0ca      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b04      	cmp	r3, #4
 8001768:	d108      	bne.n	800177c <HC_SR04_Capture_Callback+0x178>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	f043 0320 	orr.w	r3, r3, #32
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	e0bd      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d108      	bne.n	8001796 <HC_SR04_Capture_Callback+0x192>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6a1b      	ldr	r3, [r3, #32]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001792:	6213      	str	r3, [r2, #32]
 8001794:	e0b0      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	e0a7      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d305      	bcc.n	80017c6 <HC_SR04_Capture_Callback+0x1c2>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	699a      	ldr	r2, [r3, #24]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	e007      	b.n	80017d6 <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	699a      	ldr	r2, [r3, #24]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 80017d0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80017d4:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	2b95      	cmp	r3, #149	@ 0x95
 80017e0:	d907      	bls.n	80017f2 <HC_SR04_Capture_Callback+0x1ee>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d801      	bhi.n	80017f2 <HC_SR04_Capture_Callback+0x1ee>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <HC_SR04_Capture_Callback+0x1f0>
 80017f2:	2300      	movs	r3, #0
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d108      	bne.n	8001822 <HC_SR04_Capture_Callback+0x21e>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6a1a      	ldr	r2, [r3, #32]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 020a 	bic.w	r2, r2, #10
 800181e:	621a      	str	r2, [r3, #32]
 8001820:	e036      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b04      	cmp	r3, #4
 8001828:	d108      	bne.n	800183c <HC_SR04_Capture_Callback+0x238>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001838:	6213      	str	r3, [r2, #32]
 800183a:	e029      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b08      	cmp	r3, #8
 8001842:	d11d      	bne.n	8001880 <HC_SR04_Capture_Callback+0x27c>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001852:	6213      	str	r3, [r2, #32]
 8001854:	e01c      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 8001856:	bf00      	nop
 8001858:	40010000 	.word	0x40010000
 800185c:	20000284 	.word	0x20000284
 8001860:	200002c0 	.word	0x200002c0
 8001864:	200002fc 	.word	0x200002fc
 8001868:	20000338 	.word	0x20000338
 800186c:	40010400 	.word	0x40010400
 8001870:	20000428 	.word	0x20000428
 8001874:	200003ec 	.word	0x200003ec
 8001878:	200003b0 	.word	0x200003b0
 800187c:	20000374 	.word	0x20000374
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	6812      	ldr	r2, [r2, #0]
 800188a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800188e:	6213      	str	r3, [r2, #32]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d106      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x2a2>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6a12      	ldr	r2, [r2, #32]
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e01b      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d106      	bne.n	80018bc <HC_SR04_Capture_Callback+0x2b8>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6812      	ldr	r2, [r2, #0]
 80018b6:	6a1b      	ldr	r3, [r3, #32]
 80018b8:	6213      	str	r3, [r2, #32]
 80018ba:	e010      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d106      	bne.n	80018d2 <HC_SR04_Capture_Callback+0x2ce>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	6213      	str	r3, [r2, #32]
 80018d0:	e005      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6812      	ldr	r2, [r2, #0]
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <HC_SR04_Capture_Callback+0x2fc>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <HC_SR04_Capture_Callback+0x2fc>)
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e004      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 80018ee:	bf00      	nop
 80018f0:	e002      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
        return;
 80018f2:	bf00      	nop
 80018f4:	e000      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 80018f6:	bf00      	nop
    }
}
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000464 	.word	0x20000464

08001904 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001908:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <MX_I2C1_Init+0x50>)
 800190a:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <MX_I2C1_Init+0x54>)
 800190c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001910:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_I2C1_Init+0x58>)
 8001912:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <MX_I2C1_Init+0x50>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001922:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001926:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001928:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <MX_I2C1_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001934:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <MX_I2C1_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001942:	f002 ff8d 	bl	8004860 <HAL_I2C_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800194c:	f000 ff33 	bl	80027b6 <Error_Handler>
  }

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000046c 	.word	0x2000046c
 8001958:	40005400 	.word	0x40005400
 800195c:	00061a80 	.word	0x00061a80

08001960 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_I2C_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12b      	bne.n	80019da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a17      	ldr	r2, [pc, #92]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800199e:	23c0      	movs	r3, #192	@ 0xc0
 80019a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a2:	2312      	movs	r3, #18
 80019a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019aa:	2303      	movs	r3, #3
 80019ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019ae:	2304      	movs	r3, #4
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <HAL_I2C_MspInit+0x8c>)
 80019ba:	f002 fd9b 	bl	80044f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	4a08      	ldr	r2, [pc, #32]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40005400 	.word	0x40005400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020400 	.word	0x40020400

080019f0 <buzzer_error_alert>:

// =================================================================
// == BUZZER ERROR ALERT ==
// Beep buzzer on PC13 to alert user of critical error
// =================================================================
void buzzer_error_alert(void) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
    // Beep pattern: 3 long beeps (500ms ON, 500ms OFF)
    for (int i = 0; i < 3; i++) {
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e016      	b.n	8001a2a <buzzer_error_alert+0x3a>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Buzzer ON
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a02:	4815      	ldr	r0, [pc, #84]	@ (8001a58 <buzzer_error_alert+0x68>)
 8001a04:	f002 ff12 	bl	800482c <HAL_GPIO_WritePin>
        HAL_Delay(500);
 8001a08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a0c:	f002 fbaa 	bl	8004164 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a16:	4810      	ldr	r0, [pc, #64]	@ (8001a58 <buzzer_error_alert+0x68>)
 8001a18:	f002 ff08 	bl	800482c <HAL_GPIO_WritePin>
        HAL_Delay(500);
 8001a1c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a20:	f002 fba0 	bl	8004164 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3301      	adds	r3, #1
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	dde5      	ble.n	80019fc <buzzer_error_alert+0xc>
    }

    // Continuous beep to indicate error persists
    while(1) {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Buzzer ON
 8001a30:	2201      	movs	r2, #1
 8001a32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a36:	4808      	ldr	r0, [pc, #32]	@ (8001a58 <buzzer_error_alert+0x68>)
 8001a38:	f002 fef8 	bl	800482c <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8001a3c:	20c8      	movs	r0, #200	@ 0xc8
 8001a3e:	f002 fb91 	bl	8004164 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001a42:	2200      	movs	r2, #0
 8001a44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a48:	4803      	ldr	r0, [pc, #12]	@ (8001a58 <buzzer_error_alert+0x68>)
 8001a4a:	f002 feef 	bl	800482c <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8001a4e:	20c8      	movs	r0, #200	@ 0xc8
 8001a50:	f002 fb88 	bl	8004164 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Buzzer ON
 8001a54:	bf00      	nop
 8001a56:	e7eb      	b.n	8001a30 <buzzer_error_alert+0x40>
 8001a58:	40020800 	.word	0x40020800

08001a5c <_write>:
    }
}

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <_write+0x28>)
 8001a74:	f006 f892 	bl	8007b9c <HAL_UART_Transmit>
    return len;
 8001a78:	687b      	ldr	r3, [r7, #4]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200006b8 	.word	0x200006b8

08001a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a8c:	b08e      	sub	sp, #56	@ 0x38
 8001a8e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a90:	f002 faf6 	bl	8004080 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a94:	f000 f9ea 	bl	8001e6c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a98:	f000 fda0 	bl	80025dc <MX_GPIO_Init>
  MX_TIM1_Init();
 8001a9c:	f000 fa50 	bl	8001f40 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001aa0:	f000 fc14 	bl	80022cc <MX_TIM8_Init>
  MX_TIM2_Init();
 8001aa4:	f000 fae0 	bl	8002068 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001aa8:	f000 fd44 	bl	8002534 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001aac:	f000 fb5c 	bl	8002168 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001ab0:	f000 fbbe 	bl	8002230 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001ab4:	f000 fc9e 	bl	80023f4 <MX_TIM9_Init>
  MX_TIM12_Init();
 8001ab8:	f000 fcec 	bl	8002494 <MX_TIM12_Init>
  MX_I2C1_Init();
 8001abc:	f7ff ff22 	bl	8001904 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001ac0:	f000 fd62 	bl	8002588 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5);  // Initialize delay timer
 8001ac4:	485b      	ldr	r0, [pc, #364]	@ (8001c34 <main+0x1ac>)
 8001ac6:	f7ff faab 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);              // Wait for timers to stabilize
 8001aca:	2064      	movs	r0, #100	@ 0x64
 8001acc:	f002 fb4a 	bl	8004164 <HAL_Delay>
  HC_SR04_Init();              // Initialize all 8 sensors + start input capture
 8001ad0:	f7ff fc02 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);              // Wait for sensors to settle after power-on
 8001ad4:	20c8      	movs	r0, #200	@ 0xc8
 8001ad6:	f002 fb45 	bl	8004164 <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 8001ada:	f7ff fc27 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001ade:	203c      	movs	r0, #60	@ 0x3c
 8001ae0:	f002 fb40 	bl	8004164 <HAL_Delay>
  HC_SR04_Trigger_All();
 8001ae4:	f7ff fc22 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001ae8:	203c      	movs	r0, #60	@ 0x3c
 8001aea:	f002 fb3b 	bl	8004164 <HAL_Delay>

  Motor_Init();
 8001aee:	f000 fe93 	bl	8002818 <Motor_Init>

  // I2C Scanner dengan retry logic
  printf("Scanning I2C bus...\r\n");
 8001af2:	4851      	ldr	r0, [pc, #324]	@ (8001c38 <main+0x1b0>)
 8001af4:	f007 ffa8 	bl	8009a48 <puts>
  const uint8_t I2C_SCAN_MAX_RETRIES = 3;
 8001af8:	2303      	movs	r3, #3
 8001afa:	74fb      	strb	r3, [r7, #19]
  uint8_t found_devices = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	77fb      	strb	r3, [r7, #31]
  uint8_t scan_retry_count = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	77bb      	strb	r3, [r7, #30]

  for (scan_retry_count = 0; scan_retry_count < I2C_SCAN_MAX_RETRIES; scan_retry_count++) {
 8001b04:	2300      	movs	r3, #0
 8001b06:	77bb      	strb	r3, [r7, #30]
 8001b08:	e042      	b.n	8001b90 <main+0x108>
      if (scan_retry_count > 0) {
 8001b0a:	7fbb      	ldrb	r3, [r7, #30]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d006      	beq.n	8001b1e <main+0x96>
          printf("I2C scan attempt #%d/%d...\r\n", scan_retry_count + 1, I2C_SCAN_MAX_RETRIES);
 8001b10:	7fbb      	ldrb	r3, [r7, #30]
 8001b12:	3301      	adds	r3, #1
 8001b14:	7cfa      	ldrb	r2, [r7, #19]
 8001b16:	4619      	mov	r1, r3
 8001b18:	4848      	ldr	r0, [pc, #288]	@ (8001c3c <main+0x1b4>)
 8001b1a:	f007 ff2d 	bl	8009978 <iprintf>
      }

      found_devices = 0; // Reset counter for each retry
 8001b1e:	2300      	movs	r3, #0
 8001b20:	77fb      	strb	r3, [r7, #31]
      for (uint8_t addr = 1; addr < 128; addr++) {
 8001b22:	2301      	movs	r3, #1
 8001b24:	777b      	strb	r3, [r7, #29]
 8001b26:	e016      	b.n	8001b56 <main+0xce>
          if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK) {
 8001b28:	7f7b      	ldrb	r3, [r7, #29]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	b299      	uxth	r1, r3
 8001b30:	230a      	movs	r3, #10
 8001b32:	2201      	movs	r2, #1
 8001b34:	4842      	ldr	r0, [pc, #264]	@ (8001c40 <main+0x1b8>)
 8001b36:	f003 fb03 	bl	8005140 <HAL_I2C_IsDeviceReady>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d107      	bne.n	8001b50 <main+0xc8>
              printf("Device found at address 0x%02X\r\n", addr);
 8001b40:	7f7b      	ldrb	r3, [r7, #29]
 8001b42:	4619      	mov	r1, r3
 8001b44:	483f      	ldr	r0, [pc, #252]	@ (8001c44 <main+0x1bc>)
 8001b46:	f007 ff17 	bl	8009978 <iprintf>
              found_devices++;
 8001b4a:	7ffb      	ldrb	r3, [r7, #31]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	77fb      	strb	r3, [r7, #31]
      for (uint8_t addr = 1; addr < 128; addr++) {
 8001b50:	7f7b      	ldrb	r3, [r7, #29]
 8001b52:	3301      	adds	r3, #1
 8001b54:	777b      	strb	r3, [r7, #29]
 8001b56:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	dae4      	bge.n	8001b28 <main+0xa0>
          }
      }

      if (found_devices > 0) {
 8001b5e:	7ffb      	ldrb	r3, [r7, #31]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d007      	beq.n	8001b74 <main+0xec>
          printf("Found %d I2C device(s) on attempt #%d.\r\n\r\n", found_devices, scan_retry_count + 1);
 8001b64:	7ff9      	ldrb	r1, [r7, #31]
 8001b66:	7fbb      	ldrb	r3, [r7, #30]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4836      	ldr	r0, [pc, #216]	@ (8001c48 <main+0x1c0>)
 8001b6e:	f007 ff03 	bl	8009978 <iprintf>
          break; // Success, exit retry loop
 8001b72:	e011      	b.n	8001b98 <main+0x110>
      } else {
          printf("No I2C devices found (attempt #%d/%d).\r\n", scan_retry_count + 1, I2C_SCAN_MAX_RETRIES);
 8001b74:	7fbb      	ldrb	r3, [r7, #30]
 8001b76:	3301      	adds	r3, #1
 8001b78:	7cfa      	ldrb	r2, [r7, #19]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4833      	ldr	r0, [pc, #204]	@ (8001c4c <main+0x1c4>)
 8001b7e:	f007 fefb 	bl	8009978 <iprintf>
          HAL_Delay(500); // Wait before retry
 8001b82:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b86:	f002 faed 	bl	8004164 <HAL_Delay>
  for (scan_retry_count = 0; scan_retry_count < I2C_SCAN_MAX_RETRIES; scan_retry_count++) {
 8001b8a:	7fbb      	ldrb	r3, [r7, #30]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	77bb      	strb	r3, [r7, #30]
 8001b90:	7fba      	ldrb	r2, [r7, #30]
 8001b92:	7cfb      	ldrb	r3, [r7, #19]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d3b8      	bcc.n	8001b0a <main+0x82>
      }
  }

  // Check if scan failed after all retries
  if (found_devices == 0) {
 8001b98:	7ffb      	ldrb	r3, [r7, #31]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d121      	bne.n	8001be2 <main+0x15a>
      printf("\r\n========================================\r\n");
 8001b9e:	482c      	ldr	r0, [pc, #176]	@ (8001c50 <main+0x1c8>)
 8001ba0:	f007 ff52 	bl	8009a48 <puts>
      printf("CRITICAL ERROR: I2C SCAN FAILED!\r\n");
 8001ba4:	482b      	ldr	r0, [pc, #172]	@ (8001c54 <main+0x1cc>)
 8001ba6:	f007 ff4f 	bl	8009a48 <puts>
      printf("No devices found after %d attempts.\r\n", I2C_SCAN_MAX_RETRIES);
 8001baa:	7cfb      	ldrb	r3, [r7, #19]
 8001bac:	4619      	mov	r1, r3
 8001bae:	482a      	ldr	r0, [pc, #168]	@ (8001c58 <main+0x1d0>)
 8001bb0:	f007 fee2 	bl	8009978 <iprintf>
      printf("Check: I2C connections (SCL=PB6, SDA=PB7)\r\n");
 8001bb4:	4829      	ldr	r0, [pc, #164]	@ (8001c5c <main+0x1d4>)
 8001bb6:	f007 ff47 	bl	8009a48 <puts>
      printf("Check: MPU6050 power supply\r\n");
 8001bba:	4829      	ldr	r0, [pc, #164]	@ (8001c60 <main+0x1d8>)
 8001bbc:	f007 ff44 	bl	8009a48 <puts>
      printf("Check: Pull-up resistors (4.7k on SCL/SDA)\r\n");
 8001bc0:	4828      	ldr	r0, [pc, #160]	@ (8001c64 <main+0x1dc>)
 8001bc2:	f007 ff41 	bl	8009a48 <puts>
      printf("========================================\r\n");
 8001bc6:	4828      	ldr	r0, [pc, #160]	@ (8001c68 <main+0x1e0>)
 8001bc8:	f007 ff3e 	bl	8009a48 <puts>
      printf("BUZZER ALERT ACTIVATED!\r\n");
 8001bcc:	4827      	ldr	r0, [pc, #156]	@ (8001c6c <main+0x1e4>)
 8001bce:	f007 ff3b 	bl	8009a48 <puts>
      printf("Press RESET button to retry.\r\n");
 8001bd2:	4827      	ldr	r0, [pc, #156]	@ (8001c70 <main+0x1e8>)
 8001bd4:	f007 ff38 	bl	8009a48 <puts>
      printf("========================================\r\n\r\n");
 8001bd8:	4826      	ldr	r0, [pc, #152]	@ (8001c74 <main+0x1ec>)
 8001bda:	f007 ff35 	bl	8009a48 <puts>

      buzzer_error_alert(); // Activate buzzer and halt
 8001bde:	f7ff ff07 	bl	80019f0 <buzzer_error_alert>
  }
  HAL_Delay(500);
 8001be2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001be6:	f002 fabd 	bl	8004164 <HAL_Delay>

  // Initialize MPU6050 (single try - I2C scan already verified device exists)
  printf("Initializing MPU6050...\r\n");
 8001bea:	4823      	ldr	r0, [pc, #140]	@ (8001c78 <main+0x1f0>)
 8001bec:	f007 ff2c 	bl	8009a48 <puts>
  uint8_t mpu_status = MPU6050_Init(&hi2c1);
 8001bf0:	4813      	ldr	r0, [pc, #76]	@ (8001c40 <main+0x1b8>)
 8001bf2:	f001 fa51 	bl	8003098 <MPU6050_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	74bb      	strb	r3, [r7, #18]
  if (mpu_status == 0) {
 8001bfa:	7cbb      	ldrb	r3, [r7, #18]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d110      	bne.n	8001c22 <main+0x19a>
      printf("MPU6050 initialized successfully.\r\n");
 8001c00:	481e      	ldr	r0, [pc, #120]	@ (8001c7c <main+0x1f4>)
 8001c02:	f007 ff21 	bl	8009a48 <puts>
  } else {
      printf("ERROR: MPU6050 initialization FAILED!\r\n");
      printf("Expected address 0x68, check AD0 pin (should be LOW).\r\n");
      while(1); // Stop execution (I2C scan passed, so this is MPU-specific issue)
  }
  HAL_Delay(100);
 8001c06:	2064      	movs	r0, #100	@ 0x64
 8001c08:	f002 faac 	bl	8004164 <HAL_Delay>

  // Kalibrasi Gyroscope Bias (robot harus DIAM!)
  printf("Kalibrasi gyro dimulai... Jangan gerakkan robot!\r\n");
 8001c0c:	481c      	ldr	r0, [pc, #112]	@ (8001c80 <main+0x1f8>)
 8001c0e:	f007 ff1b 	bl	8009a48 <puts>
  float Gz_sum = 0;
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
  const int calibration_samples = 100;
 8001c18:	2364      	movs	r3, #100	@ 0x64
 8001c1a:	60fb      	str	r3, [r7, #12]

  for (int i = 0; i < calibration_samples; i++) {
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	e04e      	b.n	8001cc0 <main+0x238>
      printf("ERROR: MPU6050 initialization FAILED!\r\n");
 8001c22:	4818      	ldr	r0, [pc, #96]	@ (8001c84 <main+0x1fc>)
 8001c24:	f007 ff10 	bl	8009a48 <puts>
      printf("Expected address 0x68, check AD0 pin (should be LOW).\r\n");
 8001c28:	4817      	ldr	r0, [pc, #92]	@ (8001c88 <main+0x200>)
 8001c2a:	f007 ff0d 	bl	8009a48 <puts>
      while(1); // Stop execution (I2C scan passed, so this is MPU-specific issue)
 8001c2e:	bf00      	nop
 8001c30:	e7fd      	b.n	8001c2e <main+0x1a6>
 8001c32:	bf00      	nop
 8001c34:	20000598 	.word	0x20000598
 8001c38:	0800da60 	.word	0x0800da60
 8001c3c:	0800da78 	.word	0x0800da78
 8001c40:	2000046c 	.word	0x2000046c
 8001c44:	0800da98 	.word	0x0800da98
 8001c48:	0800dabc 	.word	0x0800dabc
 8001c4c:	0800dae8 	.word	0x0800dae8
 8001c50:	0800db14 	.word	0x0800db14
 8001c54:	0800db40 	.word	0x0800db40
 8001c58:	0800db64 	.word	0x0800db64
 8001c5c:	0800db8c 	.word	0x0800db8c
 8001c60:	0800dbb8 	.word	0x0800dbb8
 8001c64:	0800dbd8 	.word	0x0800dbd8
 8001c68:	0800dc04 	.word	0x0800dc04
 8001c6c:	0800dc30 	.word	0x0800dc30
 8001c70:	0800dc4c 	.word	0x0800dc4c
 8001c74:	0800dc6c 	.word	0x0800dc6c
 8001c78:	0800dc98 	.word	0x0800dc98
 8001c7c:	0800dcb4 	.word	0x0800dcb4
 8001c80:	0800dd38 	.word	0x0800dd38
 8001c84:	0800dcd8 	.word	0x0800dcd8
 8001c88:	0800dd00 	.word	0x0800dd00
      MPU6050_Read_All(&hi2c1, &MPU6050);
 8001c8c:	4965      	ldr	r1, [pc, #404]	@ (8001e24 <main+0x39c>)
 8001c8e:	4866      	ldr	r0, [pc, #408]	@ (8001e28 <main+0x3a0>)
 8001c90:	f001 fa5a 	bl	8003148 <MPU6050_Read_All>
      Gz_sum += MPU6050.Gz;
 8001c94:	69b8      	ldr	r0, [r7, #24]
 8001c96:	f7fe fc57 	bl	8000548 <__aeabi_f2d>
 8001c9a:	4b62      	ldr	r3, [pc, #392]	@ (8001e24 <main+0x39c>)
 8001c9c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001ca0:	f7fe faf4 	bl	800028c <__adddf3>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4619      	mov	r1, r3
 8001cac:	f7fe ff9c 	bl	8000be8 <__aeabi_d2f>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	61bb      	str	r3, [r7, #24]
      HAL_Delay(10);
 8001cb4:	200a      	movs	r0, #10
 8001cb6:	f002 fa55 	bl	8004164 <HAL_Delay>
  for (int i = 0; i < calibration_samples; i++) {
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbe1      	blt.n	8001c8c <main+0x204>
  }

  Gz_bias = Gz_sum / calibration_samples; // Store in global variable
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	ee07 3a90 	vmov	s15, r3
 8001cce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd2:	edd7 6a06 	vldr	s13, [r7, #24]
 8001cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cda:	4b54      	ldr	r3, [pc, #336]	@ (8001e2c <main+0x3a4>)
 8001cdc:	edc3 7a00 	vstr	s15, [r3]
  printf("Kalibrasi selesai! Gz_bias = %.2f deg/s\r\n", Gz_bias);
 8001ce0:	4b52      	ldr	r3, [pc, #328]	@ (8001e2c <main+0x3a4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fc2f 	bl	8000548 <__aeabi_f2d>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4850      	ldr	r0, [pc, #320]	@ (8001e30 <main+0x3a8>)
 8001cf0:	f007 fe42 	bl	8009978 <iprintf>
  HAL_Delay(500);
 8001cf4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cf8:	f002 fa34 	bl	8004164 <HAL_Delay>

  // Initialize Vision Control System
  Vision_Init(&huart3);
 8001cfc:	484d      	ldr	r0, [pc, #308]	@ (8001e34 <main+0x3ac>)
 8001cfe:	f002 f97f 	bl	8004000 <Vision_Init>

  // Initialize timing untuk yaw calculation
  lastTick = HAL_GetTick();
 8001d02:	f002 fa23 	bl	800414c <HAL_GetTick>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4a4b      	ldr	r2, [pc, #300]	@ (8001e38 <main+0x3b0>)
 8001d0a:	6013      	str	r3, [r2, #0]

  printf("\r\n========================================\r\n");
 8001d0c:	484b      	ldr	r0, [pc, #300]	@ (8001e3c <main+0x3b4>)
 8001d0e:	f007 fe9b 	bl	8009a48 <puts>
  printf("SYSTEM READY!\r\n");
 8001d12:	484b      	ldr	r0, [pc, #300]	@ (8001e40 <main+0x3b8>)
 8001d14:	f007 fe98 	bl	8009a48 <puts>
  printf("All sensors initialized successfully.\r\n");
 8001d18:	484a      	ldr	r0, [pc, #296]	@ (8001e44 <main+0x3bc>)
 8001d1a:	f007 fe95 	bl	8009a48 <puts>
  printf("========================================\r\n");
 8001d1e:	484a      	ldr	r0, [pc, #296]	@ (8001e48 <main+0x3c0>)
 8001d20:	f007 fe92 	bl	8009a48 <puts>
  printf("Press GREEN BUTTON to start operation...\r\n");
 8001d24:	4849      	ldr	r0, [pc, #292]	@ (8001e4c <main+0x3c4>)
 8001d26:	f007 fe8f 	bl	8009a48 <puts>
  printf("(Press RED BUTTON anytime to stop)\r\n");
 8001d2a:	4849      	ldr	r0, [pc, #292]	@ (8001e50 <main+0x3c8>)
 8001d2c:	f007 fe8c 	bl	8009a48 <puts>
  printf("========================================\r\n\r\n");
 8001d30:	4848      	ldr	r0, [pc, #288]	@ (8001e54 <main+0x3cc>)
 8001d32:	f007 fe89 	bl	8009a48 <puts>
    /* USER CODE BEGIN 3 */

	 //FLAGD
	#define DIAGNOSTIC_MODE 0 // Set to 1 for normal operation, 0 for commented test code

	  yawAngle_deg = 0;
 8001d36:	4b48      	ldr	r3, [pc, #288]	@ (8001e58 <main+0x3d0>)
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]



	  	  // ================= FOR MPU TEST =============

	  	      uint32_t currentTick = HAL_GetTick();
 8001d3e:	f002 fa05 	bl	800414c <HAL_GetTick>
 8001d42:	60b8      	str	r0, [r7, #8]
	  	      dt = (float)(currentTick - lastTick) / 1000.0f; // Konversi ke detik
 8001d44:	4b3c      	ldr	r3, [pc, #240]	@ (8001e38 <main+0x3b0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68ba      	ldr	r2, [r7, #8]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	ee07 3a90 	vmov	s15, r3
 8001d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d54:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001e5c <main+0x3d4>
 8001d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5c:	4b40      	ldr	r3, [pc, #256]	@ (8001e60 <main+0x3d8>)
 8001d5e:	edc3 7a00 	vstr	s15, [r3]
	  	      lastTick = currentTick;
 8001d62:	4a35      	ldr	r2, [pc, #212]	@ (8001e38 <main+0x3b0>)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	6013      	str	r3, [r2, #0]

	  	      // 2. Baca data MPU6050
	  	      MPU6050_Read_All(&hi2c1, &MPU6050);
 8001d68:	492e      	ldr	r1, [pc, #184]	@ (8001e24 <main+0x39c>)
 8001d6a:	482f      	ldr	r0, [pc, #188]	@ (8001e28 <main+0x3a0>)
 8001d6c:	f001 f9ec 	bl	8003148 <MPU6050_Read_All>

	  	      // 3. Update yaw angle dengan integrasi gyroscope (DENGAN BIAS CORRECTION!)
	  	      float Gz_corrected = MPU6050.Gz - Gz_bias;
 8001d70:	4b2c      	ldr	r3, [pc, #176]	@ (8001e24 <main+0x39c>)
 8001d72:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001d76:	4b2d      	ldr	r3, [pc, #180]	@ (8001e2c <main+0x3a4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe fbe4 	bl	8000548 <__aeabi_f2d>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4620      	mov	r0, r4
 8001d86:	4629      	mov	r1, r5
 8001d88:	f7fe fa7e 	bl	8000288 <__aeabi_dsub>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4610      	mov	r0, r2
 8001d92:	4619      	mov	r1, r3
 8001d94:	f7fe ff28 	bl	8000be8 <__aeabi_d2f>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	607b      	str	r3, [r7, #4]
	  	      yawAngle_deg += Gz_corrected * dt;
 8001d9c:	4b30      	ldr	r3, [pc, #192]	@ (8001e60 <main+0x3d8>)
 8001d9e:	ed93 7a00 	vldr	s14, [r3]
 8001da2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001da6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001daa:	4b2b      	ldr	r3, [pc, #172]	@ (8001e58 <main+0x3d0>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db4:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <main+0x3d0>)
 8001db6:	edc3 7a00 	vstr	s15, [r3]


	  	  printf("dt: %.4f | Gz_raw: %.2f | Gz_corr: %.2f | Yaw: %.1f\r\n",
 8001dba:	4b29      	ldr	r3, [pc, #164]	@ (8001e60 <main+0x3d8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7fe fbc2 	bl	8000548 <__aeabi_f2d>
 8001dc4:	4682      	mov	sl, r0
 8001dc6:	468b      	mov	fp, r1
 8001dc8:	4b16      	ldr	r3, [pc, #88]	@ (8001e24 <main+0x39c>)
 8001dca:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7fe fbba 	bl	8000548 <__aeabi_f2d>
 8001dd4:	4680      	mov	r8, r0
 8001dd6:	4689      	mov	r9, r1
 8001dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <main+0x3d0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fbb3 	bl	8000548 <__aeabi_f2d>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001dea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001dee:	e9cd 4500 	strd	r4, r5, [sp]
 8001df2:	4652      	mov	r2, sl
 8001df4:	465b      	mov	r3, fp
 8001df6:	481b      	ldr	r0, [pc, #108]	@ (8001e64 <main+0x3dc>)
 8001df8:	f007 fdbe 	bl	8009978 <iprintf>
	  	         dt, MPU6050.Gz, Gz_corrected, yawAngle_deg);
	  	  HAL_Delay(100); // Tambahkan delay untuk stabilitas
 8001dfc:	2064      	movs	r0, #100	@ 0x64
 8001dfe:	f002 f9b1 	bl	8004164 <HAL_Delay>




	  	  Motor_Rotate_Right(35);
 8001e02:	2023      	movs	r0, #35	@ 0x23
 8001e04:	f001 f91c 	bl	8003040 <Motor_Rotate_Right>
	  	  if(yawAngle_deg < -180.0f){
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <main+0x3d0>)
 8001e0a:	edd3 7a00 	vldr	s15, [r3]
 8001e0e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001e68 <main+0x3e0>
 8001e12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1a:	d501      	bpl.n	8001e20 <main+0x398>
	  		  Motor_Stop_All();
 8001e1c:	f000 fd78 	bl	8002910 <Motor_Stop_All>
  {
 8001e20:	e789      	b.n	8001d36 <main+0x2ae>
 8001e22:	bf00      	nop
 8001e24:	20000748 	.word	0x20000748
 8001e28:	2000046c 	.word	0x2000046c
 8001e2c:	200007ac 	.word	0x200007ac
 8001e30:	0800dd6c 	.word	0x0800dd6c
 8001e34:	20000700 	.word	0x20000700
 8001e38:	200007a4 	.word	0x200007a4
 8001e3c:	0800db14 	.word	0x0800db14
 8001e40:	0800dd98 	.word	0x0800dd98
 8001e44:	0800dda8 	.word	0x0800dda8
 8001e48:	0800dc04 	.word	0x0800dc04
 8001e4c:	0800ddd0 	.word	0x0800ddd0
 8001e50:	0800ddfc 	.word	0x0800ddfc
 8001e54:	0800dc6c 	.word	0x0800dc6c
 8001e58:	200007a0 	.word	0x200007a0
 8001e5c:	447a0000 	.word	0x447a0000
 8001e60:	200007a8 	.word	0x200007a8
 8001e64:	0800de20 	.word	0x0800de20
 8001e68:	c3340000 	.word	0xc3340000

08001e6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b094      	sub	sp, #80	@ 0x50
 8001e70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e72:	f107 0320 	add.w	r3, r7, #32
 8001e76:	2230      	movs	r2, #48	@ 0x30
 8001e78:	2100      	movs	r1, #0
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f007 fee6 	bl	8009c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	4b28      	ldr	r3, [pc, #160]	@ (8001f38 <SystemClock_Config+0xcc>)
 8001e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e98:	4a27      	ldr	r2, [pc, #156]	@ (8001f38 <SystemClock_Config+0xcc>)
 8001e9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea0:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <SystemClock_Config+0xcc>)
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eac:	2300      	movs	r3, #0
 8001eae:	607b      	str	r3, [r7, #4]
 8001eb0:	4b22      	ldr	r3, [pc, #136]	@ (8001f3c <SystemClock_Config+0xd0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a21      	ldr	r2, [pc, #132]	@ (8001f3c <SystemClock_Config+0xd0>)
 8001eb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f3c <SystemClock_Config+0xd0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ed0:	2310      	movs	r3, #16
 8001ed2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001edc:	2308      	movs	r3, #8
 8001ede:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ee0:	23a8      	movs	r3, #168	@ 0xa8
 8001ee2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ee8:	2304      	movs	r3, #4
 8001eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eec:	f107 0320 	add.w	r3, r7, #32
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f003 fe07 	bl	8005b04 <HAL_RCC_OscConfig>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001efc:	f000 fc5b 	bl	80027b6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f00:	230f      	movs	r3, #15
 8001f02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f04:	2302      	movs	r3, #2
 8001f06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f18:	f107 030c 	add.w	r3, r7, #12
 8001f1c:	2105      	movs	r1, #5
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 f868 	bl	8005ff4 <HAL_RCC_ClockConfig>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f2a:	f000 fc44 	bl	80027b6 <Error_Handler>
  }
}
 8001f2e:	bf00      	nop
 8001f30:	3750      	adds	r7, #80	@ 0x50
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40007000 	.word	0x40007000

08001f40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f46:	f107 0318 	add.w	r3, r7, #24
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f54:	f107 0310 	add.w	r3, r7, #16
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f5e:	463b      	mov	r3, r7
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f6c:	4a3d      	ldr	r2, [pc, #244]	@ (8002064 <MX_TIM1_Init+0x124>)
 8001f6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001f70:	4b3b      	ldr	r3, [pc, #236]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f72:	22a7      	movs	r2, #167	@ 0xa7
 8001f74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f76:	4b3a      	ldr	r3, [pc, #232]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f7c:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f84:	4b36      	ldr	r3, [pc, #216]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f8a:	4b35      	ldr	r3, [pc, #212]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f90:	4b33      	ldr	r3, [pc, #204]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f96:	4832      	ldr	r0, [pc, #200]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001f98:	f004 fa0c 	bl	80063b4 <HAL_TIM_Base_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001fa2:	f000 fc08 	bl	80027b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001faa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fac:	f107 0318 	add.w	r3, r7, #24
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	482b      	ldr	r0, [pc, #172]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001fb4:	f004 ff9e 	bl	8006ef4 <HAL_TIM_ConfigClockSource>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001fbe:	f000 fbfa 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001fc2:	4827      	ldr	r0, [pc, #156]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001fc4:	f004 fbc6 	bl	8006754 <HAL_TIM_IC_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001fce:	f000 fbf2 	bl	80027b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fda:	f107 0310 	add.w	r3, r7, #16
 8001fde:	4619      	mov	r1, r3
 8001fe0:	481f      	ldr	r0, [pc, #124]	@ (8002060 <MX_TIM1_Init+0x120>)
 8001fe2:	f005 fcfb 	bl	80079dc <HAL_TIMEx_MasterConfigSynchronization>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001fec:	f000 fbe3 	bl	80027b6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002000:	463b      	mov	r3, r7
 8002002:	2200      	movs	r2, #0
 8002004:	4619      	mov	r1, r3
 8002006:	4816      	ldr	r0, [pc, #88]	@ (8002060 <MX_TIM1_Init+0x120>)
 8002008:	f004 fe16 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002012:	f000 fbd0 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002016:	463b      	mov	r3, r7
 8002018:	2204      	movs	r2, #4
 800201a:	4619      	mov	r1, r3
 800201c:	4810      	ldr	r0, [pc, #64]	@ (8002060 <MX_TIM1_Init+0x120>)
 800201e:	f004 fe0b 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8002028:	f000 fbc5 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800202c:	463b      	mov	r3, r7
 800202e:	2208      	movs	r2, #8
 8002030:	4619      	mov	r1, r3
 8002032:	480b      	ldr	r0, [pc, #44]	@ (8002060 <MX_TIM1_Init+0x120>)
 8002034:	f004 fe00 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800203e:	f000 fbba 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002042:	463b      	mov	r3, r7
 8002044:	220c      	movs	r2, #12
 8002046:	4619      	mov	r1, r3
 8002048:	4805      	ldr	r0, [pc, #20]	@ (8002060 <MX_TIM1_Init+0x120>)
 800204a:	f004 fdf5 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002054:	f000 fbaf 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8002058:	bf00      	nop
 800205a:	3728      	adds	r7, #40	@ 0x28
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	200004c0 	.word	0x200004c0
 8002064:	40010000 	.word	0x40010000

08002068 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08e      	sub	sp, #56	@ 0x38
 800206c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800206e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]
 800207a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800207c:	f107 0320 	add.w	r3, r7, #32
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	611a      	str	r2, [r3, #16]
 8002094:	615a      	str	r2, [r3, #20]
 8002096:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002098:	4b32      	ldr	r3, [pc, #200]	@ (8002164 <MX_TIM2_Init+0xfc>)
 800209a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800209e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80020a0:	4b30      	ldr	r3, [pc, #192]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 80020ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020ae:	f241 0267 	movw	r2, #4199	@ 0x1067
 80020b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020bc:	2280      	movs	r2, #128	@ 0x80
 80020be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020c0:	4828      	ldr	r0, [pc, #160]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020c2:	f004 f977 	bl	80063b4 <HAL_TIM_Base_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80020cc:	f000 fb73 	bl	80027b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020da:	4619      	mov	r1, r3
 80020dc:	4821      	ldr	r0, [pc, #132]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020de:	f004 ff09 	bl	8006ef4 <HAL_TIM_ConfigClockSource>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80020e8:	f000 fb65 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ec:	481d      	ldr	r0, [pc, #116]	@ (8002164 <MX_TIM2_Init+0xfc>)
 80020ee:	f004 fa19 	bl	8006524 <HAL_TIM_PWM_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80020f8:	f000 fb5d 	bl	80027b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002100:	2300      	movs	r3, #0
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002104:	f107 0320 	add.w	r3, r7, #32
 8002108:	4619      	mov	r1, r3
 800210a:	4816      	ldr	r0, [pc, #88]	@ (8002164 <MX_TIM2_Init+0xfc>)
 800210c:	f005 fc66 	bl	80079dc <HAL_TIMEx_MasterConfigSynchronization>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002116:	f000 fb4e 	bl	80027b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800211a:	2360      	movs	r3, #96	@ 0x60
 800211c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	2200      	movs	r2, #0
 800212e:	4619      	mov	r1, r3
 8002130:	480c      	ldr	r0, [pc, #48]	@ (8002164 <MX_TIM2_Init+0xfc>)
 8002132:	f004 fe1d 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800213c:	f000 fb3b 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002140:	1d3b      	adds	r3, r7, #4
 8002142:	2204      	movs	r2, #4
 8002144:	4619      	mov	r1, r3
 8002146:	4807      	ldr	r0, [pc, #28]	@ (8002164 <MX_TIM2_Init+0xfc>)
 8002148:	f004 fe12 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002152:	f000 fb30 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002156:	4803      	ldr	r0, [pc, #12]	@ (8002164 <MX_TIM2_Init+0xfc>)
 8002158:	f001 fcce 	bl	8003af8 <HAL_TIM_MspPostInit>

}
 800215c:	bf00      	nop
 800215e:	3738      	adds	r7, #56	@ 0x38
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20000508 	.word	0x20000508

08002168 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	@ 0x28
 800216c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800216e:	f107 0320 	add.w	r3, r7, #32
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	605a      	str	r2, [r3, #4]
 8002180:	609a      	str	r2, [r3, #8]
 8002182:	60da      	str	r2, [r3, #12]
 8002184:	611a      	str	r2, [r3, #16]
 8002186:	615a      	str	r2, [r3, #20]
 8002188:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800218a:	4b27      	ldr	r3, [pc, #156]	@ (8002228 <MX_TIM3_Init+0xc0>)
 800218c:	4a27      	ldr	r2, [pc, #156]	@ (800222c <MX_TIM3_Init+0xc4>)
 800218e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002190:	4b25      	ldr	r3, [pc, #148]	@ (8002228 <MX_TIM3_Init+0xc0>)
 8002192:	2201      	movs	r2, #1
 8002194:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002196:	4b24      	ldr	r3, [pc, #144]	@ (8002228 <MX_TIM3_Init+0xc0>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 800219c:	4b22      	ldr	r3, [pc, #136]	@ (8002228 <MX_TIM3_Init+0xc0>)
 800219e:	f241 0267 	movw	r2, #4199	@ 0x1067
 80021a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a4:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <MX_TIM3_Init+0xc0>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002228 <MX_TIM3_Init+0xc0>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021b0:	481d      	ldr	r0, [pc, #116]	@ (8002228 <MX_TIM3_Init+0xc0>)
 80021b2:	f004 f9b7 	bl	8006524 <HAL_TIM_PWM_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80021bc:	f000 fafb 	bl	80027b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021c8:	f107 0320 	add.w	r3, r7, #32
 80021cc:	4619      	mov	r1, r3
 80021ce:	4816      	ldr	r0, [pc, #88]	@ (8002228 <MX_TIM3_Init+0xc0>)
 80021d0:	f005 fc04 	bl	80079dc <HAL_TIMEx_MasterConfigSynchronization>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021da:	f000 faec 	bl	80027b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021de:	2360      	movs	r3, #96	@ 0x60
 80021e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021e6:	2300      	movs	r3, #0
 80021e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021ee:	1d3b      	adds	r3, r7, #4
 80021f0:	2208      	movs	r2, #8
 80021f2:	4619      	mov	r1, r3
 80021f4:	480c      	ldr	r0, [pc, #48]	@ (8002228 <MX_TIM3_Init+0xc0>)
 80021f6:	f004 fdbb 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002200:	f000 fad9 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002204:	1d3b      	adds	r3, r7, #4
 8002206:	220c      	movs	r2, #12
 8002208:	4619      	mov	r1, r3
 800220a:	4807      	ldr	r0, [pc, #28]	@ (8002228 <MX_TIM3_Init+0xc0>)
 800220c:	f004 fdb0 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002216:	f000 face 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800221a:	4803      	ldr	r0, [pc, #12]	@ (8002228 <MX_TIM3_Init+0xc0>)
 800221c:	f001 fc6c 	bl	8003af8 <HAL_TIM_MspPostInit>

}
 8002220:	bf00      	nop
 8002222:	3728      	adds	r7, #40	@ 0x28
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20000550 	.word	0x20000550
 800222c:	40000400 	.word	0x40000400

08002230 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002236:	f107 0308 	add.w	r3, r7, #8
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002244:	463b      	mov	r3, r7
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800224c:	4b1d      	ldr	r3, [pc, #116]	@ (80022c4 <MX_TIM5_Init+0x94>)
 800224e:	4a1e      	ldr	r2, [pc, #120]	@ (80022c8 <MX_TIM5_Init+0x98>)
 8002250:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002252:	4b1c      	ldr	r3, [pc, #112]	@ (80022c4 <MX_TIM5_Init+0x94>)
 8002254:	2253      	movs	r2, #83	@ 0x53
 8002256:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002258:	4b1a      	ldr	r3, [pc, #104]	@ (80022c4 <MX_TIM5_Init+0x94>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800225e:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <MX_TIM5_Init+0x94>)
 8002260:	f04f 32ff 	mov.w	r2, #4294967295
 8002264:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002266:	4b17      	ldr	r3, [pc, #92]	@ (80022c4 <MX_TIM5_Init+0x94>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800226c:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <MX_TIM5_Init+0x94>)
 800226e:	2280      	movs	r2, #128	@ 0x80
 8002270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002272:	4814      	ldr	r0, [pc, #80]	@ (80022c4 <MX_TIM5_Init+0x94>)
 8002274:	f004 f89e 	bl	80063b4 <HAL_TIM_Base_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800227e:	f000 fa9a 	bl	80027b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002282:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002286:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002288:	f107 0308 	add.w	r3, r7, #8
 800228c:	4619      	mov	r1, r3
 800228e:	480d      	ldr	r0, [pc, #52]	@ (80022c4 <MX_TIM5_Init+0x94>)
 8002290:	f004 fe30 	bl	8006ef4 <HAL_TIM_ConfigClockSource>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800229a:	f000 fa8c 	bl	80027b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229e:	2300      	movs	r3, #0
 80022a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022a6:	463b      	mov	r3, r7
 80022a8:	4619      	mov	r1, r3
 80022aa:	4806      	ldr	r0, [pc, #24]	@ (80022c4 <MX_TIM5_Init+0x94>)
 80022ac:	f005 fb96 	bl	80079dc <HAL_TIMEx_MasterConfigSynchronization>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80022b6:	f000 fa7e 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80022ba:	bf00      	nop
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000598 	.word	0x20000598
 80022c8:	40000c00 	.word	0x40000c00

080022cc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022d2:	f107 0318 	add.w	r3, r7, #24
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80022ea:	463b      	mov	r3, r7
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80022f6:	4b3d      	ldr	r3, [pc, #244]	@ (80023ec <MX_TIM8_Init+0x120>)
 80022f8:	4a3d      	ldr	r2, [pc, #244]	@ (80023f0 <MX_TIM8_Init+0x124>)
 80022fa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 80022fc:	4b3b      	ldr	r3, [pc, #236]	@ (80023ec <MX_TIM8_Init+0x120>)
 80022fe:	22a7      	movs	r2, #167	@ 0xa7
 8002300:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002302:	4b3a      	ldr	r3, [pc, #232]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002308:	4b38      	ldr	r3, [pc, #224]	@ (80023ec <MX_TIM8_Init+0x120>)
 800230a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800230e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002310:	4b36      	ldr	r3, [pc, #216]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002312:	2200      	movs	r2, #0
 8002314:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002316:	4b35      	ldr	r3, [pc, #212]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002318:	2200      	movs	r2, #0
 800231a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800231c:	4b33      	ldr	r3, [pc, #204]	@ (80023ec <MX_TIM8_Init+0x120>)
 800231e:	2200      	movs	r2, #0
 8002320:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002322:	4832      	ldr	r0, [pc, #200]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002324:	f004 f846 	bl	80063b4 <HAL_TIM_Base_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800232e:	f000 fa42 	bl	80027b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002336:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002338:	f107 0318 	add.w	r3, r7, #24
 800233c:	4619      	mov	r1, r3
 800233e:	482b      	ldr	r0, [pc, #172]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002340:	f004 fdd8 	bl	8006ef4 <HAL_TIM_ConfigClockSource>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800234a:	f000 fa34 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800234e:	4827      	ldr	r0, [pc, #156]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002350:	f004 fa00 	bl	8006754 <HAL_TIM_IC_Init>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800235a:	f000 fa2c 	bl	80027b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800235e:	2300      	movs	r3, #0
 8002360:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	4619      	mov	r1, r3
 800236c:	481f      	ldr	r0, [pc, #124]	@ (80023ec <MX_TIM8_Init+0x120>)
 800236e:	f005 fb35 	bl	80079dc <HAL_TIMEx_MasterConfigSynchronization>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8002378:	f000 fa1d 	bl	80027b6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800237c:	2300      	movs	r3, #0
 800237e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002380:	2301      	movs	r3, #1
 8002382:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800238c:	463b      	mov	r3, r7
 800238e:	2200      	movs	r2, #0
 8002390:	4619      	mov	r1, r3
 8002392:	4816      	ldr	r0, [pc, #88]	@ (80023ec <MX_TIM8_Init+0x120>)
 8002394:	f004 fc50 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800239e:	f000 fa0a 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023a2:	463b      	mov	r3, r7
 80023a4:	2204      	movs	r2, #4
 80023a6:	4619      	mov	r1, r3
 80023a8:	4810      	ldr	r0, [pc, #64]	@ (80023ec <MX_TIM8_Init+0x120>)
 80023aa:	f004 fc45 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 80023b4:	f000 f9ff 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80023b8:	463b      	mov	r3, r7
 80023ba:	2208      	movs	r2, #8
 80023bc:	4619      	mov	r1, r3
 80023be:	480b      	ldr	r0, [pc, #44]	@ (80023ec <MX_TIM8_Init+0x120>)
 80023c0:	f004 fc3a 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 80023ca:	f000 f9f4 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80023ce:	463b      	mov	r3, r7
 80023d0:	220c      	movs	r2, #12
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	@ (80023ec <MX_TIM8_Init+0x120>)
 80023d6:	f004 fc2f 	bl	8006c38 <HAL_TIM_IC_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 80023e0:	f000 f9e9 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	3728      	adds	r7, #40	@ 0x28
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	200005e0 	.word	0x200005e0
 80023f0:	40010400 	.word	0x40010400

080023f4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b088      	sub	sp, #32
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
 8002408:	615a      	str	r2, [r3, #20]
 800240a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800240c:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <MX_TIM9_Init+0x98>)
 800240e:	4a20      	ldr	r2, [pc, #128]	@ (8002490 <MX_TIM9_Init+0x9c>)
 8002410:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8002412:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <MX_TIM9_Init+0x98>)
 8002414:	2201      	movs	r2, #1
 8002416:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002418:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <MX_TIM9_Init+0x98>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8799;
 800241e:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <MX_TIM9_Init+0x98>)
 8002420:	f242 225f 	movw	r2, #8799	@ 0x225f
 8002424:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <MX_TIM9_Init+0x98>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242c:	4b17      	ldr	r3, [pc, #92]	@ (800248c <MX_TIM9_Init+0x98>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002432:	4816      	ldr	r0, [pc, #88]	@ (800248c <MX_TIM9_Init+0x98>)
 8002434:	f004 f876 	bl	8006524 <HAL_TIM_PWM_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800243e:	f000 f9ba 	bl	80027b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002442:	2360      	movs	r3, #96	@ 0x60
 8002444:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002452:	1d3b      	adds	r3, r7, #4
 8002454:	2200      	movs	r2, #0
 8002456:	4619      	mov	r1, r3
 8002458:	480c      	ldr	r0, [pc, #48]	@ (800248c <MX_TIM9_Init+0x98>)
 800245a:	f004 fc89 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002464:	f000 f9a7 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002468:	1d3b      	adds	r3, r7, #4
 800246a:	2204      	movs	r2, #4
 800246c:	4619      	mov	r1, r3
 800246e:	4807      	ldr	r0, [pc, #28]	@ (800248c <MX_TIM9_Init+0x98>)
 8002470:	f004 fc7e 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 800247a:	f000 f99c 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800247e:	4803      	ldr	r0, [pc, #12]	@ (800248c <MX_TIM9_Init+0x98>)
 8002480:	f001 fb3a 	bl	8003af8 <HAL_TIM_MspPostInit>

}
 8002484:	bf00      	nop
 8002486:	3720      	adds	r7, #32
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000628 	.word	0x20000628
 8002490:	40014000 	.word	0x40014000

08002494 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
 80024a8:	615a      	str	r2, [r3, #20]
 80024aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80024ac:	4b1f      	ldr	r3, [pc, #124]	@ (800252c <MX_TIM12_Init+0x98>)
 80024ae:	4a20      	ldr	r2, [pc, #128]	@ (8002530 <MX_TIM12_Init+0x9c>)
 80024b0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 80024b2:	4b1e      	ldr	r3, [pc, #120]	@ (800252c <MX_TIM12_Init+0x98>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b8:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <MX_TIM12_Init+0x98>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 80024be:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <MX_TIM12_Init+0x98>)
 80024c0:	f241 0267 	movw	r2, #4199	@ 0x1067
 80024c4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c6:	4b19      	ldr	r3, [pc, #100]	@ (800252c <MX_TIM12_Init+0x98>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024cc:	4b17      	ldr	r3, [pc, #92]	@ (800252c <MX_TIM12_Init+0x98>)
 80024ce:	2280      	movs	r2, #128	@ 0x80
 80024d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80024d2:	4816      	ldr	r0, [pc, #88]	@ (800252c <MX_TIM12_Init+0x98>)
 80024d4:	f004 f826 	bl	8006524 <HAL_TIM_PWM_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80024de:	f000 f96a 	bl	80027b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024e2:	2360      	movs	r3, #96	@ 0x60
 80024e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	2200      	movs	r2, #0
 80024f6:	4619      	mov	r1, r3
 80024f8:	480c      	ldr	r0, [pc, #48]	@ (800252c <MX_TIM12_Init+0x98>)
 80024fa:	f004 fc39 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002504:	f000 f957 	bl	80027b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002508:	1d3b      	adds	r3, r7, #4
 800250a:	2204      	movs	r2, #4
 800250c:	4619      	mov	r1, r3
 800250e:	4807      	ldr	r0, [pc, #28]	@ (800252c <MX_TIM12_Init+0x98>)
 8002510:	f004 fc2e 	bl	8006d70 <HAL_TIM_PWM_ConfigChannel>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 800251a:	f000 f94c 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800251e:	4803      	ldr	r0, [pc, #12]	@ (800252c <MX_TIM12_Init+0x98>)
 8002520:	f001 faea 	bl	8003af8 <HAL_TIM_MspPostInit>

}
 8002524:	bf00      	nop
 8002526:	3720      	adds	r7, #32
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000670 	.word	0x20000670
 8002530:	40001800 	.word	0x40001800

08002534 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800253a:	4a12      	ldr	r2, [pc, #72]	@ (8002584 <MX_USART1_UART_Init+0x50>)
 800253c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800253e:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002540:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002544:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800254e:	2200      	movs	r2, #0
 8002550:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002552:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002558:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800255a:	220c      	movs	r2, #12
 800255c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800255e:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002564:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002566:	2200      	movs	r2, #0
 8002568:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800256a:	4805      	ldr	r0, [pc, #20]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800256c:	f005 fac6 	bl	8007afc <HAL_UART_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002576:	f000 f91e 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200006b8 	.word	0x200006b8
 8002584:	40011000 	.word	0x40011000

08002588 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 800258e:	4a12      	ldr	r2, [pc, #72]	@ (80025d8 <MX_USART3_UART_Init+0x50>)
 8002590:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002592:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 8002594:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002598:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025a0:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025ae:	220c      	movs	r2, #12
 80025b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b2:	4b08      	ldr	r3, [pc, #32]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025be:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <MX_USART3_UART_Init+0x4c>)
 80025c0:	f005 fa9c 	bl	8007afc <HAL_UART_Init>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80025ca:	f000 f8f4 	bl	80027b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000700 	.word	0x20000700
 80025d8:	40004800 	.word	0x40004800

080025dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08c      	sub	sp, #48	@ 0x30
 80025e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e2:	f107 031c 	add.w	r3, r7, #28
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
 80025f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	4b65      	ldr	r3, [pc, #404]	@ (800278c <MX_GPIO_Init+0x1b0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a64      	ldr	r2, [pc, #400]	@ (800278c <MX_GPIO_Init+0x1b0>)
 80025fc:	f043 0310 	orr.w	r3, r3, #16
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b62      	ldr	r3, [pc, #392]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f003 0310 	and.w	r3, r3, #16
 800260a:	61bb      	str	r3, [r7, #24]
 800260c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	4b5e      	ldr	r3, [pc, #376]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a5d      	ldr	r2, [pc, #372]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002618:	f043 0304 	orr.w	r3, r3, #4
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b5b      	ldr	r3, [pc, #364]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	4b57      	ldr	r3, [pc, #348]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	4a56      	ldr	r2, [pc, #344]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002638:	6313      	str	r3, [r2, #48]	@ 0x30
 800263a:	4b54      	ldr	r3, [pc, #336]	@ (800278c <MX_GPIO_Init+0x1b0>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	4b50      	ldr	r3, [pc, #320]	@ (800278c <MX_GPIO_Init+0x1b0>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	4a4f      	ldr	r2, [pc, #316]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	6313      	str	r3, [r2, #48]	@ 0x30
 8002656:	4b4d      	ldr	r3, [pc, #308]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	4b49      	ldr	r3, [pc, #292]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	4a48      	ldr	r2, [pc, #288]	@ (800278c <MX_GPIO_Init+0x1b0>)
 800266c:	f043 0302 	orr.w	r3, r3, #2
 8002670:	6313      	str	r3, [r2, #48]	@ 0x30
 8002672:	4b46      	ldr	r3, [pc, #280]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	4b42      	ldr	r3, [pc, #264]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	4a41      	ldr	r2, [pc, #260]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002688:	f043 0308 	orr.w	r3, r3, #8
 800268c:	6313      	str	r3, [r2, #48]	@ 0x30
 800268e:	4b3f      	ldr	r3, [pc, #252]	@ (800278c <MX_GPIO_Init+0x1b0>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800269a:	2200      	movs	r2, #0
 800269c:	f242 0105 	movw	r1, #8197	@ 0x2005
 80026a0:	483b      	ldr	r0, [pc, #236]	@ (8002790 <MX_GPIO_Init+0x1b4>)
 80026a2:	f002 f8c3 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin|Trig_2_Pin|Trig_3_Pin, GPIO_PIN_RESET);
 80026a6:	2200      	movs	r2, #0
 80026a8:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 80026ac:	4839      	ldr	r0, [pc, #228]	@ (8002794 <MX_GPIO_Init+0x1b8>)
 80026ae:	f002 f8bd 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin, GPIO_PIN_RESET);
 80026b2:	2200      	movs	r2, #0
 80026b4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80026b8:	4837      	ldr	r0, [pc, #220]	@ (8002798 <MX_GPIO_Init+0x1bc>)
 80026ba:	f002 f8b7 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 80026be:	2200      	movs	r2, #0
 80026c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026c4:	4835      	ldr	r0, [pc, #212]	@ (800279c <MX_GPIO_Init+0x1c0>)
 80026c6:	f002 f8b1 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2;
 80026ca:	f242 0305 	movw	r3, #8197	@ 0x2005
 80026ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d0:	2301      	movs	r3, #1
 80026d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d8:	2300      	movs	r3, #0
 80026da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	4619      	mov	r1, r3
 80026e2:	482b      	ldr	r0, [pc, #172]	@ (8002790 <MX_GPIO_Init+0x1b4>)
 80026e4:	f001 ff06 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin|Trig_2_Pin|Trig_3_Pin;
 80026e8:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 80026ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ee:	2301      	movs	r3, #1
 80026f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f6:	2300      	movs	r3, #0
 80026f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026fa:	f107 031c 	add.w	r3, r7, #28
 80026fe:	4619      	mov	r1, r3
 8002700:	4824      	ldr	r0, [pc, #144]	@ (8002794 <MX_GPIO_Init+0x1b8>)
 8002702:	f001 fef7 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin;
 8002706:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800270a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270c:	2301      	movs	r3, #1
 800270e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002718:	f107 031c 	add.w	r3, r7, #28
 800271c:	4619      	mov	r1, r3
 800271e:	481e      	ldr	r0, [pc, #120]	@ (8002798 <MX_GPIO_Init+0x1bc>)
 8002720:	f001 fee8 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 8002724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272a:	2301      	movs	r3, #1
 800272c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272e:	2300      	movs	r3, #0
 8002730:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002732:	2300      	movs	r3, #0
 8002734:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 8002736:	f107 031c 	add.w	r3, r7, #28
 800273a:	4619      	mov	r1, r3
 800273c:	4817      	ldr	r0, [pc, #92]	@ (800279c <MX_GPIO_Init+0x1c0>)
 800273e:	f001 fed9 	bl	80044f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pins : PC0 (GREEN BUTTON) and PC2 (RED BUTTON) */
  // Active LOW dengan internal pull-up
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 8002742:	2305      	movs	r3, #5
 8002744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002746:	2300      	movs	r3, #0
 8002748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800274a:	2301      	movs	r3, #1
 800274c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800274e:	f107 031c 	add.w	r3, r7, #28
 8002752:	4619      	mov	r1, r3
 8002754:	480e      	ldr	r0, [pc, #56]	@ (8002790 <MX_GPIO_Init+0x1b4>)
 8002756:	f001 fecd 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 (BUZZER/LED indicator) */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800275a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800275e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002760:	2301      	movs	r3, #1
 8002762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002768:	2300      	movs	r3, #0
 800276a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	4619      	mov	r1, r3
 8002772:	4807      	ldr	r0, [pc, #28]	@ (8002790 <MX_GPIO_Init+0x1b4>)
 8002774:	f001 febe 	bl	80044f4 <HAL_GPIO_Init>

  // Set PC13 initial state to OFF
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002778:	2200      	movs	r2, #0
 800277a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800277e:	4804      	ldr	r0, [pc, #16]	@ (8002790 <MX_GPIO_Init+0x1b4>)
 8002780:	f002 f854 	bl	800482c <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 8002784:	bf00      	nop
 8002786:	3730      	adds	r7, #48	@ 0x30
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40023800 	.word	0x40023800
 8002790:	40020800 	.word	0x40020800
 8002794:	40021000 	.word	0x40021000
 8002798:	40020c00 	.word	0x40020c00
 800279c:	40020000 	.word	0x40020000

080027a0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
    HC_SR04_Capture_Callback(htim);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7fe ff2b 	bl	8001604 <HC_SR04_Capture_Callback>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027b6:	b480      	push	{r7}
 80027b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027ba:	b672      	cpsid	i
}
 80027bc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80027be:	bf00      	nop
 80027c0:	e7fd      	b.n	80027be <Error_Handler+0x8>

080027c2 <ModbusMaster_Init>:

/**
 * @brief Initialize Modbus Master
 */
void ModbusMaster_Init(ModbusMaster_t *modbus, UART_HandleTypeDef *huart, uint32_t timeout_ms)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	60f8      	str	r0, [r7, #12]
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
    modbus->huart = huart;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	601a      	str	r2, [r3, #0]
    modbus->timeout_ms = timeout_ms;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    modbus->tx_length = 0;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    modbus->rx_length = 0;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    memset(modbus->tx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	3304      	adds	r3, #4
 80027f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f007 fa28 	bl	8009c4c <memset>
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8002802:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f007 fa1f 	bl	8009c4c <memset>
}
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 800281c:	4b37      	ldr	r3, [pc, #220]	@ (80028fc <Motor_Init+0xe4>)
 800281e:	4a38      	ldr	r2, [pc, #224]	@ (8002900 <Motor_Init+0xe8>)
 8002820:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 8002822:	4b36      	ldr	r3, [pc, #216]	@ (80028fc <Motor_Init+0xe4>)
 8002824:	2200      	movs	r2, #0
 8002826:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 8002828:	4b34      	ldr	r3, [pc, #208]	@ (80028fc <Motor_Init+0xe4>)
 800282a:	2204      	movs	r2, #4
 800282c:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 800282e:	4b33      	ldr	r3, [pc, #204]	@ (80028fc <Motor_Init+0xe4>)
 8002830:	2200      	movs	r2, #0
 8002832:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 8002834:	4b31      	ldr	r3, [pc, #196]	@ (80028fc <Motor_Init+0xe4>)
 8002836:	2200      	movs	r2, #0
 8002838:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 800283a:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <Motor_Init+0xe4>)
 800283c:	2201      	movs	r2, #1
 800283e:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 8002840:	4b2e      	ldr	r3, [pc, #184]	@ (80028fc <Motor_Init+0xe4>)
 8002842:	4a30      	ldr	r2, [pc, #192]	@ (8002904 <Motor_Init+0xec>)
 8002844:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 8002846:	4b2d      	ldr	r3, [pc, #180]	@ (80028fc <Motor_Init+0xe4>)
 8002848:	2200      	movs	r2, #0
 800284a:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 800284c:	4b2b      	ldr	r3, [pc, #172]	@ (80028fc <Motor_Init+0xe4>)
 800284e:	2204      	movs	r2, #4
 8002850:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 8002852:	4b2a      	ldr	r3, [pc, #168]	@ (80028fc <Motor_Init+0xe4>)
 8002854:	2200      	movs	r2, #0
 8002856:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 8002858:	4b28      	ldr	r3, [pc, #160]	@ (80028fc <Motor_Init+0xe4>)
 800285a:	2200      	movs	r2, #0
 800285c:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 800285e:	4b27      	ldr	r3, [pc, #156]	@ (80028fc <Motor_Init+0xe4>)
 8002860:	2201      	movs	r2, #1
 8002862:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 8002864:	4b25      	ldr	r3, [pc, #148]	@ (80028fc <Motor_Init+0xe4>)
 8002866:	4a28      	ldr	r2, [pc, #160]	@ (8002908 <Motor_Init+0xf0>)
 8002868:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 800286a:	4b24      	ldr	r3, [pc, #144]	@ (80028fc <Motor_Init+0xe4>)
 800286c:	2208      	movs	r2, #8
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 8002870:	4b22      	ldr	r3, [pc, #136]	@ (80028fc <Motor_Init+0xe4>)
 8002872:	220c      	movs	r2, #12
 8002874:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 8002876:	4b21      	ldr	r3, [pc, #132]	@ (80028fc <Motor_Init+0xe4>)
 8002878:	2200      	movs	r2, #0
 800287a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 800287c:	4b1f      	ldr	r3, [pc, #124]	@ (80028fc <Motor_Init+0xe4>)
 800287e:	2200      	movs	r2, #0
 8002880:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 8002884:	4b1d      	ldr	r3, [pc, #116]	@ (80028fc <Motor_Init+0xe4>)
 8002886:	2201      	movs	r2, #1
 8002888:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <Motor_Init+0xe4>)
 800288e:	4a1f      	ldr	r2, [pc, #124]	@ (800290c <Motor_Init+0xf4>)
 8002890:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 8002892:	4b1a      	ldr	r3, [pc, #104]	@ (80028fc <Motor_Init+0xe4>)
 8002894:	2200      	movs	r2, #0
 8002896:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 8002898:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <Motor_Init+0xe4>)
 800289a:	2204      	movs	r2, #4
 800289c:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 800289e:	4b17      	ldr	r3, [pc, #92]	@ (80028fc <Motor_Init+0xe4>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 80028a4:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <Motor_Init+0xe4>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 80028ac:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <Motor_Init+0xe4>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 80028b4:	2100      	movs	r1, #0
 80028b6:	4812      	ldr	r0, [pc, #72]	@ (8002900 <Motor_Init+0xe8>)
 80028b8:	f003 fe84 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 80028bc:	2104      	movs	r1, #4
 80028be:	4810      	ldr	r0, [pc, #64]	@ (8002900 <Motor_Init+0xe8>)
 80028c0:	f003 fe80 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 80028c4:	2100      	movs	r1, #0
 80028c6:	480f      	ldr	r0, [pc, #60]	@ (8002904 <Motor_Init+0xec>)
 80028c8:	f003 fe7c 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 80028cc:	2104      	movs	r1, #4
 80028ce:	480d      	ldr	r0, [pc, #52]	@ (8002904 <Motor_Init+0xec>)
 80028d0:	f003 fe78 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 80028d4:	2108      	movs	r1, #8
 80028d6:	480c      	ldr	r0, [pc, #48]	@ (8002908 <Motor_Init+0xf0>)
 80028d8:	f003 fe74 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 80028dc:	210c      	movs	r1, #12
 80028de:	480a      	ldr	r0, [pc, #40]	@ (8002908 <Motor_Init+0xf0>)
 80028e0:	f003 fe70 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 80028e4:	2100      	movs	r1, #0
 80028e6:	4809      	ldr	r0, [pc, #36]	@ (800290c <Motor_Init+0xf4>)
 80028e8:	f003 fe6c 	bl	80065c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 80028ec:	2104      	movs	r1, #4
 80028ee:	4807      	ldr	r0, [pc, #28]	@ (800290c <Motor_Init+0xf4>)
 80028f0:	f003 fe68 	bl	80065c4 <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 80028f4:	f000 f80c 	bl	8002910 <Motor_Stop_All>
}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	200007b0 	.word	0x200007b0
 8002900:	20000628 	.word	0x20000628
 8002904:	20000670 	.word	0x20000670
 8002908:	20000550 	.word	0x20000550
 800290c:	20000508 	.word	0x20000508

08002910 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8002916:	2300      	movs	r3, #0
 8002918:	71fb      	strb	r3, [r7, #7]
 800291a:	e08f      	b.n	8002a3c <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	4a4d      	ldr	r2, [pc, #308]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	4413      	add	r3, r2
 8002924:	330f      	adds	r3, #15
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8084 	beq.w	8002a36 <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	4a48      	ldr	r2, [pc, #288]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	4413      	add	r3, r2
 8002936:	3304      	adds	r3, #4
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d108      	bne.n	8002950 <Motor_Stop_All+0x40>
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	4a44      	ldr	r2, [pc, #272]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	4413      	add	r3, r2
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2200      	movs	r2, #0
 800294c:	635a      	str	r2, [r3, #52]	@ 0x34
 800294e:	e029      	b.n	80029a4 <Motor_Stop_All+0x94>
 8002950:	79fb      	ldrb	r3, [r7, #7]
 8002952:	4a40      	ldr	r2, [pc, #256]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	4413      	add	r3, r2
 8002958:	3304      	adds	r3, #4
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2b04      	cmp	r3, #4
 800295e:	d108      	bne.n	8002972 <Motor_Stop_All+0x62>
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	4a3c      	ldr	r2, [pc, #240]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002964:	011b      	lsls	r3, r3, #4
 8002966:	4413      	add	r3, r2
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	2300      	movs	r3, #0
 800296e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002970:	e018      	b.n	80029a4 <Motor_Stop_All+0x94>
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	4a37      	ldr	r2, [pc, #220]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	4413      	add	r3, r2
 800297a:	3304      	adds	r3, #4
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b08      	cmp	r3, #8
 8002980:	d108      	bne.n	8002994 <Motor_Stop_All+0x84>
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	4a33      	ldr	r2, [pc, #204]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	4413      	add	r3, r2
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2300      	movs	r3, #0
 8002990:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002992:	e007      	b.n	80029a4 <Motor_Stop_All+0x94>
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	4a2f      	ldr	r2, [pc, #188]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	4413      	add	r3, r2
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2300      	movs	r3, #0
 80029a2:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029a8:	011b      	lsls	r3, r3, #4
 80029aa:	4413      	add	r3, r2
 80029ac:	3308      	adds	r3, #8
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d108      	bne.n	80029c6 <Motor_Stop_All+0xb6>
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	4a27      	ldr	r2, [pc, #156]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	4413      	add	r3, r2
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2200      	movs	r2, #0
 80029c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80029c4:	e029      	b.n	8002a1a <Motor_Stop_All+0x10a>
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	4a22      	ldr	r2, [pc, #136]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	4413      	add	r3, r2
 80029ce:	3308      	adds	r3, #8
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2b04      	cmp	r3, #4
 80029d4:	d108      	bne.n	80029e8 <Motor_Stop_All+0xd8>
 80029d6:	79fb      	ldrb	r3, [r7, #7]
 80029d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	4413      	add	r3, r2
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	2300      	movs	r3, #0
 80029e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80029e6:	e018      	b.n	8002a1a <Motor_Stop_All+0x10a>
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	4413      	add	r3, r2
 80029f0:	3308      	adds	r3, #8
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d108      	bne.n	8002a0a <Motor_Stop_All+0xfa>
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	4a16      	ldr	r2, [pc, #88]	@ (8002a54 <Motor_Stop_All+0x144>)
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	4413      	add	r3, r2
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	2300      	movs	r3, #0
 8002a06:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a08:	e007      	b.n	8002a1a <Motor_Stop_All+0x10a>
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	4a11      	ldr	r2, [pc, #68]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	4413      	add	r3, r2
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	2300      	movs	r3, #0
 8002a18:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	4413      	add	r3, r2
 8002a22:	330c      	adds	r3, #12
 8002a24:	2200      	movs	r2, #0
 8002a26:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a54 <Motor_Stop_All+0x144>)
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	4413      	add	r3, r2
 8002a30:	330e      	adds	r3, #14
 8002a32:	2200      	movs	r2, #0
 8002a34:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	71fb      	strb	r3, [r7, #7]
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	f67f af6c 	bls.w	800291c <Motor_Stop_All+0xc>
        }
    }
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	200007b0 	.word	0x200007b0

08002a58 <speed_to_duty_motor>:
  * @brief  Convert speed percentage to PWM duty cycle for specific motor
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval PWM duty cycle value (motor-specific maximum)
  */
static uint16_t speed_to_duty_motor(uint8_t motor_id, int16_t speed) {
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	460a      	mov	r2, r1
 8002a62:	71fb      	strb	r3, [r7, #7]
 8002a64:	4613      	mov	r3, r2
 8002a66:	80bb      	strh	r3, [r7, #4]
    // Clamp speed to valid range
    if (speed > 100) speed = 100;
 8002a68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a6c:	2b64      	cmp	r3, #100	@ 0x64
 8002a6e:	dd01      	ble.n	8002a74 <speed_to_duty_motor+0x1c>
 8002a70:	2364      	movs	r3, #100	@ 0x64
 8002a72:	80bb      	strh	r3, [r7, #4]
    if (speed < -100) speed = -100;
 8002a74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a78:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002a7c:	da02      	bge.n	8002a84 <speed_to_duty_motor+0x2c>
 8002a7e:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8002a82:	80bb      	strh	r3, [r7, #4]

    // Get absolute value
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 8002a84:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	bfb8      	it	lt
 8002a8c:	425b      	neglt	r3, r3
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	81fb      	strh	r3, [r7, #14]

    // Get PWM maximum for specific motor
    uint16_t pwm_max = (motor_id == MOTOR_1) ? MOTOR_1_PWM_MAX : MOTOR_PWM_MAX;
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <speed_to_duty_motor+0x46>
 8002a98:	f242 036b 	movw	r3, #8299	@ 0x206b
 8002a9c:	e001      	b.n	8002aa2 <speed_to_duty_motor+0x4a>
 8002a9e:	f241 0367 	movw	r3, #4199	@ 0x1067
 8002aa2:	81bb      	strh	r3, [r7, #12]

    // Convert to duty cycle (0-motor_specific_max)
    return (uint16_t)((abs_speed * pwm_max) / 100);
 8002aa4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aa8:	89ba      	ldrh	r2, [r7, #12]
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	4a06      	ldr	r2, [pc, #24]	@ (8002ac8 <speed_to_duty_motor+0x70>)
 8002ab0:	fb82 1203 	smull	r1, r2, r2, r3
 8002ab4:	1152      	asrs	r2, r2, #5
 8002ab6:	17db      	asrs	r3, r3, #31
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	b29b      	uxth	r3, r3
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3714      	adds	r7, #20
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	51eb851f 	.word	0x51eb851f

08002acc <Motor_SetSpeed>:
  * @brief  Set motor speed and direction
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval None
  */
void Motor_SetSpeed(uint8_t motor_id, int16_t speed) {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	460a      	mov	r2, r1
 8002ad6:	71fb      	strb	r3, [r7, #7]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	80bb      	strh	r3, [r7, #4]
    if (motor_id >= MOTOR_COUNT || !motors[motor_id].is_initialized) {
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	f200 82a8 	bhi.w	8003034 <Motor_SetSpeed+0x568>
 8002ae4:	79fb      	ldrb	r3, [r7, #7]
 8002ae6:	4a8f      	ldr	r2, [pc, #572]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	4413      	add	r3, r2
 8002aec:	330f      	adds	r3, #15
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	f083 0301 	eor.w	r3, r3, #1
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f040 829c 	bne.w	8003034 <Motor_SetSpeed+0x568>
        return;
    }

    uint16_t duty = speed_to_duty_motor(motor_id, speed);
 8002afc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	4611      	mov	r1, r2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff ffa7 	bl	8002a58 <speed_to_duty_motor>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	81fb      	strh	r3, [r7, #14]

    // Polarity based on user's observation: Invert previous logic
    bool is_left_motor = (motor_id == MOTOR_2 || motor_id == MOTOR_4);
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d002      	beq.n	8002b1a <Motor_SetSpeed+0x4e>
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d101      	bne.n	8002b1e <Motor_SetSpeed+0x52>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <Motor_SetSpeed+0x54>
 8002b1e:	2300      	movs	r3, #0
 8002b20:	737b      	strb	r3, [r7, #13]
 8002b22:	7b7b      	ldrb	r3, [r7, #13]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	737b      	strb	r3, [r7, #13]

    if (speed > 0) { // MAJU (sekarang akan memutar motor ke arah yang sebelumnya mundur)
 8002b2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f340 80fa 	ble.w	8002d28 <Motor_SetSpeed+0x25c>
        motors[motor_id].direction = MOTOR_DIR_FORWARD;
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	4a7b      	ldr	r2, [pc, #492]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b38:	011b      	lsls	r3, r3, #4
 8002b3a:	4413      	add	r3, r2
 8002b3c:	330e      	adds	r3, #14
 8002b3e:	2201      	movs	r2, #1
 8002b40:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8002b42:	7b7b      	ldrb	r3, [r7, #13]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d076      	beq.n	8002c36 <Motor_SetSpeed+0x16a>
            // Motor Kiri Maju = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	4a76      	ldr	r2, [pc, #472]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	4413      	add	r3, r2
 8002b50:	3304      	adds	r3, #4
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d108      	bne.n	8002b6a <Motor_SetSpeed+0x9e>
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	4a72      	ldr	r2, [pc, #456]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	4413      	add	r3, r2
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	89fa      	ldrh	r2, [r7, #14]
 8002b66:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b68:	e029      	b.n	8002bbe <Motor_SetSpeed+0xf2>
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	4a6d      	ldr	r2, [pc, #436]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	4413      	add	r3, r2
 8002b72:	3304      	adds	r3, #4
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d108      	bne.n	8002b8c <Motor_SetSpeed+0xc0>
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	4a69      	ldr	r2, [pc, #420]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	4413      	add	r3, r2
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	89fb      	ldrh	r3, [r7, #14]
 8002b88:	6393      	str	r3, [r2, #56]	@ 0x38
 8002b8a:	e018      	b.n	8002bbe <Motor_SetSpeed+0xf2>
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	4a65      	ldr	r2, [pc, #404]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	4413      	add	r3, r2
 8002b94:	3304      	adds	r3, #4
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d108      	bne.n	8002bae <Motor_SetSpeed+0xe2>
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	4a61      	ldr	r2, [pc, #388]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	4413      	add	r3, r2
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	89fb      	ldrh	r3, [r7, #14]
 8002baa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002bac:	e007      	b.n	8002bbe <Motor_SetSpeed+0xf2>
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	4a5c      	ldr	r2, [pc, #368]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	4413      	add	r3, r2
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	89fb      	ldrh	r3, [r7, #14]
 8002bbc:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	4a58      	ldr	r2, [pc, #352]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	4413      	add	r3, r2
 8002bc6:	3308      	adds	r3, #8
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d108      	bne.n	8002be0 <Motor_SetSpeed+0x114>
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	4a54      	ldr	r2, [pc, #336]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	4413      	add	r3, r2
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bde:	e220      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	4a50      	ldr	r2, [pc, #320]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002be4:	011b      	lsls	r3, r3, #4
 8002be6:	4413      	add	r3, r2
 8002be8:	3308      	adds	r3, #8
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d108      	bne.n	8002c02 <Motor_SetSpeed+0x136>
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4a4c      	ldr	r2, [pc, #304]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	4413      	add	r3, r2
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c00:	e20f      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002c02:	79fb      	ldrb	r3, [r7, #7]
 8002c04:	4a47      	ldr	r2, [pc, #284]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	4413      	add	r3, r2
 8002c0a:	3308      	adds	r3, #8
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d108      	bne.n	8002c24 <Motor_SetSpeed+0x158>
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a43      	ldr	r2, [pc, #268]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	4413      	add	r3, r2
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c22:	e1fe      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	4a3f      	ldr	r2, [pc, #252]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	4413      	add	r3, r2
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	2300      	movs	r3, #0
 8002c32:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c34:	e1f5      	b.n	8003022 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Maju = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	4a3a      	ldr	r2, [pc, #232]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3304      	adds	r3, #4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d108      	bne.n	8002c58 <Motor_SetSpeed+0x18c>
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	4a36      	ldr	r2, [pc, #216]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	4413      	add	r3, r2
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2200      	movs	r2, #0
 8002c54:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c56:	e029      	b.n	8002cac <Motor_SetSpeed+0x1e0>
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	4a32      	ldr	r2, [pc, #200]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	4413      	add	r3, r2
 8002c60:	3304      	adds	r3, #4
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b04      	cmp	r3, #4
 8002c66:	d108      	bne.n	8002c7a <Motor_SetSpeed+0x1ae>
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	4a2e      	ldr	r2, [pc, #184]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	4413      	add	r3, r2
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	2300      	movs	r3, #0
 8002c76:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c78:	e018      	b.n	8002cac <Motor_SetSpeed+0x1e0>
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	4a29      	ldr	r2, [pc, #164]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	4413      	add	r3, r2
 8002c82:	3304      	adds	r3, #4
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d108      	bne.n	8002c9c <Motor_SetSpeed+0x1d0>
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	4a25      	ldr	r2, [pc, #148]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002c8e:	011b      	lsls	r3, r3, #4
 8002c90:	4413      	add	r3, r2
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2300      	movs	r3, #0
 8002c98:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c9a:	e007      	b.n	8002cac <Motor_SetSpeed+0x1e0>
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	4a21      	ldr	r2, [pc, #132]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	4413      	add	r3, r2
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	2300      	movs	r3, #0
 8002caa:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	4a1d      	ldr	r2, [pc, #116]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	4413      	add	r3, r2
 8002cb4:	3308      	adds	r3, #8
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d108      	bne.n	8002cce <Motor_SetSpeed+0x202>
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	4a19      	ldr	r2, [pc, #100]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	4413      	add	r3, r2
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	89fa      	ldrh	r2, [r7, #14]
 8002cca:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ccc:	e1a9      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	4a14      	ldr	r2, [pc, #80]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3308      	adds	r3, #8
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d108      	bne.n	8002cf0 <Motor_SetSpeed+0x224>
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	4a10      	ldr	r2, [pc, #64]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	4413      	add	r3, r2
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	89fb      	ldrh	r3, [r7, #14]
 8002cec:	6393      	str	r3, [r2, #56]	@ 0x38
 8002cee:	e198      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3308      	adds	r3, #8
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d108      	bne.n	8002d12 <Motor_SetSpeed+0x246>
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4a08      	ldr	r2, [pc, #32]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	4413      	add	r3, r2
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	89fb      	ldrh	r3, [r7, #14]
 8002d0e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002d10:	e187      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4a03      	ldr	r2, [pc, #12]	@ (8002d24 <Motor_SetSpeed+0x258>)
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	4413      	add	r3, r2
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	89fb      	ldrh	r3, [r7, #14]
 8002d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d22:	e17e      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002d24:	200007b0 	.word	0x200007b0
        }
    }
    else if (speed < 0) { // MUNDUR (sekarang akan memutar motor ke arah yang sebelumnya maju)
 8002d28:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f280 80f8 	bge.w	8002f22 <Motor_SetSpeed+0x456>
        motors[motor_id].direction = MOTOR_DIR_REVERSE;
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4a98      	ldr	r2, [pc, #608]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	4413      	add	r3, r2
 8002d3a:	330e      	adds	r3, #14
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8002d40:	7b7b      	ldrb	r3, [r7, #13]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d076      	beq.n	8002e34 <Motor_SetSpeed+0x368>
            // Motor Kiri Mundur = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	4a93      	ldr	r2, [pc, #588]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3304      	adds	r3, #4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d108      	bne.n	8002d68 <Motor_SetSpeed+0x29c>
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	4a8f      	ldr	r2, [pc, #572]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	4413      	add	r3, r2
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2200      	movs	r2, #0
 8002d64:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d66:	e029      	b.n	8002dbc <Motor_SetSpeed+0x2f0>
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	4a8b      	ldr	r2, [pc, #556]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d6c:	011b      	lsls	r3, r3, #4
 8002d6e:	4413      	add	r3, r2
 8002d70:	3304      	adds	r3, #4
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d108      	bne.n	8002d8a <Motor_SetSpeed+0x2be>
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	4a87      	ldr	r2, [pc, #540]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	4413      	add	r3, r2
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2300      	movs	r3, #0
 8002d86:	6393      	str	r3, [r2, #56]	@ 0x38
 8002d88:	e018      	b.n	8002dbc <Motor_SetSpeed+0x2f0>
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	4a82      	ldr	r2, [pc, #520]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	4413      	add	r3, r2
 8002d92:	3304      	adds	r3, #4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d108      	bne.n	8002dac <Motor_SetSpeed+0x2e0>
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	4a7e      	ldr	r2, [pc, #504]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	4413      	add	r3, r2
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2300      	movs	r3, #0
 8002da8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002daa:	e007      	b.n	8002dbc <Motor_SetSpeed+0x2f0>
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	4a7a      	ldr	r2, [pc, #488]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	2300      	movs	r3, #0
 8002dba:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	4a76      	ldr	r2, [pc, #472]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d108      	bne.n	8002dde <Motor_SetSpeed+0x312>
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	4a72      	ldr	r2, [pc, #456]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	4413      	add	r3, r2
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	89fa      	ldrh	r2, [r7, #14]
 8002dda:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ddc:	e121      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	4a6d      	ldr	r2, [pc, #436]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	4413      	add	r3, r2
 8002de6:	3308      	adds	r3, #8
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d108      	bne.n	8002e00 <Motor_SetSpeed+0x334>
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	4a69      	ldr	r2, [pc, #420]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	4413      	add	r3, r2
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	89fb      	ldrh	r3, [r7, #14]
 8002dfc:	6393      	str	r3, [r2, #56]	@ 0x38
 8002dfe:	e110      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	4a65      	ldr	r2, [pc, #404]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	4413      	add	r3, r2
 8002e08:	3308      	adds	r3, #8
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d108      	bne.n	8002e22 <Motor_SetSpeed+0x356>
 8002e10:	79fb      	ldrb	r3, [r7, #7]
 8002e12:	4a61      	ldr	r2, [pc, #388]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	4413      	add	r3, r2
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	89fb      	ldrh	r3, [r7, #14]
 8002e1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002e20:	e0ff      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4a5c      	ldr	r2, [pc, #368]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	4413      	add	r3, r2
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	89fb      	ldrh	r3, [r7, #14]
 8002e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e32:	e0f6      	b.n	8003022 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Mundur = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	4a58      	ldr	r2, [pc, #352]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d108      	bne.n	8002e56 <Motor_SetSpeed+0x38a>
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	4a54      	ldr	r2, [pc, #336]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	4413      	add	r3, r2
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	89fa      	ldrh	r2, [r7, #14]
 8002e52:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e54:	e029      	b.n	8002eaa <Motor_SetSpeed+0x3de>
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	4a4f      	ldr	r2, [pc, #316]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3304      	adds	r3, #4
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d108      	bne.n	8002e78 <Motor_SetSpeed+0x3ac>
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	4a4b      	ldr	r2, [pc, #300]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	4413      	add	r3, r2
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	89fb      	ldrh	r3, [r7, #14]
 8002e74:	6393      	str	r3, [r2, #56]	@ 0x38
 8002e76:	e018      	b.n	8002eaa <Motor_SetSpeed+0x3de>
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	4a47      	ldr	r2, [pc, #284]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	4413      	add	r3, r2
 8002e80:	3304      	adds	r3, #4
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d108      	bne.n	8002e9a <Motor_SetSpeed+0x3ce>
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	4a43      	ldr	r2, [pc, #268]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	4413      	add	r3, r2
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	89fb      	ldrh	r3, [r7, #14]
 8002e96:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002e98:	e007      	b.n	8002eaa <Motor_SetSpeed+0x3de>
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	4413      	add	r3, r2
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	89fb      	ldrh	r3, [r7, #14]
 8002ea8:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	4a3a      	ldr	r2, [pc, #232]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	4413      	add	r3, r2
 8002eb2:	3308      	adds	r3, #8
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d108      	bne.n	8002ecc <Motor_SetSpeed+0x400>
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	4a36      	ldr	r2, [pc, #216]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	4413      	add	r3, r2
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002eca:	e0aa      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	4a32      	ldr	r2, [pc, #200]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	4413      	add	r3, r2
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d108      	bne.n	8002eee <Motor_SetSpeed+0x422>
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	4a2e      	ldr	r2, [pc, #184]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	4413      	add	r3, r2
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	6393      	str	r3, [r2, #56]	@ 0x38
 8002eec:	e099      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	4a29      	ldr	r2, [pc, #164]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	4413      	add	r3, r2
 8002ef6:	3308      	adds	r3, #8
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d108      	bne.n	8002f10 <Motor_SetSpeed+0x444>
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	4a25      	ldr	r2, [pc, #148]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	4413      	add	r3, r2
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002f0e:	e088      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002f10:	79fb      	ldrb	r3, [r7, #7]
 8002f12:	4a21      	ldr	r2, [pc, #132]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	4413      	add	r3, r2
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f20:	e07f      	b.n	8003022 <Motor_SetSpeed+0x556>
        }
    }
    else { // BERHENTI
        motors[motor_id].direction = MOTOR_DIR_STOP;
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	4a1c      	ldr	r2, [pc, #112]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	4413      	add	r3, r2
 8002f2a:	330e      	adds	r3, #14
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	4a19      	ldr	r2, [pc, #100]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	4413      	add	r3, r2
 8002f38:	3304      	adds	r3, #4
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d108      	bne.n	8002f52 <Motor_SetSpeed+0x486>
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	4a15      	ldr	r2, [pc, #84]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	4413      	add	r3, r2
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f50:	e02c      	b.n	8002fac <Motor_SetSpeed+0x4e0>
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	4a10      	ldr	r2, [pc, #64]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	4413      	add	r3, r2
 8002f5a:	3304      	adds	r3, #4
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d108      	bne.n	8002f74 <Motor_SetSpeed+0x4a8>
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	4a0c      	ldr	r2, [pc, #48]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	4413      	add	r3, r2
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	6393      	str	r3, [r2, #56]	@ 0x38
 8002f72:	e01b      	b.n	8002fac <Motor_SetSpeed+0x4e0>
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	4a08      	ldr	r2, [pc, #32]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d10b      	bne.n	8002f9c <Motor_SetSpeed+0x4d0>
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	4a04      	ldr	r2, [pc, #16]	@ (8002f98 <Motor_SetSpeed+0x4cc>)
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	4413      	add	r3, r2
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	2300      	movs	r3, #0
 8002f92:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002f94:	e00a      	b.n	8002fac <Motor_SetSpeed+0x4e0>
 8002f96:	bf00      	nop
 8002f98:	200007b0 	.word	0x200007b0
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	4a27      	ldr	r2, [pc, #156]	@ (800303c <Motor_SetSpeed+0x570>)
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	2300      	movs	r3, #0
 8002faa:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8002fac:	79fb      	ldrb	r3, [r7, #7]
 8002fae:	4a23      	ldr	r2, [pc, #140]	@ (800303c <Motor_SetSpeed+0x570>)
 8002fb0:	011b      	lsls	r3, r3, #4
 8002fb2:	4413      	add	r3, r2
 8002fb4:	3308      	adds	r3, #8
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d108      	bne.n	8002fce <Motor_SetSpeed+0x502>
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800303c <Motor_SetSpeed+0x570>)
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	4413      	add	r3, r2
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fcc:	e029      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <Motor_SetSpeed+0x570>)
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3308      	adds	r3, #8
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d108      	bne.n	8002ff0 <Motor_SetSpeed+0x524>
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	4a16      	ldr	r2, [pc, #88]	@ (800303c <Motor_SetSpeed+0x570>)
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	4413      	add	r3, r2
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	2300      	movs	r3, #0
 8002fec:	6393      	str	r3, [r2, #56]	@ 0x38
 8002fee:	e018      	b.n	8003022 <Motor_SetSpeed+0x556>
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	4a12      	ldr	r2, [pc, #72]	@ (800303c <Motor_SetSpeed+0x570>)
 8002ff4:	011b      	lsls	r3, r3, #4
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3308      	adds	r3, #8
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d108      	bne.n	8003012 <Motor_SetSpeed+0x546>
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	4a0e      	ldr	r2, [pc, #56]	@ (800303c <Motor_SetSpeed+0x570>)
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	4413      	add	r3, r2
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	2300      	movs	r3, #0
 800300e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003010:	e007      	b.n	8003022 <Motor_SetSpeed+0x556>
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	4a09      	ldr	r2, [pc, #36]	@ (800303c <Motor_SetSpeed+0x570>)
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	4413      	add	r3, r2
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	2300      	movs	r3, #0
 8003020:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    motors[motor_id].current_speed = speed;
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	88b9      	ldrh	r1, [r7, #4]
 8003026:	4a05      	ldr	r2, [pc, #20]	@ (800303c <Motor_SetSpeed+0x570>)
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	4413      	add	r3, r2
 800302c:	330c      	adds	r3, #12
 800302e:	460a      	mov	r2, r1
 8003030:	801a      	strh	r2, [r3, #0]
 8003032:	e000      	b.n	8003036 <Motor_SetSpeed+0x56a>
        return;
 8003034:	bf00      	nop
}
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	200007b0 	.word	0x200007b0

08003040 <Motor_Rotate_Right>:
/**
  * @brief  Rotate robot in place (spin right)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  */
void Motor_Rotate_Right(uint8_t speed) {
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	2b64      	cmp	r3, #100	@ 0x64
 800304e:	d901      	bls.n	8003054 <Motor_Rotate_Right+0x14>
 8003050:	2364      	movs	r3, #100	@ 0x64
 8003052:	71fb      	strb	r3, [r7, #7]

    // Left side forward
    Motor_SetSpeed(MOTOR_2, speed);
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	b21b      	sxth	r3, r3
 8003058:	4619      	mov	r1, r3
 800305a:	2001      	movs	r0, #1
 800305c:	f7ff fd36 	bl	8002acc <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, speed);
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	b21b      	sxth	r3, r3
 8003064:	4619      	mov	r1, r3
 8003066:	2003      	movs	r0, #3
 8003068:	f7ff fd30 	bl	8002acc <Motor_SetSpeed>

    // Right side reverse
    Motor_SetSpeed(MOTOR_1, -speed);
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	b29b      	uxth	r3, r3
 8003070:	425b      	negs	r3, r3
 8003072:	b29b      	uxth	r3, r3
 8003074:	b21b      	sxth	r3, r3
 8003076:	4619      	mov	r1, r3
 8003078:	2000      	movs	r0, #0
 800307a:	f7ff fd27 	bl	8002acc <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, -speed);
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	b29b      	uxth	r3, r3
 8003082:	425b      	negs	r3, r3
 8003084:	b29b      	uxth	r3, r3
 8003086:	b21b      	sxth	r3, r3
 8003088:	4619      	mov	r1, r3
 800308a:	2002      	movs	r0, #2
 800308c:	f7ff fd1e 	bl	8002acc <Motor_SetSpeed>
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af04      	add	r7, sp, #16
 800309e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80030a0:	2364      	movs	r3, #100	@ 0x64
 80030a2:	9302      	str	r3, [sp, #8]
 80030a4:	2301      	movs	r3, #1
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	f107 030f 	add.w	r3, r7, #15
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	2301      	movs	r3, #1
 80030b0:	2275      	movs	r2, #117	@ 0x75
 80030b2:	21d0      	movs	r1, #208	@ 0xd0
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f001 fe11 	bl	8004cdc <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	2b68      	cmp	r3, #104	@ 0x68
 80030be:	d13d      	bne.n	800313c <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80030c4:	2364      	movs	r3, #100	@ 0x64
 80030c6:	9302      	str	r3, [sp, #8]
 80030c8:	2301      	movs	r3, #1
 80030ca:	9301      	str	r3, [sp, #4]
 80030cc:	f107 030e 	add.w	r3, r7, #14
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	2301      	movs	r3, #1
 80030d4:	226b      	movs	r2, #107	@ 0x6b
 80030d6:	21d0      	movs	r1, #208	@ 0xd0
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f001 fd05 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80030de:	2307      	movs	r3, #7
 80030e0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80030e2:	2364      	movs	r3, #100	@ 0x64
 80030e4:	9302      	str	r3, [sp, #8]
 80030e6:	2301      	movs	r3, #1
 80030e8:	9301      	str	r3, [sp, #4]
 80030ea:	f107 030e 	add.w	r3, r7, #14
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	2301      	movs	r3, #1
 80030f2:	2219      	movs	r2, #25
 80030f4:	21d0      	movs	r1, #208	@ 0xd0
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f001 fcf6 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80030fc:	2300      	movs	r3, #0
 80030fe:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003100:	2364      	movs	r3, #100	@ 0x64
 8003102:	9302      	str	r3, [sp, #8]
 8003104:	2301      	movs	r3, #1
 8003106:	9301      	str	r3, [sp, #4]
 8003108:	f107 030e 	add.w	r3, r7, #14
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	2301      	movs	r3, #1
 8003110:	221c      	movs	r2, #28
 8003112:	21d0      	movs	r1, #208	@ 0xd0
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f001 fce7 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 800311a:	2300      	movs	r3, #0
 800311c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800311e:	2364      	movs	r3, #100	@ 0x64
 8003120:	9302      	str	r3, [sp, #8]
 8003122:	2301      	movs	r3, #1
 8003124:	9301      	str	r3, [sp, #4]
 8003126:	f107 030e 	add.w	r3, r7, #14
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2301      	movs	r3, #1
 800312e:	221b      	movs	r2, #27
 8003130:	21d0      	movs	r1, #208	@ 0xd0
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f001 fcd8 	bl	8004ae8 <HAL_I2C_Mem_Write>
        return 0;
 8003138:	2300      	movs	r3, #0
 800313a:	e000      	b.n	800313e <MPU6050_Init+0xa6>
    }
    return 1;
 800313c:	2301      	movs	r3, #1
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	b094      	sub	sp, #80	@ 0x50
 800314e:	af04      	add	r7, sp, #16
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8003154:	2364      	movs	r3, #100	@ 0x64
 8003156:	9302      	str	r3, [sp, #8]
 8003158:	230e      	movs	r3, #14
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	f107 0308 	add.w	r3, r7, #8
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	2301      	movs	r3, #1
 8003164:	223b      	movs	r2, #59	@ 0x3b
 8003166:	21d0      	movs	r1, #208	@ 0xd0
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f001 fdb7 	bl	8004cdc <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800316e:	7a3b      	ldrb	r3, [r7, #8]
 8003170:	b21b      	sxth	r3, r3
 8003172:	021b      	lsls	r3, r3, #8
 8003174:	b21a      	sxth	r2, r3
 8003176:	7a7b      	ldrb	r3, [r7, #9]
 8003178:	b21b      	sxth	r3, r3
 800317a:	4313      	orrs	r3, r2
 800317c:	b21a      	sxth	r2, r3
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8003182:	7abb      	ldrb	r3, [r7, #10]
 8003184:	b21b      	sxth	r3, r3
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	b21a      	sxth	r2, r3
 800318a:	7afb      	ldrb	r3, [r7, #11]
 800318c:	b21b      	sxth	r3, r3
 800318e:	4313      	orrs	r3, r2
 8003190:	b21a      	sxth	r2, r3
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8003196:	7b3b      	ldrb	r3, [r7, #12]
 8003198:	b21b      	sxth	r3, r3
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	b21a      	sxth	r2, r3
 800319e:	7b7b      	ldrb	r3, [r7, #13]
 80031a0:	b21b      	sxth	r3, r3
 80031a2:	4313      	orrs	r3, r2
 80031a4:	b21a      	sxth	r2, r3
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 80031aa:	7bbb      	ldrb	r3, [r7, #14]
 80031ac:	b21b      	sxth	r3, r3
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	b21a      	sxth	r2, r3
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	b21b      	sxth	r3, r3
 80031b6:	4313      	orrs	r3, r2
 80031b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 80031ba:	7c3b      	ldrb	r3, [r7, #16]
 80031bc:	b21b      	sxth	r3, r3
 80031be:	021b      	lsls	r3, r3, #8
 80031c0:	b21a      	sxth	r2, r3
 80031c2:	7c7b      	ldrb	r3, [r7, #17]
 80031c4:	b21b      	sxth	r3, r3
 80031c6:	4313      	orrs	r3, r2
 80031c8:	b21a      	sxth	r2, r3
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 80031ce:	7cbb      	ldrb	r3, [r7, #18]
 80031d0:	b21b      	sxth	r3, r3
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	b21a      	sxth	r2, r3
 80031d6:	7cfb      	ldrb	r3, [r7, #19]
 80031d8:	b21b      	sxth	r3, r3
 80031da:	4313      	orrs	r3, r2
 80031dc:	b21a      	sxth	r2, r3
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80031e2:	7d3b      	ldrb	r3, [r7, #20]
 80031e4:	b21b      	sxth	r3, r3
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	b21a      	sxth	r2, r3
 80031ea:	7d7b      	ldrb	r3, [r7, #21]
 80031ec:	b21b      	sxth	r3, r3
 80031ee:	4313      	orrs	r3, r2
 80031f0:	b21a      	sxth	r2, r3
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f991 	bl	8000524 <__aeabi_i2d>
 8003202:	f04f 0200 	mov.w	r2, #0
 8003206:	4bbe      	ldr	r3, [pc, #760]	@ (8003500 <MPU6050_Read_All+0x3b8>)
 8003208:	f7fd fb20 	bl	800084c <__aeabi_ddiv>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	6839      	ldr	r1, [r7, #0]
 8003212:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800321c:	4618      	mov	r0, r3
 800321e:	f7fd f981 	bl	8000524 <__aeabi_i2d>
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	4bb6      	ldr	r3, [pc, #728]	@ (8003500 <MPU6050_Read_All+0x3b8>)
 8003228:	f7fd fb10 	bl	800084c <__aeabi_ddiv>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	6839      	ldr	r1, [r7, #0]
 8003232:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800323c:	4618      	mov	r0, r3
 800323e:	f7fd f971 	bl	8000524 <__aeabi_i2d>
 8003242:	a3a9      	add	r3, pc, #676	@ (adr r3, 80034e8 <MPU6050_Read_All+0x3a0>)
 8003244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003248:	f7fd fb00 	bl	800084c <__aeabi_ddiv>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	6839      	ldr	r1, [r7, #0]
 8003252:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8003256:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800325a:	ee07 3a90 	vmov	s15, r3
 800325e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003262:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8003504 <MPU6050_Read_All+0x3bc>
 8003266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800326a:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8003508 <MPU6050_Read_All+0x3c0>
 800326e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800327e:	4618      	mov	r0, r3
 8003280:	f7fd f950 	bl	8000524 <__aeabi_i2d>
 8003284:	a39a      	add	r3, pc, #616	@ (adr r3, 80034f0 <MPU6050_Read_All+0x3a8>)
 8003286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328a:	f7fd fadf 	bl	800084c <__aeabi_ddiv>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	6839      	ldr	r1, [r7, #0]
 8003294:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fd f940 	bl	8000524 <__aeabi_i2d>
 80032a4:	a392      	add	r3, pc, #584	@ (adr r3, 80034f0 <MPU6050_Read_All+0x3a8>)
 80032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032aa:	f7fd facf 	bl	800084c <__aeabi_ddiv>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	6839      	ldr	r1, [r7, #0]
 80032b4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fd f930 	bl	8000524 <__aeabi_i2d>
 80032c4:	a38a      	add	r3, pc, #552	@ (adr r3, 80034f0 <MPU6050_Read_All+0x3a8>)
 80032c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ca:	f7fd fabf 	bl	800084c <__aeabi_ddiv>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	6839      	ldr	r1, [r7, #0]
 80032d4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 80032d8:	f000 ff38 	bl	800414c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	4b8b      	ldr	r3, [pc, #556]	@ (800350c <MPU6050_Read_All+0x3c4>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fd f90d 	bl	8000504 <__aeabi_ui2d>
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	4b88      	ldr	r3, [pc, #544]	@ (8003510 <MPU6050_Read_All+0x3c8>)
 80032f0:	f7fd faac 	bl	800084c <__aeabi_ddiv>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80032fc:	f000 ff26 	bl	800414c <HAL_GetTick>
 8003300:	4603      	mov	r3, r0
 8003302:	4a82      	ldr	r2, [pc, #520]	@ (800350c <MPU6050_Read_All+0x3c4>)
 8003304:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800330c:	461a      	mov	r2, r3
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003314:	fb03 f202 	mul.w	r2, r3, r2
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800331e:	4619      	mov	r1, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003326:	fb01 f303 	mul.w	r3, r1, r3
 800332a:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800332c:	4618      	mov	r0, r3
 800332e:	f7fd f8f9 	bl	8000524 <__aeabi_i2d>
 8003332:	4602      	mov	r2, r0
 8003334:	460b      	mov	r3, r1
 8003336:	ec43 2b10 	vmov	d0, r2, r3
 800333a:	f009 ffd1 	bl	800d2e0 <sqrt>
 800333e:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800334e:	f7fd fbbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d11f      	bne.n	8003398 <MPU6050_Read_All+0x250>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800335e:	4618      	mov	r0, r3
 8003360:	f7fd f8e0 	bl	8000524 <__aeabi_i2d>
 8003364:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003368:	f7fd fa70 	bl	800084c <__aeabi_ddiv>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	ec43 2b17 	vmov	d7, r2, r3
 8003374:	eeb0 0a47 	vmov.f32	s0, s14
 8003378:	eef0 0a67 	vmov.f32	s1, s15
 800337c:	f009 ffdc 	bl	800d338 <atan>
 8003380:	ec51 0b10 	vmov	r0, r1, d0
 8003384:	a35c      	add	r3, pc, #368	@ (adr r3, 80034f8 <MPU6050_Read_All+0x3b0>)
 8003386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338a:	f7fd f935 	bl	80005f8 <__aeabi_dmul>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8003396:	e005      	b.n	80033a4 <MPU6050_Read_All+0x25c>
    } else {
        roll = 0.0;
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033aa:	425b      	negs	r3, r3
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fd f8b9 	bl	8000524 <__aeabi_i2d>
 80033b2:	4682      	mov	sl, r0
 80033b4:	468b      	mov	fp, r1
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd f8b1 	bl	8000524 <__aeabi_i2d>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	ec43 2b11 	vmov	d1, r2, r3
 80033ca:	ec4b ab10 	vmov	d0, sl, fp
 80033ce:	f009 ff85 	bl	800d2dc <atan2>
 80033d2:	ec51 0b10 	vmov	r0, r1, d0
 80033d6:	a348      	add	r3, pc, #288	@ (adr r3, 80034f8 <MPU6050_Read_All+0x3b0>)
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	f7fd f90c 	bl	80005f8 <__aeabi_dmul>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	4b49      	ldr	r3, [pc, #292]	@ (8003514 <MPU6050_Read_All+0x3cc>)
 80033ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033f2:	f7fd fb73 	bl	8000adc <__aeabi_dcmplt>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00a      	beq.n	8003412 <MPU6050_Read_All+0x2ca>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	4b44      	ldr	r3, [pc, #272]	@ (8003518 <MPU6050_Read_All+0x3d0>)
 8003408:	f7fd fb86 	bl	8000b18 <__aeabi_dcmpgt>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d114      	bne.n	800343c <MPU6050_Read_All+0x2f4>
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	4b40      	ldr	r3, [pc, #256]	@ (8003518 <MPU6050_Read_All+0x3d0>)
 8003418:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800341c:	f7fd fb7c 	bl	8000b18 <__aeabi_dcmpgt>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d015      	beq.n	8003452 <MPU6050_Read_All+0x30a>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800342c:	f04f 0200 	mov.w	r2, #0
 8003430:	4b38      	ldr	r3, [pc, #224]	@ (8003514 <MPU6050_Read_All+0x3cc>)
 8003432:	f7fd fb53 	bl	8000adc <__aeabi_dcmplt>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <MPU6050_Read_All+0x30a>
        KalmanY.angle = pitch;
 800343c:	4937      	ldr	r1, [pc, #220]	@ (800351c <MPU6050_Read_All+0x3d4>)
 800343e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003442:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8003446:	6839      	ldr	r1, [r7, #0]
 8003448:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800344c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8003450:	e014      	b.n	800347c <MPU6050_Read_All+0x334>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8003458:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800345c:	eeb0 1a47 	vmov.f32	s2, s14
 8003460:	eef0 1a67 	vmov.f32	s3, s15
 8003464:	ed97 0b06 	vldr	d0, [r7, #24]
 8003468:	482c      	ldr	r0, [pc, #176]	@ (800351c <MPU6050_Read_All+0x3d4>)
 800346a:	f000 f85b 	bl	8003524 <Kalman_getAngle>
 800346e:	eeb0 7a40 	vmov.f32	s14, s0
 8003472:	eef0 7a60 	vmov.f32	s15, s1
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8003482:	4690      	mov	r8, r2
 8003484:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	4b22      	ldr	r3, [pc, #136]	@ (8003518 <MPU6050_Read_All+0x3d0>)
 800348e:	4640      	mov	r0, r8
 8003490:	4649      	mov	r1, r9
 8003492:	f7fd fb41 	bl	8000b18 <__aeabi_dcmpgt>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <MPU6050_Read_All+0x366>
        DataStruct->Gx = -DataStruct->Gx;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80034a2:	4614      	mov	r4, r2
 80034a4:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 80034b4:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80034b8:	eeb0 1a47 	vmov.f32	s2, s14
 80034bc:	eef0 1a67 	vmov.f32	s3, s15
 80034c0:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 80034c4:	4816      	ldr	r0, [pc, #88]	@ (8003520 <MPU6050_Read_All+0x3d8>)
 80034c6:	f000 f82d 	bl	8003524 <Kalman_getAngle>
 80034ca:	eeb0 7a40 	vmov.f32	s14, s0
 80034ce:	eef0 7a60 	vmov.f32	s15, s1
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 80034d8:	bf00      	nop
 80034da:	3740      	adds	r7, #64	@ 0x40
 80034dc:	46bd      	mov	sp, r7
 80034de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034e2:	bf00      	nop
 80034e4:	f3af 8000 	nop.w
 80034e8:	00000000 	.word	0x00000000
 80034ec:	40cc2900 	.word	0x40cc2900
 80034f0:	00000000 	.word	0x00000000
 80034f4:	40606000 	.word	0x40606000
 80034f8:	1a63c1f8 	.word	0x1a63c1f8
 80034fc:	404ca5dc 	.word	0x404ca5dc
 8003500:	40d00000 	.word	0x40d00000
 8003504:	43aa0000 	.word	0x43aa0000
 8003508:	42121eb8 	.word	0x42121eb8
 800350c:	200007f0 	.word	0x200007f0
 8003510:	408f4000 	.word	0x408f4000
 8003514:	c0568000 	.word	0xc0568000
 8003518:	40568000 	.word	0x40568000
 800351c:	20000048 	.word	0x20000048
 8003520:	20000000 	.word	0x20000000

08003524 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8003524:	b5b0      	push	{r4, r5, r7, lr}
 8003526:	b096      	sub	sp, #88	@ 0x58
 8003528:	af00      	add	r7, sp, #0
 800352a:	61f8      	str	r0, [r7, #28]
 800352c:	ed87 0b04 	vstr	d0, [r7, #16]
 8003530:	ed87 1b02 	vstr	d1, [r7, #8]
 8003534:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800353e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003542:	f7fc fea1 	bl	8000288 <__aeabi_dsub>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003554:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003558:	e9d7 0100 	ldrd	r0, r1, [r7]
 800355c:	f7fd f84c 	bl	80005f8 <__aeabi_dmul>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4620      	mov	r0, r4
 8003566:	4629      	mov	r1, r5
 8003568:	f7fc fe90 	bl	800028c <__adddf3>
 800356c:	4602      	mov	r2, r0
 800356e:	460b      	mov	r3, r1
 8003570:	69f9      	ldr	r1, [r7, #28]
 8003572:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8003582:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003586:	f7fd f837 	bl	80005f8 <__aeabi_dmul>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4610      	mov	r0, r2
 8003590:	4619      	mov	r1, r3
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8003598:	f7fc fe76 	bl	8000288 <__aeabi_dsub>
 800359c:	4602      	mov	r2, r0
 800359e:	460b      	mov	r3, r1
 80035a0:	4610      	mov	r0, r2
 80035a2:	4619      	mov	r1, r3
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80035aa:	f7fc fe6d 	bl	8000288 <__aeabi_dsub>
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	4610      	mov	r0, r2
 80035b4:	4619      	mov	r1, r3
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035bc:	f7fc fe66 	bl	800028c <__adddf3>
 80035c0:	4602      	mov	r2, r0
 80035c2:	460b      	mov	r3, r1
 80035c4:	4610      	mov	r0, r2
 80035c6:	4619      	mov	r1, r3
 80035c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035cc:	f7fd f814 	bl	80005f8 <__aeabi_dmul>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4620      	mov	r0, r4
 80035d6:	4629      	mov	r1, r5
 80035d8:	f7fc fe58 	bl	800028c <__adddf3>
 80035dc:	4602      	mov	r2, r0
 80035de:	460b      	mov	r3, r1
 80035e0:	69f9      	ldr	r1, [r7, #28]
 80035e2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80035f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035f6:	f7fc ffff 	bl	80005f8 <__aeabi_dmul>
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	4620      	mov	r0, r4
 8003600:	4629      	mov	r1, r5
 8003602:	f7fc fe41 	bl	8000288 <__aeabi_dsub>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	69f9      	ldr	r1, [r7, #28]
 800360c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800361c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003620:	f7fc ffea 	bl	80005f8 <__aeabi_dmul>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4620      	mov	r0, r4
 800362a:	4629      	mov	r1, r5
 800362c:	f7fc fe2c 	bl	8000288 <__aeabi_dsub>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	69f9      	ldr	r1, [r7, #28]
 8003636:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800364a:	f7fc ffd5 	bl	80005f8 <__aeabi_dmul>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	4620      	mov	r0, r4
 8003654:	4629      	mov	r1, r5
 8003656:	f7fc fe19 	bl	800028c <__adddf3>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	69f9      	ldr	r1, [r7, #28]
 8003660:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003670:	f7fc fe0c 	bl	800028c <__adddf3>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8003682:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003686:	f7fd f8e1 	bl	800084c <__aeabi_ddiv>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8003698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800369c:	f7fd f8d6 	bl	800084c <__aeabi_ddiv>
 80036a0:	4602      	mov	r2, r0
 80036a2:	460b      	mov	r3, r1
 80036a4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80036ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036b2:	f7fc fde9 	bl	8000288 <__aeabi_dsub>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80036c4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80036c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80036cc:	f7fc ff94 	bl	80005f8 <__aeabi_dmul>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4620      	mov	r0, r4
 80036d6:	4629      	mov	r1, r5
 80036d8:	f7fc fdd8 	bl	800028c <__adddf3>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	69f9      	ldr	r1, [r7, #28]
 80036e2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80036ec:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80036f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80036f4:	f7fc ff80 	bl	80005f8 <__aeabi_dmul>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4620      	mov	r0, r4
 80036fe:	4629      	mov	r1, r5
 8003700:	f7fc fdc4 	bl	800028c <__adddf3>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	69f9      	ldr	r1, [r7, #28]
 800370a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8003714:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800371e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8003728:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800372c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003730:	f7fc ff62 	bl	80005f8 <__aeabi_dmul>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4620      	mov	r0, r4
 800373a:	4629      	mov	r1, r5
 800373c:	f7fc fda4 	bl	8000288 <__aeabi_dsub>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	69f9      	ldr	r1, [r7, #28]
 8003746:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8003750:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003754:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003758:	f7fc ff4e 	bl	80005f8 <__aeabi_dmul>
 800375c:	4602      	mov	r2, r0
 800375e:	460b      	mov	r3, r1
 8003760:	4620      	mov	r0, r4
 8003762:	4629      	mov	r1, r5
 8003764:	f7fc fd90 	bl	8000288 <__aeabi_dsub>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	69f9      	ldr	r1, [r7, #28]
 800376e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8003778:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800377c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003780:	f7fc ff3a 	bl	80005f8 <__aeabi_dmul>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4620      	mov	r0, r4
 800378a:	4629      	mov	r1, r5
 800378c:	f7fc fd7c 	bl	8000288 <__aeabi_dsub>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	69f9      	ldr	r1, [r7, #28]
 8003796:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80037a0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037a4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80037a8:	f7fc ff26 	bl	80005f8 <__aeabi_dmul>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4620      	mov	r0, r4
 80037b2:	4629      	mov	r1, r5
 80037b4:	f7fc fd68 	bl	8000288 <__aeabi_dsub>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	69f9      	ldr	r1, [r7, #28]
 80037be:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80037c8:	ec43 2b17 	vmov	d7, r2, r3
};
 80037cc:	eeb0 0a47 	vmov.f32	s0, s14
 80037d0:	eef0 0a67 	vmov.f32	s1, s15
 80037d4:	3758      	adds	r7, #88	@ 0x58
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080037dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	4b10      	ldr	r3, [pc, #64]	@ (8003828 <HAL_MspInit+0x4c>)
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003828 <HAL_MspInit+0x4c>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <HAL_MspInit+0x4c>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fa:	607b      	str	r3, [r7, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	603b      	str	r3, [r7, #0]
 8003802:	4b09      	ldr	r3, [pc, #36]	@ (8003828 <HAL_MspInit+0x4c>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	4a08      	ldr	r2, [pc, #32]	@ (8003828 <HAL_MspInit+0x4c>)
 8003808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800380c:	6413      	str	r3, [r2, #64]	@ 0x40
 800380e:	4b06      	ldr	r3, [pc, #24]	@ (8003828 <HAL_MspInit+0x4c>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003816:	603b      	str	r3, [r7, #0]
 8003818:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	40023800 	.word	0x40023800

0800382c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08e      	sub	sp, #56	@ 0x38
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	60da      	str	r2, [r3, #12]
 8003842:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a76      	ldr	r2, [pc, #472]	@ (8003a24 <HAL_TIM_Base_MspInit+0x1f8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d16c      	bne.n	8003928 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	623b      	str	r3, [r7, #32]
 8003852:	4b75      	ldr	r3, [pc, #468]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003856:	4a74      	ldr	r2, [pc, #464]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	6453      	str	r3, [r2, #68]	@ 0x44
 800385e:	4b72      	ldr	r3, [pc, #456]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	623b      	str	r3, [r7, #32]
 8003868:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003872:	4a6d      	ldr	r2, [pc, #436]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003874:	f043 0310 	orr.w	r3, r3, #16
 8003878:	6313      	str	r3, [r2, #48]	@ 0x30
 800387a:	4b6b      	ldr	r3, [pc, #428]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	61fb      	str	r3, [r7, #28]
 8003884:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	61bb      	str	r3, [r7, #24]
 800388a:	4b67      	ldr	r3, [pc, #412]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388e:	4a66      	ldr	r2, [pc, #408]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	@ 0x30
 8003896:	4b64      	ldr	r3, [pc, #400]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	61bb      	str	r3, [r7, #24]
 80038a0:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 80038a2:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80038a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a8:	2302      	movs	r3, #2
 80038aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80038ac:	2302      	movs	r3, #2
 80038ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b0:	2300      	movs	r3, #0
 80038b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038b4:	2301      	movs	r3, #1
 80038b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038bc:	4619      	mov	r1, r3
 80038be:	485b      	ldr	r0, [pc, #364]	@ (8003a2c <HAL_TIM_Base_MspInit+0x200>)
 80038c0:	f000 fe18 	bl	80044f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 80038c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ca:	2302      	movs	r3, #2
 80038cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80038ce:	2302      	movs	r3, #2
 80038d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d2:	2300      	movs	r3, #0
 80038d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038d6:	2301      	movs	r3, #1
 80038d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 80038da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038de:	4619      	mov	r1, r3
 80038e0:	4853      	ldr	r0, [pc, #332]	@ (8003a30 <HAL_TIM_Base_MspInit+0x204>)
 80038e2:	f000 fe07 	bl	80044f4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80038e6:	2200      	movs	r2, #0
 80038e8:	2100      	movs	r1, #0
 80038ea:	2018      	movs	r0, #24
 80038ec:	f000 fd39 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80038f0:	2018      	movs	r0, #24
 80038f2:	f000 fd52 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80038f6:	2200      	movs	r2, #0
 80038f8:	2100      	movs	r1, #0
 80038fa:	2019      	movs	r0, #25
 80038fc:	f000 fd31 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003900:	2019      	movs	r0, #25
 8003902:	f000 fd4a 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003906:	2200      	movs	r2, #0
 8003908:	2100      	movs	r1, #0
 800390a:	201a      	movs	r0, #26
 800390c:	f000 fd29 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003910:	201a      	movs	r0, #26
 8003912:	f000 fd42 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003916:	2200      	movs	r2, #0
 8003918:	2100      	movs	r1, #0
 800391a:	201b      	movs	r0, #27
 800391c:	f000 fd21 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003920:	201b      	movs	r0, #27
 8003922:	f000 fd3a 	bl	800439a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003926:	e079      	b.n	8003a1c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003930:	d10e      	bne.n	8003950 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	4b3c      	ldr	r3, [pc, #240]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	4a3b      	ldr	r2, [pc, #236]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	6413      	str	r3, [r2, #64]	@ 0x40
 8003942:	4b39      	ldr	r3, [pc, #228]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	697b      	ldr	r3, [r7, #20]
}
 800394e:	e065      	b.n	8003a1c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a37      	ldr	r2, [pc, #220]	@ (8003a34 <HAL_TIM_Base_MspInit+0x208>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d10e      	bne.n	8003978 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	4b32      	ldr	r3, [pc, #200]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	4a31      	ldr	r2, [pc, #196]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003964:	f043 0308 	orr.w	r3, r3, #8
 8003968:	6413      	str	r3, [r2, #64]	@ 0x40
 800396a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	613b      	str	r3, [r7, #16]
 8003974:	693b      	ldr	r3, [r7, #16]
}
 8003976:	e051      	b.n	8003a1c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <HAL_TIM_Base_MspInit+0x20c>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d14c      	bne.n	8003a1c <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003982:	2300      	movs	r3, #0
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	4b28      	ldr	r3, [pc, #160]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	4a27      	ldr	r2, [pc, #156]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 800398c:	f043 0302 	orr.w	r3, r3, #2
 8003990:	6453      	str	r3, [r2, #68]	@ 0x44
 8003992:	4b25      	ldr	r3, [pc, #148]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	60fb      	str	r3, [r7, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	60bb      	str	r3, [r7, #8]
 80039a2:	4b21      	ldr	r3, [pc, #132]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	4a20      	ldr	r2, [pc, #128]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 80039a8:	f043 0304 	orr.w	r3, r3, #4
 80039ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003a28 <HAL_TIM_Base_MspInit+0x1fc>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 80039ba:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c0:	2302      	movs	r3, #2
 80039c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039c4:	2302      	movs	r3, #2
 80039c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c8:	2300      	movs	r3, #0
 80039ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80039cc:	2303      	movs	r3, #3
 80039ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039d4:	4619      	mov	r1, r3
 80039d6:	4819      	ldr	r0, [pc, #100]	@ (8003a3c <HAL_TIM_Base_MspInit+0x210>)
 80039d8:	f000 fd8c 	bl	80044f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80039dc:	2200      	movs	r2, #0
 80039de:	2100      	movs	r1, #0
 80039e0:	202b      	movs	r0, #43	@ 0x2b
 80039e2:	f000 fcbe 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80039e6:	202b      	movs	r0, #43	@ 0x2b
 80039e8:	f000 fcd7 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80039ec:	2200      	movs	r2, #0
 80039ee:	2100      	movs	r1, #0
 80039f0:	202c      	movs	r0, #44	@ 0x2c
 80039f2:	f000 fcb6 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80039f6:	202c      	movs	r0, #44	@ 0x2c
 80039f8:	f000 fccf 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80039fc:	2200      	movs	r2, #0
 80039fe:	2100      	movs	r1, #0
 8003a00:	202d      	movs	r0, #45	@ 0x2d
 8003a02:	f000 fcae 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003a06:	202d      	movs	r0, #45	@ 0x2d
 8003a08:	f000 fcc7 	bl	800439a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2100      	movs	r1, #0
 8003a10:	202e      	movs	r0, #46	@ 0x2e
 8003a12:	f000 fca6 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8003a16:	202e      	movs	r0, #46	@ 0x2e
 8003a18:	f000 fcbf 	bl	800439a <HAL_NVIC_EnableIRQ>
}
 8003a1c:	bf00      	nop
 8003a1e:	3738      	adds	r7, #56	@ 0x38
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40010000 	.word	0x40010000
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	40020000 	.word	0x40020000
 8003a34:	40000c00 	.word	0x40000c00
 8003a38:	40010400 	.word	0x40010400
 8003a3c:	40020800 	.word	0x40020800

08003a40 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a26      	ldr	r2, [pc, #152]	@ (8003ae8 <HAL_TIM_PWM_MspInit+0xa8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d10e      	bne.n	8003a70 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	4b25      	ldr	r3, [pc, #148]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	4a24      	ldr	r2, [pc, #144]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a5c:	f043 0302 	orr.w	r3, r3, #2
 8003a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a62:	4b22      	ldr	r3, [pc, #136]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003a6e:	e036      	b.n	8003ade <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a1e      	ldr	r2, [pc, #120]	@ (8003af0 <HAL_TIM_PWM_MspInit+0xb0>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d116      	bne.n	8003aa8 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a82:	4a1a      	ldr	r2, [pc, #104]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a8a:	4b18      	ldr	r3, [pc, #96]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2100      	movs	r1, #0
 8003a9a:	2018      	movs	r0, #24
 8003a9c:	f000 fc61 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003aa0:	2018      	movs	r0, #24
 8003aa2:	f000 fc7a 	bl	800439a <HAL_NVIC_EnableIRQ>
}
 8003aa6:	e01a      	b.n	8003ade <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a11      	ldr	r2, [pc, #68]	@ (8003af4 <HAL_TIM_PWM_MspInit+0xb4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d115      	bne.n	8003ade <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	4a0c      	ldr	r2, [pc, #48]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8003aec <HAL_TIM_PWM_MspInit+0xac>)
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	202b      	movs	r0, #43	@ 0x2b
 8003ad4:	f000 fc45 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003ad8:	202b      	movs	r0, #43	@ 0x2b
 8003ada:	f000 fc5e 	bl	800439a <HAL_NVIC_EnableIRQ>
}
 8003ade:	bf00      	nop
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40000400 	.word	0x40000400
 8003aec:	40023800 	.word	0x40023800
 8003af0:	40014000 	.word	0x40014000
 8003af4:	40001800 	.word	0x40001800

08003af8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08c      	sub	sp, #48	@ 0x30
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b00:	f107 031c 	add.w	r3, r7, #28
 8003b04:	2200      	movs	r2, #0
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	605a      	str	r2, [r3, #4]
 8003b0a:	609a      	str	r2, [r3, #8]
 8003b0c:	60da      	str	r2, [r3, #12]
 8003b0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b18:	d11e      	bne.n	8003b58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61bb      	str	r3, [r7, #24]
 8003b1e:	4b46      	ldr	r3, [pc, #280]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	4a45      	ldr	r2, [pc, #276]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b2a:	4b43      	ldr	r3, [pc, #268]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b36:	2303      	movs	r3, #3
 8003b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b42:	2300      	movs	r3, #0
 8003b44:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b46:	2301      	movs	r3, #1
 8003b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4a:	f107 031c 	add.w	r3, r7, #28
 8003b4e:	4619      	mov	r1, r3
 8003b50:	483a      	ldr	r0, [pc, #232]	@ (8003c3c <HAL_TIM_MspPostInit+0x144>)
 8003b52:	f000 fccf 	bl	80044f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003b56:	e06b      	b.n	8003c30 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a38      	ldr	r2, [pc, #224]	@ (8003c40 <HAL_TIM_MspPostInit+0x148>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d11e      	bne.n	8003ba0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	4b34      	ldr	r3, [pc, #208]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	4a33      	ldr	r2, [pc, #204]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b6c:	f043 0302 	orr.w	r3, r3, #2
 8003b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b72:	4b31      	ldr	r3, [pc, #196]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	617b      	str	r3, [r7, #20]
 8003b7c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b92:	f107 031c 	add.w	r3, r7, #28
 8003b96:	4619      	mov	r1, r3
 8003b98:	482a      	ldr	r0, [pc, #168]	@ (8003c44 <HAL_TIM_MspPostInit+0x14c>)
 8003b9a:	f000 fcab 	bl	80044f4 <HAL_GPIO_Init>
}
 8003b9e:	e047      	b.n	8003c30 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a28      	ldr	r2, [pc, #160]	@ (8003c48 <HAL_TIM_MspPostInit+0x150>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d11e      	bne.n	8003be8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb2:	4a21      	ldr	r2, [pc, #132]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003bb4:	f043 0310 	orr.w	r3, r3, #16
 8003bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bba:	4b1f      	ldr	r3, [pc, #124]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003bc6:	2360      	movs	r3, #96	@ 0x60
 8003bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bca:	2302      	movs	r3, #2
 8003bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bda:	f107 031c 	add.w	r3, r7, #28
 8003bde:	4619      	mov	r1, r3
 8003be0:	481a      	ldr	r0, [pc, #104]	@ (8003c4c <HAL_TIM_MspPostInit+0x154>)
 8003be2:	f000 fc87 	bl	80044f4 <HAL_GPIO_Init>
}
 8003be6:	e023      	b.n	8003c30 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a18      	ldr	r2, [pc, #96]	@ (8003c50 <HAL_TIM_MspPostInit+0x158>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d11e      	bne.n	8003c30 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	4b10      	ldr	r3, [pc, #64]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003bfc:	f043 0302 	orr.w	r3, r3, #2
 8003c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c02:	4b0d      	ldr	r3, [pc, #52]	@ (8003c38 <HAL_TIM_MspPostInit+0x140>)
 8003c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003c0e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c14:	2302      	movs	r3, #2
 8003c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003c20:	2309      	movs	r3, #9
 8003c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c24:	f107 031c 	add.w	r3, r7, #28
 8003c28:	4619      	mov	r1, r3
 8003c2a:	4806      	ldr	r0, [pc, #24]	@ (8003c44 <HAL_TIM_MspPostInit+0x14c>)
 8003c2c:	f000 fc62 	bl	80044f4 <HAL_GPIO_Init>
}
 8003c30:	bf00      	nop
 8003c32:	3730      	adds	r7, #48	@ 0x30
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	40020000 	.word	0x40020000
 8003c40:	40000400 	.word	0x40000400
 8003c44:	40020400 	.word	0x40020400
 8003c48:	40014000 	.word	0x40014000
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	40001800 	.word	0x40001800

08003c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08c      	sub	sp, #48	@ 0x30
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c5c:	f107 031c 	add.w	r3, r7, #28
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	605a      	str	r2, [r3, #4]
 8003c66:	609a      	str	r2, [r3, #8]
 8003c68:	60da      	str	r2, [r3, #12]
 8003c6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a37      	ldr	r2, [pc, #220]	@ (8003d50 <HAL_UART_MspInit+0xfc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d12d      	bne.n	8003cd2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
 8003c7a:	4b36      	ldr	r3, [pc, #216]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	4a35      	ldr	r2, [pc, #212]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003c80:	f043 0310 	orr.w	r3, r3, #16
 8003c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c86:	4b33      	ldr	r3, [pc, #204]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	61bb      	str	r3, [r7, #24]
 8003c90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	4b2f      	ldr	r3, [pc, #188]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9a:	4a2e      	ldr	r2, [pc, #184]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003cae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003cc0:	2307      	movs	r3, #7
 8003cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc4:	f107 031c 	add.w	r3, r7, #28
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4823      	ldr	r0, [pc, #140]	@ (8003d58 <HAL_UART_MspInit+0x104>)
 8003ccc:	f000 fc12 	bl	80044f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003cd0:	e039      	b.n	8003d46 <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART3)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a21      	ldr	r2, [pc, #132]	@ (8003d5c <HAL_UART_MspInit+0x108>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d134      	bne.n	8003d46 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003cdc:	2300      	movs	r3, #0
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003ce6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cea:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cec:	4b19      	ldr	r3, [pc, #100]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60fb      	str	r3, [r7, #12]
 8003cfc:	4b15      	ldr	r3, [pc, #84]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d00:	4a14      	ldr	r2, [pc, #80]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003d02:	f043 0302 	orr.w	r3, r3, #2
 8003d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d08:	4b12      	ldr	r3, [pc, #72]	@ (8003d54 <HAL_UART_MspInit+0x100>)
 8003d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003d14:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d22:	2303      	movs	r3, #3
 8003d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d26:	2307      	movs	r3, #7
 8003d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d2a:	f107 031c 	add.w	r3, r7, #28
 8003d2e:	4619      	mov	r1, r3
 8003d30:	480b      	ldr	r0, [pc, #44]	@ (8003d60 <HAL_UART_MspInit+0x10c>)
 8003d32:	f000 fbdf 	bl	80044f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2100      	movs	r1, #0
 8003d3a:	2027      	movs	r0, #39	@ 0x27
 8003d3c:	f000 fb11 	bl	8004362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d40:	2027      	movs	r0, #39	@ 0x27
 8003d42:	f000 fb2a 	bl	800439a <HAL_NVIC_EnableIRQ>
}
 8003d46:	bf00      	nop
 8003d48:	3730      	adds	r7, #48	@ 0x30
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40011000 	.word	0x40011000
 8003d54:	40023800 	.word	0x40023800
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	40004800 	.word	0x40004800
 8003d60:	40020400 	.word	0x40020400

08003d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d68:	bf00      	nop
 8003d6a:	e7fd      	b.n	8003d68 <NMI_Handler+0x4>

08003d6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <HardFault_Handler+0x4>

08003d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d78:	bf00      	nop
 8003d7a:	e7fd      	b.n	8003d78 <MemManage_Handler+0x4>

08003d7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d80:	bf00      	nop
 8003d82:	e7fd      	b.n	8003d80 <BusFault_Handler+0x4>

08003d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d88:	bf00      	nop
 8003d8a:	e7fd      	b.n	8003d88 <UsageFault_Handler+0x4>

08003d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003dac:	bf00      	nop
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dba:	f000 f9b3 	bl	8004124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dbe:	bf00      	nop
 8003dc0:	bd80      	pop	{r7, pc}
	...

08003dc4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003dc8:	4803      	ldr	r0, [pc, #12]	@ (8003dd8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8003dca:	f002 fe45 	bl	8006a58 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003dce:	4803      	ldr	r0, [pc, #12]	@ (8003ddc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003dd0:	f002 fe42 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	200004c0 	.word	0x200004c0
 8003ddc:	20000628 	.word	0x20000628

08003de0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003de4:	4802      	ldr	r0, [pc, #8]	@ (8003df0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003de6:	f002 fe37 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	200004c0 	.word	0x200004c0

08003df4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003df8:	4802      	ldr	r0, [pc, #8]	@ (8003e04 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003dfa:	f002 fe2d 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	200004c0 	.word	0x200004c0

08003e08 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e0c:	4802      	ldr	r0, [pc, #8]	@ (8003e18 <TIM1_CC_IRQHandler+0x10>)
 8003e0e:	f002 fe23 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	200004c0 	.word	0x200004c0

08003e1c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003e20:	4802      	ldr	r0, [pc, #8]	@ (8003e2c <USART3_IRQHandler+0x10>)
 8003e22:	f003 ff47 	bl	8007cb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	20000700 	.word	0x20000700

08003e30 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003e34:	4803      	ldr	r0, [pc, #12]	@ (8003e44 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8003e36:	f002 fe0f 	bl	8006a58 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8003e3a:	4803      	ldr	r0, [pc, #12]	@ (8003e48 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8003e3c:	f002 fe0c 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003e40:	bf00      	nop
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	200005e0 	.word	0x200005e0
 8003e48:	20000670 	.word	0x20000670

08003e4c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003e50:	4802      	ldr	r0, [pc, #8]	@ (8003e5c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003e52:	f002 fe01 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003e56:	bf00      	nop
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	200005e0 	.word	0x200005e0

08003e60 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003e64:	4802      	ldr	r0, [pc, #8]	@ (8003e70 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003e66:	f002 fdf7 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003e6a:	bf00      	nop
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	200005e0 	.word	0x200005e0

08003e74 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003e78:	4802      	ldr	r0, [pc, #8]	@ (8003e84 <TIM8_CC_IRQHandler+0x10>)
 8003e7a:	f002 fded 	bl	8006a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8003e7e:	bf00      	nop
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	200005e0 	.word	0x200005e0

08003e88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return 1;
 8003e8c:	2301      	movs	r3, #1
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <_kill>:

int _kill(int pid, int sig)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ea2:	f005 ff25 	bl	8009cf0 <__errno>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2216      	movs	r2, #22
 8003eaa:	601a      	str	r2, [r3, #0]
  return -1;
 8003eac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <_exit>:

void _exit (int status)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ffe7 	bl	8003e98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003eca:	bf00      	nop
 8003ecc:	e7fd      	b.n	8003eca <_exit+0x12>

08003ece <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b086      	sub	sp, #24
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e00a      	b.n	8003ef6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ee0:	f3af 8000 	nop.w
 8003ee4:	4601      	mov	r1, r0
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	60ba      	str	r2, [r7, #8]
 8003eec:	b2ca      	uxtb	r2, r1
 8003eee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	617b      	str	r3, [r7, #20]
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	dbf0      	blt.n	8003ee0 <_read+0x12>
  }

  return len;
 8003efe:	687b      	ldr	r3, [r7, #4]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f30:	605a      	str	r2, [r3, #4]
  return 0;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <_isatty>:

int _isatty(int file)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f48:	2301      	movs	r3, #1
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr

08003f56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f56:	b480      	push	{r7}
 8003f58:	b085      	sub	sp, #20
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	60f8      	str	r0, [r7, #12]
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f78:	4a14      	ldr	r2, [pc, #80]	@ (8003fcc <_sbrk+0x5c>)
 8003f7a:	4b15      	ldr	r3, [pc, #84]	@ (8003fd0 <_sbrk+0x60>)
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f84:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <_sbrk+0x64>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d102      	bne.n	8003f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f8c:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <_sbrk+0x64>)
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <_sbrk+0x68>)
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f92:	4b10      	ldr	r3, [pc, #64]	@ (8003fd4 <_sbrk+0x64>)
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4413      	add	r3, r2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d207      	bcs.n	8003fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003fa0:	f005 fea6 	bl	8009cf0 <__errno>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	220c      	movs	r2, #12
 8003fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003faa:	f04f 33ff 	mov.w	r3, #4294967295
 8003fae:	e009      	b.n	8003fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fb0:	4b08      	ldr	r3, [pc, #32]	@ (8003fd4 <_sbrk+0x64>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003fb6:	4b07      	ldr	r3, [pc, #28]	@ (8003fd4 <_sbrk+0x64>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <_sbrk+0x64>)
 8003fc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	20020000 	.word	0x20020000
 8003fd0:	00000400 	.word	0x00000400
 8003fd4:	200007f4 	.word	0x200007f4
 8003fd8:	20000b58 	.word	0x20000b58

08003fdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fe0:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <SystemInit+0x20>)
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe6:	4a05      	ldr	r2, [pc, #20]	@ (8003ffc <SystemInit+0x20>)
 8003fe8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ff0:	bf00      	nop
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	e000ed00 	.word	0xe000ed00

08004000 <Vision_Init>:
static ModbusMaster_t modbus_handle;

/**
 * @brief Initializes the vision control system.
 */
void Vision_Init(UART_HandleTypeDef *huart) {
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
    ModbusMaster_Init(&modbus_handle, huart, MODBUS_TIMEOUT_MS);
 8004008:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	4805      	ldr	r0, [pc, #20]	@ (8004024 <Vision_Init+0x24>)
 8004010:	f7fe fbd7 	bl	80027c2 <ModbusMaster_Init>
    printf("Vision Control library initialized using Modbus.\r\n");
 8004014:	4804      	ldr	r0, [pc, #16]	@ (8004028 <Vision_Init+0x28>)
 8004016:	f005 fd17 	bl	8009a48 <puts>
}
 800401a:	bf00      	nop
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	200007f8 	.word	0x200007f8
 8004028:	0800de58 	.word	0x0800de58

0800402c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800402c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004064 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004030:	f7ff ffd4 	bl	8003fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004034:	480c      	ldr	r0, [pc, #48]	@ (8004068 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004036:	490d      	ldr	r1, [pc, #52]	@ (800406c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004038:	4a0d      	ldr	r2, [pc, #52]	@ (8004070 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800403a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800403c:	e002      	b.n	8004044 <LoopCopyDataInit>

0800403e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800403e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004042:	3304      	adds	r3, #4

08004044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004048:	d3f9      	bcc.n	800403e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800404a:	4a0a      	ldr	r2, [pc, #40]	@ (8004074 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800404c:	4c0a      	ldr	r4, [pc, #40]	@ (8004078 <LoopFillZerobss+0x22>)
  movs r3, #0
 800404e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004050:	e001      	b.n	8004056 <LoopFillZerobss>

08004052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004054:	3204      	adds	r2, #4

08004056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004058:	d3fb      	bcc.n	8004052 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800405a:	f005 fe4f 	bl	8009cfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800405e:	f7fd fd13 	bl	8001a88 <main>
  bx  lr    
 8004062:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004064:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800406c:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8004070:	0800e608 	.word	0x0800e608
  ldr r2, =_sbss
 8004074:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8004078:	20000b54 	.word	0x20000b54

0800407c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800407c:	e7fe      	b.n	800407c <ADC_IRQHandler>
	...

08004080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004084:	4b0e      	ldr	r3, [pc, #56]	@ (80040c0 <HAL_Init+0x40>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a0d      	ldr	r2, [pc, #52]	@ (80040c0 <HAL_Init+0x40>)
 800408a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800408e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004090:	4b0b      	ldr	r3, [pc, #44]	@ (80040c0 <HAL_Init+0x40>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a0a      	ldr	r2, [pc, #40]	@ (80040c0 <HAL_Init+0x40>)
 8004096:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800409a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800409c:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <HAL_Init+0x40>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a07      	ldr	r2, [pc, #28]	@ (80040c0 <HAL_Init+0x40>)
 80040a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040a8:	2003      	movs	r0, #3
 80040aa:	f000 f94f 	bl	800434c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040ae:	200f      	movs	r0, #15
 80040b0:	f000 f808 	bl	80040c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040b4:	f7ff fb92 	bl	80037dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40023c00 	.word	0x40023c00

080040c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040cc:	4b12      	ldr	r3, [pc, #72]	@ (8004118 <HAL_InitTick+0x54>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b12      	ldr	r3, [pc, #72]	@ (800411c <HAL_InitTick+0x58>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	4619      	mov	r1, r3
 80040d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040da:	fbb3 f3f1 	udiv	r3, r3, r1
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 f967 	bl	80043b6 <HAL_SYSTICK_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e00e      	b.n	8004110 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b0f      	cmp	r3, #15
 80040f6:	d80a      	bhi.n	800410e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040f8:	2200      	movs	r2, #0
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	f000 f92f 	bl	8004362 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004104:	4a06      	ldr	r2, [pc, #24]	@ (8004120 <HAL_InitTick+0x5c>)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	e000      	b.n	8004110 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	20000090 	.word	0x20000090
 800411c:	20000098 	.word	0x20000098
 8004120:	20000094 	.word	0x20000094

08004124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004128:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <HAL_IncTick+0x20>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	461a      	mov	r2, r3
 800412e:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <HAL_IncTick+0x24>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4413      	add	r3, r2
 8004134:	4a04      	ldr	r2, [pc, #16]	@ (8004148 <HAL_IncTick+0x24>)
 8004136:	6013      	str	r3, [r2, #0]
}
 8004138:	bf00      	nop
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000098 	.word	0x20000098
 8004148:	20000a04 	.word	0x20000a04

0800414c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  return uwTick;
 8004150:	4b03      	ldr	r3, [pc, #12]	@ (8004160 <HAL_GetTick+0x14>)
 8004152:	681b      	ldr	r3, [r3, #0]
}
 8004154:	4618      	mov	r0, r3
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	20000a04 	.word	0x20000a04

08004164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7ff ffee 	bl	800414c <HAL_GetTick>
 8004170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417c:	d005      	beq.n	800418a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800417e:	4b0a      	ldr	r3, [pc, #40]	@ (80041a8 <HAL_Delay+0x44>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4413      	add	r3, r2
 8004188:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800418a:	bf00      	nop
 800418c:	f7ff ffde 	bl	800414c <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	429a      	cmp	r2, r3
 800419a:	d8f7      	bhi.n	800418c <HAL_Delay+0x28>
  {
  }
}
 800419c:	bf00      	nop
 800419e:	bf00      	nop
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	20000098 	.word	0x20000098

080041ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041bc:	4b0c      	ldr	r3, [pc, #48]	@ (80041f0 <__NVIC_SetPriorityGrouping+0x44>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80041c8:	4013      	ands	r3, r2
 80041ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041de:	4a04      	ldr	r2, [pc, #16]	@ (80041f0 <__NVIC_SetPriorityGrouping+0x44>)
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	60d3      	str	r3, [r2, #12]
}
 80041e4:	bf00      	nop
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	e000ed00 	.word	0xe000ed00

080041f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041f8:	4b04      	ldr	r3, [pc, #16]	@ (800420c <__NVIC_GetPriorityGrouping+0x18>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	0a1b      	lsrs	r3, r3, #8
 80041fe:	f003 0307 	and.w	r3, r3, #7
}
 8004202:	4618      	mov	r0, r3
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	e000ed00 	.word	0xe000ed00

08004210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800421a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421e:	2b00      	cmp	r3, #0
 8004220:	db0b      	blt.n	800423a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	f003 021f 	and.w	r2, r3, #31
 8004228:	4907      	ldr	r1, [pc, #28]	@ (8004248 <__NVIC_EnableIRQ+0x38>)
 800422a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	2001      	movs	r0, #1
 8004232:	fa00 f202 	lsl.w	r2, r0, r2
 8004236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	e000e100 	.word	0xe000e100

0800424c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	6039      	str	r1, [r7, #0]
 8004256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425c:	2b00      	cmp	r3, #0
 800425e:	db0a      	blt.n	8004276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	b2da      	uxtb	r2, r3
 8004264:	490c      	ldr	r1, [pc, #48]	@ (8004298 <__NVIC_SetPriority+0x4c>)
 8004266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426a:	0112      	lsls	r2, r2, #4
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	440b      	add	r3, r1
 8004270:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004274:	e00a      	b.n	800428c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	b2da      	uxtb	r2, r3
 800427a:	4908      	ldr	r1, [pc, #32]	@ (800429c <__NVIC_SetPriority+0x50>)
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	3b04      	subs	r3, #4
 8004284:	0112      	lsls	r2, r2, #4
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	440b      	add	r3, r1
 800428a:	761a      	strb	r2, [r3, #24]
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	e000e100 	.word	0xe000e100
 800429c:	e000ed00 	.word	0xe000ed00

080042a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b089      	sub	sp, #36	@ 0x24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f1c3 0307 	rsb	r3, r3, #7
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	bf28      	it	cs
 80042be:	2304      	movcs	r3, #4
 80042c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3304      	adds	r3, #4
 80042c6:	2b06      	cmp	r3, #6
 80042c8:	d902      	bls.n	80042d0 <NVIC_EncodePriority+0x30>
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	3b03      	subs	r3, #3
 80042ce:	e000      	b.n	80042d2 <NVIC_EncodePriority+0x32>
 80042d0:	2300      	movs	r3, #0
 80042d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042d4:	f04f 32ff 	mov.w	r2, #4294967295
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	fa02 f303 	lsl.w	r3, r2, r3
 80042de:	43da      	mvns	r2, r3
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	401a      	ands	r2, r3
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042e8:	f04f 31ff 	mov.w	r1, #4294967295
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	fa01 f303 	lsl.w	r3, r1, r3
 80042f2:	43d9      	mvns	r1, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042f8:	4313      	orrs	r3, r2
         );
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3724      	adds	r7, #36	@ 0x24
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3b01      	subs	r3, #1
 8004314:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004318:	d301      	bcc.n	800431e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800431a:	2301      	movs	r3, #1
 800431c:	e00f      	b.n	800433e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800431e:	4a0a      	ldr	r2, [pc, #40]	@ (8004348 <SysTick_Config+0x40>)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3b01      	subs	r3, #1
 8004324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004326:	210f      	movs	r1, #15
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	f7ff ff8e 	bl	800424c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004330:	4b05      	ldr	r3, [pc, #20]	@ (8004348 <SysTick_Config+0x40>)
 8004332:	2200      	movs	r2, #0
 8004334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004336:	4b04      	ldr	r3, [pc, #16]	@ (8004348 <SysTick_Config+0x40>)
 8004338:	2207      	movs	r2, #7
 800433a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	e000e010 	.word	0xe000e010

0800434c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff ff29 	bl	80041ac <__NVIC_SetPriorityGrouping>
}
 800435a:	bf00      	nop
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004362:	b580      	push	{r7, lr}
 8004364:	b086      	sub	sp, #24
 8004366:	af00      	add	r7, sp, #0
 8004368:	4603      	mov	r3, r0
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
 800436e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004370:	2300      	movs	r3, #0
 8004372:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004374:	f7ff ff3e 	bl	80041f4 <__NVIC_GetPriorityGrouping>
 8004378:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	6978      	ldr	r0, [r7, #20]
 8004380:	f7ff ff8e 	bl	80042a0 <NVIC_EncodePriority>
 8004384:	4602      	mov	r2, r0
 8004386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800438a:	4611      	mov	r1, r2
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff ff5d 	bl	800424c <__NVIC_SetPriority>
}
 8004392:	bf00      	nop
 8004394:	3718      	adds	r7, #24
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b082      	sub	sp, #8
 800439e:	af00      	add	r7, sp, #0
 80043a0:	4603      	mov	r3, r0
 80043a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff ff31 	bl	8004210 <__NVIC_EnableIRQ>
}
 80043ae:	bf00      	nop
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7ff ffa2 	bl	8004308 <SysTick_Config>
 80043c4:	4603      	mov	r3, r0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b084      	sub	sp, #16
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043da:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043dc:	f7ff feb6 	bl	800414c <HAL_GetTick>
 80043e0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d008      	beq.n	8004400 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2280      	movs	r2, #128	@ 0x80
 80043f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e052      	b.n	80044a6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0216 	bic.w	r2, r2, #22
 800440e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800441e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	2b00      	cmp	r3, #0
 8004426:	d103      	bne.n	8004430 <HAL_DMA_Abort+0x62>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800442c:	2b00      	cmp	r3, #0
 800442e:	d007      	beq.n	8004440 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0208 	bic.w	r2, r2, #8
 800443e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0201 	bic.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004450:	e013      	b.n	800447a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004452:	f7ff fe7b 	bl	800414c <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b05      	cmp	r3, #5
 800445e:	d90c      	bls.n	800447a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2220      	movs	r2, #32
 8004464:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2203      	movs	r2, #3
 800446a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e015      	b.n	80044a6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e4      	bne.n	8004452 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448c:	223f      	movs	r2, #63	@ 0x3f
 800448e:	409a      	lsls	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d004      	beq.n	80044cc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2280      	movs	r2, #128	@ 0x80
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e00c      	b.n	80044e6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2205      	movs	r2, #5
 80044d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0201 	bic.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
	...

080044f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b089      	sub	sp, #36	@ 0x24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004502:	2300      	movs	r3, #0
 8004504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004506:	2300      	movs	r3, #0
 8004508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
 800450e:	e16b      	b.n	80047e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004510:	2201      	movs	r2, #1
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4013      	ands	r3, r2
 8004522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	429a      	cmp	r2, r3
 800452a:	f040 815a 	bne.w	80047e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b01      	cmp	r3, #1
 8004538:	d005      	beq.n	8004546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004542:	2b02      	cmp	r3, #2
 8004544:	d130      	bne.n	80045a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	2203      	movs	r2, #3
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	4013      	ands	r3, r2
 800455c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800457c:	2201      	movs	r2, #1
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	4013      	ands	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	091b      	lsrs	r3, r3, #4
 8004592:	f003 0201 	and.w	r2, r3, #1
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4313      	orrs	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f003 0303 	and.w	r3, r3, #3
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d017      	beq.n	80045e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	2203      	movs	r2, #3
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	43db      	mvns	r3, r3
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	4013      	ands	r3, r2
 80045ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d123      	bne.n	8004638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	08da      	lsrs	r2, r3, #3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3208      	adds	r2, #8
 80045f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	220f      	movs	r2, #15
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	43db      	mvns	r3, r3
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4013      	ands	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	691a      	ldr	r2, [r3, #16]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4313      	orrs	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	08da      	lsrs	r2, r3, #3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3208      	adds	r2, #8
 8004632:	69b9      	ldr	r1, [r7, #24]
 8004634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	2203      	movs	r2, #3
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 0203 	and.w	r2, r3, #3
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4313      	orrs	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 80b4 	beq.w	80047e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800467a:	2300      	movs	r3, #0
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	4b60      	ldr	r3, [pc, #384]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 8004680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004682:	4a5f      	ldr	r2, [pc, #380]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 8004684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004688:	6453      	str	r3, [r2, #68]	@ 0x44
 800468a:	4b5d      	ldr	r3, [pc, #372]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 800468c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004696:	4a5b      	ldr	r2, [pc, #364]	@ (8004804 <HAL_GPIO_Init+0x310>)
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	089b      	lsrs	r3, r3, #2
 800469c:	3302      	adds	r3, #2
 800469e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	220f      	movs	r2, #15
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a52      	ldr	r2, [pc, #328]	@ (8004808 <HAL_GPIO_Init+0x314>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d02b      	beq.n	800471a <HAL_GPIO_Init+0x226>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a51      	ldr	r2, [pc, #324]	@ (800480c <HAL_GPIO_Init+0x318>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d025      	beq.n	8004716 <HAL_GPIO_Init+0x222>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a50      	ldr	r2, [pc, #320]	@ (8004810 <HAL_GPIO_Init+0x31c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01f      	beq.n	8004712 <HAL_GPIO_Init+0x21e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004814 <HAL_GPIO_Init+0x320>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d019      	beq.n	800470e <HAL_GPIO_Init+0x21a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a4e      	ldr	r2, [pc, #312]	@ (8004818 <HAL_GPIO_Init+0x324>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_GPIO_Init+0x216>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a4d      	ldr	r2, [pc, #308]	@ (800481c <HAL_GPIO_Init+0x328>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00d      	beq.n	8004706 <HAL_GPIO_Init+0x212>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004820 <HAL_GPIO_Init+0x32c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <HAL_GPIO_Init+0x20e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004824 <HAL_GPIO_Init+0x330>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_GPIO_Init+0x20a>
 80046fa:	2307      	movs	r3, #7
 80046fc:	e00e      	b.n	800471c <HAL_GPIO_Init+0x228>
 80046fe:	2308      	movs	r3, #8
 8004700:	e00c      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004702:	2306      	movs	r3, #6
 8004704:	e00a      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004706:	2305      	movs	r3, #5
 8004708:	e008      	b.n	800471c <HAL_GPIO_Init+0x228>
 800470a:	2304      	movs	r3, #4
 800470c:	e006      	b.n	800471c <HAL_GPIO_Init+0x228>
 800470e:	2303      	movs	r3, #3
 8004710:	e004      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004712:	2302      	movs	r3, #2
 8004714:	e002      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <HAL_GPIO_Init+0x228>
 800471a:	2300      	movs	r3, #0
 800471c:	69fa      	ldr	r2, [r7, #28]
 800471e:	f002 0203 	and.w	r2, r2, #3
 8004722:	0092      	lsls	r2, r2, #2
 8004724:	4093      	lsls	r3, r2
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4313      	orrs	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800472c:	4935      	ldr	r1, [pc, #212]	@ (8004804 <HAL_GPIO_Init+0x310>)
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	089b      	lsrs	r3, r3, #2
 8004732:	3302      	adds	r3, #2
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800473a:	4b3b      	ldr	r3, [pc, #236]	@ (8004828 <HAL_GPIO_Init+0x334>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	43db      	mvns	r3, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4013      	ands	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	4313      	orrs	r3, r2
 800475c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800475e:	4a32      	ldr	r2, [pc, #200]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004764:	4b30      	ldr	r3, [pc, #192]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	43db      	mvns	r3, r3
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4013      	ands	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004788:	4a27      	ldr	r2, [pc, #156]	@ (8004828 <HAL_GPIO_Init+0x334>)
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800478e:	4b26      	ldr	r3, [pc, #152]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	43db      	mvns	r3, r3
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	4013      	ands	r3, r2
 800479c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	43db      	mvns	r3, r3
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	4013      	ands	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047dc:	4a12      	ldr	r2, [pc, #72]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	3301      	adds	r3, #1
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b0f      	cmp	r3, #15
 80047ec:	f67f ae90 	bls.w	8004510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40023800 	.word	0x40023800
 8004804:	40013800 	.word	0x40013800
 8004808:	40020000 	.word	0x40020000
 800480c:	40020400 	.word	0x40020400
 8004810:	40020800 	.word	0x40020800
 8004814:	40020c00 	.word	0x40020c00
 8004818:	40021000 	.word	0x40021000
 800481c:	40021400 	.word	0x40021400
 8004820:	40021800 	.word	0x40021800
 8004824:	40021c00 	.word	0x40021c00
 8004828:	40013c00 	.word	0x40013c00

0800482c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	807b      	strh	r3, [r7, #2]
 8004838:	4613      	mov	r3, r2
 800483a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800483c:	787b      	ldrb	r3, [r7, #1]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004842:	887a      	ldrh	r2, [r7, #2]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004848:	e003      	b.n	8004852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800484a:	887b      	ldrh	r3, [r7, #2]
 800484c:	041a      	lsls	r2, r3, #16
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	619a      	str	r2, [r3, #24]
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
	...

08004860 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e12b      	b.n	8004aca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fd f86a 	bl	8001960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2224      	movs	r2, #36	@ 0x24
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0201 	bic.w	r2, r2, #1
 80048a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048c4:	f001 fd4e 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 80048c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	4a81      	ldr	r2, [pc, #516]	@ (8004ad4 <HAL_I2C_Init+0x274>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d807      	bhi.n	80048e4 <HAL_I2C_Init+0x84>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	4a80      	ldr	r2, [pc, #512]	@ (8004ad8 <HAL_I2C_Init+0x278>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	bf94      	ite	ls
 80048dc:	2301      	movls	r3, #1
 80048de:	2300      	movhi	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	e006      	b.n	80048f2 <HAL_I2C_Init+0x92>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a7d      	ldr	r2, [pc, #500]	@ (8004adc <HAL_I2C_Init+0x27c>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	bf94      	ite	ls
 80048ec:	2301      	movls	r3, #1
 80048ee:	2300      	movhi	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e0e7      	b.n	8004aca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	4a78      	ldr	r2, [pc, #480]	@ (8004ae0 <HAL_I2C_Init+0x280>)
 80048fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004902:	0c9b      	lsrs	r3, r3, #18
 8004904:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	430a      	orrs	r2, r1
 8004918:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	4a6a      	ldr	r2, [pc, #424]	@ (8004ad4 <HAL_I2C_Init+0x274>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d802      	bhi.n	8004934 <HAL_I2C_Init+0xd4>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	3301      	adds	r3, #1
 8004932:	e009      	b.n	8004948 <HAL_I2C_Init+0xe8>
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800493a:	fb02 f303 	mul.w	r3, r2, r3
 800493e:	4a69      	ldr	r2, [pc, #420]	@ (8004ae4 <HAL_I2C_Init+0x284>)
 8004940:	fba2 2303 	umull	r2, r3, r2, r3
 8004944:	099b      	lsrs	r3, r3, #6
 8004946:	3301      	adds	r3, #1
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6812      	ldr	r2, [r2, #0]
 800494c:	430b      	orrs	r3, r1
 800494e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800495a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	495c      	ldr	r1, [pc, #368]	@ (8004ad4 <HAL_I2C_Init+0x274>)
 8004964:	428b      	cmp	r3, r1
 8004966:	d819      	bhi.n	800499c <HAL_I2C_Init+0x13c>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	1e59      	subs	r1, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	fbb1 f3f3 	udiv	r3, r1, r3
 8004976:	1c59      	adds	r1, r3, #1
 8004978:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800497c:	400b      	ands	r3, r1
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00a      	beq.n	8004998 <HAL_I2C_Init+0x138>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	1e59      	subs	r1, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004990:	3301      	adds	r3, #1
 8004992:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004996:	e051      	b.n	8004a3c <HAL_I2C_Init+0x1dc>
 8004998:	2304      	movs	r3, #4
 800499a:	e04f      	b.n	8004a3c <HAL_I2C_Init+0x1dc>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d111      	bne.n	80049c8 <HAL_I2C_Init+0x168>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	1e58      	subs	r0, r3, #1
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6859      	ldr	r1, [r3, #4]
 80049ac:	460b      	mov	r3, r1
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	440b      	add	r3, r1
 80049b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049b6:	3301      	adds	r3, #1
 80049b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf0c      	ite	eq
 80049c0:	2301      	moveq	r3, #1
 80049c2:	2300      	movne	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	e012      	b.n	80049ee <HAL_I2C_Init+0x18e>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	1e58      	subs	r0, r3, #1
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6859      	ldr	r1, [r3, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	0099      	lsls	r1, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	fbb0 f3f3 	udiv	r3, r0, r3
 80049de:	3301      	adds	r3, #1
 80049e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	bf0c      	ite	eq
 80049e8:	2301      	moveq	r3, #1
 80049ea:	2300      	movne	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <HAL_I2C_Init+0x196>
 80049f2:	2301      	movs	r3, #1
 80049f4:	e022      	b.n	8004a3c <HAL_I2C_Init+0x1dc>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10e      	bne.n	8004a1c <HAL_I2C_Init+0x1bc>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1e58      	subs	r0, r3, #1
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6859      	ldr	r1, [r3, #4]
 8004a06:	460b      	mov	r3, r1
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	440b      	add	r3, r1
 8004a0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a10:	3301      	adds	r3, #1
 8004a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a1a:	e00f      	b.n	8004a3c <HAL_I2C_Init+0x1dc>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	1e58      	subs	r0, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6859      	ldr	r1, [r3, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	0099      	lsls	r1, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a32:	3301      	adds	r3, #1
 8004a34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	6809      	ldr	r1, [r1, #0]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	6911      	ldr	r1, [r2, #16]
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	68d2      	ldr	r2, [r2, #12]
 8004a76:	4311      	orrs	r1, r2
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	430b      	orrs	r3, r1
 8004a7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	695a      	ldr	r2, [r3, #20]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	431a      	orrs	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0201 	orr.w	r2, r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	000186a0 	.word	0x000186a0
 8004ad8:	001e847f 	.word	0x001e847f
 8004adc:	003d08ff 	.word	0x003d08ff
 8004ae0:	431bde83 	.word	0x431bde83
 8004ae4:	10624dd3 	.word	0x10624dd3

08004ae8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	4608      	mov	r0, r1
 8004af2:	4611      	mov	r1, r2
 8004af4:	461a      	mov	r2, r3
 8004af6:	4603      	mov	r3, r0
 8004af8:	817b      	strh	r3, [r7, #10]
 8004afa:	460b      	mov	r3, r1
 8004afc:	813b      	strh	r3, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b02:	f7ff fb23 	bl	800414c <HAL_GetTick>
 8004b06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	f040 80d9 	bne.w	8004cc8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	2319      	movs	r3, #25
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	496d      	ldr	r1, [pc, #436]	@ (8004cd4 <HAL_I2C_Mem_Write+0x1ec>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fdb9 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e0cc      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_I2C_Mem_Write+0x56>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e0c5      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d007      	beq.n	8004b64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2221      	movs	r2, #33	@ 0x21
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	@ 0x40
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a3a      	ldr	r2, [r7, #32]
 8004b8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a4d      	ldr	r2, [pc, #308]	@ (8004cd8 <HAL_I2C_Mem_Write+0x1f0>)
 8004ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba6:	88f8      	ldrh	r0, [r7, #6]
 8004ba8:	893a      	ldrh	r2, [r7, #8]
 8004baa:	8979      	ldrh	r1, [r7, #10]
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fbf0 	bl	800539c <I2C_RequestMemoryWrite>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d052      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e081      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fe7e 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d107      	bne.n	8004bee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e06b      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	781a      	ldrb	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d11b      	bne.n	8004c68 <HAL_I2C_Mem_Write+0x180>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d017      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	781a      	ldrb	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1aa      	bne.n	8004bc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 fe71 	bl	800595c <I2C_WaitOnBTFFlagUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00d      	beq.n	8004c9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d107      	bne.n	8004c98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e016      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e000      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
  }
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	00100002 	.word	0x00100002
 8004cd8:	ffff0000 	.word	0xffff0000

08004cdc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	@ 0x30
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	817b      	strh	r3, [r7, #10]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	813b      	strh	r3, [r7, #8]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cf6:	f7ff fa29 	bl	800414c <HAL_GetTick>
 8004cfa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	f040 8214 	bne.w	8005132 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	2319      	movs	r3, #25
 8004d10:	2201      	movs	r2, #1
 8004d12:	497b      	ldr	r1, [pc, #492]	@ (8004f00 <HAL_I2C_Mem_Read+0x224>)
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 fcbf 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d20:	2302      	movs	r3, #2
 8004d22:	e207      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d101      	bne.n	8004d32 <HAL_I2C_Mem_Read+0x56>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e200      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d007      	beq.n	8004d58 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2222      	movs	r2, #34	@ 0x22
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2240      	movs	r2, #64	@ 0x40
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	4a5b      	ldr	r2, [pc, #364]	@ (8004f04 <HAL_I2C_Mem_Read+0x228>)
 8004d98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d9a:	88f8      	ldrh	r0, [r7, #6]
 8004d9c:	893a      	ldrh	r2, [r7, #8]
 8004d9e:	8979      	ldrh	r1, [r7, #10]
 8004da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da2:	9301      	str	r3, [sp, #4]
 8004da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	4603      	mov	r3, r0
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 fb8c 	bl	80054c8 <I2C_RequestMemoryRead>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e1bc      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d113      	bne.n	8004dea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	623b      	str	r3, [r7, #32]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	623b      	str	r3, [r7, #32]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	e190      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d11b      	bne.n	8004e2a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e02:	2300      	movs	r3, #0
 8004e04:	61fb      	str	r3, [r7, #28]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	61fb      	str	r3, [r7, #28]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	61fb      	str	r3, [r7, #28]
 8004e16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	e170      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d11b      	bne.n	8004e6a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	e150      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e80:	e144      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	f200 80f1 	bhi.w	800506e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d123      	bne.n	8004edc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e96:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 fda7 	bl	80059ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e145      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004eda:	e117      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d14e      	bne.n	8004f82 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eea:	2200      	movs	r2, #0
 8004eec:	4906      	ldr	r1, [pc, #24]	@ (8004f08 <HAL_I2C_Mem_Read+0x22c>)
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 fbd2 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d008      	beq.n	8004f0c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e11a      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
 8004efe:	bf00      	nop
 8004f00:	00100002 	.word	0x00100002
 8004f04:	ffff0000 	.word	0xffff0000
 8004f08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f80:	e0c4      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f88:	2200      	movs	r2, #0
 8004f8a:	496c      	ldr	r1, [pc, #432]	@ (800513c <HAL_I2C_Mem_Read+0x460>)
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fb83 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0cb      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004faa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	4955      	ldr	r1, [pc, #340]	@ (800513c <HAL_I2C_Mem_Read+0x460>)
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fb55 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e09d      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800506c:	e04e      	b.n	800510c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005070:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 fcba 	bl	80059ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e058      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d124      	bne.n	800510c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	2b03      	cmp	r3, #3
 80050c8:	d107      	bne.n	80050da <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005110:	2b00      	cmp	r3, #0
 8005112:	f47f aeb6 	bne.w	8004e82 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3728      	adds	r7, #40	@ 0x28
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	00010004 	.word	0x00010004

08005140 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08a      	sub	sp, #40	@ 0x28
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	607a      	str	r2, [r7, #4]
 800514a:	603b      	str	r3, [r7, #0]
 800514c:	460b      	mov	r3, r1
 800514e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005150:	f7fe fffc 	bl	800414c <HAL_GetTick>
 8005154:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b20      	cmp	r3, #32
 8005164:	f040 8111 	bne.w	800538a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	2319      	movs	r3, #25
 800516e:	2201      	movs	r2, #1
 8005170:	4988      	ldr	r1, [pc, #544]	@ (8005394 <HAL_I2C_IsDeviceReady+0x254>)
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f000 fa90 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d001      	beq.n	8005182 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800517e:	2302      	movs	r3, #2
 8005180:	e104      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_I2C_IsDeviceReady+0x50>
 800518c:	2302      	movs	r3, #2
 800518e:	e0fd      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d007      	beq.n	80051b6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0201 	orr.w	r2, r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2224      	movs	r2, #36	@ 0x24
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4a70      	ldr	r2, [pc, #448]	@ (8005398 <HAL_I2C_IsDeviceReady+0x258>)
 80051d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051e8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 fa4e 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00d      	beq.n	800521e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005210:	d103      	bne.n	800521a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005218:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e0b6      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800521e:	897b      	ldrh	r3, [r7, #10]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	461a      	mov	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800522c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800522e:	f7fe ff8d 	bl	800414c <HAL_GetTick>
 8005232:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b02      	cmp	r3, #2
 8005240:	bf0c      	ite	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	2300      	movne	r3, #0
 8005246:	b2db      	uxtb	r3, r3
 8005248:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005254:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005258:	bf0c      	ite	eq
 800525a:	2301      	moveq	r3, #1
 800525c:	2300      	movne	r3, #0
 800525e:	b2db      	uxtb	r3, r3
 8005260:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005262:	e025      	b.n	80052b0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005264:	f7fe ff72 	bl	800414c <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	429a      	cmp	r2, r3
 8005272:	d302      	bcc.n	800527a <HAL_I2C_IsDeviceReady+0x13a>
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d103      	bne.n	8005282 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	22a0      	movs	r2, #160	@ 0xa0
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b02      	cmp	r3, #2
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052a6:	bf0c      	ite	eq
 80052a8:	2301      	moveq	r3, #1
 80052aa:	2300      	movne	r3, #0
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2ba0      	cmp	r3, #160	@ 0xa0
 80052ba:	d005      	beq.n	80052c8 <HAL_I2C_IsDeviceReady+0x188>
 80052bc:	7dfb      	ldrb	r3, [r7, #23]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d102      	bne.n	80052c8 <HAL_I2C_IsDeviceReady+0x188>
 80052c2:	7dbb      	ldrb	r3, [r7, #22]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d0cd      	beq.n	8005264 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d129      	bne.n	8005332 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ee:	2300      	movs	r3, #0
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	2319      	movs	r3, #25
 800530a:	2201      	movs	r2, #1
 800530c:	4921      	ldr	r1, [pc, #132]	@ (8005394 <HAL_I2C_IsDeviceReady+0x254>)
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f000 f9c2 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e036      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	e02c      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005340:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800534a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	2319      	movs	r3, #25
 8005352:	2201      	movs	r2, #1
 8005354:	490f      	ldr	r1, [pc, #60]	@ (8005394 <HAL_I2C_IsDeviceReady+0x254>)
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f000 f99e 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e012      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	3301      	adds	r3, #1
 800536a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	429a      	cmp	r2, r3
 8005372:	f4ff af32 	bcc.w	80051da <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2220      	movs	r2, #32
 800537a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e000      	b.n	800538c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
  }
}
 800538c:	4618      	mov	r0, r3
 800538e:	3720      	adds	r7, #32
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	00100002 	.word	0x00100002
 8005398:	ffff0000 	.word	0xffff0000

0800539c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	4608      	mov	r0, r1
 80053a6:	4611      	mov	r1, r2
 80053a8:	461a      	mov	r2, r3
 80053aa:	4603      	mov	r3, r0
 80053ac:	817b      	strh	r3, [r7, #10]
 80053ae:	460b      	mov	r3, r1
 80053b0:	813b      	strh	r3, [r7, #8]
 80053b2:	4613      	mov	r3, r2
 80053b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 f960 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00d      	beq.n	80053fa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053ec:	d103      	bne.n	80053f6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e05f      	b.n	80054ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053fa:	897b      	ldrh	r3, [r7, #10]
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	461a      	mov	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005408:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	6a3a      	ldr	r2, [r7, #32]
 800540e:	492d      	ldr	r1, [pc, #180]	@ (80054c4 <I2C_RequestMemoryWrite+0x128>)
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 f9bb 	bl	800578c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e04c      	b.n	80054ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	617b      	str	r3, [r7, #20]
 8005434:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005438:	6a39      	ldr	r1, [r7, #32]
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 fa46 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	2b04      	cmp	r3, #4
 800544c:	d107      	bne.n	800545e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800545c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e02b      	b.n	80054ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005462:	88fb      	ldrh	r3, [r7, #6]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d105      	bne.n	8005474 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005468:	893b      	ldrh	r3, [r7, #8]
 800546a:	b2da      	uxtb	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	611a      	str	r2, [r3, #16]
 8005472:	e021      	b.n	80054b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005474:	893b      	ldrh	r3, [r7, #8]
 8005476:	0a1b      	lsrs	r3, r3, #8
 8005478:	b29b      	uxth	r3, r3
 800547a:	b2da      	uxtb	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005484:	6a39      	ldr	r1, [r7, #32]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 fa20 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00d      	beq.n	80054ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	2b04      	cmp	r3, #4
 8005498:	d107      	bne.n	80054aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e005      	b.n	80054ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054ae:	893b      	ldrh	r3, [r7, #8]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	00010002 	.word	0x00010002

080054c8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	4608      	mov	r0, r1
 80054d2:	4611      	mov	r1, r2
 80054d4:	461a      	mov	r2, r3
 80054d6:	4603      	mov	r3, r0
 80054d8:	817b      	strh	r3, [r7, #10]
 80054da:	460b      	mov	r3, r1
 80054dc:	813b      	strh	r3, [r7, #8]
 80054de:	4613      	mov	r3, r2
 80054e0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054f0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005500:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	6a3b      	ldr	r3, [r7, #32]
 8005508:	2200      	movs	r2, #0
 800550a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 f8c2 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005524:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005528:	d103      	bne.n	8005532 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005530:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e0aa      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005536:	897b      	ldrh	r3, [r7, #10]
 8005538:	b2db      	uxtb	r3, r3
 800553a:	461a      	mov	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005544:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	6a3a      	ldr	r2, [r7, #32]
 800554a:	4952      	ldr	r1, [pc, #328]	@ (8005694 <I2C_RequestMemoryRead+0x1cc>)
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 f91d 	bl	800578c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e097      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005574:	6a39      	ldr	r1, [r7, #32]
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 f9a8 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00d      	beq.n	800559e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005586:	2b04      	cmp	r3, #4
 8005588:	d107      	bne.n	800559a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005598:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e076      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800559e:	88fb      	ldrh	r3, [r7, #6]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d105      	bne.n	80055b0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055a4:	893b      	ldrh	r3, [r7, #8]
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	611a      	str	r2, [r3, #16]
 80055ae:	e021      	b.n	80055f4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055b0:	893b      	ldrh	r3, [r7, #8]
 80055b2:	0a1b      	lsrs	r3, r3, #8
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c0:	6a39      	ldr	r1, [r7, #32]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f982 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00d      	beq.n	80055ea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d107      	bne.n	80055e6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e050      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055ea:	893b      	ldrh	r3, [r7, #8]
 80055ec:	b2da      	uxtb	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f6:	6a39      	ldr	r1, [r7, #32]
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f967 	bl	80058cc <I2C_WaitOnTXEFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00d      	beq.n	8005620 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	2b04      	cmp	r3, #4
 800560a:	d107      	bne.n	800561c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800561a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e035      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800562e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	2200      	movs	r2, #0
 8005638:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 f82b 	bl	8005698 <I2C_WaitOnFlagUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00d      	beq.n	8005664 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005656:	d103      	bne.n	8005660 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800565e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e013      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005664:	897b      	ldrh	r3, [r7, #10]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	f043 0301 	orr.w	r3, r3, #1
 800566c:	b2da      	uxtb	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005676:	6a3a      	ldr	r2, [r7, #32]
 8005678:	4906      	ldr	r1, [pc, #24]	@ (8005694 <I2C_RequestMemoryRead+0x1cc>)
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 f886 	bl	800578c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	00010002 	.word	0x00010002

08005698 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	603b      	str	r3, [r7, #0]
 80056a4:	4613      	mov	r3, r2
 80056a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056a8:	e048      	b.n	800573c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b0:	d044      	beq.n	800573c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b2:	f7fe fd4b 	bl	800414c <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d302      	bcc.n	80056c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d139      	bne.n	800573c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d10d      	bne.n	80056ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	43da      	mvns	r2, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	4013      	ands	r3, r2
 80056de:	b29b      	uxth	r3, r3
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	bf0c      	ite	eq
 80056e4:	2301      	moveq	r3, #1
 80056e6:	2300      	movne	r3, #0
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	461a      	mov	r2, r3
 80056ec:	e00c      	b.n	8005708 <I2C_WaitOnFlagUntilTimeout+0x70>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	43da      	mvns	r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	4013      	ands	r3, r2
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	bf0c      	ite	eq
 8005700:	2301      	moveq	r3, #1
 8005702:	2300      	movne	r3, #0
 8005704:	b2db      	uxtb	r3, r3
 8005706:	461a      	mov	r2, r3
 8005708:	79fb      	ldrb	r3, [r7, #7]
 800570a:	429a      	cmp	r2, r3
 800570c:	d116      	bne.n	800573c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005728:	f043 0220 	orr.w	r2, r3, #32
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e023      	b.n	8005784 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	0c1b      	lsrs	r3, r3, #16
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b01      	cmp	r3, #1
 8005744:	d10d      	bne.n	8005762 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	43da      	mvns	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4013      	ands	r3, r2
 8005752:	b29b      	uxth	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	bf0c      	ite	eq
 8005758:	2301      	moveq	r3, #1
 800575a:	2300      	movne	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	461a      	mov	r2, r3
 8005760:	e00c      	b.n	800577c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	43da      	mvns	r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	4013      	ands	r3, r2
 800576e:	b29b      	uxth	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	bf0c      	ite	eq
 8005774:	2301      	moveq	r3, #1
 8005776:	2300      	movne	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	461a      	mov	r2, r3
 800577c:	79fb      	ldrb	r3, [r7, #7]
 800577e:	429a      	cmp	r2, r3
 8005780:	d093      	beq.n	80056aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800579a:	e071      	b.n	8005880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057aa:	d123      	bne.n	80057f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2220      	movs	r2, #32
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e0:	f043 0204 	orr.w	r2, r3, #4
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e067      	b.n	80058c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fa:	d041      	beq.n	8005880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057fc:	f7fe fca6 	bl	800414c <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	429a      	cmp	r2, r3
 800580a:	d302      	bcc.n	8005812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d136      	bne.n	8005880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	0c1b      	lsrs	r3, r3, #16
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b01      	cmp	r3, #1
 800581a:	d10c      	bne.n	8005836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	43da      	mvns	r2, r3
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	4013      	ands	r3, r2
 8005828:	b29b      	uxth	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	bf14      	ite	ne
 800582e:	2301      	movne	r3, #1
 8005830:	2300      	moveq	r3, #0
 8005832:	b2db      	uxtb	r3, r3
 8005834:	e00b      	b.n	800584e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	43da      	mvns	r2, r3
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	4013      	ands	r3, r2
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	bf14      	ite	ne
 8005848:	2301      	movne	r3, #1
 800584a:	2300      	moveq	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d016      	beq.n	8005880 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2220      	movs	r2, #32
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586c:	f043 0220 	orr.w	r2, r3, #32
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e021      	b.n	80058c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	0c1b      	lsrs	r3, r3, #16
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b01      	cmp	r3, #1
 8005888:	d10c      	bne.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	43da      	mvns	r2, r3
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4013      	ands	r3, r2
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	bf14      	ite	ne
 800589c:	2301      	movne	r3, #1
 800589e:	2300      	moveq	r3, #0
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	e00b      	b.n	80058bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	43da      	mvns	r2, r3
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	4013      	ands	r3, r2
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	bf14      	ite	ne
 80058b6:	2301      	movne	r3, #1
 80058b8:	2300      	moveq	r3, #0
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f47f af6d 	bne.w	800579c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058d8:	e034      	b.n	8005944 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 f8e3 	bl	8005aa6 <I2C_IsAcknowledgeFailed>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e034      	b.n	8005954 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f0:	d028      	beq.n	8005944 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f2:	f7fe fc2b 	bl	800414c <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d302      	bcc.n	8005908 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d11d      	bne.n	8005944 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005912:	2b80      	cmp	r3, #128	@ 0x80
 8005914:	d016      	beq.n	8005944 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2220      	movs	r2, #32
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005930:	f043 0220 	orr.w	r2, r3, #32
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e007      	b.n	8005954 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594e:	2b80      	cmp	r3, #128	@ 0x80
 8005950:	d1c3      	bne.n	80058da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005968:	e034      	b.n	80059d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 f89b 	bl	8005aa6 <I2C_IsAcknowledgeFailed>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e034      	b.n	80059e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d028      	beq.n	80059d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005982:	f7fe fbe3 	bl	800414c <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d11d      	bne.n	80059d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0304 	and.w	r3, r3, #4
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d016      	beq.n	80059d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c0:	f043 0220 	orr.w	r2, r3, #32
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e007      	b.n	80059e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	f003 0304 	and.w	r3, r3, #4
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d1c3      	bne.n	800596a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059f8:	e049      	b.n	8005a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	f003 0310 	and.w	r3, r3, #16
 8005a04:	2b10      	cmp	r3, #16
 8005a06:	d119      	bne.n	8005a3c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0210 	mvn.w	r2, #16
 8005a10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e030      	b.n	8005a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3c:	f7fe fb86 	bl	800414c <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d302      	bcc.n	8005a52 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d11d      	bne.n	8005a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5c:	2b40      	cmp	r3, #64	@ 0x40
 8005a5e:	d016      	beq.n	8005a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7a:	f043 0220 	orr.w	r2, r3, #32
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e007      	b.n	8005a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d1ae      	bne.n	80059fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b083      	sub	sp, #12
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005abc:	d11b      	bne.n	8005af6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ac6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae2:	f043 0204 	orr.w	r2, r3, #4
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e000      	b.n	8005af8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e267      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d075      	beq.n	8005c0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b22:	4b88      	ldr	r3, [pc, #544]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 030c 	and.w	r3, r3, #12
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d00c      	beq.n	8005b48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b2e:	4b85      	ldr	r3, [pc, #532]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	d112      	bne.n	8005b60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b3a:	4b82      	ldr	r3, [pc, #520]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b46:	d10b      	bne.n	8005b60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b48:	4b7e      	ldr	r3, [pc, #504]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d05b      	beq.n	8005c0c <HAL_RCC_OscConfig+0x108>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d157      	bne.n	8005c0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e242      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b68:	d106      	bne.n	8005b78 <HAL_RCC_OscConfig+0x74>
 8005b6a:	4b76      	ldr	r3, [pc, #472]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a75      	ldr	r2, [pc, #468]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e01d      	b.n	8005bb4 <HAL_RCC_OscConfig+0xb0>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b80:	d10c      	bne.n	8005b9c <HAL_RCC_OscConfig+0x98>
 8005b82:	4b70      	ldr	r3, [pc, #448]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a6f      	ldr	r2, [pc, #444]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b8c:	6013      	str	r3, [r2, #0]
 8005b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a6c      	ldr	r2, [pc, #432]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b98:	6013      	str	r3, [r2, #0]
 8005b9a:	e00b      	b.n	8005bb4 <HAL_RCC_OscConfig+0xb0>
 8005b9c:	4b69      	ldr	r3, [pc, #420]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a68      	ldr	r2, [pc, #416]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ba6:	6013      	str	r3, [r2, #0]
 8005ba8:	4b66      	ldr	r3, [pc, #408]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a65      	ldr	r2, [pc, #404]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d013      	beq.n	8005be4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bbc:	f7fe fac6 	bl	800414c <HAL_GetTick>
 8005bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc2:	e008      	b.n	8005bd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bc4:	f7fe fac2 	bl	800414c <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b64      	cmp	r3, #100	@ 0x64
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e207      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d0f0      	beq.n	8005bc4 <HAL_RCC_OscConfig+0xc0>
 8005be2:	e014      	b.n	8005c0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be4:	f7fe fab2 	bl	800414c <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bec:	f7fe faae 	bl	800414c <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b64      	cmp	r3, #100	@ 0x64
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e1f3      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bfe:	4b51      	ldr	r3, [pc, #324]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1f0      	bne.n	8005bec <HAL_RCC_OscConfig+0xe8>
 8005c0a:	e000      	b.n	8005c0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d063      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f003 030c 	and.w	r3, r3, #12
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00b      	beq.n	8005c3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c26:	4b47      	ldr	r3, [pc, #284]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	d11c      	bne.n	8005c6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c32:	4b44      	ldr	r3, [pc, #272]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d116      	bne.n	8005c6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c3e:	4b41      	ldr	r3, [pc, #260]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0302 	and.w	r3, r3, #2
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d005      	beq.n	8005c56 <HAL_RCC_OscConfig+0x152>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d001      	beq.n	8005c56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e1c7      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c56:	4b3b      	ldr	r3, [pc, #236]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	00db      	lsls	r3, r3, #3
 8005c64:	4937      	ldr	r1, [pc, #220]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c6a:	e03a      	b.n	8005ce2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d020      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c74:	4b34      	ldr	r3, [pc, #208]	@ (8005d48 <HAL_RCC_OscConfig+0x244>)
 8005c76:	2201      	movs	r2, #1
 8005c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7a:	f7fe fa67 	bl	800414c <HAL_GetTick>
 8005c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c82:	f7fe fa63 	bl	800414c <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e1a8      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c94:	4b2b      	ldr	r3, [pc, #172]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d0f0      	beq.n	8005c82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ca0:	4b28      	ldr	r3, [pc, #160]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	00db      	lsls	r3, r3, #3
 8005cae:	4925      	ldr	r1, [pc, #148]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	600b      	str	r3, [r1, #0]
 8005cb4:	e015      	b.n	8005ce2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cb6:	4b24      	ldr	r3, [pc, #144]	@ (8005d48 <HAL_RCC_OscConfig+0x244>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cbc:	f7fe fa46 	bl	800414c <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cc4:	f7fe fa42 	bl	800414c <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e187      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1f0      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0308 	and.w	r3, r3, #8
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d036      	beq.n	8005d5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d016      	beq.n	8005d24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cf6:	4b15      	ldr	r3, [pc, #84]	@ (8005d4c <HAL_RCC_OscConfig+0x248>)
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cfc:	f7fe fa26 	bl	800414c <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d04:	f7fe fa22 	bl	800414c <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e167      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d16:	4b0b      	ldr	r3, [pc, #44]	@ (8005d44 <HAL_RCC_OscConfig+0x240>)
 8005d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0f0      	beq.n	8005d04 <HAL_RCC_OscConfig+0x200>
 8005d22:	e01b      	b.n	8005d5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d24:	4b09      	ldr	r3, [pc, #36]	@ (8005d4c <HAL_RCC_OscConfig+0x248>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d2a:	f7fe fa0f 	bl	800414c <HAL_GetTick>
 8005d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d30:	e00e      	b.n	8005d50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d32:	f7fe fa0b 	bl	800414c <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d907      	bls.n	8005d50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e150      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
 8005d44:	40023800 	.word	0x40023800
 8005d48:	42470000 	.word	0x42470000
 8005d4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d50:	4b88      	ldr	r3, [pc, #544]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1ea      	bne.n	8005d32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0304 	and.w	r3, r3, #4
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8097 	beq.w	8005e98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d6e:	4b81      	ldr	r3, [pc, #516]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10f      	bne.n	8005d9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60bb      	str	r3, [r7, #8]
 8005d7e:	4b7d      	ldr	r3, [pc, #500]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d82:	4a7c      	ldr	r2, [pc, #496]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d8a:	4b7a      	ldr	r3, [pc, #488]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d92:	60bb      	str	r3, [r7, #8]
 8005d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d96:	2301      	movs	r3, #1
 8005d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d9a:	4b77      	ldr	r3, [pc, #476]	@ (8005f78 <HAL_RCC_OscConfig+0x474>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d118      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005da6:	4b74      	ldr	r3, [pc, #464]	@ (8005f78 <HAL_RCC_OscConfig+0x474>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a73      	ldr	r2, [pc, #460]	@ (8005f78 <HAL_RCC_OscConfig+0x474>)
 8005dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005db2:	f7fe f9cb 	bl	800414c <HAL_GetTick>
 8005db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db8:	e008      	b.n	8005dcc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dba:	f7fe f9c7 	bl	800414c <HAL_GetTick>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d901      	bls.n	8005dcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e10c      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8005f78 <HAL_RCC_OscConfig+0x474>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d0f0      	beq.n	8005dba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d106      	bne.n	8005dee <HAL_RCC_OscConfig+0x2ea>
 8005de0:	4b64      	ldr	r3, [pc, #400]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005de4:	4a63      	ldr	r2, [pc, #396]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005de6:	f043 0301 	orr.w	r3, r3, #1
 8005dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dec:	e01c      	b.n	8005e28 <HAL_RCC_OscConfig+0x324>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	2b05      	cmp	r3, #5
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCC_OscConfig+0x30c>
 8005df6:	4b5f      	ldr	r3, [pc, #380]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dfa:	4a5e      	ldr	r2, [pc, #376]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	f043 0304 	orr.w	r3, r3, #4
 8005e00:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e02:	4b5c      	ldr	r3, [pc, #368]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e06:	4a5b      	ldr	r2, [pc, #364]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e08:	f043 0301 	orr.w	r3, r3, #1
 8005e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e0e:	e00b      	b.n	8005e28 <HAL_RCC_OscConfig+0x324>
 8005e10:	4b58      	ldr	r3, [pc, #352]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e14:	4a57      	ldr	r2, [pc, #348]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e16:	f023 0301 	bic.w	r3, r3, #1
 8005e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e1c:	4b55      	ldr	r3, [pc, #340]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e20:	4a54      	ldr	r2, [pc, #336]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e22:	f023 0304 	bic.w	r3, r3, #4
 8005e26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d015      	beq.n	8005e5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e30:	f7fe f98c 	bl	800414c <HAL_GetTick>
 8005e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e36:	e00a      	b.n	8005e4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e38:	f7fe f988 	bl	800414c <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e0cb      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e4e:	4b49      	ldr	r3, [pc, #292]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0ee      	beq.n	8005e38 <HAL_RCC_OscConfig+0x334>
 8005e5a:	e014      	b.n	8005e86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5c:	f7fe f976 	bl	800414c <HAL_GetTick>
 8005e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e62:	e00a      	b.n	8005e7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e64:	f7fe f972 	bl	800414c <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e0b5      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1ee      	bne.n	8005e64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e86:	7dfb      	ldrb	r3, [r7, #23]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d105      	bne.n	8005e98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e8c:	4b39      	ldr	r3, [pc, #228]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e90:	4a38      	ldr	r2, [pc, #224]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f000 80a1 	beq.w	8005fe4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ea2:	4b34      	ldr	r3, [pc, #208]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f003 030c 	and.w	r3, r3, #12
 8005eaa:	2b08      	cmp	r3, #8
 8005eac:	d05c      	beq.n	8005f68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d141      	bne.n	8005f3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eb6:	4b31      	ldr	r3, [pc, #196]	@ (8005f7c <HAL_RCC_OscConfig+0x478>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebc:	f7fe f946 	bl	800414c <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec2:	e008      	b.n	8005ed6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ec4:	f7fe f942 	bl	800414c <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e087      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ed6:	4b27      	ldr	r3, [pc, #156]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f0      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69da      	ldr	r2, [r3, #28]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	431a      	orrs	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef0:	019b      	lsls	r3, r3, #6
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef8:	085b      	lsrs	r3, r3, #1
 8005efa:	3b01      	subs	r3, #1
 8005efc:	041b      	lsls	r3, r3, #16
 8005efe:	431a      	orrs	r2, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f04:	061b      	lsls	r3, r3, #24
 8005f06:	491b      	ldr	r1, [pc, #108]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f7c <HAL_RCC_OscConfig+0x478>)
 8005f0e:	2201      	movs	r2, #1
 8005f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f12:	f7fe f91b 	bl	800414c <HAL_GetTick>
 8005f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f18:	e008      	b.n	8005f2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f1a:	f7fe f917 	bl	800414c <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d901      	bls.n	8005f2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e05c      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f2c:	4b11      	ldr	r3, [pc, #68]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0f0      	beq.n	8005f1a <HAL_RCC_OscConfig+0x416>
 8005f38:	e054      	b.n	8005fe4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f3a:	4b10      	ldr	r3, [pc, #64]	@ (8005f7c <HAL_RCC_OscConfig+0x478>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f40:	f7fe f904 	bl	800414c <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f48:	f7fe f900 	bl	800414c <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e045      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f5a:	4b06      	ldr	r3, [pc, #24]	@ (8005f74 <HAL_RCC_OscConfig+0x470>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1f0      	bne.n	8005f48 <HAL_RCC_OscConfig+0x444>
 8005f66:	e03d      	b.n	8005fe4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d107      	bne.n	8005f80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e038      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
 8005f74:	40023800 	.word	0x40023800
 8005f78:	40007000 	.word	0x40007000
 8005f7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f80:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff0 <HAL_RCC_OscConfig+0x4ec>)
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d028      	beq.n	8005fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d121      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d11a      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005fb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d111      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc6:	085b      	lsrs	r3, r3, #1
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d107      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d001      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e000      	b.n	8005fe6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	40023800 	.word	0x40023800

08005ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e0cc      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006008:	4b68      	ldr	r3, [pc, #416]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d90c      	bls.n	8006030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006016:	4b65      	ldr	r3, [pc, #404]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 8006018:	683a      	ldr	r2, [r7, #0]
 800601a:	b2d2      	uxtb	r2, r2
 800601c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800601e:	4b63      	ldr	r3, [pc, #396]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	683a      	ldr	r2, [r7, #0]
 8006028:	429a      	cmp	r2, r3
 800602a:	d001      	beq.n	8006030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e0b8      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d020      	beq.n	800607e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b00      	cmp	r3, #0
 8006046:	d005      	beq.n	8006054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006048:	4b59      	ldr	r3, [pc, #356]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	4a58      	ldr	r2, [pc, #352]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 800604e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006052:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0308 	and.w	r3, r3, #8
 800605c:	2b00      	cmp	r3, #0
 800605e:	d005      	beq.n	800606c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006060:	4b53      	ldr	r3, [pc, #332]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	4a52      	ldr	r2, [pc, #328]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006066:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800606a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800606c:	4b50      	ldr	r3, [pc, #320]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	494d      	ldr	r1, [pc, #308]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 800607a:	4313      	orrs	r3, r2
 800607c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	2b00      	cmp	r3, #0
 8006088:	d044      	beq.n	8006114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d107      	bne.n	80060a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006092:	4b47      	ldr	r3, [pc, #284]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d119      	bne.n	80060d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e07f      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d003      	beq.n	80060b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060ae:	2b03      	cmp	r3, #3
 80060b0:	d107      	bne.n	80060c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060b2:	4b3f      	ldr	r3, [pc, #252]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d109      	bne.n	80060d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e06f      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c2:	4b3b      	ldr	r3, [pc, #236]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0302 	and.w	r3, r3, #2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e067      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060d2:	4b37      	ldr	r3, [pc, #220]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f023 0203 	bic.w	r2, r3, #3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	4934      	ldr	r1, [pc, #208]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060e4:	f7fe f832 	bl	800414c <HAL_GetTick>
 80060e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060ea:	e00a      	b.n	8006102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060ec:	f7fe f82e 	bl	800414c <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d901      	bls.n	8006102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e04f      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006102:	4b2b      	ldr	r3, [pc, #172]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f003 020c 	and.w	r2, r3, #12
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	429a      	cmp	r2, r3
 8006112:	d1eb      	bne.n	80060ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006114:	4b25      	ldr	r3, [pc, #148]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0307 	and.w	r3, r3, #7
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	429a      	cmp	r2, r3
 8006120:	d20c      	bcs.n	800613c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006122:	4b22      	ldr	r3, [pc, #136]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612a:	4b20      	ldr	r3, [pc, #128]	@ (80061ac <HAL_RCC_ClockConfig+0x1b8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	429a      	cmp	r2, r3
 8006136:	d001      	beq.n	800613c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e032      	b.n	80061a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	2b00      	cmp	r3, #0
 8006146:	d008      	beq.n	800615a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006148:	4b19      	ldr	r3, [pc, #100]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	4916      	ldr	r1, [pc, #88]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006156:	4313      	orrs	r3, r2
 8006158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0308 	and.w	r3, r3, #8
 8006162:	2b00      	cmp	r3, #0
 8006164:	d009      	beq.n	800617a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006166:	4b12      	ldr	r3, [pc, #72]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	00db      	lsls	r3, r3, #3
 8006174:	490e      	ldr	r1, [pc, #56]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006176:	4313      	orrs	r3, r2
 8006178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800617a:	f000 f821 	bl	80061c0 <HAL_RCC_GetSysClockFreq>
 800617e:	4602      	mov	r2, r0
 8006180:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	091b      	lsrs	r3, r3, #4
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	490a      	ldr	r1, [pc, #40]	@ (80061b4 <HAL_RCC_ClockConfig+0x1c0>)
 800618c:	5ccb      	ldrb	r3, [r1, r3]
 800618e:	fa22 f303 	lsr.w	r3, r2, r3
 8006192:	4a09      	ldr	r2, [pc, #36]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c4>)
 8006194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006196:	4b09      	ldr	r3, [pc, #36]	@ (80061bc <HAL_RCC_ClockConfig+0x1c8>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4618      	mov	r0, r3
 800619c:	f7fd ff92 	bl	80040c4 <HAL_InitTick>

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	40023c00 	.word	0x40023c00
 80061b0:	40023800 	.word	0x40023800
 80061b4:	0800e130 	.word	0x0800e130
 80061b8:	20000090 	.word	0x20000090
 80061bc:	20000094 	.word	0x20000094

080061c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061c4:	b090      	sub	sp, #64	@ 0x40
 80061c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80061c8:	2300      	movs	r3, #0
 80061ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80061d0:	2300      	movs	r3, #0
 80061d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80061d4:	2300      	movs	r3, #0
 80061d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061d8:	4b59      	ldr	r3, [pc, #356]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 030c 	and.w	r3, r3, #12
 80061e0:	2b08      	cmp	r3, #8
 80061e2:	d00d      	beq.n	8006200 <HAL_RCC_GetSysClockFreq+0x40>
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	f200 80a1 	bhi.w	800632c <HAL_RCC_GetSysClockFreq+0x16c>
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_RCC_GetSysClockFreq+0x34>
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d003      	beq.n	80061fa <HAL_RCC_GetSysClockFreq+0x3a>
 80061f2:	e09b      	b.n	800632c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061f4:	4b53      	ldr	r3, [pc, #332]	@ (8006344 <HAL_RCC_GetSysClockFreq+0x184>)
 80061f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061f8:	e09b      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061fa:	4b53      	ldr	r3, [pc, #332]	@ (8006348 <HAL_RCC_GetSysClockFreq+0x188>)
 80061fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061fe:	e098      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006200:	4b4f      	ldr	r3, [pc, #316]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006208:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800620a:	4b4d      	ldr	r3, [pc, #308]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d028      	beq.n	8006268 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006216:	4b4a      	ldr	r3, [pc, #296]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	099b      	lsrs	r3, r3, #6
 800621c:	2200      	movs	r2, #0
 800621e:	623b      	str	r3, [r7, #32]
 8006220:	627a      	str	r2, [r7, #36]	@ 0x24
 8006222:	6a3b      	ldr	r3, [r7, #32]
 8006224:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006228:	2100      	movs	r1, #0
 800622a:	4b47      	ldr	r3, [pc, #284]	@ (8006348 <HAL_RCC_GetSysClockFreq+0x188>)
 800622c:	fb03 f201 	mul.w	r2, r3, r1
 8006230:	2300      	movs	r3, #0
 8006232:	fb00 f303 	mul.w	r3, r0, r3
 8006236:	4413      	add	r3, r2
 8006238:	4a43      	ldr	r2, [pc, #268]	@ (8006348 <HAL_RCC_GetSysClockFreq+0x188>)
 800623a:	fba0 1202 	umull	r1, r2, r0, r2
 800623e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006240:	460a      	mov	r2, r1
 8006242:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006244:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006246:	4413      	add	r3, r2
 8006248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800624a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800624c:	2200      	movs	r2, #0
 800624e:	61bb      	str	r3, [r7, #24]
 8006250:	61fa      	str	r2, [r7, #28]
 8006252:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800625a:	f7fa fd15 	bl	8000c88 <__aeabi_uldivmod>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4613      	mov	r3, r2
 8006264:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006266:	e053      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006268:	4b35      	ldr	r3, [pc, #212]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	099b      	lsrs	r3, r3, #6
 800626e:	2200      	movs	r2, #0
 8006270:	613b      	str	r3, [r7, #16]
 8006272:	617a      	str	r2, [r7, #20]
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800627a:	f04f 0b00 	mov.w	fp, #0
 800627e:	4652      	mov	r2, sl
 8006280:	465b      	mov	r3, fp
 8006282:	f04f 0000 	mov.w	r0, #0
 8006286:	f04f 0100 	mov.w	r1, #0
 800628a:	0159      	lsls	r1, r3, #5
 800628c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006290:	0150      	lsls	r0, r2, #5
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	ebb2 080a 	subs.w	r8, r2, sl
 800629a:	eb63 090b 	sbc.w	r9, r3, fp
 800629e:	f04f 0200 	mov.w	r2, #0
 80062a2:	f04f 0300 	mov.w	r3, #0
 80062a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80062aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80062ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80062b2:	ebb2 0408 	subs.w	r4, r2, r8
 80062b6:	eb63 0509 	sbc.w	r5, r3, r9
 80062ba:	f04f 0200 	mov.w	r2, #0
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	00eb      	lsls	r3, r5, #3
 80062c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062c8:	00e2      	lsls	r2, r4, #3
 80062ca:	4614      	mov	r4, r2
 80062cc:	461d      	mov	r5, r3
 80062ce:	eb14 030a 	adds.w	r3, r4, sl
 80062d2:	603b      	str	r3, [r7, #0]
 80062d4:	eb45 030b 	adc.w	r3, r5, fp
 80062d8:	607b      	str	r3, [r7, #4]
 80062da:	f04f 0200 	mov.w	r2, #0
 80062de:	f04f 0300 	mov.w	r3, #0
 80062e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062e6:	4629      	mov	r1, r5
 80062e8:	028b      	lsls	r3, r1, #10
 80062ea:	4621      	mov	r1, r4
 80062ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062f0:	4621      	mov	r1, r4
 80062f2:	028a      	lsls	r2, r1, #10
 80062f4:	4610      	mov	r0, r2
 80062f6:	4619      	mov	r1, r3
 80062f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062fa:	2200      	movs	r2, #0
 80062fc:	60bb      	str	r3, [r7, #8]
 80062fe:	60fa      	str	r2, [r7, #12]
 8006300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006304:	f7fa fcc0 	bl	8000c88 <__aeabi_uldivmod>
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4613      	mov	r3, r2
 800630e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006310:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x180>)
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	0c1b      	lsrs	r3, r3, #16
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	3301      	adds	r3, #1
 800631c:	005b      	lsls	r3, r3, #1
 800631e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006320:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006324:	fbb2 f3f3 	udiv	r3, r2, r3
 8006328:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800632a:	e002      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800632c:	4b05      	ldr	r3, [pc, #20]	@ (8006344 <HAL_RCC_GetSysClockFreq+0x184>)
 800632e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006334:	4618      	mov	r0, r3
 8006336:	3740      	adds	r7, #64	@ 0x40
 8006338:	46bd      	mov	sp, r7
 800633a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800633e:	bf00      	nop
 8006340:	40023800 	.word	0x40023800
 8006344:	00f42400 	.word	0x00f42400
 8006348:	017d7840 	.word	0x017d7840

0800634c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006350:	4b03      	ldr	r3, [pc, #12]	@ (8006360 <HAL_RCC_GetHCLKFreq+0x14>)
 8006352:	681b      	ldr	r3, [r3, #0]
}
 8006354:	4618      	mov	r0, r3
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000090 	.word	0x20000090

08006364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006368:	f7ff fff0 	bl	800634c <HAL_RCC_GetHCLKFreq>
 800636c:	4602      	mov	r2, r0
 800636e:	4b05      	ldr	r3, [pc, #20]	@ (8006384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	0a9b      	lsrs	r3, r3, #10
 8006374:	f003 0307 	and.w	r3, r3, #7
 8006378:	4903      	ldr	r1, [pc, #12]	@ (8006388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800637a:	5ccb      	ldrb	r3, [r1, r3]
 800637c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006380:	4618      	mov	r0, r3
 8006382:	bd80      	pop	{r7, pc}
 8006384:	40023800 	.word	0x40023800
 8006388:	0800e140 	.word	0x0800e140

0800638c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006390:	f7ff ffdc 	bl	800634c <HAL_RCC_GetHCLKFreq>
 8006394:	4602      	mov	r2, r0
 8006396:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	0b5b      	lsrs	r3, r3, #13
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	4903      	ldr	r1, [pc, #12]	@ (80063b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063a2:	5ccb      	ldrb	r3, [r1, r3]
 80063a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40023800 	.word	0x40023800
 80063b0:	0800e140 	.word	0x0800e140

080063b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e041      	b.n	800644a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d106      	bne.n	80063e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7fd fa26 	bl	800382c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	4610      	mov	r0, r2
 80063f4:	f000 feb2 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b01      	cmp	r3, #1
 8006466:	d001      	beq.n	800646c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e046      	b.n	80064fa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2202      	movs	r2, #2
 8006470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a23      	ldr	r2, [pc, #140]	@ (8006508 <HAL_TIM_Base_Start+0xb4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d022      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006486:	d01d      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a1f      	ldr	r2, [pc, #124]	@ (800650c <HAL_TIM_Base_Start+0xb8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d018      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a1e      	ldr	r2, [pc, #120]	@ (8006510 <HAL_TIM_Base_Start+0xbc>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d013      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006514 <HAL_TIM_Base_Start+0xc0>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d00e      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006518 <HAL_TIM_Base_Start+0xc4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d009      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a19      	ldr	r2, [pc, #100]	@ (800651c <HAL_TIM_Base_Start+0xc8>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d004      	beq.n	80064c4 <HAL_TIM_Base_Start+0x70>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a18      	ldr	r2, [pc, #96]	@ (8006520 <HAL_TIM_Base_Start+0xcc>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d111      	bne.n	80064e8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0307 	and.w	r3, r3, #7
 80064ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2b06      	cmp	r3, #6
 80064d4:	d010      	beq.n	80064f8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f042 0201 	orr.w	r2, r2, #1
 80064e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e6:	e007      	b.n	80064f8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0201 	orr.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40000400 	.word	0x40000400
 8006510:	40000800 	.word	0x40000800
 8006514:	40000c00 	.word	0x40000c00
 8006518:	40010400 	.word	0x40010400
 800651c:	40014000 	.word	0x40014000
 8006520:	40001800 	.word	0x40001800

08006524 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e041      	b.n	80065ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d106      	bne.n	8006550 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fd fa78 	bl	8003a40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3304      	adds	r3, #4
 8006560:	4619      	mov	r1, r3
 8006562:	4610      	mov	r0, r2
 8006564:	f000 fdfa 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d109      	bne.n	80065e8 <HAL_TIM_PWM_Start+0x24>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	2b01      	cmp	r3, #1
 80065de:	bf14      	ite	ne
 80065e0:	2301      	movne	r3, #1
 80065e2:	2300      	moveq	r3, #0
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	e022      	b.n	800662e <HAL_TIM_PWM_Start+0x6a>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d109      	bne.n	8006602 <HAL_TIM_PWM_Start+0x3e>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	bf14      	ite	ne
 80065fa:	2301      	movne	r3, #1
 80065fc:	2300      	moveq	r3, #0
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	e015      	b.n	800662e <HAL_TIM_PWM_Start+0x6a>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b08      	cmp	r3, #8
 8006606:	d109      	bne.n	800661c <HAL_TIM_PWM_Start+0x58>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b01      	cmp	r3, #1
 8006612:	bf14      	ite	ne
 8006614:	2301      	movne	r3, #1
 8006616:	2300      	moveq	r3, #0
 8006618:	b2db      	uxtb	r3, r3
 800661a:	e008      	b.n	800662e <HAL_TIM_PWM_Start+0x6a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006622:	b2db      	uxtb	r3, r3
 8006624:	2b01      	cmp	r3, #1
 8006626:	bf14      	ite	ne
 8006628:	2301      	movne	r3, #1
 800662a:	2300      	moveq	r3, #0
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d001      	beq.n	8006636 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e07c      	b.n	8006730 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d104      	bne.n	8006646 <HAL_TIM_PWM_Start+0x82>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006644:	e013      	b.n	800666e <HAL_TIM_PWM_Start+0xaa>
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	2b04      	cmp	r3, #4
 800664a:	d104      	bne.n	8006656 <HAL_TIM_PWM_Start+0x92>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2202      	movs	r2, #2
 8006650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006654:	e00b      	b.n	800666e <HAL_TIM_PWM_Start+0xaa>
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b08      	cmp	r3, #8
 800665a:	d104      	bne.n	8006666 <HAL_TIM_PWM_Start+0xa2>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006664:	e003      	b.n	800666e <HAL_TIM_PWM_Start+0xaa>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2202      	movs	r2, #2
 800666a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2201      	movs	r2, #1
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	4618      	mov	r0, r3
 8006678:	f001 f98a 	bl	8007990 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a2d      	ldr	r2, [pc, #180]	@ (8006738 <HAL_TIM_PWM_Start+0x174>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d004      	beq.n	8006690 <HAL_TIM_PWM_Start+0xcc>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a2c      	ldr	r2, [pc, #176]	@ (800673c <HAL_TIM_PWM_Start+0x178>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d101      	bne.n	8006694 <HAL_TIM_PWM_Start+0xd0>
 8006690:	2301      	movs	r3, #1
 8006692:	e000      	b.n	8006696 <HAL_TIM_PWM_Start+0xd2>
 8006694:	2300      	movs	r3, #0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d007      	beq.n	80066aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a22      	ldr	r2, [pc, #136]	@ (8006738 <HAL_TIM_PWM_Start+0x174>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d022      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066bc:	d01d      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006740 <HAL_TIM_PWM_Start+0x17c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d018      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006744 <HAL_TIM_PWM_Start+0x180>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d013      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006748 <HAL_TIM_PWM_Start+0x184>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00e      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a16      	ldr	r2, [pc, #88]	@ (800673c <HAL_TIM_PWM_Start+0x178>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d009      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a18      	ldr	r2, [pc, #96]	@ (800674c <HAL_TIM_PWM_Start+0x188>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d004      	beq.n	80066fa <HAL_TIM_PWM_Start+0x136>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a16      	ldr	r2, [pc, #88]	@ (8006750 <HAL_TIM_PWM_Start+0x18c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d111      	bne.n	800671e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f003 0307 	and.w	r3, r3, #7
 8006704:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2b06      	cmp	r3, #6
 800670a:	d010      	beq.n	800672e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0201 	orr.w	r2, r2, #1
 800671a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800671c:	e007      	b.n	800672e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f042 0201 	orr.w	r2, r2, #1
 800672c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	40010000 	.word	0x40010000
 800673c:	40010400 	.word	0x40010400
 8006740:	40000400 	.word	0x40000400
 8006744:	40000800 	.word	0x40000800
 8006748:	40000c00 	.word	0x40000c00
 800674c:	40014000 	.word	0x40014000
 8006750:	40001800 	.word	0x40001800

08006754 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b082      	sub	sp, #8
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e041      	b.n	80067ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d106      	bne.n	8006780 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f839 	bl	80067f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2202      	movs	r2, #2
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	3304      	adds	r3, #4
 8006790:	4619      	mov	r1, r3
 8006792:	4610      	mov	r0, r2
 8006794:	f000 fce2 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
	...

08006808 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006812:	2300      	movs	r3, #0
 8006814:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d104      	bne.n	8006826 <HAL_TIM_IC_Start_IT+0x1e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006822:	b2db      	uxtb	r3, r3
 8006824:	e013      	b.n	800684e <HAL_TIM_IC_Start_IT+0x46>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b04      	cmp	r3, #4
 800682a:	d104      	bne.n	8006836 <HAL_TIM_IC_Start_IT+0x2e>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006832:	b2db      	uxtb	r3, r3
 8006834:	e00b      	b.n	800684e <HAL_TIM_IC_Start_IT+0x46>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b08      	cmp	r3, #8
 800683a:	d104      	bne.n	8006846 <HAL_TIM_IC_Start_IT+0x3e>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006842:	b2db      	uxtb	r3, r3
 8006844:	e003      	b.n	800684e <HAL_TIM_IC_Start_IT+0x46>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800684c:	b2db      	uxtb	r3, r3
 800684e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d104      	bne.n	8006860 <HAL_TIM_IC_Start_IT+0x58>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800685c:	b2db      	uxtb	r3, r3
 800685e:	e013      	b.n	8006888 <HAL_TIM_IC_Start_IT+0x80>
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	2b04      	cmp	r3, #4
 8006864:	d104      	bne.n	8006870 <HAL_TIM_IC_Start_IT+0x68>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800686c:	b2db      	uxtb	r3, r3
 800686e:	e00b      	b.n	8006888 <HAL_TIM_IC_Start_IT+0x80>
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b08      	cmp	r3, #8
 8006874:	d104      	bne.n	8006880 <HAL_TIM_IC_Start_IT+0x78>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800687c:	b2db      	uxtb	r3, r3
 800687e:	e003      	b.n	8006888 <HAL_TIM_IC_Start_IT+0x80>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006886:	b2db      	uxtb	r3, r3
 8006888:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800688a:	7bbb      	ldrb	r3, [r7, #14]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d102      	bne.n	8006896 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006890:	7b7b      	ldrb	r3, [r7, #13]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d001      	beq.n	800689a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e0cc      	b.n	8006a34 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d104      	bne.n	80068aa <HAL_TIM_IC_Start_IT+0xa2>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068a8:	e013      	b.n	80068d2 <HAL_TIM_IC_Start_IT+0xca>
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	2b04      	cmp	r3, #4
 80068ae:	d104      	bne.n	80068ba <HAL_TIM_IC_Start_IT+0xb2>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068b8:	e00b      	b.n	80068d2 <HAL_TIM_IC_Start_IT+0xca>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b08      	cmp	r3, #8
 80068be:	d104      	bne.n	80068ca <HAL_TIM_IC_Start_IT+0xc2>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068c8:	e003      	b.n	80068d2 <HAL_TIM_IC_Start_IT+0xca>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2202      	movs	r2, #2
 80068ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d104      	bne.n	80068e2 <HAL_TIM_IC_Start_IT+0xda>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068e0:	e013      	b.n	800690a <HAL_TIM_IC_Start_IT+0x102>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b04      	cmp	r3, #4
 80068e6:	d104      	bne.n	80068f2 <HAL_TIM_IC_Start_IT+0xea>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2202      	movs	r2, #2
 80068ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068f0:	e00b      	b.n	800690a <HAL_TIM_IC_Start_IT+0x102>
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	2b08      	cmp	r3, #8
 80068f6:	d104      	bne.n	8006902 <HAL_TIM_IC_Start_IT+0xfa>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006900:	e003      	b.n	800690a <HAL_TIM_IC_Start_IT+0x102>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2202      	movs	r2, #2
 8006906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2b0c      	cmp	r3, #12
 800690e:	d841      	bhi.n	8006994 <HAL_TIM_IC_Start_IT+0x18c>
 8006910:	a201      	add	r2, pc, #4	@ (adr r2, 8006918 <HAL_TIM_IC_Start_IT+0x110>)
 8006912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006916:	bf00      	nop
 8006918:	0800694d 	.word	0x0800694d
 800691c:	08006995 	.word	0x08006995
 8006920:	08006995 	.word	0x08006995
 8006924:	08006995 	.word	0x08006995
 8006928:	0800695f 	.word	0x0800695f
 800692c:	08006995 	.word	0x08006995
 8006930:	08006995 	.word	0x08006995
 8006934:	08006995 	.word	0x08006995
 8006938:	08006971 	.word	0x08006971
 800693c:	08006995 	.word	0x08006995
 8006940:	08006995 	.word	0x08006995
 8006944:	08006995 	.word	0x08006995
 8006948:	08006983 	.word	0x08006983
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f042 0202 	orr.w	r2, r2, #2
 800695a:	60da      	str	r2, [r3, #12]
      break;
 800695c:	e01d      	b.n	800699a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68da      	ldr	r2, [r3, #12]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f042 0204 	orr.w	r2, r2, #4
 800696c:	60da      	str	r2, [r3, #12]
      break;
 800696e:	e014      	b.n	800699a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0208 	orr.w	r2, r2, #8
 800697e:	60da      	str	r2, [r3, #12]
      break;
 8006980:	e00b      	b.n	800699a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68da      	ldr	r2, [r3, #12]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f042 0210 	orr.w	r2, r2, #16
 8006990:	60da      	str	r2, [r3, #12]
      break;
 8006992:	e002      	b.n	800699a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	73fb      	strb	r3, [r7, #15]
      break;
 8006998:	bf00      	nop
  }

  if (status == HAL_OK)
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d148      	bne.n	8006a32 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	6839      	ldr	r1, [r7, #0]
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fff1 	bl	8007990 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a22      	ldr	r2, [pc, #136]	@ (8006a3c <HAL_TIM_IC_Start_IT+0x234>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d022      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c0:	d01d      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a1e      	ldr	r2, [pc, #120]	@ (8006a40 <HAL_TIM_IC_Start_IT+0x238>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d018      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006a44 <HAL_TIM_IC_Start_IT+0x23c>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d013      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a1b      	ldr	r2, [pc, #108]	@ (8006a48 <HAL_TIM_IC_Start_IT+0x240>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d00e      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a19      	ldr	r2, [pc, #100]	@ (8006a4c <HAL_TIM_IC_Start_IT+0x244>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d009      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a18      	ldr	r2, [pc, #96]	@ (8006a50 <HAL_TIM_IC_Start_IT+0x248>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d004      	beq.n	80069fe <HAL_TIM_IC_Start_IT+0x1f6>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a16      	ldr	r2, [pc, #88]	@ (8006a54 <HAL_TIM_IC_Start_IT+0x24c>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d111      	bne.n	8006a22 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 0307 	and.w	r3, r3, #7
 8006a08:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	2b06      	cmp	r3, #6
 8006a0e:	d010      	beq.n	8006a32 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f042 0201 	orr.w	r2, r2, #1
 8006a1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a20:	e007      	b.n	8006a32 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f042 0201 	orr.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3710      	adds	r7, #16
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40010000 	.word	0x40010000
 8006a40:	40000400 	.word	0x40000400
 8006a44:	40000800 	.word	0x40000800
 8006a48:	40000c00 	.word	0x40000c00
 8006a4c:	40010400 	.word	0x40010400
 8006a50:	40014000 	.word	0x40014000
 8006a54:	40001800 	.word	0x40001800

08006a58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d020      	beq.n	8006abc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01b      	beq.n	8006abc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f06f 0202 	mvn.w	r2, #2
 8006a8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	f003 0303 	and.w	r3, r3, #3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d003      	beq.n	8006aaa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7fb fe7c 	bl	80027a0 <HAL_TIM_IC_CaptureCallback>
 8006aa8:	e005      	b.n	8006ab6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 fb38 	bl	8007120 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fb3f 	bl	8007134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d020      	beq.n	8006b08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f003 0304 	and.w	r3, r3, #4
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d01b      	beq.n	8006b08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f06f 0204 	mvn.w	r2, #4
 8006ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2202      	movs	r2, #2
 8006ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7fb fe56 	bl	80027a0 <HAL_TIM_IC_CaptureCallback>
 8006af4:	e005      	b.n	8006b02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 fb12 	bl	8007120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 fb19 	bl	8007134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f003 0308 	and.w	r3, r3, #8
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d020      	beq.n	8006b54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f003 0308 	and.w	r3, r3, #8
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d01b      	beq.n	8006b54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f06f 0208 	mvn.w	r2, #8
 8006b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2204      	movs	r2, #4
 8006b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	69db      	ldr	r3, [r3, #28]
 8006b32:	f003 0303 	and.w	r3, r3, #3
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d003      	beq.n	8006b42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fb fe30 	bl	80027a0 <HAL_TIM_IC_CaptureCallback>
 8006b40:	e005      	b.n	8006b4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 faec 	bl	8007120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 faf3 	bl	8007134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	f003 0310 	and.w	r3, r3, #16
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d020      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d01b      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f06f 0210 	mvn.w	r2, #16
 8006b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2208      	movs	r2, #8
 8006b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7fb fe0a 	bl	80027a0 <HAL_TIM_IC_CaptureCallback>
 8006b8c:	e005      	b.n	8006b9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 fac6 	bl	8007120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 facd 	bl	8007134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00c      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f003 0301 	and.w	r3, r3, #1
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d007      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f06f 0201 	mvn.w	r2, #1
 8006bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 faa4 	bl	800710c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00c      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 ff80 	bl	8007ae8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fa9e 	bl	8007148 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f003 0320 	and.w	r3, r3, #32
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00c      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f003 0320 	and.w	r3, r3, #32
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d007      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f06f 0220 	mvn.w	r2, #32
 8006c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 ff52 	bl	8007ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c30:	bf00      	nop
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c44:	2300      	movs	r3, #0
 8006c46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d101      	bne.n	8006c56 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c52:	2302      	movs	r3, #2
 8006c54:	e088      	b.n	8006d68 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d11b      	bne.n	8006c9c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006c74:	f000 fcc8 	bl	8007608 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	699a      	ldr	r2, [r3, #24]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 020c 	bic.w	r2, r2, #12
 8006c86:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6999      	ldr	r1, [r3, #24]
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	619a      	str	r2, [r3, #24]
 8006c9a:	e060      	b.n	8006d5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b04      	cmp	r3, #4
 8006ca0:	d11c      	bne.n	8006cdc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006cb2:	f000 fd4c 	bl	800774e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	699a      	ldr	r2, [r3, #24]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006cc4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6999      	ldr	r1, [r3, #24]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	021a      	lsls	r2, r3, #8
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	619a      	str	r2, [r3, #24]
 8006cda:	e040      	b.n	8006d5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b08      	cmp	r3, #8
 8006ce0:	d11b      	bne.n	8006d1a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006cf2:	f000 fd99 	bl	8007828 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69da      	ldr	r2, [r3, #28]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 020c 	bic.w	r2, r2, #12
 8006d04:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	69d9      	ldr	r1, [r3, #28]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	61da      	str	r2, [r3, #28]
 8006d18:	e021      	b.n	8006d5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b0c      	cmp	r3, #12
 8006d1e:	d11c      	bne.n	8006d5a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006d30:	f000 fdb6 	bl	80078a0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69da      	ldr	r2, [r3, #28]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006d42:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	69d9      	ldr	r1, [r3, #28]
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	021a      	lsls	r2, r3, #8
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	430a      	orrs	r2, r1
 8006d56:	61da      	str	r2, [r3, #28]
 8006d58:	e001      	b.n	8006d5e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3718      	adds	r7, #24
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d101      	bne.n	8006d8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	e0ae      	b.n	8006eec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2b0c      	cmp	r3, #12
 8006d9a:	f200 809f 	bhi.w	8006edc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006da4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006dd9 	.word	0x08006dd9
 8006da8:	08006edd 	.word	0x08006edd
 8006dac:	08006edd 	.word	0x08006edd
 8006db0:	08006edd 	.word	0x08006edd
 8006db4:	08006e19 	.word	0x08006e19
 8006db8:	08006edd 	.word	0x08006edd
 8006dbc:	08006edd 	.word	0x08006edd
 8006dc0:	08006edd 	.word	0x08006edd
 8006dc4:	08006e5b 	.word	0x08006e5b
 8006dc8:	08006edd 	.word	0x08006edd
 8006dcc:	08006edd 	.word	0x08006edd
 8006dd0:	08006edd 	.word	0x08006edd
 8006dd4:	08006e9b 	.word	0x08006e9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 fa62 	bl	80072a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699a      	ldr	r2, [r3, #24]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f042 0208 	orr.w	r2, r2, #8
 8006df2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0204 	bic.w	r2, r2, #4
 8006e02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6999      	ldr	r1, [r3, #24]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	691a      	ldr	r2, [r3, #16]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	619a      	str	r2, [r3, #24]
      break;
 8006e16:	e064      	b.n	8006ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68b9      	ldr	r1, [r7, #8]
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 fab2 	bl	8007388 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	699a      	ldr	r2, [r3, #24]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	699a      	ldr	r2, [r3, #24]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	6999      	ldr	r1, [r3, #24]
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	021a      	lsls	r2, r3, #8
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	619a      	str	r2, [r3, #24]
      break;
 8006e58:	e043      	b.n	8006ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f000 fb07 	bl	8007474 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69da      	ldr	r2, [r3, #28]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f042 0208 	orr.w	r2, r2, #8
 8006e74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	69da      	ldr	r2, [r3, #28]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 0204 	bic.w	r2, r2, #4
 8006e84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69d9      	ldr	r1, [r3, #28]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	691a      	ldr	r2, [r3, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	61da      	str	r2, [r3, #28]
      break;
 8006e98:	e023      	b.n	8006ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68b9      	ldr	r1, [r7, #8]
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f000 fb5b 	bl	800755c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	69da      	ldr	r2, [r3, #28]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69da      	ldr	r2, [r3, #28]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69d9      	ldr	r1, [r3, #28]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	021a      	lsls	r2, r3, #8
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	61da      	str	r2, [r3, #28]
      break;
 8006eda:	e002      	b.n	8006ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	75fb      	strb	r3, [r7, #23]
      break;
 8006ee0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006efe:	2300      	movs	r3, #0
 8006f00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d101      	bne.n	8006f10 <HAL_TIM_ConfigClockSource+0x1c>
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	e0b4      	b.n	800707a <HAL_TIM_ConfigClockSource+0x186>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2202      	movs	r2, #2
 8006f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006f2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f48:	d03e      	beq.n	8006fc8 <HAL_TIM_ConfigClockSource+0xd4>
 8006f4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f4e:	f200 8087 	bhi.w	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f56:	f000 8086 	beq.w	8007066 <HAL_TIM_ConfigClockSource+0x172>
 8006f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f5e:	d87f      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f60:	2b70      	cmp	r3, #112	@ 0x70
 8006f62:	d01a      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0xa6>
 8006f64:	2b70      	cmp	r3, #112	@ 0x70
 8006f66:	d87b      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f68:	2b60      	cmp	r3, #96	@ 0x60
 8006f6a:	d050      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x11a>
 8006f6c:	2b60      	cmp	r3, #96	@ 0x60
 8006f6e:	d877      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f70:	2b50      	cmp	r3, #80	@ 0x50
 8006f72:	d03c      	beq.n	8006fee <HAL_TIM_ConfigClockSource+0xfa>
 8006f74:	2b50      	cmp	r3, #80	@ 0x50
 8006f76:	d873      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f78:	2b40      	cmp	r3, #64	@ 0x40
 8006f7a:	d058      	beq.n	800702e <HAL_TIM_ConfigClockSource+0x13a>
 8006f7c:	2b40      	cmp	r3, #64	@ 0x40
 8006f7e:	d86f      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f80:	2b30      	cmp	r3, #48	@ 0x30
 8006f82:	d064      	beq.n	800704e <HAL_TIM_ConfigClockSource+0x15a>
 8006f84:	2b30      	cmp	r3, #48	@ 0x30
 8006f86:	d86b      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f88:	2b20      	cmp	r3, #32
 8006f8a:	d060      	beq.n	800704e <HAL_TIM_ConfigClockSource+0x15a>
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d867      	bhi.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d05c      	beq.n	800704e <HAL_TIM_ConfigClockSource+0x15a>
 8006f94:	2b10      	cmp	r3, #16
 8006f96:	d05a      	beq.n	800704e <HAL_TIM_ConfigClockSource+0x15a>
 8006f98:	e062      	b.n	8007060 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006faa:	f000 fcd1 	bl	8007950 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006fbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68ba      	ldr	r2, [r7, #8]
 8006fc4:	609a      	str	r2, [r3, #8]
      break;
 8006fc6:	e04f      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006fd8:	f000 fcba 	bl	8007950 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	689a      	ldr	r2, [r3, #8]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006fea:	609a      	str	r2, [r3, #8]
      break;
 8006fec:	e03c      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f000 fb78 	bl	80076f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2150      	movs	r1, #80	@ 0x50
 8007006:	4618      	mov	r0, r3
 8007008:	f000 fc87 	bl	800791a <TIM_ITRx_SetConfig>
      break;
 800700c:	e02c      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800701a:	461a      	mov	r2, r3
 800701c:	f000 fbd4 	bl	80077c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2160      	movs	r1, #96	@ 0x60
 8007026:	4618      	mov	r0, r3
 8007028:	f000 fc77 	bl	800791a <TIM_ITRx_SetConfig>
      break;
 800702c:	e01c      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800703a:	461a      	mov	r2, r3
 800703c:	f000 fb58 	bl	80076f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2140      	movs	r1, #64	@ 0x40
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fc67 	bl	800791a <TIM_ITRx_SetConfig>
      break;
 800704c:	e00c      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4619      	mov	r1, r3
 8007058:	4610      	mov	r0, r2
 800705a:	f000 fc5e 	bl	800791a <TIM_ITRx_SetConfig>
      break;
 800705e:	e003      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	73fb      	strb	r3, [r7, #15]
      break;
 8007064:	e000      	b.n	8007068 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007066:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007078:	7bfb      	ldrb	r3, [r7, #15]
}
 800707a:	4618      	mov	r0, r3
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
	...

08007084 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	2b0c      	cmp	r3, #12
 8007096:	d831      	bhi.n	80070fc <HAL_TIM_ReadCapturedValue+0x78>
 8007098:	a201      	add	r2, pc, #4	@ (adr r2, 80070a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800709a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709e:	bf00      	nop
 80070a0:	080070d5 	.word	0x080070d5
 80070a4:	080070fd 	.word	0x080070fd
 80070a8:	080070fd 	.word	0x080070fd
 80070ac:	080070fd 	.word	0x080070fd
 80070b0:	080070df 	.word	0x080070df
 80070b4:	080070fd 	.word	0x080070fd
 80070b8:	080070fd 	.word	0x080070fd
 80070bc:	080070fd 	.word	0x080070fd
 80070c0:	080070e9 	.word	0x080070e9
 80070c4:	080070fd 	.word	0x080070fd
 80070c8:	080070fd 	.word	0x080070fd
 80070cc:	080070fd 	.word	0x080070fd
 80070d0:	080070f3 	.word	0x080070f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070da:	60fb      	str	r3, [r7, #12]

      break;
 80070dc:	e00f      	b.n	80070fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070e4:	60fb      	str	r3, [r7, #12]

      break;
 80070e6:	e00a      	b.n	80070fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ee:	60fb      	str	r3, [r7, #12]

      break;
 80070f0:	e005      	b.n	80070fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f8:	60fb      	str	r3, [r7, #12]

      break;
 80070fa:	e000      	b.n	80070fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80070fc:	bf00      	nop
  }

  return tmpreg;
 80070fe:	68fb      	ldr	r3, [r7, #12]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3714      	adds	r7, #20
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007114:	bf00      	nop
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a43      	ldr	r2, [pc, #268]	@ (800727c <TIM_Base_SetConfig+0x120>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d013      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800717a:	d00f      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a40      	ldr	r2, [pc, #256]	@ (8007280 <TIM_Base_SetConfig+0x124>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00b      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a3f      	ldr	r2, [pc, #252]	@ (8007284 <TIM_Base_SetConfig+0x128>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d007      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a3e      	ldr	r2, [pc, #248]	@ (8007288 <TIM_Base_SetConfig+0x12c>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d003      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a3d      	ldr	r2, [pc, #244]	@ (800728c <TIM_Base_SetConfig+0x130>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d108      	bne.n	80071ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a32      	ldr	r2, [pc, #200]	@ (800727c <TIM_Base_SetConfig+0x120>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d02b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071bc:	d027      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007280 <TIM_Base_SetConfig+0x124>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d023      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a2e      	ldr	r2, [pc, #184]	@ (8007284 <TIM_Base_SetConfig+0x128>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d01f      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007288 <TIM_Base_SetConfig+0x12c>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d01b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a2c      	ldr	r2, [pc, #176]	@ (800728c <TIM_Base_SetConfig+0x130>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d017      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a2b      	ldr	r2, [pc, #172]	@ (8007290 <TIM_Base_SetConfig+0x134>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d013      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a2a      	ldr	r2, [pc, #168]	@ (8007294 <TIM_Base_SetConfig+0x138>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00f      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a29      	ldr	r2, [pc, #164]	@ (8007298 <TIM_Base_SetConfig+0x13c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d00b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a28      	ldr	r2, [pc, #160]	@ (800729c <TIM_Base_SetConfig+0x140>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d007      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a27      	ldr	r2, [pc, #156]	@ (80072a0 <TIM_Base_SetConfig+0x144>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d003      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a26      	ldr	r2, [pc, #152]	@ (80072a4 <TIM_Base_SetConfig+0x148>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d108      	bne.n	8007220 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	4313      	orrs	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a0e      	ldr	r2, [pc, #56]	@ (800727c <TIM_Base_SetConfig+0x120>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d003      	beq.n	800724e <TIM_Base_SetConfig+0xf2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a10      	ldr	r2, [pc, #64]	@ (800728c <TIM_Base_SetConfig+0x130>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d103      	bne.n	8007256 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	691a      	ldr	r2, [r3, #16]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f043 0204 	orr.w	r2, r3, #4
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2201      	movs	r2, #1
 8007266:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	601a      	str	r2, [r3, #0]
}
 800726e:	bf00      	nop
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	40010000 	.word	0x40010000
 8007280:	40000400 	.word	0x40000400
 8007284:	40000800 	.word	0x40000800
 8007288:	40000c00 	.word	0x40000c00
 800728c:	40010400 	.word	0x40010400
 8007290:	40014000 	.word	0x40014000
 8007294:	40014400 	.word	0x40014400
 8007298:	40014800 	.word	0x40014800
 800729c:	40001800 	.word	0x40001800
 80072a0:	40001c00 	.word	0x40001c00
 80072a4:	40002000 	.word	0x40002000

080072a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b087      	sub	sp, #28
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6a1b      	ldr	r3, [r3, #32]
 80072bc:	f023 0201 	bic.w	r2, r3, #1
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f023 0303 	bic.w	r3, r3, #3
 80072de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f023 0302 	bic.w	r3, r3, #2
 80072f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a20      	ldr	r2, [pc, #128]	@ (8007380 <TIM_OC1_SetConfig+0xd8>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d003      	beq.n	800730c <TIM_OC1_SetConfig+0x64>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a1f      	ldr	r2, [pc, #124]	@ (8007384 <TIM_OC1_SetConfig+0xdc>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d10c      	bne.n	8007326 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f023 0308 	bic.w	r3, r3, #8
 8007312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	4313      	orrs	r3, r2
 800731c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f023 0304 	bic.w	r3, r3, #4
 8007324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a15      	ldr	r2, [pc, #84]	@ (8007380 <TIM_OC1_SetConfig+0xd8>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d003      	beq.n	8007336 <TIM_OC1_SetConfig+0x8e>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a14      	ldr	r2, [pc, #80]	@ (8007384 <TIM_OC1_SetConfig+0xdc>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d111      	bne.n	800735a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800733c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	693a      	ldr	r2, [r7, #16]
 800734c:	4313      	orrs	r3, r2
 800734e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	699b      	ldr	r3, [r3, #24]
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	4313      	orrs	r3, r2
 8007358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	621a      	str	r2, [r3, #32]
}
 8007374:	bf00      	nop
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	40010000 	.word	0x40010000
 8007384:	40010400 	.word	0x40010400

08007388 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	f023 0210 	bic.w	r2, r3, #16
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	021b      	lsls	r3, r3, #8
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f023 0320 	bic.w	r3, r3, #32
 80073d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	011b      	lsls	r3, r3, #4
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	4313      	orrs	r3, r2
 80073de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a22      	ldr	r2, [pc, #136]	@ (800746c <TIM_OC2_SetConfig+0xe4>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d003      	beq.n	80073f0 <TIM_OC2_SetConfig+0x68>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a21      	ldr	r2, [pc, #132]	@ (8007470 <TIM_OC2_SetConfig+0xe8>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d10d      	bne.n	800740c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800740a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a17      	ldr	r2, [pc, #92]	@ (800746c <TIM_OC2_SetConfig+0xe4>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d003      	beq.n	800741c <TIM_OC2_SetConfig+0x94>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a16      	ldr	r2, [pc, #88]	@ (8007470 <TIM_OC2_SetConfig+0xe8>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d113      	bne.n	8007444 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007422:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800742a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	4313      	orrs	r3, r2
 8007436:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	4313      	orrs	r3, r2
 8007442:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	693a      	ldr	r2, [r7, #16]
 8007448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	621a      	str	r2, [r3, #32]
}
 800745e:	bf00      	nop
 8007460:	371c      	adds	r7, #28
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	40010000 	.word	0x40010000
 8007470:	40010400 	.word	0x40010400

08007474 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007474:	b480      	push	{r7}
 8007476:	b087      	sub	sp, #28
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f023 0303 	bic.w	r3, r3, #3
 80074aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	021b      	lsls	r3, r3, #8
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a21      	ldr	r2, [pc, #132]	@ (8007554 <TIM_OC3_SetConfig+0xe0>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d003      	beq.n	80074da <TIM_OC3_SetConfig+0x66>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a20      	ldr	r2, [pc, #128]	@ (8007558 <TIM_OC3_SetConfig+0xe4>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d10d      	bne.n	80074f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80074e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	021b      	lsls	r3, r3, #8
 80074e8:	697a      	ldr	r2, [r7, #20]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80074f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a16      	ldr	r2, [pc, #88]	@ (8007554 <TIM_OC3_SetConfig+0xe0>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d003      	beq.n	8007506 <TIM_OC3_SetConfig+0x92>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a15      	ldr	r2, [pc, #84]	@ (8007558 <TIM_OC3_SetConfig+0xe4>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d113      	bne.n	800752e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800750c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	011b      	lsls	r3, r3, #4
 800751c:	693a      	ldr	r2, [r7, #16]
 800751e:	4313      	orrs	r3, r2
 8007520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	4313      	orrs	r3, r2
 800752c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68fa      	ldr	r2, [r7, #12]
 8007538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	621a      	str	r2, [r3, #32]
}
 8007548:	bf00      	nop
 800754a:	371c      	adds	r7, #28
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	40010000 	.word	0x40010000
 8007558:	40010400 	.word	0x40010400

0800755c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800755c:	b480      	push	{r7}
 800755e:	b087      	sub	sp, #28
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a1b      	ldr	r3, [r3, #32]
 800756a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a1b      	ldr	r3, [r3, #32]
 8007570:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800758a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007592:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	021b      	lsls	r3, r3, #8
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	4313      	orrs	r3, r2
 800759e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	031b      	lsls	r3, r3, #12
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a12      	ldr	r2, [pc, #72]	@ (8007600 <TIM_OC4_SetConfig+0xa4>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d003      	beq.n	80075c4 <TIM_OC4_SetConfig+0x68>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a11      	ldr	r2, [pc, #68]	@ (8007604 <TIM_OC4_SetConfig+0xa8>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d109      	bne.n	80075d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	695b      	ldr	r3, [r3, #20]
 80075d0:	019b      	lsls	r3, r3, #6
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	697a      	ldr	r2, [r7, #20]
 80075dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	621a      	str	r2, [r3, #32]
}
 80075f2:	bf00      	nop
 80075f4:	371c      	adds	r7, #28
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	40010000 	.word	0x40010000
 8007604:	40010400 	.word	0x40010400

08007608 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	f023 0201 	bic.w	r2, r3, #1
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4a28      	ldr	r2, [pc, #160]	@ (80076d4 <TIM_TI1_SetConfig+0xcc>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d01b      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800763c:	d017      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	4a25      	ldr	r2, [pc, #148]	@ (80076d8 <TIM_TI1_SetConfig+0xd0>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d013      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	4a24      	ldr	r2, [pc, #144]	@ (80076dc <TIM_TI1_SetConfig+0xd4>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00f      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4a23      	ldr	r2, [pc, #140]	@ (80076e0 <TIM_TI1_SetConfig+0xd8>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d00b      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4a22      	ldr	r2, [pc, #136]	@ (80076e4 <TIM_TI1_SetConfig+0xdc>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d007      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4a21      	ldr	r2, [pc, #132]	@ (80076e8 <TIM_TI1_SetConfig+0xe0>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d003      	beq.n	800766e <TIM_TI1_SetConfig+0x66>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4a20      	ldr	r2, [pc, #128]	@ (80076ec <TIM_TI1_SetConfig+0xe4>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d101      	bne.n	8007672 <TIM_TI1_SetConfig+0x6a>
 800766e:	2301      	movs	r3, #1
 8007670:	e000      	b.n	8007674 <TIM_TI1_SetConfig+0x6c>
 8007672:	2300      	movs	r3, #0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d008      	beq.n	800768a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f023 0303 	bic.w	r3, r3, #3
 800767e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4313      	orrs	r3, r2
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	e003      	b.n	8007692 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f043 0301 	orr.w	r3, r3, #1
 8007690:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007698:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	011b      	lsls	r3, r3, #4
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	f023 030a 	bic.w	r3, r3, #10
 80076ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	f003 030a 	and.w	r3, r3, #10
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	693a      	ldr	r2, [r7, #16]
 80076c4:	621a      	str	r2, [r3, #32]
}
 80076c6:	bf00      	nop
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	40010000 	.word	0x40010000
 80076d8:	40000400 	.word	0x40000400
 80076dc:	40000800 	.word	0x40000800
 80076e0:	40000c00 	.word	0x40000c00
 80076e4:	40010400 	.word	0x40010400
 80076e8:	40014000 	.word	0x40014000
 80076ec:	40001800 	.word	0x40001800

080076f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	f023 0201 	bic.w	r2, r3, #1
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800771a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	011b      	lsls	r3, r3, #4
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f023 030a 	bic.w	r3, r3, #10
 800772c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	621a      	str	r2, [r3, #32]
}
 8007742:	bf00      	nop
 8007744:	371c      	adds	r7, #28
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800774e:	b480      	push	{r7}
 8007750:	b087      	sub	sp, #28
 8007752:	af00      	add	r7, sp, #0
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	607a      	str	r2, [r7, #4]
 800775a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6a1b      	ldr	r3, [r3, #32]
 8007760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f023 0210 	bic.w	r2, r3, #16
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800777a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	021b      	lsls	r3, r3, #8
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	4313      	orrs	r3, r2
 8007784:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800778c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	031b      	lsls	r3, r3, #12
 8007792:	b29b      	uxth	r3, r3
 8007794:	693a      	ldr	r2, [r7, #16]
 8007796:	4313      	orrs	r3, r2
 8007798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80077a0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	011b      	lsls	r3, r3, #4
 80077a6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	621a      	str	r2, [r3, #32]
}
 80077bc:	bf00      	nop
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	f023 0210 	bic.w	r2, r3, #16
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80077f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	031b      	lsls	r3, r3, #12
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007804:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	011b      	lsls	r3, r3, #4
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	4313      	orrs	r3, r2
 800780e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	621a      	str	r2, [r3, #32]
}
 800781c:	bf00      	nop
 800781e:	371c      	adds	r7, #28
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
 8007834:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	69db      	ldr	r3, [r3, #28]
 800784c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f023 0303 	bic.w	r3, r3, #3
 8007854:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4313      	orrs	r3, r2
 800785c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007864:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	011b      	lsls	r3, r3, #4
 800786a:	b2db      	uxtb	r3, r3
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007878:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	021b      	lsls	r3, r3, #8
 800787e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	4313      	orrs	r3, r2
 8007886:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	621a      	str	r2, [r3, #32]
}
 8007894:	bf00      	nop
 8007896:	371c      	adds	r7, #28
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b087      	sub	sp, #28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
 80078ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6a1b      	ldr	r3, [r3, #32]
 80078b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	69db      	ldr	r3, [r3, #28]
 80078c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078cc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	021b      	lsls	r3, r3, #8
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078de:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	031b      	lsls	r3, r3, #12
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80078f2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	031b      	lsls	r3, r3, #12
 80078f8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	4313      	orrs	r3, r2
 8007900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	621a      	str	r2, [r3, #32]
}
 800790e:	bf00      	nop
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800791a:	b480      	push	{r7}
 800791c:	b085      	sub	sp, #20
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
 8007922:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007930:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	4313      	orrs	r3, r2
 8007938:	f043 0307 	orr.w	r3, r3, #7
 800793c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	609a      	str	r2, [r3, #8]
}
 8007944:	bf00      	nop
 8007946:	3714      	adds	r7, #20
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007950:	b480      	push	{r7}
 8007952:	b087      	sub	sp, #28
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
 800795c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800796a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	021a      	lsls	r2, r3, #8
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	431a      	orrs	r2, r3
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	4313      	orrs	r3, r2
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	4313      	orrs	r3, r2
 800797c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	609a      	str	r2, [r3, #8]
}
 8007984:	bf00      	nop
 8007986:	371c      	adds	r7, #28
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	f003 031f 	and.w	r3, r3, #31
 80079a2:	2201      	movs	r2, #1
 80079a4:	fa02 f303 	lsl.w	r3, r2, r3
 80079a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6a1a      	ldr	r2, [r3, #32]
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	43db      	mvns	r3, r3
 80079b2:	401a      	ands	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a1a      	ldr	r2, [r3, #32]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f003 031f 	and.w	r3, r3, #31
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	fa01 f303 	lsl.w	r3, r1, r3
 80079c8:	431a      	orrs	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	621a      	str	r2, [r3, #32]
}
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
	...

080079dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d101      	bne.n	80079f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079f0:	2302      	movs	r3, #2
 80079f2:	e05a      	b.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2202      	movs	r2, #2
 8007a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a21      	ldr	r2, [pc, #132]	@ (8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d022      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a40:	d01d      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1d      	ldr	r2, [pc, #116]	@ (8007abc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d018      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d013      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ac4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d00e      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a18      	ldr	r2, [pc, #96]	@ (8007ac8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d009      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a17      	ldr	r2, [pc, #92]	@ (8007acc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d004      	beq.n	8007a7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a15      	ldr	r2, [pc, #84]	@ (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d10c      	bne.n	8007a98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	40010000 	.word	0x40010000
 8007abc:	40000400 	.word	0x40000400
 8007ac0:	40000800 	.word	0x40000800
 8007ac4:	40000c00 	.word	0x40000c00
 8007ac8:	40010400 	.word	0x40010400
 8007acc:	40014000 	.word	0x40014000
 8007ad0:	40001800 	.word	0x40001800

08007ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e042      	b.n	8007b94 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d106      	bne.n	8007b28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f7fc f896 	bl	8003c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2224      	movs	r2, #36	@ 0x24
 8007b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68da      	ldr	r2, [r3, #12]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fd7f 	bl	8008644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	695a      	ldr	r2, [r3, #20]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68da      	ldr	r2, [r3, #12]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2220      	movs	r2, #32
 8007b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2220      	movs	r2, #32
 8007b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3708      	adds	r7, #8
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b08a      	sub	sp, #40	@ 0x28
 8007ba0:	af02      	add	r7, sp, #8
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	603b      	str	r3, [r7, #0]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b20      	cmp	r3, #32
 8007bba:	d175      	bne.n	8007ca8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d002      	beq.n	8007bc8 <HAL_UART_Transmit+0x2c>
 8007bc2:	88fb      	ldrh	r3, [r7, #6]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d101      	bne.n	8007bcc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e06e      	b.n	8007caa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2221      	movs	r2, #33	@ 0x21
 8007bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007bda:	f7fc fab7 	bl	800414c <HAL_GetTick>
 8007bde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	88fa      	ldrh	r2, [r7, #6]
 8007be4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	88fa      	ldrh	r2, [r7, #6]
 8007bea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bf4:	d108      	bne.n	8007c08 <HAL_UART_Transmit+0x6c>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d104      	bne.n	8007c08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	61bb      	str	r3, [r7, #24]
 8007c06:	e003      	b.n	8007c10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c10:	e02e      	b.n	8007c70 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2180      	movs	r1, #128	@ 0x80
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f000 fb1d 	bl	800825c <UART_WaitOnFlagUntilTimeout>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2220      	movs	r2, #32
 8007c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e03a      	b.n	8007caa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10b      	bne.n	8007c52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	881b      	ldrh	r3, [r3, #0]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	3302      	adds	r3, #2
 8007c4e:	61bb      	str	r3, [r7, #24]
 8007c50:	e007      	b.n	8007c62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	781a      	ldrb	r2, [r3, #0]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1cb      	bne.n	8007c12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	2200      	movs	r2, #0
 8007c82:	2140      	movs	r1, #64	@ 0x40
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 fae9 	bl	800825c <UART_WaitOnFlagUntilTimeout>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d005      	beq.n	8007c9c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2220      	movs	r2, #32
 8007c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007c98:	2303      	movs	r3, #3
 8007c9a:	e006      	b.n	8007caa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	e000      	b.n	8007caa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007ca8:	2302      	movs	r3, #2
  }
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3720      	adds	r7, #32
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
	...

08007cb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b0ba      	sub	sp, #232	@ 0xe8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cea:	f003 030f 	and.w	r3, r3, #15
 8007cee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007cf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d10f      	bne.n	8007d1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cfe:	f003 0320 	and.w	r3, r3, #32
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d009      	beq.n	8007d1a <HAL_UART_IRQHandler+0x66>
 8007d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d0a:	f003 0320 	and.w	r3, r3, #32
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 fbd7 	bl	80084c6 <UART_Receive_IT>
      return;
 8007d18:	e273      	b.n	8008202 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	f000 80de 	beq.w	8007ee0 <HAL_UART_IRQHandler+0x22c>
 8007d24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d106      	bne.n	8007d3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f000 80d1 	beq.w	8007ee0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00b      	beq.n	8007d62 <HAL_UART_IRQHandler+0xae>
 8007d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d005      	beq.n	8007d62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d5a:	f043 0201 	orr.w	r2, r3, #1
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d66:	f003 0304 	and.w	r3, r3, #4
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00b      	beq.n	8007d86 <HAL_UART_IRQHandler+0xd2>
 8007d6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d005      	beq.n	8007d86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d7e:	f043 0202 	orr.w	r2, r3, #2
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00b      	beq.n	8007daa <HAL_UART_IRQHandler+0xf6>
 8007d92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d96:	f003 0301 	and.w	r3, r3, #1
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d005      	beq.n	8007daa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007da2:	f043 0204 	orr.w	r2, r3, #4
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dae:	f003 0308 	and.w	r3, r3, #8
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d011      	beq.n	8007dda <HAL_UART_IRQHandler+0x126>
 8007db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dba:	f003 0320 	and.w	r3, r3, #32
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d105      	bne.n	8007dce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d005      	beq.n	8007dda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dd2:	f043 0208 	orr.w	r2, r3, #8
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f000 820a 	beq.w	80081f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007de8:	f003 0320 	and.w	r3, r3, #32
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d008      	beq.n	8007e02 <HAL_UART_IRQHandler+0x14e>
 8007df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007df4:	f003 0320 	and.w	r3, r3, #32
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fb62 	bl	80084c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e0c:	2b40      	cmp	r3, #64	@ 0x40
 8007e0e:	bf0c      	ite	eq
 8007e10:	2301      	moveq	r3, #1
 8007e12:	2300      	movne	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e1e:	f003 0308 	and.w	r3, r3, #8
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d103      	bne.n	8007e2e <HAL_UART_IRQHandler+0x17a>
 8007e26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d04f      	beq.n	8007ece <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fa6d 	bl	800830e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b40      	cmp	r3, #64	@ 0x40
 8007e40:	d141      	bne.n	8007ec6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3314      	adds	r3, #20
 8007e48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e50:	e853 3f00 	ldrex	r3, [r3]
 8007e54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3314      	adds	r3, #20
 8007e6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007e7e:	e841 2300 	strex	r3, r2, [r1]
 8007e82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007e86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1d9      	bne.n	8007e42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d013      	beq.n	8007ebe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e9a:	4a8a      	ldr	r2, [pc, #552]	@ (80080c4 <HAL_UART_IRQHandler+0x410>)
 8007e9c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fc fb03 	bl	80044ae <HAL_DMA_Abort_IT>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d016      	beq.n	8007edc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007eb8:	4610      	mov	r0, r2
 8007eba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ebc:	e00e      	b.n	8007edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 f9b6 	bl	8008230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ec4:	e00a      	b.n	8007edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 f9b2 	bl	8008230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ecc:	e006      	b.n	8007edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f9ae 	bl	8008230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007eda:	e18d      	b.n	80081f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007edc:	bf00      	nop
    return;
 8007ede:	e18b      	b.n	80081f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	f040 8167 	bne.w	80081b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eee:	f003 0310 	and.w	r3, r3, #16
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f000 8160 	beq.w	80081b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007efc:	f003 0310 	and.w	r3, r3, #16
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f000 8159 	beq.w	80081b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f06:	2300      	movs	r3, #0
 8007f08:	60bb      	str	r3, [r7, #8]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	60bb      	str	r3, [r7, #8]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	60bb      	str	r3, [r7, #8]
 8007f1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f26:	2b40      	cmp	r3, #64	@ 0x40
 8007f28:	f040 80ce 	bne.w	80080c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 80a9 	beq.w	8008094 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	f080 80a2 	bcs.w	8008094 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f56:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f5c:	69db      	ldr	r3, [r3, #28]
 8007f5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f62:	f000 8088 	beq.w	8008076 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	330c      	adds	r3, #12
 8007f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f74:	e853 3f00 	ldrex	r3, [r3]
 8007f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	330c      	adds	r3, #12
 8007f8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007f92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007fa2:	e841 2300 	strex	r3, r2, [r1]
 8007fa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007faa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1d9      	bne.n	8007f66 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3314      	adds	r3, #20
 8007fb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fc4:	f023 0301 	bic.w	r3, r3, #1
 8007fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3314      	adds	r3, #20
 8007fd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007fd6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007fda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fdc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007fde:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007fe8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e1      	bne.n	8007fb2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3314      	adds	r3, #20
 8007ff4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ff8:	e853 3f00 	ldrex	r3, [r3]
 8007ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008000:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	3314      	adds	r3, #20
 800800e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008012:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008014:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008016:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008018:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800801a:	e841 2300 	strex	r3, r2, [r1]
 800801e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1e3      	bne.n	8007fee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2220      	movs	r2, #32
 800802a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	330c      	adds	r3, #12
 800803a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008046:	f023 0310 	bic.w	r3, r3, #16
 800804a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	330c      	adds	r3, #12
 8008054:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008058:	65ba      	str	r2, [r7, #88]	@ 0x58
 800805a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800805e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008066:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e3      	bne.n	8008034 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008070:	4618      	mov	r0, r3
 8008072:	f7fc f9ac 	bl	80043ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2202      	movs	r2, #2
 800807a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008084:	b29b      	uxth	r3, r3
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	b29b      	uxth	r3, r3
 800808a:	4619      	mov	r1, r3
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f8d9 	bl	8008244 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008092:	e0b3      	b.n	80081fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008098:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800809c:	429a      	cmp	r2, r3
 800809e:	f040 80ad 	bne.w	80081fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080a6:	69db      	ldr	r3, [r3, #28]
 80080a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ac:	f040 80a6 	bne.w	80081fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2202      	movs	r2, #2
 80080b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80080ba:	4619      	mov	r1, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 f8c1 	bl	8008244 <HAL_UARTEx_RxEventCallback>
      return;
 80080c2:	e09b      	b.n	80081fc <HAL_UART_IRQHandler+0x548>
 80080c4:	080083d5 	.word	0x080083d5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80080dc:	b29b      	uxth	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 808e 	beq.w	8008200 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80080e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8089 	beq.w	8008200 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	330c      	adds	r3, #12
 80080f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008104:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	330c      	adds	r3, #12
 800810e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008112:	647a      	str	r2, [r7, #68]	@ 0x44
 8008114:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008116:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008118:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800811a:	e841 2300 	strex	r3, r2, [r1]
 800811e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e3      	bne.n	80080ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	3314      	adds	r3, #20
 800812c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008130:	e853 3f00 	ldrex	r3, [r3]
 8008134:	623b      	str	r3, [r7, #32]
   return(result);
 8008136:	6a3b      	ldr	r3, [r7, #32]
 8008138:	f023 0301 	bic.w	r3, r3, #1
 800813c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3314      	adds	r3, #20
 8008146:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800814a:	633a      	str	r2, [r7, #48]	@ 0x30
 800814c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008152:	e841 2300 	strex	r3, r2, [r1]
 8008156:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1e3      	bne.n	8008126 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2220      	movs	r2, #32
 8008162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	330c      	adds	r3, #12
 8008172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	60fb      	str	r3, [r7, #12]
   return(result);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f023 0310 	bic.w	r3, r3, #16
 8008182:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	330c      	adds	r3, #12
 800818c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008190:	61fa      	str	r2, [r7, #28]
 8008192:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008194:	69b9      	ldr	r1, [r7, #24]
 8008196:	69fa      	ldr	r2, [r7, #28]
 8008198:	e841 2300 	strex	r3, r2, [r1]
 800819c:	617b      	str	r3, [r7, #20]
   return(result);
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1e3      	bne.n	800816c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80081ae:	4619      	mov	r1, r3
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f847 	bl	8008244 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80081b6:	e023      	b.n	8008200 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80081b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d009      	beq.n	80081d8 <HAL_UART_IRQHandler+0x524>
 80081c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d003      	beq.n	80081d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 f910 	bl	80083f6 <UART_Transmit_IT>
    return;
 80081d6:	e014      	b.n	8008202 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00e      	beq.n	8008202 <HAL_UART_IRQHandler+0x54e>
 80081e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d008      	beq.n	8008202 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 f950 	bl	8008496 <UART_EndTransmit_IT>
    return;
 80081f6:	e004      	b.n	8008202 <HAL_UART_IRQHandler+0x54e>
    return;
 80081f8:	bf00      	nop
 80081fa:	e002      	b.n	8008202 <HAL_UART_IRQHandler+0x54e>
      return;
 80081fc:	bf00      	nop
 80081fe:	e000      	b.n	8008202 <HAL_UART_IRQHandler+0x54e>
      return;
 8008200:	bf00      	nop
  }
}
 8008202:	37e8      	adds	r7, #232	@ 0xe8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	460b      	mov	r3, r1
 800824e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b086      	sub	sp, #24
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	603b      	str	r3, [r7, #0]
 8008268:	4613      	mov	r3, r2
 800826a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800826c:	e03b      	b.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800826e:	6a3b      	ldr	r3, [r7, #32]
 8008270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008274:	d037      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008276:	f7fb ff69 	bl	800414c <HAL_GetTick>
 800827a:	4602      	mov	r2, r0
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	6a3a      	ldr	r2, [r7, #32]
 8008282:	429a      	cmp	r2, r3
 8008284:	d302      	bcc.n	800828c <UART_WaitOnFlagUntilTimeout+0x30>
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d101      	bne.n	8008290 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800828c:	2303      	movs	r3, #3
 800828e:	e03a      	b.n	8008306 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	f003 0304 	and.w	r3, r3, #4
 800829a:	2b00      	cmp	r3, #0
 800829c:	d023      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	2b80      	cmp	r3, #128	@ 0x80
 80082a2:	d020      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b40      	cmp	r3, #64	@ 0x40
 80082a8:	d01d      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f003 0308 	and.w	r3, r3, #8
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d116      	bne.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80082b8:	2300      	movs	r3, #0
 80082ba:	617b      	str	r3, [r7, #20]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	617b      	str	r3, [r7, #20]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	617b      	str	r3, [r7, #20]
 80082cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f000 f81d 	bl	800830e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2208      	movs	r2, #8
 80082d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e00f      	b.n	8008306 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	4013      	ands	r3, r2
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	bf0c      	ite	eq
 80082f6:	2301      	moveq	r3, #1
 80082f8:	2300      	movne	r3, #0
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	461a      	mov	r2, r3
 80082fe:	79fb      	ldrb	r3, [r7, #7]
 8008300:	429a      	cmp	r2, r3
 8008302:	d0b4      	beq.n	800826e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3718      	adds	r7, #24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800830e:	b480      	push	{r7}
 8008310:	b095      	sub	sp, #84	@ 0x54
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	330c      	adds	r3, #12
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800832c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	330c      	adds	r3, #12
 8008334:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008336:	643a      	str	r2, [r7, #64]	@ 0x40
 8008338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800833c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e5      	bne.n	8008316 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3314      	adds	r3, #20
 8008350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	6a3b      	ldr	r3, [r7, #32]
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	61fb      	str	r3, [r7, #28]
   return(result);
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	f023 0301 	bic.w	r3, r3, #1
 8008360:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3314      	adds	r3, #20
 8008368:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800836a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800836c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008370:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e5      	bne.n	800834a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008382:	2b01      	cmp	r3, #1
 8008384:	d119      	bne.n	80083ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	330c      	adds	r3, #12
 800838c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	e853 3f00 	ldrex	r3, [r3]
 8008394:	60bb      	str	r3, [r7, #8]
   return(result);
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f023 0310 	bic.w	r3, r3, #16
 800839c:	647b      	str	r3, [r7, #68]	@ 0x44
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	330c      	adds	r3, #12
 80083a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083a6:	61ba      	str	r2, [r7, #24]
 80083a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083aa:	6979      	ldr	r1, [r7, #20]
 80083ac:	69ba      	ldr	r2, [r7, #24]
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	613b      	str	r3, [r7, #16]
   return(result);
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e5      	bne.n	8008386 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2220      	movs	r2, #32
 80083be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80083c8:	bf00      	nop
 80083ca:	3754      	adds	r7, #84	@ 0x54
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f7ff ff21 	bl	8008230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083ee:	bf00      	nop
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80083f6:	b480      	push	{r7}
 80083f8:	b085      	sub	sp, #20
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008404:	b2db      	uxtb	r3, r3
 8008406:	2b21      	cmp	r3, #33	@ 0x21
 8008408:	d13e      	bne.n	8008488 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008412:	d114      	bne.n	800843e <UART_Transmit_IT+0x48>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d110      	bne.n	800843e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a1b      	ldr	r3, [r3, #32]
 8008420:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	881b      	ldrh	r3, [r3, #0]
 8008426:	461a      	mov	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008430:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	1c9a      	adds	r2, r3, #2
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	621a      	str	r2, [r3, #32]
 800843c:	e008      	b.n	8008450 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	1c59      	adds	r1, r3, #1
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	6211      	str	r1, [r2, #32]
 8008448:	781a      	ldrb	r2, [r3, #0]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008454:	b29b      	uxth	r3, r3
 8008456:	3b01      	subs	r3, #1
 8008458:	b29b      	uxth	r3, r3
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	4619      	mov	r1, r3
 800845e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008460:	2b00      	cmp	r3, #0
 8008462:	d10f      	bne.n	8008484 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008472:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68da      	ldr	r2, [r3, #12]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008482:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008484:	2300      	movs	r3, #0
 8008486:	e000      	b.n	800848a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008488:	2302      	movs	r3, #2
  }
}
 800848a:	4618      	mov	r0, r3
 800848c:	3714      	adds	r7, #20
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b082      	sub	sp, #8
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f7ff fea6 	bl	8008208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b08c      	sub	sp, #48	@ 0x30
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80084d2:	2300      	movs	r3, #0
 80084d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b22      	cmp	r3, #34	@ 0x22
 80084e0:	f040 80aa 	bne.w	8008638 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084ec:	d115      	bne.n	800851a <UART_Receive_IT+0x54>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d111      	bne.n	800851a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	b29b      	uxth	r3, r3
 8008504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008508:	b29a      	uxth	r2, r3
 800850a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008512:	1c9a      	adds	r2, r3, #2
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	629a      	str	r2, [r3, #40]	@ 0x28
 8008518:	e024      	b.n	8008564 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800851e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008528:	d007      	beq.n	800853a <UART_Receive_IT+0x74>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10a      	bne.n	8008548 <UART_Receive_IT+0x82>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d106      	bne.n	8008548 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	b2da      	uxtb	r2, r3
 8008542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e008      	b.n	800855a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	b2db      	uxtb	r3, r3
 8008550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008554:	b2da      	uxtb	r2, r3
 8008556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008558:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008568:	b29b      	uxth	r3, r3
 800856a:	3b01      	subs	r3, #1
 800856c:	b29b      	uxth	r3, r3
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	4619      	mov	r1, r3
 8008572:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008574:	2b00      	cmp	r3, #0
 8008576:	d15d      	bne.n	8008634 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68da      	ldr	r2, [r3, #12]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0220 	bic.w	r2, r2, #32
 8008586:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008596:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	695a      	ldr	r2, [r3, #20]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f022 0201 	bic.w	r2, r2, #1
 80085a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d135      	bne.n	800862a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	330c      	adds	r3, #12
 80085ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	e853 3f00 	ldrex	r3, [r3]
 80085d2:	613b      	str	r3, [r7, #16]
   return(result);
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	f023 0310 	bic.w	r3, r3, #16
 80085da:	627b      	str	r3, [r7, #36]	@ 0x24
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	330c      	adds	r3, #12
 80085e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085e4:	623a      	str	r2, [r7, #32]
 80085e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e8:	69f9      	ldr	r1, [r7, #28]
 80085ea:	6a3a      	ldr	r2, [r7, #32]
 80085ec:	e841 2300 	strex	r3, r2, [r1]
 80085f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e5      	bne.n	80085c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0310 	and.w	r3, r3, #16
 8008602:	2b10      	cmp	r3, #16
 8008604:	d10a      	bne.n	800861c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008606:	2300      	movs	r3, #0
 8008608:	60fb      	str	r3, [r7, #12]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008620:	4619      	mov	r1, r3
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7ff fe0e 	bl	8008244 <HAL_UARTEx_RxEventCallback>
 8008628:	e002      	b.n	8008630 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fdf6 	bl	800821c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008630:	2300      	movs	r3, #0
 8008632:	e002      	b.n	800863a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008634:	2300      	movs	r3, #0
 8008636:	e000      	b.n	800863a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008638:	2302      	movs	r3, #2
  }
}
 800863a:	4618      	mov	r0, r3
 800863c:	3730      	adds	r7, #48	@ 0x30
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
	...

08008644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008648:	b0c0      	sub	sp, #256	@ 0x100
 800864a:	af00      	add	r7, sp, #0
 800864c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	691b      	ldr	r3, [r3, #16]
 8008658:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800865c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008660:	68d9      	ldr	r1, [r3, #12]
 8008662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	ea40 0301 	orr.w	r3, r0, r1
 800866c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800866e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008672:	689a      	ldr	r2, [r3, #8]
 8008674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	431a      	orrs	r2, r3
 800867c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	431a      	orrs	r2, r3
 8008684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	4313      	orrs	r3, r2
 800868c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800869c:	f021 010c 	bic.w	r1, r1, #12
 80086a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80086aa:	430b      	orrs	r3, r1
 80086ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	695b      	ldr	r3, [r3, #20]
 80086b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80086ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086be:	6999      	ldr	r1, [r3, #24]
 80086c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	ea40 0301 	orr.w	r3, r0, r1
 80086ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	4b8f      	ldr	r3, [pc, #572]	@ (8008910 <UART_SetConfig+0x2cc>)
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d005      	beq.n	80086e4 <UART_SetConfig+0xa0>
 80086d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	4b8d      	ldr	r3, [pc, #564]	@ (8008914 <UART_SetConfig+0x2d0>)
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d104      	bne.n	80086ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80086e4:	f7fd fe52 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 80086e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80086ec:	e003      	b.n	80086f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80086ee:	f7fd fe39 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 80086f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008700:	f040 810c 	bne.w	800891c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008708:	2200      	movs	r2, #0
 800870a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800870e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008716:	4622      	mov	r2, r4
 8008718:	462b      	mov	r3, r5
 800871a:	1891      	adds	r1, r2, r2
 800871c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800871e:	415b      	adcs	r3, r3
 8008720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008726:	4621      	mov	r1, r4
 8008728:	eb12 0801 	adds.w	r8, r2, r1
 800872c:	4629      	mov	r1, r5
 800872e:	eb43 0901 	adc.w	r9, r3, r1
 8008732:	f04f 0200 	mov.w	r2, #0
 8008736:	f04f 0300 	mov.w	r3, #0
 800873a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800873e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008746:	4690      	mov	r8, r2
 8008748:	4699      	mov	r9, r3
 800874a:	4623      	mov	r3, r4
 800874c:	eb18 0303 	adds.w	r3, r8, r3
 8008750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008754:	462b      	mov	r3, r5
 8008756:	eb49 0303 	adc.w	r3, r9, r3
 800875a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800875e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800876a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800876e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008772:	460b      	mov	r3, r1
 8008774:	18db      	adds	r3, r3, r3
 8008776:	653b      	str	r3, [r7, #80]	@ 0x50
 8008778:	4613      	mov	r3, r2
 800877a:	eb42 0303 	adc.w	r3, r2, r3
 800877e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008788:	f7f8 fa7e 	bl	8000c88 <__aeabi_uldivmod>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4b61      	ldr	r3, [pc, #388]	@ (8008918 <UART_SetConfig+0x2d4>)
 8008792:	fba3 2302 	umull	r2, r3, r3, r2
 8008796:	095b      	lsrs	r3, r3, #5
 8008798:	011c      	lsls	r4, r3, #4
 800879a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80087a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80087ac:	4642      	mov	r2, r8
 80087ae:	464b      	mov	r3, r9
 80087b0:	1891      	adds	r1, r2, r2
 80087b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80087b4:	415b      	adcs	r3, r3
 80087b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80087bc:	4641      	mov	r1, r8
 80087be:	eb12 0a01 	adds.w	sl, r2, r1
 80087c2:	4649      	mov	r1, r9
 80087c4:	eb43 0b01 	adc.w	fp, r3, r1
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	f04f 0300 	mov.w	r3, #0
 80087d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80087d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80087d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087dc:	4692      	mov	sl, r2
 80087de:	469b      	mov	fp, r3
 80087e0:	4643      	mov	r3, r8
 80087e2:	eb1a 0303 	adds.w	r3, sl, r3
 80087e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80087ea:	464b      	mov	r3, r9
 80087ec:	eb4b 0303 	adc.w	r3, fp, r3
 80087f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80087f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008800:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008808:	460b      	mov	r3, r1
 800880a:	18db      	adds	r3, r3, r3
 800880c:	643b      	str	r3, [r7, #64]	@ 0x40
 800880e:	4613      	mov	r3, r2
 8008810:	eb42 0303 	adc.w	r3, r2, r3
 8008814:	647b      	str	r3, [r7, #68]	@ 0x44
 8008816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800881a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800881e:	f7f8 fa33 	bl	8000c88 <__aeabi_uldivmod>
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	4611      	mov	r1, r2
 8008828:	4b3b      	ldr	r3, [pc, #236]	@ (8008918 <UART_SetConfig+0x2d4>)
 800882a:	fba3 2301 	umull	r2, r3, r3, r1
 800882e:	095b      	lsrs	r3, r3, #5
 8008830:	2264      	movs	r2, #100	@ 0x64
 8008832:	fb02 f303 	mul.w	r3, r2, r3
 8008836:	1acb      	subs	r3, r1, r3
 8008838:	00db      	lsls	r3, r3, #3
 800883a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800883e:	4b36      	ldr	r3, [pc, #216]	@ (8008918 <UART_SetConfig+0x2d4>)
 8008840:	fba3 2302 	umull	r2, r3, r3, r2
 8008844:	095b      	lsrs	r3, r3, #5
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800884c:	441c      	add	r4, r3
 800884e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008852:	2200      	movs	r2, #0
 8008854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008858:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800885c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008860:	4642      	mov	r2, r8
 8008862:	464b      	mov	r3, r9
 8008864:	1891      	adds	r1, r2, r2
 8008866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008868:	415b      	adcs	r3, r3
 800886a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800886c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008870:	4641      	mov	r1, r8
 8008872:	1851      	adds	r1, r2, r1
 8008874:	6339      	str	r1, [r7, #48]	@ 0x30
 8008876:	4649      	mov	r1, r9
 8008878:	414b      	adcs	r3, r1
 800887a:	637b      	str	r3, [r7, #52]	@ 0x34
 800887c:	f04f 0200 	mov.w	r2, #0
 8008880:	f04f 0300 	mov.w	r3, #0
 8008884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008888:	4659      	mov	r1, fp
 800888a:	00cb      	lsls	r3, r1, #3
 800888c:	4651      	mov	r1, sl
 800888e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008892:	4651      	mov	r1, sl
 8008894:	00ca      	lsls	r2, r1, #3
 8008896:	4610      	mov	r0, r2
 8008898:	4619      	mov	r1, r3
 800889a:	4603      	mov	r3, r0
 800889c:	4642      	mov	r2, r8
 800889e:	189b      	adds	r3, r3, r2
 80088a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088a4:	464b      	mov	r3, r9
 80088a6:	460a      	mov	r2, r1
 80088a8:	eb42 0303 	adc.w	r3, r2, r3
 80088ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80088bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80088c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80088c4:	460b      	mov	r3, r1
 80088c6:	18db      	adds	r3, r3, r3
 80088c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088ca:	4613      	mov	r3, r2
 80088cc:	eb42 0303 	adc.w	r3, r2, r3
 80088d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80088d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80088da:	f7f8 f9d5 	bl	8000c88 <__aeabi_uldivmod>
 80088de:	4602      	mov	r2, r0
 80088e0:	460b      	mov	r3, r1
 80088e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008918 <UART_SetConfig+0x2d4>)
 80088e4:	fba3 1302 	umull	r1, r3, r3, r2
 80088e8:	095b      	lsrs	r3, r3, #5
 80088ea:	2164      	movs	r1, #100	@ 0x64
 80088ec:	fb01 f303 	mul.w	r3, r1, r3
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	00db      	lsls	r3, r3, #3
 80088f4:	3332      	adds	r3, #50	@ 0x32
 80088f6:	4a08      	ldr	r2, [pc, #32]	@ (8008918 <UART_SetConfig+0x2d4>)
 80088f8:	fba2 2303 	umull	r2, r3, r2, r3
 80088fc:	095b      	lsrs	r3, r3, #5
 80088fe:	f003 0207 	and.w	r2, r3, #7
 8008902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4422      	add	r2, r4
 800890a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800890c:	e106      	b.n	8008b1c <UART_SetConfig+0x4d8>
 800890e:	bf00      	nop
 8008910:	40011000 	.word	0x40011000
 8008914:	40011400 	.word	0x40011400
 8008918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800891c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008920:	2200      	movs	r2, #0
 8008922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008926:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800892a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800892e:	4642      	mov	r2, r8
 8008930:	464b      	mov	r3, r9
 8008932:	1891      	adds	r1, r2, r2
 8008934:	6239      	str	r1, [r7, #32]
 8008936:	415b      	adcs	r3, r3
 8008938:	627b      	str	r3, [r7, #36]	@ 0x24
 800893a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800893e:	4641      	mov	r1, r8
 8008940:	1854      	adds	r4, r2, r1
 8008942:	4649      	mov	r1, r9
 8008944:	eb43 0501 	adc.w	r5, r3, r1
 8008948:	f04f 0200 	mov.w	r2, #0
 800894c:	f04f 0300 	mov.w	r3, #0
 8008950:	00eb      	lsls	r3, r5, #3
 8008952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008956:	00e2      	lsls	r2, r4, #3
 8008958:	4614      	mov	r4, r2
 800895a:	461d      	mov	r5, r3
 800895c:	4643      	mov	r3, r8
 800895e:	18e3      	adds	r3, r4, r3
 8008960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008964:	464b      	mov	r3, r9
 8008966:	eb45 0303 	adc.w	r3, r5, r3
 800896a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800896e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800897a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800897e:	f04f 0200 	mov.w	r2, #0
 8008982:	f04f 0300 	mov.w	r3, #0
 8008986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800898a:	4629      	mov	r1, r5
 800898c:	008b      	lsls	r3, r1, #2
 800898e:	4621      	mov	r1, r4
 8008990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008994:	4621      	mov	r1, r4
 8008996:	008a      	lsls	r2, r1, #2
 8008998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800899c:	f7f8 f974 	bl	8000c88 <__aeabi_uldivmod>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4b60      	ldr	r3, [pc, #384]	@ (8008b28 <UART_SetConfig+0x4e4>)
 80089a6:	fba3 2302 	umull	r2, r3, r3, r2
 80089aa:	095b      	lsrs	r3, r3, #5
 80089ac:	011c      	lsls	r4, r3, #4
 80089ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80089b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80089bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80089c0:	4642      	mov	r2, r8
 80089c2:	464b      	mov	r3, r9
 80089c4:	1891      	adds	r1, r2, r2
 80089c6:	61b9      	str	r1, [r7, #24]
 80089c8:	415b      	adcs	r3, r3
 80089ca:	61fb      	str	r3, [r7, #28]
 80089cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80089d0:	4641      	mov	r1, r8
 80089d2:	1851      	adds	r1, r2, r1
 80089d4:	6139      	str	r1, [r7, #16]
 80089d6:	4649      	mov	r1, r9
 80089d8:	414b      	adcs	r3, r1
 80089da:	617b      	str	r3, [r7, #20]
 80089dc:	f04f 0200 	mov.w	r2, #0
 80089e0:	f04f 0300 	mov.w	r3, #0
 80089e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80089e8:	4659      	mov	r1, fp
 80089ea:	00cb      	lsls	r3, r1, #3
 80089ec:	4651      	mov	r1, sl
 80089ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089f2:	4651      	mov	r1, sl
 80089f4:	00ca      	lsls	r2, r1, #3
 80089f6:	4610      	mov	r0, r2
 80089f8:	4619      	mov	r1, r3
 80089fa:	4603      	mov	r3, r0
 80089fc:	4642      	mov	r2, r8
 80089fe:	189b      	adds	r3, r3, r2
 8008a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a04:	464b      	mov	r3, r9
 8008a06:	460a      	mov	r2, r1
 8008a08:	eb42 0303 	adc.w	r3, r2, r3
 8008a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	f04f 0300 	mov.w	r3, #0
 8008a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008a28:	4649      	mov	r1, r9
 8008a2a:	008b      	lsls	r3, r1, #2
 8008a2c:	4641      	mov	r1, r8
 8008a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a32:	4641      	mov	r1, r8
 8008a34:	008a      	lsls	r2, r1, #2
 8008a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008a3a:	f7f8 f925 	bl	8000c88 <__aeabi_uldivmod>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	4611      	mov	r1, r2
 8008a44:	4b38      	ldr	r3, [pc, #224]	@ (8008b28 <UART_SetConfig+0x4e4>)
 8008a46:	fba3 2301 	umull	r2, r3, r3, r1
 8008a4a:	095b      	lsrs	r3, r3, #5
 8008a4c:	2264      	movs	r2, #100	@ 0x64
 8008a4e:	fb02 f303 	mul.w	r3, r2, r3
 8008a52:	1acb      	subs	r3, r1, r3
 8008a54:	011b      	lsls	r3, r3, #4
 8008a56:	3332      	adds	r3, #50	@ 0x32
 8008a58:	4a33      	ldr	r2, [pc, #204]	@ (8008b28 <UART_SetConfig+0x4e4>)
 8008a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5e:	095b      	lsrs	r3, r3, #5
 8008a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a64:	441c      	add	r4, r3
 8008a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008a74:	4642      	mov	r2, r8
 8008a76:	464b      	mov	r3, r9
 8008a78:	1891      	adds	r1, r2, r2
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	415b      	adcs	r3, r3
 8008a7e:	60fb      	str	r3, [r7, #12]
 8008a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a84:	4641      	mov	r1, r8
 8008a86:	1851      	adds	r1, r2, r1
 8008a88:	6039      	str	r1, [r7, #0]
 8008a8a:	4649      	mov	r1, r9
 8008a8c:	414b      	adcs	r3, r1
 8008a8e:	607b      	str	r3, [r7, #4]
 8008a90:	f04f 0200 	mov.w	r2, #0
 8008a94:	f04f 0300 	mov.w	r3, #0
 8008a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008a9c:	4659      	mov	r1, fp
 8008a9e:	00cb      	lsls	r3, r1, #3
 8008aa0:	4651      	mov	r1, sl
 8008aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008aa6:	4651      	mov	r1, sl
 8008aa8:	00ca      	lsls	r2, r1, #3
 8008aaa:	4610      	mov	r0, r2
 8008aac:	4619      	mov	r1, r3
 8008aae:	4603      	mov	r3, r0
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	189b      	adds	r3, r3, r2
 8008ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ab6:	464b      	mov	r3, r9
 8008ab8:	460a      	mov	r2, r1
 8008aba:	eb42 0303 	adc.w	r3, r2, r3
 8008abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008aca:	667a      	str	r2, [r7, #100]	@ 0x64
 8008acc:	f04f 0200 	mov.w	r2, #0
 8008ad0:	f04f 0300 	mov.w	r3, #0
 8008ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ad8:	4649      	mov	r1, r9
 8008ada:	008b      	lsls	r3, r1, #2
 8008adc:	4641      	mov	r1, r8
 8008ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ae2:	4641      	mov	r1, r8
 8008ae4:	008a      	lsls	r2, r1, #2
 8008ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008aea:	f7f8 f8cd 	bl	8000c88 <__aeabi_uldivmod>
 8008aee:	4602      	mov	r2, r0
 8008af0:	460b      	mov	r3, r1
 8008af2:	4b0d      	ldr	r3, [pc, #52]	@ (8008b28 <UART_SetConfig+0x4e4>)
 8008af4:	fba3 1302 	umull	r1, r3, r3, r2
 8008af8:	095b      	lsrs	r3, r3, #5
 8008afa:	2164      	movs	r1, #100	@ 0x64
 8008afc:	fb01 f303 	mul.w	r3, r1, r3
 8008b00:	1ad3      	subs	r3, r2, r3
 8008b02:	011b      	lsls	r3, r3, #4
 8008b04:	3332      	adds	r3, #50	@ 0x32
 8008b06:	4a08      	ldr	r2, [pc, #32]	@ (8008b28 <UART_SetConfig+0x4e4>)
 8008b08:	fba2 2303 	umull	r2, r3, r2, r3
 8008b0c:	095b      	lsrs	r3, r3, #5
 8008b0e:	f003 020f 	and.w	r2, r3, #15
 8008b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4422      	add	r2, r4
 8008b1a:	609a      	str	r2, [r3, #8]
}
 8008b1c:	bf00      	nop
 8008b1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008b22:	46bd      	mov	sp, r7
 8008b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b28:	51eb851f 	.word	0x51eb851f

08008b2c <__cvt>:
 8008b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b30:	ec57 6b10 	vmov	r6, r7, d0
 8008b34:	2f00      	cmp	r7, #0
 8008b36:	460c      	mov	r4, r1
 8008b38:	4619      	mov	r1, r3
 8008b3a:	463b      	mov	r3, r7
 8008b3c:	bfbb      	ittet	lt
 8008b3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b42:	461f      	movlt	r7, r3
 8008b44:	2300      	movge	r3, #0
 8008b46:	232d      	movlt	r3, #45	@ 0x2d
 8008b48:	700b      	strb	r3, [r1, #0]
 8008b4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b50:	4691      	mov	r9, r2
 8008b52:	f023 0820 	bic.w	r8, r3, #32
 8008b56:	bfbc      	itt	lt
 8008b58:	4632      	movlt	r2, r6
 8008b5a:	4616      	movlt	r6, r2
 8008b5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b60:	d005      	beq.n	8008b6e <__cvt+0x42>
 8008b62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008b66:	d100      	bne.n	8008b6a <__cvt+0x3e>
 8008b68:	3401      	adds	r4, #1
 8008b6a:	2102      	movs	r1, #2
 8008b6c:	e000      	b.n	8008b70 <__cvt+0x44>
 8008b6e:	2103      	movs	r1, #3
 8008b70:	ab03      	add	r3, sp, #12
 8008b72:	9301      	str	r3, [sp, #4]
 8008b74:	ab02      	add	r3, sp, #8
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	ec47 6b10 	vmov	d0, r6, r7
 8008b7c:	4653      	mov	r3, sl
 8008b7e:	4622      	mov	r2, r4
 8008b80:	f001 f982 	bl	8009e88 <_dtoa_r>
 8008b84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b88:	4605      	mov	r5, r0
 8008b8a:	d119      	bne.n	8008bc0 <__cvt+0x94>
 8008b8c:	f019 0f01 	tst.w	r9, #1
 8008b90:	d00e      	beq.n	8008bb0 <__cvt+0x84>
 8008b92:	eb00 0904 	add.w	r9, r0, r4
 8008b96:	2200      	movs	r2, #0
 8008b98:	2300      	movs	r3, #0
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	4639      	mov	r1, r7
 8008b9e:	f7f7 ff93 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ba2:	b108      	cbz	r0, 8008ba8 <__cvt+0x7c>
 8008ba4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ba8:	2230      	movs	r2, #48	@ 0x30
 8008baa:	9b03      	ldr	r3, [sp, #12]
 8008bac:	454b      	cmp	r3, r9
 8008bae:	d31e      	bcc.n	8008bee <__cvt+0xc2>
 8008bb0:	9b03      	ldr	r3, [sp, #12]
 8008bb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bb4:	1b5b      	subs	r3, r3, r5
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	b004      	add	sp, #16
 8008bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008bc4:	eb00 0904 	add.w	r9, r0, r4
 8008bc8:	d1e5      	bne.n	8008b96 <__cvt+0x6a>
 8008bca:	7803      	ldrb	r3, [r0, #0]
 8008bcc:	2b30      	cmp	r3, #48	@ 0x30
 8008bce:	d10a      	bne.n	8008be6 <__cvt+0xba>
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	f7f7 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bdc:	b918      	cbnz	r0, 8008be6 <__cvt+0xba>
 8008bde:	f1c4 0401 	rsb	r4, r4, #1
 8008be2:	f8ca 4000 	str.w	r4, [sl]
 8008be6:	f8da 3000 	ldr.w	r3, [sl]
 8008bea:	4499      	add	r9, r3
 8008bec:	e7d3      	b.n	8008b96 <__cvt+0x6a>
 8008bee:	1c59      	adds	r1, r3, #1
 8008bf0:	9103      	str	r1, [sp, #12]
 8008bf2:	701a      	strb	r2, [r3, #0]
 8008bf4:	e7d9      	b.n	8008baa <__cvt+0x7e>

08008bf6 <__exponent>:
 8008bf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	bfba      	itte	lt
 8008bfc:	4249      	neglt	r1, r1
 8008bfe:	232d      	movlt	r3, #45	@ 0x2d
 8008c00:	232b      	movge	r3, #43	@ 0x2b
 8008c02:	2909      	cmp	r1, #9
 8008c04:	7002      	strb	r2, [r0, #0]
 8008c06:	7043      	strb	r3, [r0, #1]
 8008c08:	dd29      	ble.n	8008c5e <__exponent+0x68>
 8008c0a:	f10d 0307 	add.w	r3, sp, #7
 8008c0e:	461d      	mov	r5, r3
 8008c10:	270a      	movs	r7, #10
 8008c12:	461a      	mov	r2, r3
 8008c14:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c18:	fb07 1416 	mls	r4, r7, r6, r1
 8008c1c:	3430      	adds	r4, #48	@ 0x30
 8008c1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c22:	460c      	mov	r4, r1
 8008c24:	2c63      	cmp	r4, #99	@ 0x63
 8008c26:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c2a:	4631      	mov	r1, r6
 8008c2c:	dcf1      	bgt.n	8008c12 <__exponent+0x1c>
 8008c2e:	3130      	adds	r1, #48	@ 0x30
 8008c30:	1e94      	subs	r4, r2, #2
 8008c32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c36:	1c41      	adds	r1, r0, #1
 8008c38:	4623      	mov	r3, r4
 8008c3a:	42ab      	cmp	r3, r5
 8008c3c:	d30a      	bcc.n	8008c54 <__exponent+0x5e>
 8008c3e:	f10d 0309 	add.w	r3, sp, #9
 8008c42:	1a9b      	subs	r3, r3, r2
 8008c44:	42ac      	cmp	r4, r5
 8008c46:	bf88      	it	hi
 8008c48:	2300      	movhi	r3, #0
 8008c4a:	3302      	adds	r3, #2
 8008c4c:	4403      	add	r3, r0
 8008c4e:	1a18      	subs	r0, r3, r0
 8008c50:	b003      	add	sp, #12
 8008c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008c58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008c5c:	e7ed      	b.n	8008c3a <__exponent+0x44>
 8008c5e:	2330      	movs	r3, #48	@ 0x30
 8008c60:	3130      	adds	r1, #48	@ 0x30
 8008c62:	7083      	strb	r3, [r0, #2]
 8008c64:	70c1      	strb	r1, [r0, #3]
 8008c66:	1d03      	adds	r3, r0, #4
 8008c68:	e7f1      	b.n	8008c4e <__exponent+0x58>
	...

08008c6c <_printf_float>:
 8008c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	b08d      	sub	sp, #52	@ 0x34
 8008c72:	460c      	mov	r4, r1
 8008c74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c78:	4616      	mov	r6, r2
 8008c7a:	461f      	mov	r7, r3
 8008c7c:	4605      	mov	r5, r0
 8008c7e:	f000 ffed 	bl	8009c5c <_localeconv_r>
 8008c82:	6803      	ldr	r3, [r0, #0]
 8008c84:	9304      	str	r3, [sp, #16]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7f7 faf2 	bl	8000270 <strlen>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c90:	f8d8 3000 	ldr.w	r3, [r8]
 8008c94:	9005      	str	r0, [sp, #20]
 8008c96:	3307      	adds	r3, #7
 8008c98:	f023 0307 	bic.w	r3, r3, #7
 8008c9c:	f103 0208 	add.w	r2, r3, #8
 8008ca0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ca4:	f8d4 b000 	ldr.w	fp, [r4]
 8008ca8:	f8c8 2000 	str.w	r2, [r8]
 8008cac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008cb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008cb4:	9307      	str	r3, [sp, #28]
 8008cb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008cba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008cbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cc2:	4b9c      	ldr	r3, [pc, #624]	@ (8008f34 <_printf_float+0x2c8>)
 8008cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc8:	f7f7 ff30 	bl	8000b2c <__aeabi_dcmpun>
 8008ccc:	bb70      	cbnz	r0, 8008d2c <_printf_float+0xc0>
 8008cce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cd2:	4b98      	ldr	r3, [pc, #608]	@ (8008f34 <_printf_float+0x2c8>)
 8008cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd8:	f7f7 ff0a 	bl	8000af0 <__aeabi_dcmple>
 8008cdc:	bb30      	cbnz	r0, 8008d2c <_printf_float+0xc0>
 8008cde:	2200      	movs	r2, #0
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	4640      	mov	r0, r8
 8008ce4:	4649      	mov	r1, r9
 8008ce6:	f7f7 fef9 	bl	8000adc <__aeabi_dcmplt>
 8008cea:	b110      	cbz	r0, 8008cf2 <_printf_float+0x86>
 8008cec:	232d      	movs	r3, #45	@ 0x2d
 8008cee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cf2:	4a91      	ldr	r2, [pc, #580]	@ (8008f38 <_printf_float+0x2cc>)
 8008cf4:	4b91      	ldr	r3, [pc, #580]	@ (8008f3c <_printf_float+0x2d0>)
 8008cf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008cfa:	bf8c      	ite	hi
 8008cfc:	4690      	movhi	r8, r2
 8008cfe:	4698      	movls	r8, r3
 8008d00:	2303      	movs	r3, #3
 8008d02:	6123      	str	r3, [r4, #16]
 8008d04:	f02b 0304 	bic.w	r3, fp, #4
 8008d08:	6023      	str	r3, [r4, #0]
 8008d0a:	f04f 0900 	mov.w	r9, #0
 8008d0e:	9700      	str	r7, [sp, #0]
 8008d10:	4633      	mov	r3, r6
 8008d12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d14:	4621      	mov	r1, r4
 8008d16:	4628      	mov	r0, r5
 8008d18:	f000 f9d2 	bl	80090c0 <_printf_common>
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	f040 808d 	bne.w	8008e3c <_printf_float+0x1d0>
 8008d22:	f04f 30ff 	mov.w	r0, #4294967295
 8008d26:	b00d      	add	sp, #52	@ 0x34
 8008d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2c:	4642      	mov	r2, r8
 8008d2e:	464b      	mov	r3, r9
 8008d30:	4640      	mov	r0, r8
 8008d32:	4649      	mov	r1, r9
 8008d34:	f7f7 fefa 	bl	8000b2c <__aeabi_dcmpun>
 8008d38:	b140      	cbz	r0, 8008d4c <_printf_float+0xe0>
 8008d3a:	464b      	mov	r3, r9
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	bfbc      	itt	lt
 8008d40:	232d      	movlt	r3, #45	@ 0x2d
 8008d42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d46:	4a7e      	ldr	r2, [pc, #504]	@ (8008f40 <_printf_float+0x2d4>)
 8008d48:	4b7e      	ldr	r3, [pc, #504]	@ (8008f44 <_printf_float+0x2d8>)
 8008d4a:	e7d4      	b.n	8008cf6 <_printf_float+0x8a>
 8008d4c:	6863      	ldr	r3, [r4, #4]
 8008d4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d52:	9206      	str	r2, [sp, #24]
 8008d54:	1c5a      	adds	r2, r3, #1
 8008d56:	d13b      	bne.n	8008dd0 <_printf_float+0x164>
 8008d58:	2306      	movs	r3, #6
 8008d5a:	6063      	str	r3, [r4, #4]
 8008d5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008d60:	2300      	movs	r3, #0
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	9303      	str	r3, [sp, #12]
 8008d66:	ab0a      	add	r3, sp, #40	@ 0x28
 8008d68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008d6c:	ab09      	add	r3, sp, #36	@ 0x24
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	6861      	ldr	r1, [r4, #4]
 8008d72:	ec49 8b10 	vmov	d0, r8, r9
 8008d76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	f7ff fed6 	bl	8008b2c <__cvt>
 8008d80:	9b06      	ldr	r3, [sp, #24]
 8008d82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d84:	2b47      	cmp	r3, #71	@ 0x47
 8008d86:	4680      	mov	r8, r0
 8008d88:	d129      	bne.n	8008dde <_printf_float+0x172>
 8008d8a:	1cc8      	adds	r0, r1, #3
 8008d8c:	db02      	blt.n	8008d94 <_printf_float+0x128>
 8008d8e:	6863      	ldr	r3, [r4, #4]
 8008d90:	4299      	cmp	r1, r3
 8008d92:	dd41      	ble.n	8008e18 <_printf_float+0x1ac>
 8008d94:	f1aa 0a02 	sub.w	sl, sl, #2
 8008d98:	fa5f fa8a 	uxtb.w	sl, sl
 8008d9c:	3901      	subs	r1, #1
 8008d9e:	4652      	mov	r2, sl
 8008da0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008da4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008da6:	f7ff ff26 	bl	8008bf6 <__exponent>
 8008daa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dac:	1813      	adds	r3, r2, r0
 8008dae:	2a01      	cmp	r2, #1
 8008db0:	4681      	mov	r9, r0
 8008db2:	6123      	str	r3, [r4, #16]
 8008db4:	dc02      	bgt.n	8008dbc <_printf_float+0x150>
 8008db6:	6822      	ldr	r2, [r4, #0]
 8008db8:	07d2      	lsls	r2, r2, #31
 8008dba:	d501      	bpl.n	8008dc0 <_printf_float+0x154>
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	6123      	str	r3, [r4, #16]
 8008dc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0a2      	beq.n	8008d0e <_printf_float+0xa2>
 8008dc8:	232d      	movs	r3, #45	@ 0x2d
 8008dca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dce:	e79e      	b.n	8008d0e <_printf_float+0xa2>
 8008dd0:	9a06      	ldr	r2, [sp, #24]
 8008dd2:	2a47      	cmp	r2, #71	@ 0x47
 8008dd4:	d1c2      	bne.n	8008d5c <_printf_float+0xf0>
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1c0      	bne.n	8008d5c <_printf_float+0xf0>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e7bd      	b.n	8008d5a <_printf_float+0xee>
 8008dde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008de2:	d9db      	bls.n	8008d9c <_printf_float+0x130>
 8008de4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008de8:	d118      	bne.n	8008e1c <_printf_float+0x1b0>
 8008dea:	2900      	cmp	r1, #0
 8008dec:	6863      	ldr	r3, [r4, #4]
 8008dee:	dd0b      	ble.n	8008e08 <_printf_float+0x19c>
 8008df0:	6121      	str	r1, [r4, #16]
 8008df2:	b913      	cbnz	r3, 8008dfa <_printf_float+0x18e>
 8008df4:	6822      	ldr	r2, [r4, #0]
 8008df6:	07d0      	lsls	r0, r2, #31
 8008df8:	d502      	bpl.n	8008e00 <_printf_float+0x194>
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	440b      	add	r3, r1
 8008dfe:	6123      	str	r3, [r4, #16]
 8008e00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e02:	f04f 0900 	mov.w	r9, #0
 8008e06:	e7db      	b.n	8008dc0 <_printf_float+0x154>
 8008e08:	b913      	cbnz	r3, 8008e10 <_printf_float+0x1a4>
 8008e0a:	6822      	ldr	r2, [r4, #0]
 8008e0c:	07d2      	lsls	r2, r2, #31
 8008e0e:	d501      	bpl.n	8008e14 <_printf_float+0x1a8>
 8008e10:	3302      	adds	r3, #2
 8008e12:	e7f4      	b.n	8008dfe <_printf_float+0x192>
 8008e14:	2301      	movs	r3, #1
 8008e16:	e7f2      	b.n	8008dfe <_printf_float+0x192>
 8008e18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e1e:	4299      	cmp	r1, r3
 8008e20:	db05      	blt.n	8008e2e <_printf_float+0x1c2>
 8008e22:	6823      	ldr	r3, [r4, #0]
 8008e24:	6121      	str	r1, [r4, #16]
 8008e26:	07d8      	lsls	r0, r3, #31
 8008e28:	d5ea      	bpl.n	8008e00 <_printf_float+0x194>
 8008e2a:	1c4b      	adds	r3, r1, #1
 8008e2c:	e7e7      	b.n	8008dfe <_printf_float+0x192>
 8008e2e:	2900      	cmp	r1, #0
 8008e30:	bfd4      	ite	le
 8008e32:	f1c1 0202 	rsble	r2, r1, #2
 8008e36:	2201      	movgt	r2, #1
 8008e38:	4413      	add	r3, r2
 8008e3a:	e7e0      	b.n	8008dfe <_printf_float+0x192>
 8008e3c:	6823      	ldr	r3, [r4, #0]
 8008e3e:	055a      	lsls	r2, r3, #21
 8008e40:	d407      	bmi.n	8008e52 <_printf_float+0x1e6>
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	4642      	mov	r2, r8
 8008e46:	4631      	mov	r1, r6
 8008e48:	4628      	mov	r0, r5
 8008e4a:	47b8      	blx	r7
 8008e4c:	3001      	adds	r0, #1
 8008e4e:	d12b      	bne.n	8008ea8 <_printf_float+0x23c>
 8008e50:	e767      	b.n	8008d22 <_printf_float+0xb6>
 8008e52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e56:	f240 80dd 	bls.w	8009014 <_printf_float+0x3a8>
 8008e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e5e:	2200      	movs	r2, #0
 8008e60:	2300      	movs	r3, #0
 8008e62:	f7f7 fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d033      	beq.n	8008ed2 <_printf_float+0x266>
 8008e6a:	4a37      	ldr	r2, [pc, #220]	@ (8008f48 <_printf_float+0x2dc>)
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	4631      	mov	r1, r6
 8008e70:	4628      	mov	r0, r5
 8008e72:	47b8      	blx	r7
 8008e74:	3001      	adds	r0, #1
 8008e76:	f43f af54 	beq.w	8008d22 <_printf_float+0xb6>
 8008e7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e7e:	4543      	cmp	r3, r8
 8008e80:	db02      	blt.n	8008e88 <_printf_float+0x21c>
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	07d8      	lsls	r0, r3, #31
 8008e86:	d50f      	bpl.n	8008ea8 <_printf_float+0x23c>
 8008e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e8c:	4631      	mov	r1, r6
 8008e8e:	4628      	mov	r0, r5
 8008e90:	47b8      	blx	r7
 8008e92:	3001      	adds	r0, #1
 8008e94:	f43f af45 	beq.w	8008d22 <_printf_float+0xb6>
 8008e98:	f04f 0900 	mov.w	r9, #0
 8008e9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ea0:	f104 0a1a 	add.w	sl, r4, #26
 8008ea4:	45c8      	cmp	r8, r9
 8008ea6:	dc09      	bgt.n	8008ebc <_printf_float+0x250>
 8008ea8:	6823      	ldr	r3, [r4, #0]
 8008eaa:	079b      	lsls	r3, r3, #30
 8008eac:	f100 8103 	bmi.w	80090b6 <_printf_float+0x44a>
 8008eb0:	68e0      	ldr	r0, [r4, #12]
 8008eb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008eb4:	4298      	cmp	r0, r3
 8008eb6:	bfb8      	it	lt
 8008eb8:	4618      	movlt	r0, r3
 8008eba:	e734      	b.n	8008d26 <_printf_float+0xba>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	4652      	mov	r2, sl
 8008ec0:	4631      	mov	r1, r6
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	47b8      	blx	r7
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	f43f af2b 	beq.w	8008d22 <_printf_float+0xb6>
 8008ecc:	f109 0901 	add.w	r9, r9, #1
 8008ed0:	e7e8      	b.n	8008ea4 <_printf_float+0x238>
 8008ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	dc39      	bgt.n	8008f4c <_printf_float+0x2e0>
 8008ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f48 <_printf_float+0x2dc>)
 8008eda:	2301      	movs	r3, #1
 8008edc:	4631      	mov	r1, r6
 8008ede:	4628      	mov	r0, r5
 8008ee0:	47b8      	blx	r7
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	f43f af1d 	beq.w	8008d22 <_printf_float+0xb6>
 8008ee8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008eec:	ea59 0303 	orrs.w	r3, r9, r3
 8008ef0:	d102      	bne.n	8008ef8 <_printf_float+0x28c>
 8008ef2:	6823      	ldr	r3, [r4, #0]
 8008ef4:	07d9      	lsls	r1, r3, #31
 8008ef6:	d5d7      	bpl.n	8008ea8 <_printf_float+0x23c>
 8008ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	47b8      	blx	r7
 8008f02:	3001      	adds	r0, #1
 8008f04:	f43f af0d 	beq.w	8008d22 <_printf_float+0xb6>
 8008f08:	f04f 0a00 	mov.w	sl, #0
 8008f0c:	f104 0b1a 	add.w	fp, r4, #26
 8008f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f12:	425b      	negs	r3, r3
 8008f14:	4553      	cmp	r3, sl
 8008f16:	dc01      	bgt.n	8008f1c <_printf_float+0x2b0>
 8008f18:	464b      	mov	r3, r9
 8008f1a:	e793      	b.n	8008e44 <_printf_float+0x1d8>
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	465a      	mov	r2, fp
 8008f20:	4631      	mov	r1, r6
 8008f22:	4628      	mov	r0, r5
 8008f24:	47b8      	blx	r7
 8008f26:	3001      	adds	r0, #1
 8008f28:	f43f aefb 	beq.w	8008d22 <_printf_float+0xb6>
 8008f2c:	f10a 0a01 	add.w	sl, sl, #1
 8008f30:	e7ee      	b.n	8008f10 <_printf_float+0x2a4>
 8008f32:	bf00      	nop
 8008f34:	7fefffff 	.word	0x7fefffff
 8008f38:	0800e14c 	.word	0x0800e14c
 8008f3c:	0800e148 	.word	0x0800e148
 8008f40:	0800e154 	.word	0x0800e154
 8008f44:	0800e150 	.word	0x0800e150
 8008f48:	0800e158 	.word	0x0800e158
 8008f4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f52:	4553      	cmp	r3, sl
 8008f54:	bfa8      	it	ge
 8008f56:	4653      	movge	r3, sl
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	4699      	mov	r9, r3
 8008f5c:	dc36      	bgt.n	8008fcc <_printf_float+0x360>
 8008f5e:	f04f 0b00 	mov.w	fp, #0
 8008f62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f66:	f104 021a 	add.w	r2, r4, #26
 8008f6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f6c:	9306      	str	r3, [sp, #24]
 8008f6e:	eba3 0309 	sub.w	r3, r3, r9
 8008f72:	455b      	cmp	r3, fp
 8008f74:	dc31      	bgt.n	8008fda <_printf_float+0x36e>
 8008f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f78:	459a      	cmp	sl, r3
 8008f7a:	dc3a      	bgt.n	8008ff2 <_printf_float+0x386>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	07da      	lsls	r2, r3, #31
 8008f80:	d437      	bmi.n	8008ff2 <_printf_float+0x386>
 8008f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f84:	ebaa 0903 	sub.w	r9, sl, r3
 8008f88:	9b06      	ldr	r3, [sp, #24]
 8008f8a:	ebaa 0303 	sub.w	r3, sl, r3
 8008f8e:	4599      	cmp	r9, r3
 8008f90:	bfa8      	it	ge
 8008f92:	4699      	movge	r9, r3
 8008f94:	f1b9 0f00 	cmp.w	r9, #0
 8008f98:	dc33      	bgt.n	8009002 <_printf_float+0x396>
 8008f9a:	f04f 0800 	mov.w	r8, #0
 8008f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fa2:	f104 0b1a 	add.w	fp, r4, #26
 8008fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fa8:	ebaa 0303 	sub.w	r3, sl, r3
 8008fac:	eba3 0309 	sub.w	r3, r3, r9
 8008fb0:	4543      	cmp	r3, r8
 8008fb2:	f77f af79 	ble.w	8008ea8 <_printf_float+0x23c>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	465a      	mov	r2, fp
 8008fba:	4631      	mov	r1, r6
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	47b8      	blx	r7
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	f43f aeae 	beq.w	8008d22 <_printf_float+0xb6>
 8008fc6:	f108 0801 	add.w	r8, r8, #1
 8008fca:	e7ec      	b.n	8008fa6 <_printf_float+0x33a>
 8008fcc:	4642      	mov	r2, r8
 8008fce:	4631      	mov	r1, r6
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	47b8      	blx	r7
 8008fd4:	3001      	adds	r0, #1
 8008fd6:	d1c2      	bne.n	8008f5e <_printf_float+0x2f2>
 8008fd8:	e6a3      	b.n	8008d22 <_printf_float+0xb6>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4631      	mov	r1, r6
 8008fde:	4628      	mov	r0, r5
 8008fe0:	9206      	str	r2, [sp, #24]
 8008fe2:	47b8      	blx	r7
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	f43f ae9c 	beq.w	8008d22 <_printf_float+0xb6>
 8008fea:	9a06      	ldr	r2, [sp, #24]
 8008fec:	f10b 0b01 	add.w	fp, fp, #1
 8008ff0:	e7bb      	b.n	8008f6a <_printf_float+0x2fe>
 8008ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	47b8      	blx	r7
 8008ffc:	3001      	adds	r0, #1
 8008ffe:	d1c0      	bne.n	8008f82 <_printf_float+0x316>
 8009000:	e68f      	b.n	8008d22 <_printf_float+0xb6>
 8009002:	9a06      	ldr	r2, [sp, #24]
 8009004:	464b      	mov	r3, r9
 8009006:	4442      	add	r2, r8
 8009008:	4631      	mov	r1, r6
 800900a:	4628      	mov	r0, r5
 800900c:	47b8      	blx	r7
 800900e:	3001      	adds	r0, #1
 8009010:	d1c3      	bne.n	8008f9a <_printf_float+0x32e>
 8009012:	e686      	b.n	8008d22 <_printf_float+0xb6>
 8009014:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009018:	f1ba 0f01 	cmp.w	sl, #1
 800901c:	dc01      	bgt.n	8009022 <_printf_float+0x3b6>
 800901e:	07db      	lsls	r3, r3, #31
 8009020:	d536      	bpl.n	8009090 <_printf_float+0x424>
 8009022:	2301      	movs	r3, #1
 8009024:	4642      	mov	r2, r8
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	f43f ae78 	beq.w	8008d22 <_printf_float+0xb6>
 8009032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f ae70 	beq.w	8008d22 <_printf_float+0xb6>
 8009042:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009046:	2200      	movs	r2, #0
 8009048:	2300      	movs	r3, #0
 800904a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800904e:	f7f7 fd3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009052:	b9c0      	cbnz	r0, 8009086 <_printf_float+0x41a>
 8009054:	4653      	mov	r3, sl
 8009056:	f108 0201 	add.w	r2, r8, #1
 800905a:	4631      	mov	r1, r6
 800905c:	4628      	mov	r0, r5
 800905e:	47b8      	blx	r7
 8009060:	3001      	adds	r0, #1
 8009062:	d10c      	bne.n	800907e <_printf_float+0x412>
 8009064:	e65d      	b.n	8008d22 <_printf_float+0xb6>
 8009066:	2301      	movs	r3, #1
 8009068:	465a      	mov	r2, fp
 800906a:	4631      	mov	r1, r6
 800906c:	4628      	mov	r0, r5
 800906e:	47b8      	blx	r7
 8009070:	3001      	adds	r0, #1
 8009072:	f43f ae56 	beq.w	8008d22 <_printf_float+0xb6>
 8009076:	f108 0801 	add.w	r8, r8, #1
 800907a:	45d0      	cmp	r8, sl
 800907c:	dbf3      	blt.n	8009066 <_printf_float+0x3fa>
 800907e:	464b      	mov	r3, r9
 8009080:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009084:	e6df      	b.n	8008e46 <_printf_float+0x1da>
 8009086:	f04f 0800 	mov.w	r8, #0
 800908a:	f104 0b1a 	add.w	fp, r4, #26
 800908e:	e7f4      	b.n	800907a <_printf_float+0x40e>
 8009090:	2301      	movs	r3, #1
 8009092:	4642      	mov	r2, r8
 8009094:	e7e1      	b.n	800905a <_printf_float+0x3ee>
 8009096:	2301      	movs	r3, #1
 8009098:	464a      	mov	r2, r9
 800909a:	4631      	mov	r1, r6
 800909c:	4628      	mov	r0, r5
 800909e:	47b8      	blx	r7
 80090a0:	3001      	adds	r0, #1
 80090a2:	f43f ae3e 	beq.w	8008d22 <_printf_float+0xb6>
 80090a6:	f108 0801 	add.w	r8, r8, #1
 80090aa:	68e3      	ldr	r3, [r4, #12]
 80090ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090ae:	1a5b      	subs	r3, r3, r1
 80090b0:	4543      	cmp	r3, r8
 80090b2:	dcf0      	bgt.n	8009096 <_printf_float+0x42a>
 80090b4:	e6fc      	b.n	8008eb0 <_printf_float+0x244>
 80090b6:	f04f 0800 	mov.w	r8, #0
 80090ba:	f104 0919 	add.w	r9, r4, #25
 80090be:	e7f4      	b.n	80090aa <_printf_float+0x43e>

080090c0 <_printf_common>:
 80090c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090c4:	4616      	mov	r6, r2
 80090c6:	4698      	mov	r8, r3
 80090c8:	688a      	ldr	r2, [r1, #8]
 80090ca:	690b      	ldr	r3, [r1, #16]
 80090cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090d0:	4293      	cmp	r3, r2
 80090d2:	bfb8      	it	lt
 80090d4:	4613      	movlt	r3, r2
 80090d6:	6033      	str	r3, [r6, #0]
 80090d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090dc:	4607      	mov	r7, r0
 80090de:	460c      	mov	r4, r1
 80090e0:	b10a      	cbz	r2, 80090e6 <_printf_common+0x26>
 80090e2:	3301      	adds	r3, #1
 80090e4:	6033      	str	r3, [r6, #0]
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	0699      	lsls	r1, r3, #26
 80090ea:	bf42      	ittt	mi
 80090ec:	6833      	ldrmi	r3, [r6, #0]
 80090ee:	3302      	addmi	r3, #2
 80090f0:	6033      	strmi	r3, [r6, #0]
 80090f2:	6825      	ldr	r5, [r4, #0]
 80090f4:	f015 0506 	ands.w	r5, r5, #6
 80090f8:	d106      	bne.n	8009108 <_printf_common+0x48>
 80090fa:	f104 0a19 	add.w	sl, r4, #25
 80090fe:	68e3      	ldr	r3, [r4, #12]
 8009100:	6832      	ldr	r2, [r6, #0]
 8009102:	1a9b      	subs	r3, r3, r2
 8009104:	42ab      	cmp	r3, r5
 8009106:	dc26      	bgt.n	8009156 <_printf_common+0x96>
 8009108:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800910c:	6822      	ldr	r2, [r4, #0]
 800910e:	3b00      	subs	r3, #0
 8009110:	bf18      	it	ne
 8009112:	2301      	movne	r3, #1
 8009114:	0692      	lsls	r2, r2, #26
 8009116:	d42b      	bmi.n	8009170 <_printf_common+0xb0>
 8009118:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800911c:	4641      	mov	r1, r8
 800911e:	4638      	mov	r0, r7
 8009120:	47c8      	blx	r9
 8009122:	3001      	adds	r0, #1
 8009124:	d01e      	beq.n	8009164 <_printf_common+0xa4>
 8009126:	6823      	ldr	r3, [r4, #0]
 8009128:	6922      	ldr	r2, [r4, #16]
 800912a:	f003 0306 	and.w	r3, r3, #6
 800912e:	2b04      	cmp	r3, #4
 8009130:	bf02      	ittt	eq
 8009132:	68e5      	ldreq	r5, [r4, #12]
 8009134:	6833      	ldreq	r3, [r6, #0]
 8009136:	1aed      	subeq	r5, r5, r3
 8009138:	68a3      	ldr	r3, [r4, #8]
 800913a:	bf0c      	ite	eq
 800913c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009140:	2500      	movne	r5, #0
 8009142:	4293      	cmp	r3, r2
 8009144:	bfc4      	itt	gt
 8009146:	1a9b      	subgt	r3, r3, r2
 8009148:	18ed      	addgt	r5, r5, r3
 800914a:	2600      	movs	r6, #0
 800914c:	341a      	adds	r4, #26
 800914e:	42b5      	cmp	r5, r6
 8009150:	d11a      	bne.n	8009188 <_printf_common+0xc8>
 8009152:	2000      	movs	r0, #0
 8009154:	e008      	b.n	8009168 <_printf_common+0xa8>
 8009156:	2301      	movs	r3, #1
 8009158:	4652      	mov	r2, sl
 800915a:	4641      	mov	r1, r8
 800915c:	4638      	mov	r0, r7
 800915e:	47c8      	blx	r9
 8009160:	3001      	adds	r0, #1
 8009162:	d103      	bne.n	800916c <_printf_common+0xac>
 8009164:	f04f 30ff 	mov.w	r0, #4294967295
 8009168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800916c:	3501      	adds	r5, #1
 800916e:	e7c6      	b.n	80090fe <_printf_common+0x3e>
 8009170:	18e1      	adds	r1, r4, r3
 8009172:	1c5a      	adds	r2, r3, #1
 8009174:	2030      	movs	r0, #48	@ 0x30
 8009176:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800917a:	4422      	add	r2, r4
 800917c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009180:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009184:	3302      	adds	r3, #2
 8009186:	e7c7      	b.n	8009118 <_printf_common+0x58>
 8009188:	2301      	movs	r3, #1
 800918a:	4622      	mov	r2, r4
 800918c:	4641      	mov	r1, r8
 800918e:	4638      	mov	r0, r7
 8009190:	47c8      	blx	r9
 8009192:	3001      	adds	r0, #1
 8009194:	d0e6      	beq.n	8009164 <_printf_common+0xa4>
 8009196:	3601      	adds	r6, #1
 8009198:	e7d9      	b.n	800914e <_printf_common+0x8e>
	...

0800919c <_printf_i>:
 800919c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091a0:	7e0f      	ldrb	r7, [r1, #24]
 80091a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091a4:	2f78      	cmp	r7, #120	@ 0x78
 80091a6:	4691      	mov	r9, r2
 80091a8:	4680      	mov	r8, r0
 80091aa:	460c      	mov	r4, r1
 80091ac:	469a      	mov	sl, r3
 80091ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091b2:	d807      	bhi.n	80091c4 <_printf_i+0x28>
 80091b4:	2f62      	cmp	r7, #98	@ 0x62
 80091b6:	d80a      	bhi.n	80091ce <_printf_i+0x32>
 80091b8:	2f00      	cmp	r7, #0
 80091ba:	f000 80d1 	beq.w	8009360 <_printf_i+0x1c4>
 80091be:	2f58      	cmp	r7, #88	@ 0x58
 80091c0:	f000 80b8 	beq.w	8009334 <_printf_i+0x198>
 80091c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091cc:	e03a      	b.n	8009244 <_printf_i+0xa8>
 80091ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091d2:	2b15      	cmp	r3, #21
 80091d4:	d8f6      	bhi.n	80091c4 <_printf_i+0x28>
 80091d6:	a101      	add	r1, pc, #4	@ (adr r1, 80091dc <_printf_i+0x40>)
 80091d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091dc:	08009235 	.word	0x08009235
 80091e0:	08009249 	.word	0x08009249
 80091e4:	080091c5 	.word	0x080091c5
 80091e8:	080091c5 	.word	0x080091c5
 80091ec:	080091c5 	.word	0x080091c5
 80091f0:	080091c5 	.word	0x080091c5
 80091f4:	08009249 	.word	0x08009249
 80091f8:	080091c5 	.word	0x080091c5
 80091fc:	080091c5 	.word	0x080091c5
 8009200:	080091c5 	.word	0x080091c5
 8009204:	080091c5 	.word	0x080091c5
 8009208:	08009347 	.word	0x08009347
 800920c:	08009273 	.word	0x08009273
 8009210:	08009301 	.word	0x08009301
 8009214:	080091c5 	.word	0x080091c5
 8009218:	080091c5 	.word	0x080091c5
 800921c:	08009369 	.word	0x08009369
 8009220:	080091c5 	.word	0x080091c5
 8009224:	08009273 	.word	0x08009273
 8009228:	080091c5 	.word	0x080091c5
 800922c:	080091c5 	.word	0x080091c5
 8009230:	08009309 	.word	0x08009309
 8009234:	6833      	ldr	r3, [r6, #0]
 8009236:	1d1a      	adds	r2, r3, #4
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6032      	str	r2, [r6, #0]
 800923c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009240:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009244:	2301      	movs	r3, #1
 8009246:	e09c      	b.n	8009382 <_printf_i+0x1e6>
 8009248:	6833      	ldr	r3, [r6, #0]
 800924a:	6820      	ldr	r0, [r4, #0]
 800924c:	1d19      	adds	r1, r3, #4
 800924e:	6031      	str	r1, [r6, #0]
 8009250:	0606      	lsls	r6, r0, #24
 8009252:	d501      	bpl.n	8009258 <_printf_i+0xbc>
 8009254:	681d      	ldr	r5, [r3, #0]
 8009256:	e003      	b.n	8009260 <_printf_i+0xc4>
 8009258:	0645      	lsls	r5, r0, #25
 800925a:	d5fb      	bpl.n	8009254 <_printf_i+0xb8>
 800925c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009260:	2d00      	cmp	r5, #0
 8009262:	da03      	bge.n	800926c <_printf_i+0xd0>
 8009264:	232d      	movs	r3, #45	@ 0x2d
 8009266:	426d      	negs	r5, r5
 8009268:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800926c:	4858      	ldr	r0, [pc, #352]	@ (80093d0 <_printf_i+0x234>)
 800926e:	230a      	movs	r3, #10
 8009270:	e011      	b.n	8009296 <_printf_i+0xfa>
 8009272:	6821      	ldr	r1, [r4, #0]
 8009274:	6833      	ldr	r3, [r6, #0]
 8009276:	0608      	lsls	r0, r1, #24
 8009278:	f853 5b04 	ldr.w	r5, [r3], #4
 800927c:	d402      	bmi.n	8009284 <_printf_i+0xe8>
 800927e:	0649      	lsls	r1, r1, #25
 8009280:	bf48      	it	mi
 8009282:	b2ad      	uxthmi	r5, r5
 8009284:	2f6f      	cmp	r7, #111	@ 0x6f
 8009286:	4852      	ldr	r0, [pc, #328]	@ (80093d0 <_printf_i+0x234>)
 8009288:	6033      	str	r3, [r6, #0]
 800928a:	bf14      	ite	ne
 800928c:	230a      	movne	r3, #10
 800928e:	2308      	moveq	r3, #8
 8009290:	2100      	movs	r1, #0
 8009292:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009296:	6866      	ldr	r6, [r4, #4]
 8009298:	60a6      	str	r6, [r4, #8]
 800929a:	2e00      	cmp	r6, #0
 800929c:	db05      	blt.n	80092aa <_printf_i+0x10e>
 800929e:	6821      	ldr	r1, [r4, #0]
 80092a0:	432e      	orrs	r6, r5
 80092a2:	f021 0104 	bic.w	r1, r1, #4
 80092a6:	6021      	str	r1, [r4, #0]
 80092a8:	d04b      	beq.n	8009342 <_printf_i+0x1a6>
 80092aa:	4616      	mov	r6, r2
 80092ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80092b0:	fb03 5711 	mls	r7, r3, r1, r5
 80092b4:	5dc7      	ldrb	r7, [r0, r7]
 80092b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092ba:	462f      	mov	r7, r5
 80092bc:	42bb      	cmp	r3, r7
 80092be:	460d      	mov	r5, r1
 80092c0:	d9f4      	bls.n	80092ac <_printf_i+0x110>
 80092c2:	2b08      	cmp	r3, #8
 80092c4:	d10b      	bne.n	80092de <_printf_i+0x142>
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	07df      	lsls	r7, r3, #31
 80092ca:	d508      	bpl.n	80092de <_printf_i+0x142>
 80092cc:	6923      	ldr	r3, [r4, #16]
 80092ce:	6861      	ldr	r1, [r4, #4]
 80092d0:	4299      	cmp	r1, r3
 80092d2:	bfde      	ittt	le
 80092d4:	2330      	movle	r3, #48	@ 0x30
 80092d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092de:	1b92      	subs	r2, r2, r6
 80092e0:	6122      	str	r2, [r4, #16]
 80092e2:	f8cd a000 	str.w	sl, [sp]
 80092e6:	464b      	mov	r3, r9
 80092e8:	aa03      	add	r2, sp, #12
 80092ea:	4621      	mov	r1, r4
 80092ec:	4640      	mov	r0, r8
 80092ee:	f7ff fee7 	bl	80090c0 <_printf_common>
 80092f2:	3001      	adds	r0, #1
 80092f4:	d14a      	bne.n	800938c <_printf_i+0x1f0>
 80092f6:	f04f 30ff 	mov.w	r0, #4294967295
 80092fa:	b004      	add	sp, #16
 80092fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	f043 0320 	orr.w	r3, r3, #32
 8009306:	6023      	str	r3, [r4, #0]
 8009308:	4832      	ldr	r0, [pc, #200]	@ (80093d4 <_printf_i+0x238>)
 800930a:	2778      	movs	r7, #120	@ 0x78
 800930c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	6831      	ldr	r1, [r6, #0]
 8009314:	061f      	lsls	r7, r3, #24
 8009316:	f851 5b04 	ldr.w	r5, [r1], #4
 800931a:	d402      	bmi.n	8009322 <_printf_i+0x186>
 800931c:	065f      	lsls	r7, r3, #25
 800931e:	bf48      	it	mi
 8009320:	b2ad      	uxthmi	r5, r5
 8009322:	6031      	str	r1, [r6, #0]
 8009324:	07d9      	lsls	r1, r3, #31
 8009326:	bf44      	itt	mi
 8009328:	f043 0320 	orrmi.w	r3, r3, #32
 800932c:	6023      	strmi	r3, [r4, #0]
 800932e:	b11d      	cbz	r5, 8009338 <_printf_i+0x19c>
 8009330:	2310      	movs	r3, #16
 8009332:	e7ad      	b.n	8009290 <_printf_i+0xf4>
 8009334:	4826      	ldr	r0, [pc, #152]	@ (80093d0 <_printf_i+0x234>)
 8009336:	e7e9      	b.n	800930c <_printf_i+0x170>
 8009338:	6823      	ldr	r3, [r4, #0]
 800933a:	f023 0320 	bic.w	r3, r3, #32
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	e7f6      	b.n	8009330 <_printf_i+0x194>
 8009342:	4616      	mov	r6, r2
 8009344:	e7bd      	b.n	80092c2 <_printf_i+0x126>
 8009346:	6833      	ldr	r3, [r6, #0]
 8009348:	6825      	ldr	r5, [r4, #0]
 800934a:	6961      	ldr	r1, [r4, #20]
 800934c:	1d18      	adds	r0, r3, #4
 800934e:	6030      	str	r0, [r6, #0]
 8009350:	062e      	lsls	r6, r5, #24
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	d501      	bpl.n	800935a <_printf_i+0x1be>
 8009356:	6019      	str	r1, [r3, #0]
 8009358:	e002      	b.n	8009360 <_printf_i+0x1c4>
 800935a:	0668      	lsls	r0, r5, #25
 800935c:	d5fb      	bpl.n	8009356 <_printf_i+0x1ba>
 800935e:	8019      	strh	r1, [r3, #0]
 8009360:	2300      	movs	r3, #0
 8009362:	6123      	str	r3, [r4, #16]
 8009364:	4616      	mov	r6, r2
 8009366:	e7bc      	b.n	80092e2 <_printf_i+0x146>
 8009368:	6833      	ldr	r3, [r6, #0]
 800936a:	1d1a      	adds	r2, r3, #4
 800936c:	6032      	str	r2, [r6, #0]
 800936e:	681e      	ldr	r6, [r3, #0]
 8009370:	6862      	ldr	r2, [r4, #4]
 8009372:	2100      	movs	r1, #0
 8009374:	4630      	mov	r0, r6
 8009376:	f7f6 ff2b 	bl	80001d0 <memchr>
 800937a:	b108      	cbz	r0, 8009380 <_printf_i+0x1e4>
 800937c:	1b80      	subs	r0, r0, r6
 800937e:	6060      	str	r0, [r4, #4]
 8009380:	6863      	ldr	r3, [r4, #4]
 8009382:	6123      	str	r3, [r4, #16]
 8009384:	2300      	movs	r3, #0
 8009386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800938a:	e7aa      	b.n	80092e2 <_printf_i+0x146>
 800938c:	6923      	ldr	r3, [r4, #16]
 800938e:	4632      	mov	r2, r6
 8009390:	4649      	mov	r1, r9
 8009392:	4640      	mov	r0, r8
 8009394:	47d0      	blx	sl
 8009396:	3001      	adds	r0, #1
 8009398:	d0ad      	beq.n	80092f6 <_printf_i+0x15a>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	079b      	lsls	r3, r3, #30
 800939e:	d413      	bmi.n	80093c8 <_printf_i+0x22c>
 80093a0:	68e0      	ldr	r0, [r4, #12]
 80093a2:	9b03      	ldr	r3, [sp, #12]
 80093a4:	4298      	cmp	r0, r3
 80093a6:	bfb8      	it	lt
 80093a8:	4618      	movlt	r0, r3
 80093aa:	e7a6      	b.n	80092fa <_printf_i+0x15e>
 80093ac:	2301      	movs	r3, #1
 80093ae:	4632      	mov	r2, r6
 80093b0:	4649      	mov	r1, r9
 80093b2:	4640      	mov	r0, r8
 80093b4:	47d0      	blx	sl
 80093b6:	3001      	adds	r0, #1
 80093b8:	d09d      	beq.n	80092f6 <_printf_i+0x15a>
 80093ba:	3501      	adds	r5, #1
 80093bc:	68e3      	ldr	r3, [r4, #12]
 80093be:	9903      	ldr	r1, [sp, #12]
 80093c0:	1a5b      	subs	r3, r3, r1
 80093c2:	42ab      	cmp	r3, r5
 80093c4:	dcf2      	bgt.n	80093ac <_printf_i+0x210>
 80093c6:	e7eb      	b.n	80093a0 <_printf_i+0x204>
 80093c8:	2500      	movs	r5, #0
 80093ca:	f104 0619 	add.w	r6, r4, #25
 80093ce:	e7f5      	b.n	80093bc <_printf_i+0x220>
 80093d0:	0800e15a 	.word	0x0800e15a
 80093d4:	0800e16b 	.word	0x0800e16b

080093d8 <_scanf_float>:
 80093d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093dc:	b087      	sub	sp, #28
 80093de:	4691      	mov	r9, r2
 80093e0:	9303      	str	r3, [sp, #12]
 80093e2:	688b      	ldr	r3, [r1, #8]
 80093e4:	1e5a      	subs	r2, r3, #1
 80093e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80093ea:	bf81      	itttt	hi
 80093ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80093f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80093f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80093f8:	608b      	strhi	r3, [r1, #8]
 80093fa:	680b      	ldr	r3, [r1, #0]
 80093fc:	460a      	mov	r2, r1
 80093fe:	f04f 0500 	mov.w	r5, #0
 8009402:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009406:	f842 3b1c 	str.w	r3, [r2], #28
 800940a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800940e:	4680      	mov	r8, r0
 8009410:	460c      	mov	r4, r1
 8009412:	bf98      	it	ls
 8009414:	f04f 0b00 	movls.w	fp, #0
 8009418:	9201      	str	r2, [sp, #4]
 800941a:	4616      	mov	r6, r2
 800941c:	46aa      	mov	sl, r5
 800941e:	462f      	mov	r7, r5
 8009420:	9502      	str	r5, [sp, #8]
 8009422:	68a2      	ldr	r2, [r4, #8]
 8009424:	b15a      	cbz	r2, 800943e <_scanf_float+0x66>
 8009426:	f8d9 3000 	ldr.w	r3, [r9]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	2b4e      	cmp	r3, #78	@ 0x4e
 800942e:	d863      	bhi.n	80094f8 <_scanf_float+0x120>
 8009430:	2b40      	cmp	r3, #64	@ 0x40
 8009432:	d83b      	bhi.n	80094ac <_scanf_float+0xd4>
 8009434:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009438:	b2c8      	uxtb	r0, r1
 800943a:	280e      	cmp	r0, #14
 800943c:	d939      	bls.n	80094b2 <_scanf_float+0xda>
 800943e:	b11f      	cbz	r7, 8009448 <_scanf_float+0x70>
 8009440:	6823      	ldr	r3, [r4, #0]
 8009442:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009446:	6023      	str	r3, [r4, #0]
 8009448:	f10a 3aff 	add.w	sl, sl, #4294967295
 800944c:	f1ba 0f01 	cmp.w	sl, #1
 8009450:	f200 8114 	bhi.w	800967c <_scanf_float+0x2a4>
 8009454:	9b01      	ldr	r3, [sp, #4]
 8009456:	429e      	cmp	r6, r3
 8009458:	f200 8105 	bhi.w	8009666 <_scanf_float+0x28e>
 800945c:	2001      	movs	r0, #1
 800945e:	b007      	add	sp, #28
 8009460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009468:	2a0d      	cmp	r2, #13
 800946a:	d8e8      	bhi.n	800943e <_scanf_float+0x66>
 800946c:	a101      	add	r1, pc, #4	@ (adr r1, 8009474 <_scanf_float+0x9c>)
 800946e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009472:	bf00      	nop
 8009474:	080095bd 	.word	0x080095bd
 8009478:	0800943f 	.word	0x0800943f
 800947c:	0800943f 	.word	0x0800943f
 8009480:	0800943f 	.word	0x0800943f
 8009484:	08009619 	.word	0x08009619
 8009488:	080095f3 	.word	0x080095f3
 800948c:	0800943f 	.word	0x0800943f
 8009490:	0800943f 	.word	0x0800943f
 8009494:	080095cb 	.word	0x080095cb
 8009498:	0800943f 	.word	0x0800943f
 800949c:	0800943f 	.word	0x0800943f
 80094a0:	0800943f 	.word	0x0800943f
 80094a4:	0800943f 	.word	0x0800943f
 80094a8:	08009587 	.word	0x08009587
 80094ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80094b0:	e7da      	b.n	8009468 <_scanf_float+0x90>
 80094b2:	290e      	cmp	r1, #14
 80094b4:	d8c3      	bhi.n	800943e <_scanf_float+0x66>
 80094b6:	a001      	add	r0, pc, #4	@ (adr r0, 80094bc <_scanf_float+0xe4>)
 80094b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80094bc:	08009577 	.word	0x08009577
 80094c0:	0800943f 	.word	0x0800943f
 80094c4:	08009577 	.word	0x08009577
 80094c8:	08009607 	.word	0x08009607
 80094cc:	0800943f 	.word	0x0800943f
 80094d0:	08009519 	.word	0x08009519
 80094d4:	0800955d 	.word	0x0800955d
 80094d8:	0800955d 	.word	0x0800955d
 80094dc:	0800955d 	.word	0x0800955d
 80094e0:	0800955d 	.word	0x0800955d
 80094e4:	0800955d 	.word	0x0800955d
 80094e8:	0800955d 	.word	0x0800955d
 80094ec:	0800955d 	.word	0x0800955d
 80094f0:	0800955d 	.word	0x0800955d
 80094f4:	0800955d 	.word	0x0800955d
 80094f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80094fa:	d809      	bhi.n	8009510 <_scanf_float+0x138>
 80094fc:	2b60      	cmp	r3, #96	@ 0x60
 80094fe:	d8b1      	bhi.n	8009464 <_scanf_float+0x8c>
 8009500:	2b54      	cmp	r3, #84	@ 0x54
 8009502:	d07b      	beq.n	80095fc <_scanf_float+0x224>
 8009504:	2b59      	cmp	r3, #89	@ 0x59
 8009506:	d19a      	bne.n	800943e <_scanf_float+0x66>
 8009508:	2d07      	cmp	r5, #7
 800950a:	d198      	bne.n	800943e <_scanf_float+0x66>
 800950c:	2508      	movs	r5, #8
 800950e:	e02f      	b.n	8009570 <_scanf_float+0x198>
 8009510:	2b74      	cmp	r3, #116	@ 0x74
 8009512:	d073      	beq.n	80095fc <_scanf_float+0x224>
 8009514:	2b79      	cmp	r3, #121	@ 0x79
 8009516:	e7f6      	b.n	8009506 <_scanf_float+0x12e>
 8009518:	6821      	ldr	r1, [r4, #0]
 800951a:	05c8      	lsls	r0, r1, #23
 800951c:	d51e      	bpl.n	800955c <_scanf_float+0x184>
 800951e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009522:	6021      	str	r1, [r4, #0]
 8009524:	3701      	adds	r7, #1
 8009526:	f1bb 0f00 	cmp.w	fp, #0
 800952a:	d003      	beq.n	8009534 <_scanf_float+0x15c>
 800952c:	3201      	adds	r2, #1
 800952e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009532:	60a2      	str	r2, [r4, #8]
 8009534:	68a3      	ldr	r3, [r4, #8]
 8009536:	3b01      	subs	r3, #1
 8009538:	60a3      	str	r3, [r4, #8]
 800953a:	6923      	ldr	r3, [r4, #16]
 800953c:	3301      	adds	r3, #1
 800953e:	6123      	str	r3, [r4, #16]
 8009540:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009544:	3b01      	subs	r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	f8c9 3004 	str.w	r3, [r9, #4]
 800954c:	f340 8082 	ble.w	8009654 <_scanf_float+0x27c>
 8009550:	f8d9 3000 	ldr.w	r3, [r9]
 8009554:	3301      	adds	r3, #1
 8009556:	f8c9 3000 	str.w	r3, [r9]
 800955a:	e762      	b.n	8009422 <_scanf_float+0x4a>
 800955c:	eb1a 0105 	adds.w	r1, sl, r5
 8009560:	f47f af6d 	bne.w	800943e <_scanf_float+0x66>
 8009564:	6822      	ldr	r2, [r4, #0]
 8009566:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800956a:	6022      	str	r2, [r4, #0]
 800956c:	460d      	mov	r5, r1
 800956e:	468a      	mov	sl, r1
 8009570:	f806 3b01 	strb.w	r3, [r6], #1
 8009574:	e7de      	b.n	8009534 <_scanf_float+0x15c>
 8009576:	6822      	ldr	r2, [r4, #0]
 8009578:	0610      	lsls	r0, r2, #24
 800957a:	f57f af60 	bpl.w	800943e <_scanf_float+0x66>
 800957e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009582:	6022      	str	r2, [r4, #0]
 8009584:	e7f4      	b.n	8009570 <_scanf_float+0x198>
 8009586:	f1ba 0f00 	cmp.w	sl, #0
 800958a:	d10c      	bne.n	80095a6 <_scanf_float+0x1ce>
 800958c:	b977      	cbnz	r7, 80095ac <_scanf_float+0x1d4>
 800958e:	6822      	ldr	r2, [r4, #0]
 8009590:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009594:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009598:	d108      	bne.n	80095ac <_scanf_float+0x1d4>
 800959a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800959e:	6022      	str	r2, [r4, #0]
 80095a0:	f04f 0a01 	mov.w	sl, #1
 80095a4:	e7e4      	b.n	8009570 <_scanf_float+0x198>
 80095a6:	f1ba 0f02 	cmp.w	sl, #2
 80095aa:	d050      	beq.n	800964e <_scanf_float+0x276>
 80095ac:	2d01      	cmp	r5, #1
 80095ae:	d002      	beq.n	80095b6 <_scanf_float+0x1de>
 80095b0:	2d04      	cmp	r5, #4
 80095b2:	f47f af44 	bne.w	800943e <_scanf_float+0x66>
 80095b6:	3501      	adds	r5, #1
 80095b8:	b2ed      	uxtb	r5, r5
 80095ba:	e7d9      	b.n	8009570 <_scanf_float+0x198>
 80095bc:	f1ba 0f01 	cmp.w	sl, #1
 80095c0:	f47f af3d 	bne.w	800943e <_scanf_float+0x66>
 80095c4:	f04f 0a02 	mov.w	sl, #2
 80095c8:	e7d2      	b.n	8009570 <_scanf_float+0x198>
 80095ca:	b975      	cbnz	r5, 80095ea <_scanf_float+0x212>
 80095cc:	2f00      	cmp	r7, #0
 80095ce:	f47f af37 	bne.w	8009440 <_scanf_float+0x68>
 80095d2:	6822      	ldr	r2, [r4, #0]
 80095d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80095d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80095dc:	f040 8103 	bne.w	80097e6 <_scanf_float+0x40e>
 80095e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80095e4:	6022      	str	r2, [r4, #0]
 80095e6:	2501      	movs	r5, #1
 80095e8:	e7c2      	b.n	8009570 <_scanf_float+0x198>
 80095ea:	2d03      	cmp	r5, #3
 80095ec:	d0e3      	beq.n	80095b6 <_scanf_float+0x1de>
 80095ee:	2d05      	cmp	r5, #5
 80095f0:	e7df      	b.n	80095b2 <_scanf_float+0x1da>
 80095f2:	2d02      	cmp	r5, #2
 80095f4:	f47f af23 	bne.w	800943e <_scanf_float+0x66>
 80095f8:	2503      	movs	r5, #3
 80095fa:	e7b9      	b.n	8009570 <_scanf_float+0x198>
 80095fc:	2d06      	cmp	r5, #6
 80095fe:	f47f af1e 	bne.w	800943e <_scanf_float+0x66>
 8009602:	2507      	movs	r5, #7
 8009604:	e7b4      	b.n	8009570 <_scanf_float+0x198>
 8009606:	6822      	ldr	r2, [r4, #0]
 8009608:	0591      	lsls	r1, r2, #22
 800960a:	f57f af18 	bpl.w	800943e <_scanf_float+0x66>
 800960e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009612:	6022      	str	r2, [r4, #0]
 8009614:	9702      	str	r7, [sp, #8]
 8009616:	e7ab      	b.n	8009570 <_scanf_float+0x198>
 8009618:	6822      	ldr	r2, [r4, #0]
 800961a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800961e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009622:	d005      	beq.n	8009630 <_scanf_float+0x258>
 8009624:	0550      	lsls	r0, r2, #21
 8009626:	f57f af0a 	bpl.w	800943e <_scanf_float+0x66>
 800962a:	2f00      	cmp	r7, #0
 800962c:	f000 80db 	beq.w	80097e6 <_scanf_float+0x40e>
 8009630:	0591      	lsls	r1, r2, #22
 8009632:	bf58      	it	pl
 8009634:	9902      	ldrpl	r1, [sp, #8]
 8009636:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800963a:	bf58      	it	pl
 800963c:	1a79      	subpl	r1, r7, r1
 800963e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009642:	bf58      	it	pl
 8009644:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009648:	6022      	str	r2, [r4, #0]
 800964a:	2700      	movs	r7, #0
 800964c:	e790      	b.n	8009570 <_scanf_float+0x198>
 800964e:	f04f 0a03 	mov.w	sl, #3
 8009652:	e78d      	b.n	8009570 <_scanf_float+0x198>
 8009654:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009658:	4649      	mov	r1, r9
 800965a:	4640      	mov	r0, r8
 800965c:	4798      	blx	r3
 800965e:	2800      	cmp	r0, #0
 8009660:	f43f aedf 	beq.w	8009422 <_scanf_float+0x4a>
 8009664:	e6eb      	b.n	800943e <_scanf_float+0x66>
 8009666:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800966a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800966e:	464a      	mov	r2, r9
 8009670:	4640      	mov	r0, r8
 8009672:	4798      	blx	r3
 8009674:	6923      	ldr	r3, [r4, #16]
 8009676:	3b01      	subs	r3, #1
 8009678:	6123      	str	r3, [r4, #16]
 800967a:	e6eb      	b.n	8009454 <_scanf_float+0x7c>
 800967c:	1e6b      	subs	r3, r5, #1
 800967e:	2b06      	cmp	r3, #6
 8009680:	d824      	bhi.n	80096cc <_scanf_float+0x2f4>
 8009682:	2d02      	cmp	r5, #2
 8009684:	d836      	bhi.n	80096f4 <_scanf_float+0x31c>
 8009686:	9b01      	ldr	r3, [sp, #4]
 8009688:	429e      	cmp	r6, r3
 800968a:	f67f aee7 	bls.w	800945c <_scanf_float+0x84>
 800968e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009692:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009696:	464a      	mov	r2, r9
 8009698:	4640      	mov	r0, r8
 800969a:	4798      	blx	r3
 800969c:	6923      	ldr	r3, [r4, #16]
 800969e:	3b01      	subs	r3, #1
 80096a0:	6123      	str	r3, [r4, #16]
 80096a2:	e7f0      	b.n	8009686 <_scanf_float+0x2ae>
 80096a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096a8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80096ac:	464a      	mov	r2, r9
 80096ae:	4640      	mov	r0, r8
 80096b0:	4798      	blx	r3
 80096b2:	6923      	ldr	r3, [r4, #16]
 80096b4:	3b01      	subs	r3, #1
 80096b6:	6123      	str	r3, [r4, #16]
 80096b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096bc:	fa5f fa8a 	uxtb.w	sl, sl
 80096c0:	f1ba 0f02 	cmp.w	sl, #2
 80096c4:	d1ee      	bne.n	80096a4 <_scanf_float+0x2cc>
 80096c6:	3d03      	subs	r5, #3
 80096c8:	b2ed      	uxtb	r5, r5
 80096ca:	1b76      	subs	r6, r6, r5
 80096cc:	6823      	ldr	r3, [r4, #0]
 80096ce:	05da      	lsls	r2, r3, #23
 80096d0:	d530      	bpl.n	8009734 <_scanf_float+0x35c>
 80096d2:	055b      	lsls	r3, r3, #21
 80096d4:	d511      	bpl.n	80096fa <_scanf_float+0x322>
 80096d6:	9b01      	ldr	r3, [sp, #4]
 80096d8:	429e      	cmp	r6, r3
 80096da:	f67f aebf 	bls.w	800945c <_scanf_float+0x84>
 80096de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096e6:	464a      	mov	r2, r9
 80096e8:	4640      	mov	r0, r8
 80096ea:	4798      	blx	r3
 80096ec:	6923      	ldr	r3, [r4, #16]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	6123      	str	r3, [r4, #16]
 80096f2:	e7f0      	b.n	80096d6 <_scanf_float+0x2fe>
 80096f4:	46aa      	mov	sl, r5
 80096f6:	46b3      	mov	fp, r6
 80096f8:	e7de      	b.n	80096b8 <_scanf_float+0x2e0>
 80096fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80096fe:	6923      	ldr	r3, [r4, #16]
 8009700:	2965      	cmp	r1, #101	@ 0x65
 8009702:	f103 33ff 	add.w	r3, r3, #4294967295
 8009706:	f106 35ff 	add.w	r5, r6, #4294967295
 800970a:	6123      	str	r3, [r4, #16]
 800970c:	d00c      	beq.n	8009728 <_scanf_float+0x350>
 800970e:	2945      	cmp	r1, #69	@ 0x45
 8009710:	d00a      	beq.n	8009728 <_scanf_float+0x350>
 8009712:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009716:	464a      	mov	r2, r9
 8009718:	4640      	mov	r0, r8
 800971a:	4798      	blx	r3
 800971c:	6923      	ldr	r3, [r4, #16]
 800971e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009722:	3b01      	subs	r3, #1
 8009724:	1eb5      	subs	r5, r6, #2
 8009726:	6123      	str	r3, [r4, #16]
 8009728:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800972c:	464a      	mov	r2, r9
 800972e:	4640      	mov	r0, r8
 8009730:	4798      	blx	r3
 8009732:	462e      	mov	r6, r5
 8009734:	6822      	ldr	r2, [r4, #0]
 8009736:	f012 0210 	ands.w	r2, r2, #16
 800973a:	d001      	beq.n	8009740 <_scanf_float+0x368>
 800973c:	2000      	movs	r0, #0
 800973e:	e68e      	b.n	800945e <_scanf_float+0x86>
 8009740:	7032      	strb	r2, [r6, #0]
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009748:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800974c:	d125      	bne.n	800979a <_scanf_float+0x3c2>
 800974e:	9b02      	ldr	r3, [sp, #8]
 8009750:	429f      	cmp	r7, r3
 8009752:	d00a      	beq.n	800976a <_scanf_float+0x392>
 8009754:	1bda      	subs	r2, r3, r7
 8009756:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800975a:	429e      	cmp	r6, r3
 800975c:	bf28      	it	cs
 800975e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009762:	4922      	ldr	r1, [pc, #136]	@ (80097ec <_scanf_float+0x414>)
 8009764:	4630      	mov	r0, r6
 8009766:	f000 f977 	bl	8009a58 <siprintf>
 800976a:	9901      	ldr	r1, [sp, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	4640      	mov	r0, r8
 8009770:	f002 fd06 	bl	800c180 <_strtod_r>
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	6821      	ldr	r1, [r4, #0]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f011 0f02 	tst.w	r1, #2
 800977e:	ec57 6b10 	vmov	r6, r7, d0
 8009782:	f103 0204 	add.w	r2, r3, #4
 8009786:	d015      	beq.n	80097b4 <_scanf_float+0x3dc>
 8009788:	9903      	ldr	r1, [sp, #12]
 800978a:	600a      	str	r2, [r1, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	e9c3 6700 	strd	r6, r7, [r3]
 8009792:	68e3      	ldr	r3, [r4, #12]
 8009794:	3301      	adds	r3, #1
 8009796:	60e3      	str	r3, [r4, #12]
 8009798:	e7d0      	b.n	800973c <_scanf_float+0x364>
 800979a:	9b04      	ldr	r3, [sp, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d0e4      	beq.n	800976a <_scanf_float+0x392>
 80097a0:	9905      	ldr	r1, [sp, #20]
 80097a2:	230a      	movs	r3, #10
 80097a4:	3101      	adds	r1, #1
 80097a6:	4640      	mov	r0, r8
 80097a8:	f002 fd6a 	bl	800c280 <_strtol_r>
 80097ac:	9b04      	ldr	r3, [sp, #16]
 80097ae:	9e05      	ldr	r6, [sp, #20]
 80097b0:	1ac2      	subs	r2, r0, r3
 80097b2:	e7d0      	b.n	8009756 <_scanf_float+0x37e>
 80097b4:	f011 0f04 	tst.w	r1, #4
 80097b8:	9903      	ldr	r1, [sp, #12]
 80097ba:	600a      	str	r2, [r1, #0]
 80097bc:	d1e6      	bne.n	800978c <_scanf_float+0x3b4>
 80097be:	681d      	ldr	r5, [r3, #0]
 80097c0:	4632      	mov	r2, r6
 80097c2:	463b      	mov	r3, r7
 80097c4:	4630      	mov	r0, r6
 80097c6:	4639      	mov	r1, r7
 80097c8:	f7f7 f9b0 	bl	8000b2c <__aeabi_dcmpun>
 80097cc:	b128      	cbz	r0, 80097da <_scanf_float+0x402>
 80097ce:	4808      	ldr	r0, [pc, #32]	@ (80097f0 <_scanf_float+0x418>)
 80097d0:	f000 faca 	bl	8009d68 <nanf>
 80097d4:	ed85 0a00 	vstr	s0, [r5]
 80097d8:	e7db      	b.n	8009792 <_scanf_float+0x3ba>
 80097da:	4630      	mov	r0, r6
 80097dc:	4639      	mov	r1, r7
 80097de:	f7f7 fa03 	bl	8000be8 <__aeabi_d2f>
 80097e2:	6028      	str	r0, [r5, #0]
 80097e4:	e7d5      	b.n	8009792 <_scanf_float+0x3ba>
 80097e6:	2700      	movs	r7, #0
 80097e8:	e62e      	b.n	8009448 <_scanf_float+0x70>
 80097ea:	bf00      	nop
 80097ec:	0800e17c 	.word	0x0800e17c
 80097f0:	0800e2bd 	.word	0x0800e2bd

080097f4 <std>:
 80097f4:	2300      	movs	r3, #0
 80097f6:	b510      	push	{r4, lr}
 80097f8:	4604      	mov	r4, r0
 80097fa:	e9c0 3300 	strd	r3, r3, [r0]
 80097fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009802:	6083      	str	r3, [r0, #8]
 8009804:	8181      	strh	r1, [r0, #12]
 8009806:	6643      	str	r3, [r0, #100]	@ 0x64
 8009808:	81c2      	strh	r2, [r0, #14]
 800980a:	6183      	str	r3, [r0, #24]
 800980c:	4619      	mov	r1, r3
 800980e:	2208      	movs	r2, #8
 8009810:	305c      	adds	r0, #92	@ 0x5c
 8009812:	f000 fa1b 	bl	8009c4c <memset>
 8009816:	4b0d      	ldr	r3, [pc, #52]	@ (800984c <std+0x58>)
 8009818:	6263      	str	r3, [r4, #36]	@ 0x24
 800981a:	4b0d      	ldr	r3, [pc, #52]	@ (8009850 <std+0x5c>)
 800981c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800981e:	4b0d      	ldr	r3, [pc, #52]	@ (8009854 <std+0x60>)
 8009820:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009822:	4b0d      	ldr	r3, [pc, #52]	@ (8009858 <std+0x64>)
 8009824:	6323      	str	r3, [r4, #48]	@ 0x30
 8009826:	4b0d      	ldr	r3, [pc, #52]	@ (800985c <std+0x68>)
 8009828:	6224      	str	r4, [r4, #32]
 800982a:	429c      	cmp	r4, r3
 800982c:	d006      	beq.n	800983c <std+0x48>
 800982e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009832:	4294      	cmp	r4, r2
 8009834:	d002      	beq.n	800983c <std+0x48>
 8009836:	33d0      	adds	r3, #208	@ 0xd0
 8009838:	429c      	cmp	r4, r3
 800983a:	d105      	bne.n	8009848 <std+0x54>
 800983c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009844:	f000 ba7e 	b.w	8009d44 <__retarget_lock_init_recursive>
 8009848:	bd10      	pop	{r4, pc}
 800984a:	bf00      	nop
 800984c:	08009a9d 	.word	0x08009a9d
 8009850:	08009abf 	.word	0x08009abf
 8009854:	08009af7 	.word	0x08009af7
 8009858:	08009b1b 	.word	0x08009b1b
 800985c:	20000a08 	.word	0x20000a08

08009860 <stdio_exit_handler>:
 8009860:	4a02      	ldr	r2, [pc, #8]	@ (800986c <stdio_exit_handler+0xc>)
 8009862:	4903      	ldr	r1, [pc, #12]	@ (8009870 <stdio_exit_handler+0x10>)
 8009864:	4803      	ldr	r0, [pc, #12]	@ (8009874 <stdio_exit_handler+0x14>)
 8009866:	f000 b869 	b.w	800993c <_fwalk_sglue>
 800986a:	bf00      	nop
 800986c:	2000009c 	.word	0x2000009c
 8009870:	0800c8c1 	.word	0x0800c8c1
 8009874:	200000ac 	.word	0x200000ac

08009878 <cleanup_stdio>:
 8009878:	6841      	ldr	r1, [r0, #4]
 800987a:	4b0c      	ldr	r3, [pc, #48]	@ (80098ac <cleanup_stdio+0x34>)
 800987c:	4299      	cmp	r1, r3
 800987e:	b510      	push	{r4, lr}
 8009880:	4604      	mov	r4, r0
 8009882:	d001      	beq.n	8009888 <cleanup_stdio+0x10>
 8009884:	f003 f81c 	bl	800c8c0 <_fflush_r>
 8009888:	68a1      	ldr	r1, [r4, #8]
 800988a:	4b09      	ldr	r3, [pc, #36]	@ (80098b0 <cleanup_stdio+0x38>)
 800988c:	4299      	cmp	r1, r3
 800988e:	d002      	beq.n	8009896 <cleanup_stdio+0x1e>
 8009890:	4620      	mov	r0, r4
 8009892:	f003 f815 	bl	800c8c0 <_fflush_r>
 8009896:	68e1      	ldr	r1, [r4, #12]
 8009898:	4b06      	ldr	r3, [pc, #24]	@ (80098b4 <cleanup_stdio+0x3c>)
 800989a:	4299      	cmp	r1, r3
 800989c:	d004      	beq.n	80098a8 <cleanup_stdio+0x30>
 800989e:	4620      	mov	r0, r4
 80098a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a4:	f003 b80c 	b.w	800c8c0 <_fflush_r>
 80098a8:	bd10      	pop	{r4, pc}
 80098aa:	bf00      	nop
 80098ac:	20000a08 	.word	0x20000a08
 80098b0:	20000a70 	.word	0x20000a70
 80098b4:	20000ad8 	.word	0x20000ad8

080098b8 <global_stdio_init.part.0>:
 80098b8:	b510      	push	{r4, lr}
 80098ba:	4b0b      	ldr	r3, [pc, #44]	@ (80098e8 <global_stdio_init.part.0+0x30>)
 80098bc:	4c0b      	ldr	r4, [pc, #44]	@ (80098ec <global_stdio_init.part.0+0x34>)
 80098be:	4a0c      	ldr	r2, [pc, #48]	@ (80098f0 <global_stdio_init.part.0+0x38>)
 80098c0:	601a      	str	r2, [r3, #0]
 80098c2:	4620      	mov	r0, r4
 80098c4:	2200      	movs	r2, #0
 80098c6:	2104      	movs	r1, #4
 80098c8:	f7ff ff94 	bl	80097f4 <std>
 80098cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098d0:	2201      	movs	r2, #1
 80098d2:	2109      	movs	r1, #9
 80098d4:	f7ff ff8e 	bl	80097f4 <std>
 80098d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098dc:	2202      	movs	r2, #2
 80098de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098e2:	2112      	movs	r1, #18
 80098e4:	f7ff bf86 	b.w	80097f4 <std>
 80098e8:	20000b40 	.word	0x20000b40
 80098ec:	20000a08 	.word	0x20000a08
 80098f0:	08009861 	.word	0x08009861

080098f4 <__sfp_lock_acquire>:
 80098f4:	4801      	ldr	r0, [pc, #4]	@ (80098fc <__sfp_lock_acquire+0x8>)
 80098f6:	f000 ba26 	b.w	8009d46 <__retarget_lock_acquire_recursive>
 80098fa:	bf00      	nop
 80098fc:	20000b49 	.word	0x20000b49

08009900 <__sfp_lock_release>:
 8009900:	4801      	ldr	r0, [pc, #4]	@ (8009908 <__sfp_lock_release+0x8>)
 8009902:	f000 ba21 	b.w	8009d48 <__retarget_lock_release_recursive>
 8009906:	bf00      	nop
 8009908:	20000b49 	.word	0x20000b49

0800990c <__sinit>:
 800990c:	b510      	push	{r4, lr}
 800990e:	4604      	mov	r4, r0
 8009910:	f7ff fff0 	bl	80098f4 <__sfp_lock_acquire>
 8009914:	6a23      	ldr	r3, [r4, #32]
 8009916:	b11b      	cbz	r3, 8009920 <__sinit+0x14>
 8009918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800991c:	f7ff bff0 	b.w	8009900 <__sfp_lock_release>
 8009920:	4b04      	ldr	r3, [pc, #16]	@ (8009934 <__sinit+0x28>)
 8009922:	6223      	str	r3, [r4, #32]
 8009924:	4b04      	ldr	r3, [pc, #16]	@ (8009938 <__sinit+0x2c>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1f5      	bne.n	8009918 <__sinit+0xc>
 800992c:	f7ff ffc4 	bl	80098b8 <global_stdio_init.part.0>
 8009930:	e7f2      	b.n	8009918 <__sinit+0xc>
 8009932:	bf00      	nop
 8009934:	08009879 	.word	0x08009879
 8009938:	20000b40 	.word	0x20000b40

0800993c <_fwalk_sglue>:
 800993c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009940:	4607      	mov	r7, r0
 8009942:	4688      	mov	r8, r1
 8009944:	4614      	mov	r4, r2
 8009946:	2600      	movs	r6, #0
 8009948:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800994c:	f1b9 0901 	subs.w	r9, r9, #1
 8009950:	d505      	bpl.n	800995e <_fwalk_sglue+0x22>
 8009952:	6824      	ldr	r4, [r4, #0]
 8009954:	2c00      	cmp	r4, #0
 8009956:	d1f7      	bne.n	8009948 <_fwalk_sglue+0xc>
 8009958:	4630      	mov	r0, r6
 800995a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800995e:	89ab      	ldrh	r3, [r5, #12]
 8009960:	2b01      	cmp	r3, #1
 8009962:	d907      	bls.n	8009974 <_fwalk_sglue+0x38>
 8009964:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009968:	3301      	adds	r3, #1
 800996a:	d003      	beq.n	8009974 <_fwalk_sglue+0x38>
 800996c:	4629      	mov	r1, r5
 800996e:	4638      	mov	r0, r7
 8009970:	47c0      	blx	r8
 8009972:	4306      	orrs	r6, r0
 8009974:	3568      	adds	r5, #104	@ 0x68
 8009976:	e7e9      	b.n	800994c <_fwalk_sglue+0x10>

08009978 <iprintf>:
 8009978:	b40f      	push	{r0, r1, r2, r3}
 800997a:	b507      	push	{r0, r1, r2, lr}
 800997c:	4906      	ldr	r1, [pc, #24]	@ (8009998 <iprintf+0x20>)
 800997e:	ab04      	add	r3, sp, #16
 8009980:	6808      	ldr	r0, [r1, #0]
 8009982:	f853 2b04 	ldr.w	r2, [r3], #4
 8009986:	6881      	ldr	r1, [r0, #8]
 8009988:	9301      	str	r3, [sp, #4]
 800998a:	f002 fdfd 	bl	800c588 <_vfiprintf_r>
 800998e:	b003      	add	sp, #12
 8009990:	f85d eb04 	ldr.w	lr, [sp], #4
 8009994:	b004      	add	sp, #16
 8009996:	4770      	bx	lr
 8009998:	200000a8 	.word	0x200000a8

0800999c <_puts_r>:
 800999c:	6a03      	ldr	r3, [r0, #32]
 800999e:	b570      	push	{r4, r5, r6, lr}
 80099a0:	6884      	ldr	r4, [r0, #8]
 80099a2:	4605      	mov	r5, r0
 80099a4:	460e      	mov	r6, r1
 80099a6:	b90b      	cbnz	r3, 80099ac <_puts_r+0x10>
 80099a8:	f7ff ffb0 	bl	800990c <__sinit>
 80099ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099ae:	07db      	lsls	r3, r3, #31
 80099b0:	d405      	bmi.n	80099be <_puts_r+0x22>
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	0598      	lsls	r0, r3, #22
 80099b6:	d402      	bmi.n	80099be <_puts_r+0x22>
 80099b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ba:	f000 f9c4 	bl	8009d46 <__retarget_lock_acquire_recursive>
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	0719      	lsls	r1, r3, #28
 80099c2:	d502      	bpl.n	80099ca <_puts_r+0x2e>
 80099c4:	6923      	ldr	r3, [r4, #16]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d135      	bne.n	8009a36 <_puts_r+0x9a>
 80099ca:	4621      	mov	r1, r4
 80099cc:	4628      	mov	r0, r5
 80099ce:	f000 f8e7 	bl	8009ba0 <__swsetup_r>
 80099d2:	b380      	cbz	r0, 8009a36 <_puts_r+0x9a>
 80099d4:	f04f 35ff 	mov.w	r5, #4294967295
 80099d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099da:	07da      	lsls	r2, r3, #31
 80099dc:	d405      	bmi.n	80099ea <_puts_r+0x4e>
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	059b      	lsls	r3, r3, #22
 80099e2:	d402      	bmi.n	80099ea <_puts_r+0x4e>
 80099e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099e6:	f000 f9af 	bl	8009d48 <__retarget_lock_release_recursive>
 80099ea:	4628      	mov	r0, r5
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	da04      	bge.n	80099fc <_puts_r+0x60>
 80099f2:	69a2      	ldr	r2, [r4, #24]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	dc17      	bgt.n	8009a28 <_puts_r+0x8c>
 80099f8:	290a      	cmp	r1, #10
 80099fa:	d015      	beq.n	8009a28 <_puts_r+0x8c>
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	6022      	str	r2, [r4, #0]
 8009a02:	7019      	strb	r1, [r3, #0]
 8009a04:	68a3      	ldr	r3, [r4, #8]
 8009a06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	60a3      	str	r3, [r4, #8]
 8009a0e:	2900      	cmp	r1, #0
 8009a10:	d1ed      	bne.n	80099ee <_puts_r+0x52>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	da11      	bge.n	8009a3a <_puts_r+0x9e>
 8009a16:	4622      	mov	r2, r4
 8009a18:	210a      	movs	r1, #10
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 f881 	bl	8009b22 <__swbuf_r>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d0d7      	beq.n	80099d4 <_puts_r+0x38>
 8009a24:	250a      	movs	r5, #10
 8009a26:	e7d7      	b.n	80099d8 <_puts_r+0x3c>
 8009a28:	4622      	mov	r2, r4
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	f000 f879 	bl	8009b22 <__swbuf_r>
 8009a30:	3001      	adds	r0, #1
 8009a32:	d1e7      	bne.n	8009a04 <_puts_r+0x68>
 8009a34:	e7ce      	b.n	80099d4 <_puts_r+0x38>
 8009a36:	3e01      	subs	r6, #1
 8009a38:	e7e4      	b.n	8009a04 <_puts_r+0x68>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	6022      	str	r2, [r4, #0]
 8009a40:	220a      	movs	r2, #10
 8009a42:	701a      	strb	r2, [r3, #0]
 8009a44:	e7ee      	b.n	8009a24 <_puts_r+0x88>
	...

08009a48 <puts>:
 8009a48:	4b02      	ldr	r3, [pc, #8]	@ (8009a54 <puts+0xc>)
 8009a4a:	4601      	mov	r1, r0
 8009a4c:	6818      	ldr	r0, [r3, #0]
 8009a4e:	f7ff bfa5 	b.w	800999c <_puts_r>
 8009a52:	bf00      	nop
 8009a54:	200000a8 	.word	0x200000a8

08009a58 <siprintf>:
 8009a58:	b40e      	push	{r1, r2, r3}
 8009a5a:	b510      	push	{r4, lr}
 8009a5c:	b09d      	sub	sp, #116	@ 0x74
 8009a5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009a60:	9002      	str	r0, [sp, #8]
 8009a62:	9006      	str	r0, [sp, #24]
 8009a64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009a68:	480a      	ldr	r0, [pc, #40]	@ (8009a94 <siprintf+0x3c>)
 8009a6a:	9107      	str	r1, [sp, #28]
 8009a6c:	9104      	str	r1, [sp, #16]
 8009a6e:	490a      	ldr	r1, [pc, #40]	@ (8009a98 <siprintf+0x40>)
 8009a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a74:	9105      	str	r1, [sp, #20]
 8009a76:	2400      	movs	r4, #0
 8009a78:	a902      	add	r1, sp, #8
 8009a7a:	6800      	ldr	r0, [r0, #0]
 8009a7c:	9301      	str	r3, [sp, #4]
 8009a7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009a80:	f002 fc5c 	bl	800c33c <_svfiprintf_r>
 8009a84:	9b02      	ldr	r3, [sp, #8]
 8009a86:	701c      	strb	r4, [r3, #0]
 8009a88:	b01d      	add	sp, #116	@ 0x74
 8009a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a8e:	b003      	add	sp, #12
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	200000a8 	.word	0x200000a8
 8009a98:	ffff0208 	.word	0xffff0208

08009a9c <__sread>:
 8009a9c:	b510      	push	{r4, lr}
 8009a9e:	460c      	mov	r4, r1
 8009aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aa4:	f000 f900 	bl	8009ca8 <_read_r>
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	bfab      	itete	ge
 8009aac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009aae:	89a3      	ldrhlt	r3, [r4, #12]
 8009ab0:	181b      	addge	r3, r3, r0
 8009ab2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ab6:	bfac      	ite	ge
 8009ab8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009aba:	81a3      	strhlt	r3, [r4, #12]
 8009abc:	bd10      	pop	{r4, pc}

08009abe <__swrite>:
 8009abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac2:	461f      	mov	r7, r3
 8009ac4:	898b      	ldrh	r3, [r1, #12]
 8009ac6:	05db      	lsls	r3, r3, #23
 8009ac8:	4605      	mov	r5, r0
 8009aca:	460c      	mov	r4, r1
 8009acc:	4616      	mov	r6, r2
 8009ace:	d505      	bpl.n	8009adc <__swrite+0x1e>
 8009ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ad4:	2302      	movs	r3, #2
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f000 f8d4 	bl	8009c84 <_lseek_r>
 8009adc:	89a3      	ldrh	r3, [r4, #12]
 8009ade:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ae2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009ae6:	81a3      	strh	r3, [r4, #12]
 8009ae8:	4632      	mov	r2, r6
 8009aea:	463b      	mov	r3, r7
 8009aec:	4628      	mov	r0, r5
 8009aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009af2:	f000 b8eb 	b.w	8009ccc <_write_r>

08009af6 <__sseek>:
 8009af6:	b510      	push	{r4, lr}
 8009af8:	460c      	mov	r4, r1
 8009afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009afe:	f000 f8c1 	bl	8009c84 <_lseek_r>
 8009b02:	1c43      	adds	r3, r0, #1
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	bf15      	itete	ne
 8009b08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009b0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009b0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009b12:	81a3      	strheq	r3, [r4, #12]
 8009b14:	bf18      	it	ne
 8009b16:	81a3      	strhne	r3, [r4, #12]
 8009b18:	bd10      	pop	{r4, pc}

08009b1a <__sclose>:
 8009b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b1e:	f000 b8a1 	b.w	8009c64 <_close_r>

08009b22 <__swbuf_r>:
 8009b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b24:	460e      	mov	r6, r1
 8009b26:	4614      	mov	r4, r2
 8009b28:	4605      	mov	r5, r0
 8009b2a:	b118      	cbz	r0, 8009b34 <__swbuf_r+0x12>
 8009b2c:	6a03      	ldr	r3, [r0, #32]
 8009b2e:	b90b      	cbnz	r3, 8009b34 <__swbuf_r+0x12>
 8009b30:	f7ff feec 	bl	800990c <__sinit>
 8009b34:	69a3      	ldr	r3, [r4, #24]
 8009b36:	60a3      	str	r3, [r4, #8]
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	071a      	lsls	r2, r3, #28
 8009b3c:	d501      	bpl.n	8009b42 <__swbuf_r+0x20>
 8009b3e:	6923      	ldr	r3, [r4, #16]
 8009b40:	b943      	cbnz	r3, 8009b54 <__swbuf_r+0x32>
 8009b42:	4621      	mov	r1, r4
 8009b44:	4628      	mov	r0, r5
 8009b46:	f000 f82b 	bl	8009ba0 <__swsetup_r>
 8009b4a:	b118      	cbz	r0, 8009b54 <__swbuf_r+0x32>
 8009b4c:	f04f 37ff 	mov.w	r7, #4294967295
 8009b50:	4638      	mov	r0, r7
 8009b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b54:	6823      	ldr	r3, [r4, #0]
 8009b56:	6922      	ldr	r2, [r4, #16]
 8009b58:	1a98      	subs	r0, r3, r2
 8009b5a:	6963      	ldr	r3, [r4, #20]
 8009b5c:	b2f6      	uxtb	r6, r6
 8009b5e:	4283      	cmp	r3, r0
 8009b60:	4637      	mov	r7, r6
 8009b62:	dc05      	bgt.n	8009b70 <__swbuf_r+0x4e>
 8009b64:	4621      	mov	r1, r4
 8009b66:	4628      	mov	r0, r5
 8009b68:	f002 feaa 	bl	800c8c0 <_fflush_r>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d1ed      	bne.n	8009b4c <__swbuf_r+0x2a>
 8009b70:	68a3      	ldr	r3, [r4, #8]
 8009b72:	3b01      	subs	r3, #1
 8009b74:	60a3      	str	r3, [r4, #8]
 8009b76:	6823      	ldr	r3, [r4, #0]
 8009b78:	1c5a      	adds	r2, r3, #1
 8009b7a:	6022      	str	r2, [r4, #0]
 8009b7c:	701e      	strb	r6, [r3, #0]
 8009b7e:	6962      	ldr	r2, [r4, #20]
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d004      	beq.n	8009b90 <__swbuf_r+0x6e>
 8009b86:	89a3      	ldrh	r3, [r4, #12]
 8009b88:	07db      	lsls	r3, r3, #31
 8009b8a:	d5e1      	bpl.n	8009b50 <__swbuf_r+0x2e>
 8009b8c:	2e0a      	cmp	r6, #10
 8009b8e:	d1df      	bne.n	8009b50 <__swbuf_r+0x2e>
 8009b90:	4621      	mov	r1, r4
 8009b92:	4628      	mov	r0, r5
 8009b94:	f002 fe94 	bl	800c8c0 <_fflush_r>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d0d9      	beq.n	8009b50 <__swbuf_r+0x2e>
 8009b9c:	e7d6      	b.n	8009b4c <__swbuf_r+0x2a>
	...

08009ba0 <__swsetup_r>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	4b29      	ldr	r3, [pc, #164]	@ (8009c48 <__swsetup_r+0xa8>)
 8009ba4:	4605      	mov	r5, r0
 8009ba6:	6818      	ldr	r0, [r3, #0]
 8009ba8:	460c      	mov	r4, r1
 8009baa:	b118      	cbz	r0, 8009bb4 <__swsetup_r+0x14>
 8009bac:	6a03      	ldr	r3, [r0, #32]
 8009bae:	b90b      	cbnz	r3, 8009bb4 <__swsetup_r+0x14>
 8009bb0:	f7ff feac 	bl	800990c <__sinit>
 8009bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bb8:	0719      	lsls	r1, r3, #28
 8009bba:	d422      	bmi.n	8009c02 <__swsetup_r+0x62>
 8009bbc:	06da      	lsls	r2, r3, #27
 8009bbe:	d407      	bmi.n	8009bd0 <__swsetup_r+0x30>
 8009bc0:	2209      	movs	r2, #9
 8009bc2:	602a      	str	r2, [r5, #0]
 8009bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	f04f 30ff 	mov.w	r0, #4294967295
 8009bce:	e033      	b.n	8009c38 <__swsetup_r+0x98>
 8009bd0:	0758      	lsls	r0, r3, #29
 8009bd2:	d512      	bpl.n	8009bfa <__swsetup_r+0x5a>
 8009bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bd6:	b141      	cbz	r1, 8009bea <__swsetup_r+0x4a>
 8009bd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bdc:	4299      	cmp	r1, r3
 8009bde:	d002      	beq.n	8009be6 <__swsetup_r+0x46>
 8009be0:	4628      	mov	r0, r5
 8009be2:	f000 ff21 	bl	800aa28 <_free_r>
 8009be6:	2300      	movs	r3, #0
 8009be8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bea:	89a3      	ldrh	r3, [r4, #12]
 8009bec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009bf0:	81a3      	strh	r3, [r4, #12]
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	6063      	str	r3, [r4, #4]
 8009bf6:	6923      	ldr	r3, [r4, #16]
 8009bf8:	6023      	str	r3, [r4, #0]
 8009bfa:	89a3      	ldrh	r3, [r4, #12]
 8009bfc:	f043 0308 	orr.w	r3, r3, #8
 8009c00:	81a3      	strh	r3, [r4, #12]
 8009c02:	6923      	ldr	r3, [r4, #16]
 8009c04:	b94b      	cbnz	r3, 8009c1a <__swsetup_r+0x7a>
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	d003      	beq.n	8009c1a <__swsetup_r+0x7a>
 8009c12:	4621      	mov	r1, r4
 8009c14:	4628      	mov	r0, r5
 8009c16:	f002 fea1 	bl	800c95c <__smakebuf_r>
 8009c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c1e:	f013 0201 	ands.w	r2, r3, #1
 8009c22:	d00a      	beq.n	8009c3a <__swsetup_r+0x9a>
 8009c24:	2200      	movs	r2, #0
 8009c26:	60a2      	str	r2, [r4, #8]
 8009c28:	6962      	ldr	r2, [r4, #20]
 8009c2a:	4252      	negs	r2, r2
 8009c2c:	61a2      	str	r2, [r4, #24]
 8009c2e:	6922      	ldr	r2, [r4, #16]
 8009c30:	b942      	cbnz	r2, 8009c44 <__swsetup_r+0xa4>
 8009c32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c36:	d1c5      	bne.n	8009bc4 <__swsetup_r+0x24>
 8009c38:	bd38      	pop	{r3, r4, r5, pc}
 8009c3a:	0799      	lsls	r1, r3, #30
 8009c3c:	bf58      	it	pl
 8009c3e:	6962      	ldrpl	r2, [r4, #20]
 8009c40:	60a2      	str	r2, [r4, #8]
 8009c42:	e7f4      	b.n	8009c2e <__swsetup_r+0x8e>
 8009c44:	2000      	movs	r0, #0
 8009c46:	e7f7      	b.n	8009c38 <__swsetup_r+0x98>
 8009c48:	200000a8 	.word	0x200000a8

08009c4c <memset>:
 8009c4c:	4402      	add	r2, r0
 8009c4e:	4603      	mov	r3, r0
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d100      	bne.n	8009c56 <memset+0xa>
 8009c54:	4770      	bx	lr
 8009c56:	f803 1b01 	strb.w	r1, [r3], #1
 8009c5a:	e7f9      	b.n	8009c50 <memset+0x4>

08009c5c <_localeconv_r>:
 8009c5c:	4800      	ldr	r0, [pc, #0]	@ (8009c60 <_localeconv_r+0x4>)
 8009c5e:	4770      	bx	lr
 8009c60:	200001e8 	.word	0x200001e8

08009c64 <_close_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4d06      	ldr	r5, [pc, #24]	@ (8009c80 <_close_r+0x1c>)
 8009c68:	2300      	movs	r3, #0
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	602b      	str	r3, [r5, #0]
 8009c70:	f7fa f94a 	bl	8003f08 <_close>
 8009c74:	1c43      	adds	r3, r0, #1
 8009c76:	d102      	bne.n	8009c7e <_close_r+0x1a>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	b103      	cbz	r3, 8009c7e <_close_r+0x1a>
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	bd38      	pop	{r3, r4, r5, pc}
 8009c80:	20000b44 	.word	0x20000b44

08009c84 <_lseek_r>:
 8009c84:	b538      	push	{r3, r4, r5, lr}
 8009c86:	4d07      	ldr	r5, [pc, #28]	@ (8009ca4 <_lseek_r+0x20>)
 8009c88:	4604      	mov	r4, r0
 8009c8a:	4608      	mov	r0, r1
 8009c8c:	4611      	mov	r1, r2
 8009c8e:	2200      	movs	r2, #0
 8009c90:	602a      	str	r2, [r5, #0]
 8009c92:	461a      	mov	r2, r3
 8009c94:	f7fa f95f 	bl	8003f56 <_lseek>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_lseek_r+0x1e>
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_lseek_r+0x1e>
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	20000b44 	.word	0x20000b44

08009ca8 <_read_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d07      	ldr	r5, [pc, #28]	@ (8009cc8 <_read_r+0x20>)
 8009cac:	4604      	mov	r4, r0
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	602a      	str	r2, [r5, #0]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f7fa f909 	bl	8003ece <_read>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d102      	bne.n	8009cc6 <_read_r+0x1e>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	b103      	cbz	r3, 8009cc6 <_read_r+0x1e>
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	bd38      	pop	{r3, r4, r5, pc}
 8009cc8:	20000b44 	.word	0x20000b44

08009ccc <_write_r>:
 8009ccc:	b538      	push	{r3, r4, r5, lr}
 8009cce:	4d07      	ldr	r5, [pc, #28]	@ (8009cec <_write_r+0x20>)
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	4608      	mov	r0, r1
 8009cd4:	4611      	mov	r1, r2
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	602a      	str	r2, [r5, #0]
 8009cda:	461a      	mov	r2, r3
 8009cdc:	f7f7 febe 	bl	8001a5c <_write>
 8009ce0:	1c43      	adds	r3, r0, #1
 8009ce2:	d102      	bne.n	8009cea <_write_r+0x1e>
 8009ce4:	682b      	ldr	r3, [r5, #0]
 8009ce6:	b103      	cbz	r3, 8009cea <_write_r+0x1e>
 8009ce8:	6023      	str	r3, [r4, #0]
 8009cea:	bd38      	pop	{r3, r4, r5, pc}
 8009cec:	20000b44 	.word	0x20000b44

08009cf0 <__errno>:
 8009cf0:	4b01      	ldr	r3, [pc, #4]	@ (8009cf8 <__errno+0x8>)
 8009cf2:	6818      	ldr	r0, [r3, #0]
 8009cf4:	4770      	bx	lr
 8009cf6:	bf00      	nop
 8009cf8:	200000a8 	.word	0x200000a8

08009cfc <__libc_init_array>:
 8009cfc:	b570      	push	{r4, r5, r6, lr}
 8009cfe:	4d0d      	ldr	r5, [pc, #52]	@ (8009d34 <__libc_init_array+0x38>)
 8009d00:	4c0d      	ldr	r4, [pc, #52]	@ (8009d38 <__libc_init_array+0x3c>)
 8009d02:	1b64      	subs	r4, r4, r5
 8009d04:	10a4      	asrs	r4, r4, #2
 8009d06:	2600      	movs	r6, #0
 8009d08:	42a6      	cmp	r6, r4
 8009d0a:	d109      	bne.n	8009d20 <__libc_init_array+0x24>
 8009d0c:	4d0b      	ldr	r5, [pc, #44]	@ (8009d3c <__libc_init_array+0x40>)
 8009d0e:	4c0c      	ldr	r4, [pc, #48]	@ (8009d40 <__libc_init_array+0x44>)
 8009d10:	f003 fe50 	bl	800d9b4 <_init>
 8009d14:	1b64      	subs	r4, r4, r5
 8009d16:	10a4      	asrs	r4, r4, #2
 8009d18:	2600      	movs	r6, #0
 8009d1a:	42a6      	cmp	r6, r4
 8009d1c:	d105      	bne.n	8009d2a <__libc_init_array+0x2e>
 8009d1e:	bd70      	pop	{r4, r5, r6, pc}
 8009d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d24:	4798      	blx	r3
 8009d26:	3601      	adds	r6, #1
 8009d28:	e7ee      	b.n	8009d08 <__libc_init_array+0xc>
 8009d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d2e:	4798      	blx	r3
 8009d30:	3601      	adds	r6, #1
 8009d32:	e7f2      	b.n	8009d1a <__libc_init_array+0x1e>
 8009d34:	0800e600 	.word	0x0800e600
 8009d38:	0800e600 	.word	0x0800e600
 8009d3c:	0800e600 	.word	0x0800e600
 8009d40:	0800e604 	.word	0x0800e604

08009d44 <__retarget_lock_init_recursive>:
 8009d44:	4770      	bx	lr

08009d46 <__retarget_lock_acquire_recursive>:
 8009d46:	4770      	bx	lr

08009d48 <__retarget_lock_release_recursive>:
 8009d48:	4770      	bx	lr

08009d4a <memcpy>:
 8009d4a:	440a      	add	r2, r1
 8009d4c:	4291      	cmp	r1, r2
 8009d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d52:	d100      	bne.n	8009d56 <memcpy+0xc>
 8009d54:	4770      	bx	lr
 8009d56:	b510      	push	{r4, lr}
 8009d58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d60:	4291      	cmp	r1, r2
 8009d62:	d1f9      	bne.n	8009d58 <memcpy+0xe>
 8009d64:	bd10      	pop	{r4, pc}
	...

08009d68 <nanf>:
 8009d68:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009d70 <nanf+0x8>
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	7fc00000 	.word	0x7fc00000

08009d74 <quorem>:
 8009d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d78:	6903      	ldr	r3, [r0, #16]
 8009d7a:	690c      	ldr	r4, [r1, #16]
 8009d7c:	42a3      	cmp	r3, r4
 8009d7e:	4607      	mov	r7, r0
 8009d80:	db7e      	blt.n	8009e80 <quorem+0x10c>
 8009d82:	3c01      	subs	r4, #1
 8009d84:	f101 0814 	add.w	r8, r1, #20
 8009d88:	00a3      	lsls	r3, r4, #2
 8009d8a:	f100 0514 	add.w	r5, r0, #20
 8009d8e:	9300      	str	r3, [sp, #0]
 8009d90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d94:	9301      	str	r3, [sp, #4]
 8009d96:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	429a      	cmp	r2, r3
 8009da2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009da6:	fbb2 f6f3 	udiv	r6, r2, r3
 8009daa:	d32e      	bcc.n	8009e0a <quorem+0x96>
 8009dac:	f04f 0a00 	mov.w	sl, #0
 8009db0:	46c4      	mov	ip, r8
 8009db2:	46ae      	mov	lr, r5
 8009db4:	46d3      	mov	fp, sl
 8009db6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009dba:	b298      	uxth	r0, r3
 8009dbc:	fb06 a000 	mla	r0, r6, r0, sl
 8009dc0:	0c02      	lsrs	r2, r0, #16
 8009dc2:	0c1b      	lsrs	r3, r3, #16
 8009dc4:	fb06 2303 	mla	r3, r6, r3, r2
 8009dc8:	f8de 2000 	ldr.w	r2, [lr]
 8009dcc:	b280      	uxth	r0, r0
 8009dce:	b292      	uxth	r2, r2
 8009dd0:	1a12      	subs	r2, r2, r0
 8009dd2:	445a      	add	r2, fp
 8009dd4:	f8de 0000 	ldr.w	r0, [lr]
 8009dd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ddc:	b29b      	uxth	r3, r3
 8009dde:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009de2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009de6:	b292      	uxth	r2, r2
 8009de8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009dec:	45e1      	cmp	r9, ip
 8009dee:	f84e 2b04 	str.w	r2, [lr], #4
 8009df2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009df6:	d2de      	bcs.n	8009db6 <quorem+0x42>
 8009df8:	9b00      	ldr	r3, [sp, #0]
 8009dfa:	58eb      	ldr	r3, [r5, r3]
 8009dfc:	b92b      	cbnz	r3, 8009e0a <quorem+0x96>
 8009dfe:	9b01      	ldr	r3, [sp, #4]
 8009e00:	3b04      	subs	r3, #4
 8009e02:	429d      	cmp	r5, r3
 8009e04:	461a      	mov	r2, r3
 8009e06:	d32f      	bcc.n	8009e68 <quorem+0xf4>
 8009e08:	613c      	str	r4, [r7, #16]
 8009e0a:	4638      	mov	r0, r7
 8009e0c:	f001 f9c8 	bl	800b1a0 <__mcmp>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	db25      	blt.n	8009e60 <quorem+0xec>
 8009e14:	4629      	mov	r1, r5
 8009e16:	2000      	movs	r0, #0
 8009e18:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e1c:	f8d1 c000 	ldr.w	ip, [r1]
 8009e20:	fa1f fe82 	uxth.w	lr, r2
 8009e24:	fa1f f38c 	uxth.w	r3, ip
 8009e28:	eba3 030e 	sub.w	r3, r3, lr
 8009e2c:	4403      	add	r3, r0
 8009e2e:	0c12      	lsrs	r2, r2, #16
 8009e30:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e34:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e3e:	45c1      	cmp	r9, r8
 8009e40:	f841 3b04 	str.w	r3, [r1], #4
 8009e44:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e48:	d2e6      	bcs.n	8009e18 <quorem+0xa4>
 8009e4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e52:	b922      	cbnz	r2, 8009e5e <quorem+0xea>
 8009e54:	3b04      	subs	r3, #4
 8009e56:	429d      	cmp	r5, r3
 8009e58:	461a      	mov	r2, r3
 8009e5a:	d30b      	bcc.n	8009e74 <quorem+0x100>
 8009e5c:	613c      	str	r4, [r7, #16]
 8009e5e:	3601      	adds	r6, #1
 8009e60:	4630      	mov	r0, r6
 8009e62:	b003      	add	sp, #12
 8009e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e68:	6812      	ldr	r2, [r2, #0]
 8009e6a:	3b04      	subs	r3, #4
 8009e6c:	2a00      	cmp	r2, #0
 8009e6e:	d1cb      	bne.n	8009e08 <quorem+0x94>
 8009e70:	3c01      	subs	r4, #1
 8009e72:	e7c6      	b.n	8009e02 <quorem+0x8e>
 8009e74:	6812      	ldr	r2, [r2, #0]
 8009e76:	3b04      	subs	r3, #4
 8009e78:	2a00      	cmp	r2, #0
 8009e7a:	d1ef      	bne.n	8009e5c <quorem+0xe8>
 8009e7c:	3c01      	subs	r4, #1
 8009e7e:	e7ea      	b.n	8009e56 <quorem+0xe2>
 8009e80:	2000      	movs	r0, #0
 8009e82:	e7ee      	b.n	8009e62 <quorem+0xee>
 8009e84:	0000      	movs	r0, r0
	...

08009e88 <_dtoa_r>:
 8009e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e8c:	69c7      	ldr	r7, [r0, #28]
 8009e8e:	b097      	sub	sp, #92	@ 0x5c
 8009e90:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009e94:	ec55 4b10 	vmov	r4, r5, d0
 8009e98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009e9a:	9107      	str	r1, [sp, #28]
 8009e9c:	4681      	mov	r9, r0
 8009e9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ea0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ea2:	b97f      	cbnz	r7, 8009ec4 <_dtoa_r+0x3c>
 8009ea4:	2010      	movs	r0, #16
 8009ea6:	f000 fe09 	bl	800aabc <malloc>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	f8c9 001c 	str.w	r0, [r9, #28]
 8009eb0:	b920      	cbnz	r0, 8009ebc <_dtoa_r+0x34>
 8009eb2:	4ba9      	ldr	r3, [pc, #676]	@ (800a158 <_dtoa_r+0x2d0>)
 8009eb4:	21ef      	movs	r1, #239	@ 0xef
 8009eb6:	48a9      	ldr	r0, [pc, #676]	@ (800a15c <_dtoa_r+0x2d4>)
 8009eb8:	f002 fdf2 	bl	800caa0 <__assert_func>
 8009ebc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009ec0:	6007      	str	r7, [r0, #0]
 8009ec2:	60c7      	str	r7, [r0, #12]
 8009ec4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ec8:	6819      	ldr	r1, [r3, #0]
 8009eca:	b159      	cbz	r1, 8009ee4 <_dtoa_r+0x5c>
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	604a      	str	r2, [r1, #4]
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	4093      	lsls	r3, r2
 8009ed4:	608b      	str	r3, [r1, #8]
 8009ed6:	4648      	mov	r0, r9
 8009ed8:	f000 fee6 	bl	800aca8 <_Bfree>
 8009edc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	601a      	str	r2, [r3, #0]
 8009ee4:	1e2b      	subs	r3, r5, #0
 8009ee6:	bfb9      	ittee	lt
 8009ee8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009eec:	9305      	strlt	r3, [sp, #20]
 8009eee:	2300      	movge	r3, #0
 8009ef0:	6033      	strge	r3, [r6, #0]
 8009ef2:	9f05      	ldr	r7, [sp, #20]
 8009ef4:	4b9a      	ldr	r3, [pc, #616]	@ (800a160 <_dtoa_r+0x2d8>)
 8009ef6:	bfbc      	itt	lt
 8009ef8:	2201      	movlt	r2, #1
 8009efa:	6032      	strlt	r2, [r6, #0]
 8009efc:	43bb      	bics	r3, r7
 8009efe:	d112      	bne.n	8009f26 <_dtoa_r+0x9e>
 8009f00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f0c:	4323      	orrs	r3, r4
 8009f0e:	f000 855a 	beq.w	800a9c6 <_dtoa_r+0xb3e>
 8009f12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a174 <_dtoa_r+0x2ec>
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f000 855c 	beq.w	800a9d6 <_dtoa_r+0xb4e>
 8009f1e:	f10a 0303 	add.w	r3, sl, #3
 8009f22:	f000 bd56 	b.w	800a9d2 <_dtoa_r+0xb4a>
 8009f26:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	ec51 0b17 	vmov	r0, r1, d7
 8009f30:	2300      	movs	r3, #0
 8009f32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009f36:	f7f6 fdc7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f3a:	4680      	mov	r8, r0
 8009f3c:	b158      	cbz	r0, 8009f56 <_dtoa_r+0xce>
 8009f3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f40:	2301      	movs	r3, #1
 8009f42:	6013      	str	r3, [r2, #0]
 8009f44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f46:	b113      	cbz	r3, 8009f4e <_dtoa_r+0xc6>
 8009f48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009f4a:	4b86      	ldr	r3, [pc, #536]	@ (800a164 <_dtoa_r+0x2dc>)
 8009f4c:	6013      	str	r3, [r2, #0]
 8009f4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a178 <_dtoa_r+0x2f0>
 8009f52:	f000 bd40 	b.w	800a9d6 <_dtoa_r+0xb4e>
 8009f56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009f5a:	aa14      	add	r2, sp, #80	@ 0x50
 8009f5c:	a915      	add	r1, sp, #84	@ 0x54
 8009f5e:	4648      	mov	r0, r9
 8009f60:	f001 fa3e 	bl	800b3e0 <__d2b>
 8009f64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009f68:	9002      	str	r0, [sp, #8]
 8009f6a:	2e00      	cmp	r6, #0
 8009f6c:	d078      	beq.n	800a060 <_dtoa_r+0x1d8>
 8009f6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009f80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009f84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009f88:	4619      	mov	r1, r3
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	4b76      	ldr	r3, [pc, #472]	@ (800a168 <_dtoa_r+0x2e0>)
 8009f8e:	f7f6 f97b 	bl	8000288 <__aeabi_dsub>
 8009f92:	a36b      	add	r3, pc, #428	@ (adr r3, 800a140 <_dtoa_r+0x2b8>)
 8009f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f98:	f7f6 fb2e 	bl	80005f8 <__aeabi_dmul>
 8009f9c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a148 <_dtoa_r+0x2c0>)
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	f7f6 f973 	bl	800028c <__adddf3>
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	4630      	mov	r0, r6
 8009faa:	460d      	mov	r5, r1
 8009fac:	f7f6 faba 	bl	8000524 <__aeabi_i2d>
 8009fb0:	a367      	add	r3, pc, #412	@ (adr r3, 800a150 <_dtoa_r+0x2c8>)
 8009fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb6:	f7f6 fb1f 	bl	80005f8 <__aeabi_dmul>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	4629      	mov	r1, r5
 8009fc2:	f7f6 f963 	bl	800028c <__adddf3>
 8009fc6:	4604      	mov	r4, r0
 8009fc8:	460d      	mov	r5, r1
 8009fca:	f7f6 fdc5 	bl	8000b58 <__aeabi_d2iz>
 8009fce:	2200      	movs	r2, #0
 8009fd0:	4607      	mov	r7, r0
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	4629      	mov	r1, r5
 8009fd8:	f7f6 fd80 	bl	8000adc <__aeabi_dcmplt>
 8009fdc:	b140      	cbz	r0, 8009ff0 <_dtoa_r+0x168>
 8009fde:	4638      	mov	r0, r7
 8009fe0:	f7f6 faa0 	bl	8000524 <__aeabi_i2d>
 8009fe4:	4622      	mov	r2, r4
 8009fe6:	462b      	mov	r3, r5
 8009fe8:	f7f6 fd6e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fec:	b900      	cbnz	r0, 8009ff0 <_dtoa_r+0x168>
 8009fee:	3f01      	subs	r7, #1
 8009ff0:	2f16      	cmp	r7, #22
 8009ff2:	d852      	bhi.n	800a09a <_dtoa_r+0x212>
 8009ff4:	4b5d      	ldr	r3, [pc, #372]	@ (800a16c <_dtoa_r+0x2e4>)
 8009ff6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a002:	f7f6 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800a006:	2800      	cmp	r0, #0
 800a008:	d049      	beq.n	800a09e <_dtoa_r+0x216>
 800a00a:	3f01      	subs	r7, #1
 800a00c:	2300      	movs	r3, #0
 800a00e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a010:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a012:	1b9b      	subs	r3, r3, r6
 800a014:	1e5a      	subs	r2, r3, #1
 800a016:	bf45      	ittet	mi
 800a018:	f1c3 0301 	rsbmi	r3, r3, #1
 800a01c:	9300      	strmi	r3, [sp, #0]
 800a01e:	2300      	movpl	r3, #0
 800a020:	2300      	movmi	r3, #0
 800a022:	9206      	str	r2, [sp, #24]
 800a024:	bf54      	ite	pl
 800a026:	9300      	strpl	r3, [sp, #0]
 800a028:	9306      	strmi	r3, [sp, #24]
 800a02a:	2f00      	cmp	r7, #0
 800a02c:	db39      	blt.n	800a0a2 <_dtoa_r+0x21a>
 800a02e:	9b06      	ldr	r3, [sp, #24]
 800a030:	970d      	str	r7, [sp, #52]	@ 0x34
 800a032:	443b      	add	r3, r7
 800a034:	9306      	str	r3, [sp, #24]
 800a036:	2300      	movs	r3, #0
 800a038:	9308      	str	r3, [sp, #32]
 800a03a:	9b07      	ldr	r3, [sp, #28]
 800a03c:	2b09      	cmp	r3, #9
 800a03e:	d863      	bhi.n	800a108 <_dtoa_r+0x280>
 800a040:	2b05      	cmp	r3, #5
 800a042:	bfc4      	itt	gt
 800a044:	3b04      	subgt	r3, #4
 800a046:	9307      	strgt	r3, [sp, #28]
 800a048:	9b07      	ldr	r3, [sp, #28]
 800a04a:	f1a3 0302 	sub.w	r3, r3, #2
 800a04e:	bfcc      	ite	gt
 800a050:	2400      	movgt	r4, #0
 800a052:	2401      	movle	r4, #1
 800a054:	2b03      	cmp	r3, #3
 800a056:	d863      	bhi.n	800a120 <_dtoa_r+0x298>
 800a058:	e8df f003 	tbb	[pc, r3]
 800a05c:	2b375452 	.word	0x2b375452
 800a060:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a064:	441e      	add	r6, r3
 800a066:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a06a:	2b20      	cmp	r3, #32
 800a06c:	bfc1      	itttt	gt
 800a06e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a072:	409f      	lslgt	r7, r3
 800a074:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a078:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a07c:	bfd6      	itet	le
 800a07e:	f1c3 0320 	rsble	r3, r3, #32
 800a082:	ea47 0003 	orrgt.w	r0, r7, r3
 800a086:	fa04 f003 	lslle.w	r0, r4, r3
 800a08a:	f7f6 fa3b 	bl	8000504 <__aeabi_ui2d>
 800a08e:	2201      	movs	r2, #1
 800a090:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a094:	3e01      	subs	r6, #1
 800a096:	9212      	str	r2, [sp, #72]	@ 0x48
 800a098:	e776      	b.n	8009f88 <_dtoa_r+0x100>
 800a09a:	2301      	movs	r3, #1
 800a09c:	e7b7      	b.n	800a00e <_dtoa_r+0x186>
 800a09e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a0a0:	e7b6      	b.n	800a010 <_dtoa_r+0x188>
 800a0a2:	9b00      	ldr	r3, [sp, #0]
 800a0a4:	1bdb      	subs	r3, r3, r7
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	427b      	negs	r3, r7
 800a0aa:	9308      	str	r3, [sp, #32]
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800a0b0:	e7c3      	b.n	800a03a <_dtoa_r+0x1b2>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0b8:	eb07 0b03 	add.w	fp, r7, r3
 800a0bc:	f10b 0301 	add.w	r3, fp, #1
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	9303      	str	r3, [sp, #12]
 800a0c4:	bfb8      	it	lt
 800a0c6:	2301      	movlt	r3, #1
 800a0c8:	e006      	b.n	800a0d8 <_dtoa_r+0x250>
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	dd28      	ble.n	800a126 <_dtoa_r+0x29e>
 800a0d4:	469b      	mov	fp, r3
 800a0d6:	9303      	str	r3, [sp, #12]
 800a0d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a0dc:	2100      	movs	r1, #0
 800a0de:	2204      	movs	r2, #4
 800a0e0:	f102 0514 	add.w	r5, r2, #20
 800a0e4:	429d      	cmp	r5, r3
 800a0e6:	d926      	bls.n	800a136 <_dtoa_r+0x2ae>
 800a0e8:	6041      	str	r1, [r0, #4]
 800a0ea:	4648      	mov	r0, r9
 800a0ec:	f000 fd9c 	bl	800ac28 <_Balloc>
 800a0f0:	4682      	mov	sl, r0
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	d142      	bne.n	800a17c <_dtoa_r+0x2f4>
 800a0f6:	4b1e      	ldr	r3, [pc, #120]	@ (800a170 <_dtoa_r+0x2e8>)
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800a0fe:	e6da      	b.n	8009eb6 <_dtoa_r+0x2e>
 800a100:	2300      	movs	r3, #0
 800a102:	e7e3      	b.n	800a0cc <_dtoa_r+0x244>
 800a104:	2300      	movs	r3, #0
 800a106:	e7d5      	b.n	800a0b4 <_dtoa_r+0x22c>
 800a108:	2401      	movs	r4, #1
 800a10a:	2300      	movs	r3, #0
 800a10c:	9307      	str	r3, [sp, #28]
 800a10e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a110:	f04f 3bff 	mov.w	fp, #4294967295
 800a114:	2200      	movs	r2, #0
 800a116:	f8cd b00c 	str.w	fp, [sp, #12]
 800a11a:	2312      	movs	r3, #18
 800a11c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a11e:	e7db      	b.n	800a0d8 <_dtoa_r+0x250>
 800a120:	2301      	movs	r3, #1
 800a122:	9309      	str	r3, [sp, #36]	@ 0x24
 800a124:	e7f4      	b.n	800a110 <_dtoa_r+0x288>
 800a126:	f04f 0b01 	mov.w	fp, #1
 800a12a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a12e:	465b      	mov	r3, fp
 800a130:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a134:	e7d0      	b.n	800a0d8 <_dtoa_r+0x250>
 800a136:	3101      	adds	r1, #1
 800a138:	0052      	lsls	r2, r2, #1
 800a13a:	e7d1      	b.n	800a0e0 <_dtoa_r+0x258>
 800a13c:	f3af 8000 	nop.w
 800a140:	636f4361 	.word	0x636f4361
 800a144:	3fd287a7 	.word	0x3fd287a7
 800a148:	8b60c8b3 	.word	0x8b60c8b3
 800a14c:	3fc68a28 	.word	0x3fc68a28
 800a150:	509f79fb 	.word	0x509f79fb
 800a154:	3fd34413 	.word	0x3fd34413
 800a158:	0800e18e 	.word	0x0800e18e
 800a15c:	0800e1a5 	.word	0x0800e1a5
 800a160:	7ff00000 	.word	0x7ff00000
 800a164:	0800e159 	.word	0x0800e159
 800a168:	3ff80000 	.word	0x3ff80000
 800a16c:	0800e358 	.word	0x0800e358
 800a170:	0800e1fd 	.word	0x0800e1fd
 800a174:	0800e18a 	.word	0x0800e18a
 800a178:	0800e158 	.word	0x0800e158
 800a17c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a180:	6018      	str	r0, [r3, #0]
 800a182:	9b03      	ldr	r3, [sp, #12]
 800a184:	2b0e      	cmp	r3, #14
 800a186:	f200 80a1 	bhi.w	800a2cc <_dtoa_r+0x444>
 800a18a:	2c00      	cmp	r4, #0
 800a18c:	f000 809e 	beq.w	800a2cc <_dtoa_r+0x444>
 800a190:	2f00      	cmp	r7, #0
 800a192:	dd33      	ble.n	800a1fc <_dtoa_r+0x374>
 800a194:	4b9c      	ldr	r3, [pc, #624]	@ (800a408 <_dtoa_r+0x580>)
 800a196:	f007 020f 	and.w	r2, r7, #15
 800a19a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a19e:	ed93 7b00 	vldr	d7, [r3]
 800a1a2:	05f8      	lsls	r0, r7, #23
 800a1a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a1a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a1ac:	d516      	bpl.n	800a1dc <_dtoa_r+0x354>
 800a1ae:	4b97      	ldr	r3, [pc, #604]	@ (800a40c <_dtoa_r+0x584>)
 800a1b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a1b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a1b8:	f7f6 fb48 	bl	800084c <__aeabi_ddiv>
 800a1bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1c0:	f004 040f 	and.w	r4, r4, #15
 800a1c4:	2603      	movs	r6, #3
 800a1c6:	4d91      	ldr	r5, [pc, #580]	@ (800a40c <_dtoa_r+0x584>)
 800a1c8:	b954      	cbnz	r4, 800a1e0 <_dtoa_r+0x358>
 800a1ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1d2:	f7f6 fb3b 	bl	800084c <__aeabi_ddiv>
 800a1d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1da:	e028      	b.n	800a22e <_dtoa_r+0x3a6>
 800a1dc:	2602      	movs	r6, #2
 800a1de:	e7f2      	b.n	800a1c6 <_dtoa_r+0x33e>
 800a1e0:	07e1      	lsls	r1, r4, #31
 800a1e2:	d508      	bpl.n	800a1f6 <_dtoa_r+0x36e>
 800a1e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a1e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1ec:	f7f6 fa04 	bl	80005f8 <__aeabi_dmul>
 800a1f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a1f4:	3601      	adds	r6, #1
 800a1f6:	1064      	asrs	r4, r4, #1
 800a1f8:	3508      	adds	r5, #8
 800a1fa:	e7e5      	b.n	800a1c8 <_dtoa_r+0x340>
 800a1fc:	f000 80af 	beq.w	800a35e <_dtoa_r+0x4d6>
 800a200:	427c      	negs	r4, r7
 800a202:	4b81      	ldr	r3, [pc, #516]	@ (800a408 <_dtoa_r+0x580>)
 800a204:	4d81      	ldr	r5, [pc, #516]	@ (800a40c <_dtoa_r+0x584>)
 800a206:	f004 020f 	and.w	r2, r4, #15
 800a20a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a212:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a216:	f7f6 f9ef 	bl	80005f8 <__aeabi_dmul>
 800a21a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a21e:	1124      	asrs	r4, r4, #4
 800a220:	2300      	movs	r3, #0
 800a222:	2602      	movs	r6, #2
 800a224:	2c00      	cmp	r4, #0
 800a226:	f040 808f 	bne.w	800a348 <_dtoa_r+0x4c0>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1d3      	bne.n	800a1d6 <_dtoa_r+0x34e>
 800a22e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a230:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 8094 	beq.w	800a362 <_dtoa_r+0x4da>
 800a23a:	4b75      	ldr	r3, [pc, #468]	@ (800a410 <_dtoa_r+0x588>)
 800a23c:	2200      	movs	r2, #0
 800a23e:	4620      	mov	r0, r4
 800a240:	4629      	mov	r1, r5
 800a242:	f7f6 fc4b 	bl	8000adc <__aeabi_dcmplt>
 800a246:	2800      	cmp	r0, #0
 800a248:	f000 808b 	beq.w	800a362 <_dtoa_r+0x4da>
 800a24c:	9b03      	ldr	r3, [sp, #12]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 8087 	beq.w	800a362 <_dtoa_r+0x4da>
 800a254:	f1bb 0f00 	cmp.w	fp, #0
 800a258:	dd34      	ble.n	800a2c4 <_dtoa_r+0x43c>
 800a25a:	4620      	mov	r0, r4
 800a25c:	4b6d      	ldr	r3, [pc, #436]	@ (800a414 <_dtoa_r+0x58c>)
 800a25e:	2200      	movs	r2, #0
 800a260:	4629      	mov	r1, r5
 800a262:	f7f6 f9c9 	bl	80005f8 <__aeabi_dmul>
 800a266:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a26a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a26e:	3601      	adds	r6, #1
 800a270:	465c      	mov	r4, fp
 800a272:	4630      	mov	r0, r6
 800a274:	f7f6 f956 	bl	8000524 <__aeabi_i2d>
 800a278:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a27c:	f7f6 f9bc 	bl	80005f8 <__aeabi_dmul>
 800a280:	4b65      	ldr	r3, [pc, #404]	@ (800a418 <_dtoa_r+0x590>)
 800a282:	2200      	movs	r2, #0
 800a284:	f7f6 f802 	bl	800028c <__adddf3>
 800a288:	4605      	mov	r5, r0
 800a28a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a28e:	2c00      	cmp	r4, #0
 800a290:	d16a      	bne.n	800a368 <_dtoa_r+0x4e0>
 800a292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a296:	4b61      	ldr	r3, [pc, #388]	@ (800a41c <_dtoa_r+0x594>)
 800a298:	2200      	movs	r2, #0
 800a29a:	f7f5 fff5 	bl	8000288 <__aeabi_dsub>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a2a6:	462a      	mov	r2, r5
 800a2a8:	4633      	mov	r3, r6
 800a2aa:	f7f6 fc35 	bl	8000b18 <__aeabi_dcmpgt>
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	f040 8298 	bne.w	800a7e4 <_dtoa_r+0x95c>
 800a2b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2b8:	462a      	mov	r2, r5
 800a2ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a2be:	f7f6 fc0d 	bl	8000adc <__aeabi_dcmplt>
 800a2c2:	bb38      	cbnz	r0, 800a314 <_dtoa_r+0x48c>
 800a2c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a2c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a2cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	f2c0 8157 	blt.w	800a582 <_dtoa_r+0x6fa>
 800a2d4:	2f0e      	cmp	r7, #14
 800a2d6:	f300 8154 	bgt.w	800a582 <_dtoa_r+0x6fa>
 800a2da:	4b4b      	ldr	r3, [pc, #300]	@ (800a408 <_dtoa_r+0x580>)
 800a2dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a2e0:	ed93 7b00 	vldr	d7, [r3]
 800a2e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	ed8d 7b00 	vstr	d7, [sp]
 800a2ec:	f280 80e5 	bge.w	800a4ba <_dtoa_r+0x632>
 800a2f0:	9b03      	ldr	r3, [sp, #12]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f300 80e1 	bgt.w	800a4ba <_dtoa_r+0x632>
 800a2f8:	d10c      	bne.n	800a314 <_dtoa_r+0x48c>
 800a2fa:	4b48      	ldr	r3, [pc, #288]	@ (800a41c <_dtoa_r+0x594>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	ec51 0b17 	vmov	r0, r1, d7
 800a302:	f7f6 f979 	bl	80005f8 <__aeabi_dmul>
 800a306:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a30a:	f7f6 fbfb 	bl	8000b04 <__aeabi_dcmpge>
 800a30e:	2800      	cmp	r0, #0
 800a310:	f000 8266 	beq.w	800a7e0 <_dtoa_r+0x958>
 800a314:	2400      	movs	r4, #0
 800a316:	4625      	mov	r5, r4
 800a318:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a31a:	4656      	mov	r6, sl
 800a31c:	ea6f 0803 	mvn.w	r8, r3
 800a320:	2700      	movs	r7, #0
 800a322:	4621      	mov	r1, r4
 800a324:	4648      	mov	r0, r9
 800a326:	f000 fcbf 	bl	800aca8 <_Bfree>
 800a32a:	2d00      	cmp	r5, #0
 800a32c:	f000 80bd 	beq.w	800a4aa <_dtoa_r+0x622>
 800a330:	b12f      	cbz	r7, 800a33e <_dtoa_r+0x4b6>
 800a332:	42af      	cmp	r7, r5
 800a334:	d003      	beq.n	800a33e <_dtoa_r+0x4b6>
 800a336:	4639      	mov	r1, r7
 800a338:	4648      	mov	r0, r9
 800a33a:	f000 fcb5 	bl	800aca8 <_Bfree>
 800a33e:	4629      	mov	r1, r5
 800a340:	4648      	mov	r0, r9
 800a342:	f000 fcb1 	bl	800aca8 <_Bfree>
 800a346:	e0b0      	b.n	800a4aa <_dtoa_r+0x622>
 800a348:	07e2      	lsls	r2, r4, #31
 800a34a:	d505      	bpl.n	800a358 <_dtoa_r+0x4d0>
 800a34c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a350:	f7f6 f952 	bl	80005f8 <__aeabi_dmul>
 800a354:	3601      	adds	r6, #1
 800a356:	2301      	movs	r3, #1
 800a358:	1064      	asrs	r4, r4, #1
 800a35a:	3508      	adds	r5, #8
 800a35c:	e762      	b.n	800a224 <_dtoa_r+0x39c>
 800a35e:	2602      	movs	r6, #2
 800a360:	e765      	b.n	800a22e <_dtoa_r+0x3a6>
 800a362:	9c03      	ldr	r4, [sp, #12]
 800a364:	46b8      	mov	r8, r7
 800a366:	e784      	b.n	800a272 <_dtoa_r+0x3ea>
 800a368:	4b27      	ldr	r3, [pc, #156]	@ (800a408 <_dtoa_r+0x580>)
 800a36a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a36c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a370:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a374:	4454      	add	r4, sl
 800a376:	2900      	cmp	r1, #0
 800a378:	d054      	beq.n	800a424 <_dtoa_r+0x59c>
 800a37a:	4929      	ldr	r1, [pc, #164]	@ (800a420 <_dtoa_r+0x598>)
 800a37c:	2000      	movs	r0, #0
 800a37e:	f7f6 fa65 	bl	800084c <__aeabi_ddiv>
 800a382:	4633      	mov	r3, r6
 800a384:	462a      	mov	r2, r5
 800a386:	f7f5 ff7f 	bl	8000288 <__aeabi_dsub>
 800a38a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a38e:	4656      	mov	r6, sl
 800a390:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a394:	f7f6 fbe0 	bl	8000b58 <__aeabi_d2iz>
 800a398:	4605      	mov	r5, r0
 800a39a:	f7f6 f8c3 	bl	8000524 <__aeabi_i2d>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3a6:	f7f5 ff6f 	bl	8000288 <__aeabi_dsub>
 800a3aa:	3530      	adds	r5, #48	@ 0x30
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a3b4:	f806 5b01 	strb.w	r5, [r6], #1
 800a3b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3bc:	f7f6 fb8e 	bl	8000adc <__aeabi_dcmplt>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d172      	bne.n	800a4aa <_dtoa_r+0x622>
 800a3c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3c8:	4911      	ldr	r1, [pc, #68]	@ (800a410 <_dtoa_r+0x588>)
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	f7f5 ff5c 	bl	8000288 <__aeabi_dsub>
 800a3d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3d4:	f7f6 fb82 	bl	8000adc <__aeabi_dcmplt>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	f040 80b4 	bne.w	800a546 <_dtoa_r+0x6be>
 800a3de:	42a6      	cmp	r6, r4
 800a3e0:	f43f af70 	beq.w	800a2c4 <_dtoa_r+0x43c>
 800a3e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a3e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a414 <_dtoa_r+0x58c>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f7f6 f904 	bl	80005f8 <__aeabi_dmul>
 800a3f0:	4b08      	ldr	r3, [pc, #32]	@ (800a414 <_dtoa_r+0x58c>)
 800a3f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3fc:	f7f6 f8fc 	bl	80005f8 <__aeabi_dmul>
 800a400:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a404:	e7c4      	b.n	800a390 <_dtoa_r+0x508>
 800a406:	bf00      	nop
 800a408:	0800e358 	.word	0x0800e358
 800a40c:	0800e330 	.word	0x0800e330
 800a410:	3ff00000 	.word	0x3ff00000
 800a414:	40240000 	.word	0x40240000
 800a418:	401c0000 	.word	0x401c0000
 800a41c:	40140000 	.word	0x40140000
 800a420:	3fe00000 	.word	0x3fe00000
 800a424:	4631      	mov	r1, r6
 800a426:	4628      	mov	r0, r5
 800a428:	f7f6 f8e6 	bl	80005f8 <__aeabi_dmul>
 800a42c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a430:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a432:	4656      	mov	r6, sl
 800a434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a438:	f7f6 fb8e 	bl	8000b58 <__aeabi_d2iz>
 800a43c:	4605      	mov	r5, r0
 800a43e:	f7f6 f871 	bl	8000524 <__aeabi_i2d>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a44a:	f7f5 ff1d 	bl	8000288 <__aeabi_dsub>
 800a44e:	3530      	adds	r5, #48	@ 0x30
 800a450:	f806 5b01 	strb.w	r5, [r6], #1
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	42a6      	cmp	r6, r4
 800a45a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a45e:	f04f 0200 	mov.w	r2, #0
 800a462:	d124      	bne.n	800a4ae <_dtoa_r+0x626>
 800a464:	4baf      	ldr	r3, [pc, #700]	@ (800a724 <_dtoa_r+0x89c>)
 800a466:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a46a:	f7f5 ff0f 	bl	800028c <__adddf3>
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a476:	f7f6 fb4f 	bl	8000b18 <__aeabi_dcmpgt>
 800a47a:	2800      	cmp	r0, #0
 800a47c:	d163      	bne.n	800a546 <_dtoa_r+0x6be>
 800a47e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a482:	49a8      	ldr	r1, [pc, #672]	@ (800a724 <_dtoa_r+0x89c>)
 800a484:	2000      	movs	r0, #0
 800a486:	f7f5 feff 	bl	8000288 <__aeabi_dsub>
 800a48a:	4602      	mov	r2, r0
 800a48c:	460b      	mov	r3, r1
 800a48e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a492:	f7f6 fb23 	bl	8000adc <__aeabi_dcmplt>
 800a496:	2800      	cmp	r0, #0
 800a498:	f43f af14 	beq.w	800a2c4 <_dtoa_r+0x43c>
 800a49c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a49e:	1e73      	subs	r3, r6, #1
 800a4a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a4a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4a6:	2b30      	cmp	r3, #48	@ 0x30
 800a4a8:	d0f8      	beq.n	800a49c <_dtoa_r+0x614>
 800a4aa:	4647      	mov	r7, r8
 800a4ac:	e03b      	b.n	800a526 <_dtoa_r+0x69e>
 800a4ae:	4b9e      	ldr	r3, [pc, #632]	@ (800a728 <_dtoa_r+0x8a0>)
 800a4b0:	f7f6 f8a2 	bl	80005f8 <__aeabi_dmul>
 800a4b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4b8:	e7bc      	b.n	800a434 <_dtoa_r+0x5ac>
 800a4ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a4be:	4656      	mov	r6, sl
 800a4c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4c4:	4620      	mov	r0, r4
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	f7f6 f9c0 	bl	800084c <__aeabi_ddiv>
 800a4cc:	f7f6 fb44 	bl	8000b58 <__aeabi_d2iz>
 800a4d0:	4680      	mov	r8, r0
 800a4d2:	f7f6 f827 	bl	8000524 <__aeabi_i2d>
 800a4d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4da:	f7f6 f88d 	bl	80005f8 <__aeabi_dmul>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a4ea:	f7f5 fecd 	bl	8000288 <__aeabi_dsub>
 800a4ee:	f806 4b01 	strb.w	r4, [r6], #1
 800a4f2:	9d03      	ldr	r5, [sp, #12]
 800a4f4:	eba6 040a 	sub.w	r4, r6, sl
 800a4f8:	42a5      	cmp	r5, r4
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	d133      	bne.n	800a568 <_dtoa_r+0x6e0>
 800a500:	f7f5 fec4 	bl	800028c <__adddf3>
 800a504:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a508:	4604      	mov	r4, r0
 800a50a:	460d      	mov	r5, r1
 800a50c:	f7f6 fb04 	bl	8000b18 <__aeabi_dcmpgt>
 800a510:	b9c0      	cbnz	r0, 800a544 <_dtoa_r+0x6bc>
 800a512:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a516:	4620      	mov	r0, r4
 800a518:	4629      	mov	r1, r5
 800a51a:	f7f6 fad5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a51e:	b110      	cbz	r0, 800a526 <_dtoa_r+0x69e>
 800a520:	f018 0f01 	tst.w	r8, #1
 800a524:	d10e      	bne.n	800a544 <_dtoa_r+0x6bc>
 800a526:	9902      	ldr	r1, [sp, #8]
 800a528:	4648      	mov	r0, r9
 800a52a:	f000 fbbd 	bl	800aca8 <_Bfree>
 800a52e:	2300      	movs	r3, #0
 800a530:	7033      	strb	r3, [r6, #0]
 800a532:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a534:	3701      	adds	r7, #1
 800a536:	601f      	str	r7, [r3, #0]
 800a538:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 824b 	beq.w	800a9d6 <_dtoa_r+0xb4e>
 800a540:	601e      	str	r6, [r3, #0]
 800a542:	e248      	b.n	800a9d6 <_dtoa_r+0xb4e>
 800a544:	46b8      	mov	r8, r7
 800a546:	4633      	mov	r3, r6
 800a548:	461e      	mov	r6, r3
 800a54a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a54e:	2a39      	cmp	r2, #57	@ 0x39
 800a550:	d106      	bne.n	800a560 <_dtoa_r+0x6d8>
 800a552:	459a      	cmp	sl, r3
 800a554:	d1f8      	bne.n	800a548 <_dtoa_r+0x6c0>
 800a556:	2230      	movs	r2, #48	@ 0x30
 800a558:	f108 0801 	add.w	r8, r8, #1
 800a55c:	f88a 2000 	strb.w	r2, [sl]
 800a560:	781a      	ldrb	r2, [r3, #0]
 800a562:	3201      	adds	r2, #1
 800a564:	701a      	strb	r2, [r3, #0]
 800a566:	e7a0      	b.n	800a4aa <_dtoa_r+0x622>
 800a568:	4b6f      	ldr	r3, [pc, #444]	@ (800a728 <_dtoa_r+0x8a0>)
 800a56a:	2200      	movs	r2, #0
 800a56c:	f7f6 f844 	bl	80005f8 <__aeabi_dmul>
 800a570:	2200      	movs	r2, #0
 800a572:	2300      	movs	r3, #0
 800a574:	4604      	mov	r4, r0
 800a576:	460d      	mov	r5, r1
 800a578:	f7f6 faa6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a57c:	2800      	cmp	r0, #0
 800a57e:	d09f      	beq.n	800a4c0 <_dtoa_r+0x638>
 800a580:	e7d1      	b.n	800a526 <_dtoa_r+0x69e>
 800a582:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a584:	2a00      	cmp	r2, #0
 800a586:	f000 80ea 	beq.w	800a75e <_dtoa_r+0x8d6>
 800a58a:	9a07      	ldr	r2, [sp, #28]
 800a58c:	2a01      	cmp	r2, #1
 800a58e:	f300 80cd 	bgt.w	800a72c <_dtoa_r+0x8a4>
 800a592:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a594:	2a00      	cmp	r2, #0
 800a596:	f000 80c1 	beq.w	800a71c <_dtoa_r+0x894>
 800a59a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a59e:	9c08      	ldr	r4, [sp, #32]
 800a5a0:	9e00      	ldr	r6, [sp, #0]
 800a5a2:	9a00      	ldr	r2, [sp, #0]
 800a5a4:	441a      	add	r2, r3
 800a5a6:	9200      	str	r2, [sp, #0]
 800a5a8:	9a06      	ldr	r2, [sp, #24]
 800a5aa:	2101      	movs	r1, #1
 800a5ac:	441a      	add	r2, r3
 800a5ae:	4648      	mov	r0, r9
 800a5b0:	9206      	str	r2, [sp, #24]
 800a5b2:	f000 fc77 	bl	800aea4 <__i2b>
 800a5b6:	4605      	mov	r5, r0
 800a5b8:	b166      	cbz	r6, 800a5d4 <_dtoa_r+0x74c>
 800a5ba:	9b06      	ldr	r3, [sp, #24]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	dd09      	ble.n	800a5d4 <_dtoa_r+0x74c>
 800a5c0:	42b3      	cmp	r3, r6
 800a5c2:	9a00      	ldr	r2, [sp, #0]
 800a5c4:	bfa8      	it	ge
 800a5c6:	4633      	movge	r3, r6
 800a5c8:	1ad2      	subs	r2, r2, r3
 800a5ca:	9200      	str	r2, [sp, #0]
 800a5cc:	9a06      	ldr	r2, [sp, #24]
 800a5ce:	1af6      	subs	r6, r6, r3
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	9306      	str	r3, [sp, #24]
 800a5d4:	9b08      	ldr	r3, [sp, #32]
 800a5d6:	b30b      	cbz	r3, 800a61c <_dtoa_r+0x794>
 800a5d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	f000 80c6 	beq.w	800a76c <_dtoa_r+0x8e4>
 800a5e0:	2c00      	cmp	r4, #0
 800a5e2:	f000 80c0 	beq.w	800a766 <_dtoa_r+0x8de>
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	4622      	mov	r2, r4
 800a5ea:	4648      	mov	r0, r9
 800a5ec:	f000 fd12 	bl	800b014 <__pow5mult>
 800a5f0:	9a02      	ldr	r2, [sp, #8]
 800a5f2:	4601      	mov	r1, r0
 800a5f4:	4605      	mov	r5, r0
 800a5f6:	4648      	mov	r0, r9
 800a5f8:	f000 fc6a 	bl	800aed0 <__multiply>
 800a5fc:	9902      	ldr	r1, [sp, #8]
 800a5fe:	4680      	mov	r8, r0
 800a600:	4648      	mov	r0, r9
 800a602:	f000 fb51 	bl	800aca8 <_Bfree>
 800a606:	9b08      	ldr	r3, [sp, #32]
 800a608:	1b1b      	subs	r3, r3, r4
 800a60a:	9308      	str	r3, [sp, #32]
 800a60c:	f000 80b1 	beq.w	800a772 <_dtoa_r+0x8ea>
 800a610:	9a08      	ldr	r2, [sp, #32]
 800a612:	4641      	mov	r1, r8
 800a614:	4648      	mov	r0, r9
 800a616:	f000 fcfd 	bl	800b014 <__pow5mult>
 800a61a:	9002      	str	r0, [sp, #8]
 800a61c:	2101      	movs	r1, #1
 800a61e:	4648      	mov	r0, r9
 800a620:	f000 fc40 	bl	800aea4 <__i2b>
 800a624:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a626:	4604      	mov	r4, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 81d8 	beq.w	800a9de <_dtoa_r+0xb56>
 800a62e:	461a      	mov	r2, r3
 800a630:	4601      	mov	r1, r0
 800a632:	4648      	mov	r0, r9
 800a634:	f000 fcee 	bl	800b014 <__pow5mult>
 800a638:	9b07      	ldr	r3, [sp, #28]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	4604      	mov	r4, r0
 800a63e:	f300 809f 	bgt.w	800a780 <_dtoa_r+0x8f8>
 800a642:	9b04      	ldr	r3, [sp, #16]
 800a644:	2b00      	cmp	r3, #0
 800a646:	f040 8097 	bne.w	800a778 <_dtoa_r+0x8f0>
 800a64a:	9b05      	ldr	r3, [sp, #20]
 800a64c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a650:	2b00      	cmp	r3, #0
 800a652:	f040 8093 	bne.w	800a77c <_dtoa_r+0x8f4>
 800a656:	9b05      	ldr	r3, [sp, #20]
 800a658:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a65c:	0d1b      	lsrs	r3, r3, #20
 800a65e:	051b      	lsls	r3, r3, #20
 800a660:	b133      	cbz	r3, 800a670 <_dtoa_r+0x7e8>
 800a662:	9b00      	ldr	r3, [sp, #0]
 800a664:	3301      	adds	r3, #1
 800a666:	9300      	str	r3, [sp, #0]
 800a668:	9b06      	ldr	r3, [sp, #24]
 800a66a:	3301      	adds	r3, #1
 800a66c:	9306      	str	r3, [sp, #24]
 800a66e:	2301      	movs	r3, #1
 800a670:	9308      	str	r3, [sp, #32]
 800a672:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 81b8 	beq.w	800a9ea <_dtoa_r+0xb62>
 800a67a:	6923      	ldr	r3, [r4, #16]
 800a67c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a680:	6918      	ldr	r0, [r3, #16]
 800a682:	f000 fbc3 	bl	800ae0c <__hi0bits>
 800a686:	f1c0 0020 	rsb	r0, r0, #32
 800a68a:	9b06      	ldr	r3, [sp, #24]
 800a68c:	4418      	add	r0, r3
 800a68e:	f010 001f 	ands.w	r0, r0, #31
 800a692:	f000 8082 	beq.w	800a79a <_dtoa_r+0x912>
 800a696:	f1c0 0320 	rsb	r3, r0, #32
 800a69a:	2b04      	cmp	r3, #4
 800a69c:	dd73      	ble.n	800a786 <_dtoa_r+0x8fe>
 800a69e:	9b00      	ldr	r3, [sp, #0]
 800a6a0:	f1c0 001c 	rsb	r0, r0, #28
 800a6a4:	4403      	add	r3, r0
 800a6a6:	9300      	str	r3, [sp, #0]
 800a6a8:	9b06      	ldr	r3, [sp, #24]
 800a6aa:	4403      	add	r3, r0
 800a6ac:	4406      	add	r6, r0
 800a6ae:	9306      	str	r3, [sp, #24]
 800a6b0:	9b00      	ldr	r3, [sp, #0]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	dd05      	ble.n	800a6c2 <_dtoa_r+0x83a>
 800a6b6:	9902      	ldr	r1, [sp, #8]
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	4648      	mov	r0, r9
 800a6bc:	f000 fd04 	bl	800b0c8 <__lshift>
 800a6c0:	9002      	str	r0, [sp, #8]
 800a6c2:	9b06      	ldr	r3, [sp, #24]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	dd05      	ble.n	800a6d4 <_dtoa_r+0x84c>
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	4648      	mov	r0, r9
 800a6ce:	f000 fcfb 	bl	800b0c8 <__lshift>
 800a6d2:	4604      	mov	r4, r0
 800a6d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d061      	beq.n	800a79e <_dtoa_r+0x916>
 800a6da:	9802      	ldr	r0, [sp, #8]
 800a6dc:	4621      	mov	r1, r4
 800a6de:	f000 fd5f 	bl	800b1a0 <__mcmp>
 800a6e2:	2800      	cmp	r0, #0
 800a6e4:	da5b      	bge.n	800a79e <_dtoa_r+0x916>
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	9902      	ldr	r1, [sp, #8]
 800a6ea:	220a      	movs	r2, #10
 800a6ec:	4648      	mov	r0, r9
 800a6ee:	f000 fafd 	bl	800acec <__multadd>
 800a6f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6f4:	9002      	str	r0, [sp, #8]
 800a6f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	f000 8177 	beq.w	800a9ee <_dtoa_r+0xb66>
 800a700:	4629      	mov	r1, r5
 800a702:	2300      	movs	r3, #0
 800a704:	220a      	movs	r2, #10
 800a706:	4648      	mov	r0, r9
 800a708:	f000 faf0 	bl	800acec <__multadd>
 800a70c:	f1bb 0f00 	cmp.w	fp, #0
 800a710:	4605      	mov	r5, r0
 800a712:	dc6f      	bgt.n	800a7f4 <_dtoa_r+0x96c>
 800a714:	9b07      	ldr	r3, [sp, #28]
 800a716:	2b02      	cmp	r3, #2
 800a718:	dc49      	bgt.n	800a7ae <_dtoa_r+0x926>
 800a71a:	e06b      	b.n	800a7f4 <_dtoa_r+0x96c>
 800a71c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a71e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a722:	e73c      	b.n	800a59e <_dtoa_r+0x716>
 800a724:	3fe00000 	.word	0x3fe00000
 800a728:	40240000 	.word	0x40240000
 800a72c:	9b03      	ldr	r3, [sp, #12]
 800a72e:	1e5c      	subs	r4, r3, #1
 800a730:	9b08      	ldr	r3, [sp, #32]
 800a732:	42a3      	cmp	r3, r4
 800a734:	db09      	blt.n	800a74a <_dtoa_r+0x8c2>
 800a736:	1b1c      	subs	r4, r3, r4
 800a738:	9b03      	ldr	r3, [sp, #12]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	f6bf af30 	bge.w	800a5a0 <_dtoa_r+0x718>
 800a740:	9b00      	ldr	r3, [sp, #0]
 800a742:	9a03      	ldr	r2, [sp, #12]
 800a744:	1a9e      	subs	r6, r3, r2
 800a746:	2300      	movs	r3, #0
 800a748:	e72b      	b.n	800a5a2 <_dtoa_r+0x71a>
 800a74a:	9b08      	ldr	r3, [sp, #32]
 800a74c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a74e:	9408      	str	r4, [sp, #32]
 800a750:	1ae3      	subs	r3, r4, r3
 800a752:	441a      	add	r2, r3
 800a754:	9e00      	ldr	r6, [sp, #0]
 800a756:	9b03      	ldr	r3, [sp, #12]
 800a758:	920d      	str	r2, [sp, #52]	@ 0x34
 800a75a:	2400      	movs	r4, #0
 800a75c:	e721      	b.n	800a5a2 <_dtoa_r+0x71a>
 800a75e:	9c08      	ldr	r4, [sp, #32]
 800a760:	9e00      	ldr	r6, [sp, #0]
 800a762:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a764:	e728      	b.n	800a5b8 <_dtoa_r+0x730>
 800a766:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a76a:	e751      	b.n	800a610 <_dtoa_r+0x788>
 800a76c:	9a08      	ldr	r2, [sp, #32]
 800a76e:	9902      	ldr	r1, [sp, #8]
 800a770:	e750      	b.n	800a614 <_dtoa_r+0x78c>
 800a772:	f8cd 8008 	str.w	r8, [sp, #8]
 800a776:	e751      	b.n	800a61c <_dtoa_r+0x794>
 800a778:	2300      	movs	r3, #0
 800a77a:	e779      	b.n	800a670 <_dtoa_r+0x7e8>
 800a77c:	9b04      	ldr	r3, [sp, #16]
 800a77e:	e777      	b.n	800a670 <_dtoa_r+0x7e8>
 800a780:	2300      	movs	r3, #0
 800a782:	9308      	str	r3, [sp, #32]
 800a784:	e779      	b.n	800a67a <_dtoa_r+0x7f2>
 800a786:	d093      	beq.n	800a6b0 <_dtoa_r+0x828>
 800a788:	9a00      	ldr	r2, [sp, #0]
 800a78a:	331c      	adds	r3, #28
 800a78c:	441a      	add	r2, r3
 800a78e:	9200      	str	r2, [sp, #0]
 800a790:	9a06      	ldr	r2, [sp, #24]
 800a792:	441a      	add	r2, r3
 800a794:	441e      	add	r6, r3
 800a796:	9206      	str	r2, [sp, #24]
 800a798:	e78a      	b.n	800a6b0 <_dtoa_r+0x828>
 800a79a:	4603      	mov	r3, r0
 800a79c:	e7f4      	b.n	800a788 <_dtoa_r+0x900>
 800a79e:	9b03      	ldr	r3, [sp, #12]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	46b8      	mov	r8, r7
 800a7a4:	dc20      	bgt.n	800a7e8 <_dtoa_r+0x960>
 800a7a6:	469b      	mov	fp, r3
 800a7a8:	9b07      	ldr	r3, [sp, #28]
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	dd1e      	ble.n	800a7ec <_dtoa_r+0x964>
 800a7ae:	f1bb 0f00 	cmp.w	fp, #0
 800a7b2:	f47f adb1 	bne.w	800a318 <_dtoa_r+0x490>
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	465b      	mov	r3, fp
 800a7ba:	2205      	movs	r2, #5
 800a7bc:	4648      	mov	r0, r9
 800a7be:	f000 fa95 	bl	800acec <__multadd>
 800a7c2:	4601      	mov	r1, r0
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	9802      	ldr	r0, [sp, #8]
 800a7c8:	f000 fcea 	bl	800b1a0 <__mcmp>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	f77f ada3 	ble.w	800a318 <_dtoa_r+0x490>
 800a7d2:	4656      	mov	r6, sl
 800a7d4:	2331      	movs	r3, #49	@ 0x31
 800a7d6:	f806 3b01 	strb.w	r3, [r6], #1
 800a7da:	f108 0801 	add.w	r8, r8, #1
 800a7de:	e59f      	b.n	800a320 <_dtoa_r+0x498>
 800a7e0:	9c03      	ldr	r4, [sp, #12]
 800a7e2:	46b8      	mov	r8, r7
 800a7e4:	4625      	mov	r5, r4
 800a7e6:	e7f4      	b.n	800a7d2 <_dtoa_r+0x94a>
 800a7e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a7ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f000 8101 	beq.w	800a9f6 <_dtoa_r+0xb6e>
 800a7f4:	2e00      	cmp	r6, #0
 800a7f6:	dd05      	ble.n	800a804 <_dtoa_r+0x97c>
 800a7f8:	4629      	mov	r1, r5
 800a7fa:	4632      	mov	r2, r6
 800a7fc:	4648      	mov	r0, r9
 800a7fe:	f000 fc63 	bl	800b0c8 <__lshift>
 800a802:	4605      	mov	r5, r0
 800a804:	9b08      	ldr	r3, [sp, #32]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d05c      	beq.n	800a8c4 <_dtoa_r+0xa3c>
 800a80a:	6869      	ldr	r1, [r5, #4]
 800a80c:	4648      	mov	r0, r9
 800a80e:	f000 fa0b 	bl	800ac28 <_Balloc>
 800a812:	4606      	mov	r6, r0
 800a814:	b928      	cbnz	r0, 800a822 <_dtoa_r+0x99a>
 800a816:	4b82      	ldr	r3, [pc, #520]	@ (800aa20 <_dtoa_r+0xb98>)
 800a818:	4602      	mov	r2, r0
 800a81a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a81e:	f7ff bb4a 	b.w	8009eb6 <_dtoa_r+0x2e>
 800a822:	692a      	ldr	r2, [r5, #16]
 800a824:	3202      	adds	r2, #2
 800a826:	0092      	lsls	r2, r2, #2
 800a828:	f105 010c 	add.w	r1, r5, #12
 800a82c:	300c      	adds	r0, #12
 800a82e:	f7ff fa8c 	bl	8009d4a <memcpy>
 800a832:	2201      	movs	r2, #1
 800a834:	4631      	mov	r1, r6
 800a836:	4648      	mov	r0, r9
 800a838:	f000 fc46 	bl	800b0c8 <__lshift>
 800a83c:	f10a 0301 	add.w	r3, sl, #1
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	eb0a 030b 	add.w	r3, sl, fp
 800a846:	9308      	str	r3, [sp, #32]
 800a848:	9b04      	ldr	r3, [sp, #16]
 800a84a:	f003 0301 	and.w	r3, r3, #1
 800a84e:	462f      	mov	r7, r5
 800a850:	9306      	str	r3, [sp, #24]
 800a852:	4605      	mov	r5, r0
 800a854:	9b00      	ldr	r3, [sp, #0]
 800a856:	9802      	ldr	r0, [sp, #8]
 800a858:	4621      	mov	r1, r4
 800a85a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a85e:	f7ff fa89 	bl	8009d74 <quorem>
 800a862:	4603      	mov	r3, r0
 800a864:	3330      	adds	r3, #48	@ 0x30
 800a866:	9003      	str	r0, [sp, #12]
 800a868:	4639      	mov	r1, r7
 800a86a:	9802      	ldr	r0, [sp, #8]
 800a86c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a86e:	f000 fc97 	bl	800b1a0 <__mcmp>
 800a872:	462a      	mov	r2, r5
 800a874:	9004      	str	r0, [sp, #16]
 800a876:	4621      	mov	r1, r4
 800a878:	4648      	mov	r0, r9
 800a87a:	f000 fcad 	bl	800b1d8 <__mdiff>
 800a87e:	68c2      	ldr	r2, [r0, #12]
 800a880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a882:	4606      	mov	r6, r0
 800a884:	bb02      	cbnz	r2, 800a8c8 <_dtoa_r+0xa40>
 800a886:	4601      	mov	r1, r0
 800a888:	9802      	ldr	r0, [sp, #8]
 800a88a:	f000 fc89 	bl	800b1a0 <__mcmp>
 800a88e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a890:	4602      	mov	r2, r0
 800a892:	4631      	mov	r1, r6
 800a894:	4648      	mov	r0, r9
 800a896:	920c      	str	r2, [sp, #48]	@ 0x30
 800a898:	9309      	str	r3, [sp, #36]	@ 0x24
 800a89a:	f000 fa05 	bl	800aca8 <_Bfree>
 800a89e:	9b07      	ldr	r3, [sp, #28]
 800a8a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a8a2:	9e00      	ldr	r6, [sp, #0]
 800a8a4:	ea42 0103 	orr.w	r1, r2, r3
 800a8a8:	9b06      	ldr	r3, [sp, #24]
 800a8aa:	4319      	orrs	r1, r3
 800a8ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ae:	d10d      	bne.n	800a8cc <_dtoa_r+0xa44>
 800a8b0:	2b39      	cmp	r3, #57	@ 0x39
 800a8b2:	d027      	beq.n	800a904 <_dtoa_r+0xa7c>
 800a8b4:	9a04      	ldr	r2, [sp, #16]
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	dd01      	ble.n	800a8be <_dtoa_r+0xa36>
 800a8ba:	9b03      	ldr	r3, [sp, #12]
 800a8bc:	3331      	adds	r3, #49	@ 0x31
 800a8be:	f88b 3000 	strb.w	r3, [fp]
 800a8c2:	e52e      	b.n	800a322 <_dtoa_r+0x49a>
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	e7b9      	b.n	800a83c <_dtoa_r+0x9b4>
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	e7e2      	b.n	800a892 <_dtoa_r+0xa0a>
 800a8cc:	9904      	ldr	r1, [sp, #16]
 800a8ce:	2900      	cmp	r1, #0
 800a8d0:	db04      	blt.n	800a8dc <_dtoa_r+0xa54>
 800a8d2:	9807      	ldr	r0, [sp, #28]
 800a8d4:	4301      	orrs	r1, r0
 800a8d6:	9806      	ldr	r0, [sp, #24]
 800a8d8:	4301      	orrs	r1, r0
 800a8da:	d120      	bne.n	800a91e <_dtoa_r+0xa96>
 800a8dc:	2a00      	cmp	r2, #0
 800a8de:	ddee      	ble.n	800a8be <_dtoa_r+0xa36>
 800a8e0:	9902      	ldr	r1, [sp, #8]
 800a8e2:	9300      	str	r3, [sp, #0]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	4648      	mov	r0, r9
 800a8e8:	f000 fbee 	bl	800b0c8 <__lshift>
 800a8ec:	4621      	mov	r1, r4
 800a8ee:	9002      	str	r0, [sp, #8]
 800a8f0:	f000 fc56 	bl	800b1a0 <__mcmp>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	9b00      	ldr	r3, [sp, #0]
 800a8f8:	dc02      	bgt.n	800a900 <_dtoa_r+0xa78>
 800a8fa:	d1e0      	bne.n	800a8be <_dtoa_r+0xa36>
 800a8fc:	07da      	lsls	r2, r3, #31
 800a8fe:	d5de      	bpl.n	800a8be <_dtoa_r+0xa36>
 800a900:	2b39      	cmp	r3, #57	@ 0x39
 800a902:	d1da      	bne.n	800a8ba <_dtoa_r+0xa32>
 800a904:	2339      	movs	r3, #57	@ 0x39
 800a906:	f88b 3000 	strb.w	r3, [fp]
 800a90a:	4633      	mov	r3, r6
 800a90c:	461e      	mov	r6, r3
 800a90e:	3b01      	subs	r3, #1
 800a910:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a914:	2a39      	cmp	r2, #57	@ 0x39
 800a916:	d04e      	beq.n	800a9b6 <_dtoa_r+0xb2e>
 800a918:	3201      	adds	r2, #1
 800a91a:	701a      	strb	r2, [r3, #0]
 800a91c:	e501      	b.n	800a322 <_dtoa_r+0x49a>
 800a91e:	2a00      	cmp	r2, #0
 800a920:	dd03      	ble.n	800a92a <_dtoa_r+0xaa2>
 800a922:	2b39      	cmp	r3, #57	@ 0x39
 800a924:	d0ee      	beq.n	800a904 <_dtoa_r+0xa7c>
 800a926:	3301      	adds	r3, #1
 800a928:	e7c9      	b.n	800a8be <_dtoa_r+0xa36>
 800a92a:	9a00      	ldr	r2, [sp, #0]
 800a92c:	9908      	ldr	r1, [sp, #32]
 800a92e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a932:	428a      	cmp	r2, r1
 800a934:	d028      	beq.n	800a988 <_dtoa_r+0xb00>
 800a936:	9902      	ldr	r1, [sp, #8]
 800a938:	2300      	movs	r3, #0
 800a93a:	220a      	movs	r2, #10
 800a93c:	4648      	mov	r0, r9
 800a93e:	f000 f9d5 	bl	800acec <__multadd>
 800a942:	42af      	cmp	r7, r5
 800a944:	9002      	str	r0, [sp, #8]
 800a946:	f04f 0300 	mov.w	r3, #0
 800a94a:	f04f 020a 	mov.w	r2, #10
 800a94e:	4639      	mov	r1, r7
 800a950:	4648      	mov	r0, r9
 800a952:	d107      	bne.n	800a964 <_dtoa_r+0xadc>
 800a954:	f000 f9ca 	bl	800acec <__multadd>
 800a958:	4607      	mov	r7, r0
 800a95a:	4605      	mov	r5, r0
 800a95c:	9b00      	ldr	r3, [sp, #0]
 800a95e:	3301      	adds	r3, #1
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	e777      	b.n	800a854 <_dtoa_r+0x9cc>
 800a964:	f000 f9c2 	bl	800acec <__multadd>
 800a968:	4629      	mov	r1, r5
 800a96a:	4607      	mov	r7, r0
 800a96c:	2300      	movs	r3, #0
 800a96e:	220a      	movs	r2, #10
 800a970:	4648      	mov	r0, r9
 800a972:	f000 f9bb 	bl	800acec <__multadd>
 800a976:	4605      	mov	r5, r0
 800a978:	e7f0      	b.n	800a95c <_dtoa_r+0xad4>
 800a97a:	f1bb 0f00 	cmp.w	fp, #0
 800a97e:	bfcc      	ite	gt
 800a980:	465e      	movgt	r6, fp
 800a982:	2601      	movle	r6, #1
 800a984:	4456      	add	r6, sl
 800a986:	2700      	movs	r7, #0
 800a988:	9902      	ldr	r1, [sp, #8]
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	2201      	movs	r2, #1
 800a98e:	4648      	mov	r0, r9
 800a990:	f000 fb9a 	bl	800b0c8 <__lshift>
 800a994:	4621      	mov	r1, r4
 800a996:	9002      	str	r0, [sp, #8]
 800a998:	f000 fc02 	bl	800b1a0 <__mcmp>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	dcb4      	bgt.n	800a90a <_dtoa_r+0xa82>
 800a9a0:	d102      	bne.n	800a9a8 <_dtoa_r+0xb20>
 800a9a2:	9b00      	ldr	r3, [sp, #0]
 800a9a4:	07db      	lsls	r3, r3, #31
 800a9a6:	d4b0      	bmi.n	800a90a <_dtoa_r+0xa82>
 800a9a8:	4633      	mov	r3, r6
 800a9aa:	461e      	mov	r6, r3
 800a9ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9b0:	2a30      	cmp	r2, #48	@ 0x30
 800a9b2:	d0fa      	beq.n	800a9aa <_dtoa_r+0xb22>
 800a9b4:	e4b5      	b.n	800a322 <_dtoa_r+0x49a>
 800a9b6:	459a      	cmp	sl, r3
 800a9b8:	d1a8      	bne.n	800a90c <_dtoa_r+0xa84>
 800a9ba:	2331      	movs	r3, #49	@ 0x31
 800a9bc:	f108 0801 	add.w	r8, r8, #1
 800a9c0:	f88a 3000 	strb.w	r3, [sl]
 800a9c4:	e4ad      	b.n	800a322 <_dtoa_r+0x49a>
 800a9c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800aa24 <_dtoa_r+0xb9c>
 800a9cc:	b11b      	cbz	r3, 800a9d6 <_dtoa_r+0xb4e>
 800a9ce:	f10a 0308 	add.w	r3, sl, #8
 800a9d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a9d4:	6013      	str	r3, [r2, #0]
 800a9d6:	4650      	mov	r0, sl
 800a9d8:	b017      	add	sp, #92	@ 0x5c
 800a9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9de:	9b07      	ldr	r3, [sp, #28]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	f77f ae2e 	ble.w	800a642 <_dtoa_r+0x7ba>
 800a9e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a9e8:	9308      	str	r3, [sp, #32]
 800a9ea:	2001      	movs	r0, #1
 800a9ec:	e64d      	b.n	800a68a <_dtoa_r+0x802>
 800a9ee:	f1bb 0f00 	cmp.w	fp, #0
 800a9f2:	f77f aed9 	ble.w	800a7a8 <_dtoa_r+0x920>
 800a9f6:	4656      	mov	r6, sl
 800a9f8:	9802      	ldr	r0, [sp, #8]
 800a9fa:	4621      	mov	r1, r4
 800a9fc:	f7ff f9ba 	bl	8009d74 <quorem>
 800aa00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800aa04:	f806 3b01 	strb.w	r3, [r6], #1
 800aa08:	eba6 020a 	sub.w	r2, r6, sl
 800aa0c:	4593      	cmp	fp, r2
 800aa0e:	ddb4      	ble.n	800a97a <_dtoa_r+0xaf2>
 800aa10:	9902      	ldr	r1, [sp, #8]
 800aa12:	2300      	movs	r3, #0
 800aa14:	220a      	movs	r2, #10
 800aa16:	4648      	mov	r0, r9
 800aa18:	f000 f968 	bl	800acec <__multadd>
 800aa1c:	9002      	str	r0, [sp, #8]
 800aa1e:	e7eb      	b.n	800a9f8 <_dtoa_r+0xb70>
 800aa20:	0800e1fd 	.word	0x0800e1fd
 800aa24:	0800e181 	.word	0x0800e181

0800aa28 <_free_r>:
 800aa28:	b538      	push	{r3, r4, r5, lr}
 800aa2a:	4605      	mov	r5, r0
 800aa2c:	2900      	cmp	r1, #0
 800aa2e:	d041      	beq.n	800aab4 <_free_r+0x8c>
 800aa30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa34:	1f0c      	subs	r4, r1, #4
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	bfb8      	it	lt
 800aa3a:	18e4      	addlt	r4, r4, r3
 800aa3c:	f000 f8e8 	bl	800ac10 <__malloc_lock>
 800aa40:	4a1d      	ldr	r2, [pc, #116]	@ (800aab8 <_free_r+0x90>)
 800aa42:	6813      	ldr	r3, [r2, #0]
 800aa44:	b933      	cbnz	r3, 800aa54 <_free_r+0x2c>
 800aa46:	6063      	str	r3, [r4, #4]
 800aa48:	6014      	str	r4, [r2, #0]
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa50:	f000 b8e4 	b.w	800ac1c <__malloc_unlock>
 800aa54:	42a3      	cmp	r3, r4
 800aa56:	d908      	bls.n	800aa6a <_free_r+0x42>
 800aa58:	6820      	ldr	r0, [r4, #0]
 800aa5a:	1821      	adds	r1, r4, r0
 800aa5c:	428b      	cmp	r3, r1
 800aa5e:	bf01      	itttt	eq
 800aa60:	6819      	ldreq	r1, [r3, #0]
 800aa62:	685b      	ldreq	r3, [r3, #4]
 800aa64:	1809      	addeq	r1, r1, r0
 800aa66:	6021      	streq	r1, [r4, #0]
 800aa68:	e7ed      	b.n	800aa46 <_free_r+0x1e>
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	b10b      	cbz	r3, 800aa74 <_free_r+0x4c>
 800aa70:	42a3      	cmp	r3, r4
 800aa72:	d9fa      	bls.n	800aa6a <_free_r+0x42>
 800aa74:	6811      	ldr	r1, [r2, #0]
 800aa76:	1850      	adds	r0, r2, r1
 800aa78:	42a0      	cmp	r0, r4
 800aa7a:	d10b      	bne.n	800aa94 <_free_r+0x6c>
 800aa7c:	6820      	ldr	r0, [r4, #0]
 800aa7e:	4401      	add	r1, r0
 800aa80:	1850      	adds	r0, r2, r1
 800aa82:	4283      	cmp	r3, r0
 800aa84:	6011      	str	r1, [r2, #0]
 800aa86:	d1e0      	bne.n	800aa4a <_free_r+0x22>
 800aa88:	6818      	ldr	r0, [r3, #0]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	6053      	str	r3, [r2, #4]
 800aa8e:	4408      	add	r0, r1
 800aa90:	6010      	str	r0, [r2, #0]
 800aa92:	e7da      	b.n	800aa4a <_free_r+0x22>
 800aa94:	d902      	bls.n	800aa9c <_free_r+0x74>
 800aa96:	230c      	movs	r3, #12
 800aa98:	602b      	str	r3, [r5, #0]
 800aa9a:	e7d6      	b.n	800aa4a <_free_r+0x22>
 800aa9c:	6820      	ldr	r0, [r4, #0]
 800aa9e:	1821      	adds	r1, r4, r0
 800aaa0:	428b      	cmp	r3, r1
 800aaa2:	bf04      	itt	eq
 800aaa4:	6819      	ldreq	r1, [r3, #0]
 800aaa6:	685b      	ldreq	r3, [r3, #4]
 800aaa8:	6063      	str	r3, [r4, #4]
 800aaaa:	bf04      	itt	eq
 800aaac:	1809      	addeq	r1, r1, r0
 800aaae:	6021      	streq	r1, [r4, #0]
 800aab0:	6054      	str	r4, [r2, #4]
 800aab2:	e7ca      	b.n	800aa4a <_free_r+0x22>
 800aab4:	bd38      	pop	{r3, r4, r5, pc}
 800aab6:	bf00      	nop
 800aab8:	20000b50 	.word	0x20000b50

0800aabc <malloc>:
 800aabc:	4b02      	ldr	r3, [pc, #8]	@ (800aac8 <malloc+0xc>)
 800aabe:	4601      	mov	r1, r0
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	f000 b825 	b.w	800ab10 <_malloc_r>
 800aac6:	bf00      	nop
 800aac8:	200000a8 	.word	0x200000a8

0800aacc <sbrk_aligned>:
 800aacc:	b570      	push	{r4, r5, r6, lr}
 800aace:	4e0f      	ldr	r6, [pc, #60]	@ (800ab0c <sbrk_aligned+0x40>)
 800aad0:	460c      	mov	r4, r1
 800aad2:	6831      	ldr	r1, [r6, #0]
 800aad4:	4605      	mov	r5, r0
 800aad6:	b911      	cbnz	r1, 800aade <sbrk_aligned+0x12>
 800aad8:	f001 ffca 	bl	800ca70 <_sbrk_r>
 800aadc:	6030      	str	r0, [r6, #0]
 800aade:	4621      	mov	r1, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	f001 ffc5 	bl	800ca70 <_sbrk_r>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d103      	bne.n	800aaf2 <sbrk_aligned+0x26>
 800aaea:	f04f 34ff 	mov.w	r4, #4294967295
 800aaee:	4620      	mov	r0, r4
 800aaf0:	bd70      	pop	{r4, r5, r6, pc}
 800aaf2:	1cc4      	adds	r4, r0, #3
 800aaf4:	f024 0403 	bic.w	r4, r4, #3
 800aaf8:	42a0      	cmp	r0, r4
 800aafa:	d0f8      	beq.n	800aaee <sbrk_aligned+0x22>
 800aafc:	1a21      	subs	r1, r4, r0
 800aafe:	4628      	mov	r0, r5
 800ab00:	f001 ffb6 	bl	800ca70 <_sbrk_r>
 800ab04:	3001      	adds	r0, #1
 800ab06:	d1f2      	bne.n	800aaee <sbrk_aligned+0x22>
 800ab08:	e7ef      	b.n	800aaea <sbrk_aligned+0x1e>
 800ab0a:	bf00      	nop
 800ab0c:	20000b4c 	.word	0x20000b4c

0800ab10 <_malloc_r>:
 800ab10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab14:	1ccd      	adds	r5, r1, #3
 800ab16:	f025 0503 	bic.w	r5, r5, #3
 800ab1a:	3508      	adds	r5, #8
 800ab1c:	2d0c      	cmp	r5, #12
 800ab1e:	bf38      	it	cc
 800ab20:	250c      	movcc	r5, #12
 800ab22:	2d00      	cmp	r5, #0
 800ab24:	4606      	mov	r6, r0
 800ab26:	db01      	blt.n	800ab2c <_malloc_r+0x1c>
 800ab28:	42a9      	cmp	r1, r5
 800ab2a:	d904      	bls.n	800ab36 <_malloc_r+0x26>
 800ab2c:	230c      	movs	r3, #12
 800ab2e:	6033      	str	r3, [r6, #0]
 800ab30:	2000      	movs	r0, #0
 800ab32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac0c <_malloc_r+0xfc>
 800ab3a:	f000 f869 	bl	800ac10 <__malloc_lock>
 800ab3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab42:	461c      	mov	r4, r3
 800ab44:	bb44      	cbnz	r4, 800ab98 <_malloc_r+0x88>
 800ab46:	4629      	mov	r1, r5
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7ff ffbf 	bl	800aacc <sbrk_aligned>
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	4604      	mov	r4, r0
 800ab52:	d158      	bne.n	800ac06 <_malloc_r+0xf6>
 800ab54:	f8d8 4000 	ldr.w	r4, [r8]
 800ab58:	4627      	mov	r7, r4
 800ab5a:	2f00      	cmp	r7, #0
 800ab5c:	d143      	bne.n	800abe6 <_malloc_r+0xd6>
 800ab5e:	2c00      	cmp	r4, #0
 800ab60:	d04b      	beq.n	800abfa <_malloc_r+0xea>
 800ab62:	6823      	ldr	r3, [r4, #0]
 800ab64:	4639      	mov	r1, r7
 800ab66:	4630      	mov	r0, r6
 800ab68:	eb04 0903 	add.w	r9, r4, r3
 800ab6c:	f001 ff80 	bl	800ca70 <_sbrk_r>
 800ab70:	4581      	cmp	r9, r0
 800ab72:	d142      	bne.n	800abfa <_malloc_r+0xea>
 800ab74:	6821      	ldr	r1, [r4, #0]
 800ab76:	1a6d      	subs	r5, r5, r1
 800ab78:	4629      	mov	r1, r5
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f7ff ffa6 	bl	800aacc <sbrk_aligned>
 800ab80:	3001      	adds	r0, #1
 800ab82:	d03a      	beq.n	800abfa <_malloc_r+0xea>
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	442b      	add	r3, r5
 800ab88:	6023      	str	r3, [r4, #0]
 800ab8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab8e:	685a      	ldr	r2, [r3, #4]
 800ab90:	bb62      	cbnz	r2, 800abec <_malloc_r+0xdc>
 800ab92:	f8c8 7000 	str.w	r7, [r8]
 800ab96:	e00f      	b.n	800abb8 <_malloc_r+0xa8>
 800ab98:	6822      	ldr	r2, [r4, #0]
 800ab9a:	1b52      	subs	r2, r2, r5
 800ab9c:	d420      	bmi.n	800abe0 <_malloc_r+0xd0>
 800ab9e:	2a0b      	cmp	r2, #11
 800aba0:	d917      	bls.n	800abd2 <_malloc_r+0xc2>
 800aba2:	1961      	adds	r1, r4, r5
 800aba4:	42a3      	cmp	r3, r4
 800aba6:	6025      	str	r5, [r4, #0]
 800aba8:	bf18      	it	ne
 800abaa:	6059      	strne	r1, [r3, #4]
 800abac:	6863      	ldr	r3, [r4, #4]
 800abae:	bf08      	it	eq
 800abb0:	f8c8 1000 	streq.w	r1, [r8]
 800abb4:	5162      	str	r2, [r4, r5]
 800abb6:	604b      	str	r3, [r1, #4]
 800abb8:	4630      	mov	r0, r6
 800abba:	f000 f82f 	bl	800ac1c <__malloc_unlock>
 800abbe:	f104 000b 	add.w	r0, r4, #11
 800abc2:	1d23      	adds	r3, r4, #4
 800abc4:	f020 0007 	bic.w	r0, r0, #7
 800abc8:	1ac2      	subs	r2, r0, r3
 800abca:	bf1c      	itt	ne
 800abcc:	1a1b      	subne	r3, r3, r0
 800abce:	50a3      	strne	r3, [r4, r2]
 800abd0:	e7af      	b.n	800ab32 <_malloc_r+0x22>
 800abd2:	6862      	ldr	r2, [r4, #4]
 800abd4:	42a3      	cmp	r3, r4
 800abd6:	bf0c      	ite	eq
 800abd8:	f8c8 2000 	streq.w	r2, [r8]
 800abdc:	605a      	strne	r2, [r3, #4]
 800abde:	e7eb      	b.n	800abb8 <_malloc_r+0xa8>
 800abe0:	4623      	mov	r3, r4
 800abe2:	6864      	ldr	r4, [r4, #4]
 800abe4:	e7ae      	b.n	800ab44 <_malloc_r+0x34>
 800abe6:	463c      	mov	r4, r7
 800abe8:	687f      	ldr	r7, [r7, #4]
 800abea:	e7b6      	b.n	800ab5a <_malloc_r+0x4a>
 800abec:	461a      	mov	r2, r3
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	42a3      	cmp	r3, r4
 800abf2:	d1fb      	bne.n	800abec <_malloc_r+0xdc>
 800abf4:	2300      	movs	r3, #0
 800abf6:	6053      	str	r3, [r2, #4]
 800abf8:	e7de      	b.n	800abb8 <_malloc_r+0xa8>
 800abfa:	230c      	movs	r3, #12
 800abfc:	6033      	str	r3, [r6, #0]
 800abfe:	4630      	mov	r0, r6
 800ac00:	f000 f80c 	bl	800ac1c <__malloc_unlock>
 800ac04:	e794      	b.n	800ab30 <_malloc_r+0x20>
 800ac06:	6005      	str	r5, [r0, #0]
 800ac08:	e7d6      	b.n	800abb8 <_malloc_r+0xa8>
 800ac0a:	bf00      	nop
 800ac0c:	20000b50 	.word	0x20000b50

0800ac10 <__malloc_lock>:
 800ac10:	4801      	ldr	r0, [pc, #4]	@ (800ac18 <__malloc_lock+0x8>)
 800ac12:	f7ff b898 	b.w	8009d46 <__retarget_lock_acquire_recursive>
 800ac16:	bf00      	nop
 800ac18:	20000b48 	.word	0x20000b48

0800ac1c <__malloc_unlock>:
 800ac1c:	4801      	ldr	r0, [pc, #4]	@ (800ac24 <__malloc_unlock+0x8>)
 800ac1e:	f7ff b893 	b.w	8009d48 <__retarget_lock_release_recursive>
 800ac22:	bf00      	nop
 800ac24:	20000b48 	.word	0x20000b48

0800ac28 <_Balloc>:
 800ac28:	b570      	push	{r4, r5, r6, lr}
 800ac2a:	69c6      	ldr	r6, [r0, #28]
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	460d      	mov	r5, r1
 800ac30:	b976      	cbnz	r6, 800ac50 <_Balloc+0x28>
 800ac32:	2010      	movs	r0, #16
 800ac34:	f7ff ff42 	bl	800aabc <malloc>
 800ac38:	4602      	mov	r2, r0
 800ac3a:	61e0      	str	r0, [r4, #28]
 800ac3c:	b920      	cbnz	r0, 800ac48 <_Balloc+0x20>
 800ac3e:	4b18      	ldr	r3, [pc, #96]	@ (800aca0 <_Balloc+0x78>)
 800ac40:	4818      	ldr	r0, [pc, #96]	@ (800aca4 <_Balloc+0x7c>)
 800ac42:	216b      	movs	r1, #107	@ 0x6b
 800ac44:	f001 ff2c 	bl	800caa0 <__assert_func>
 800ac48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac4c:	6006      	str	r6, [r0, #0]
 800ac4e:	60c6      	str	r6, [r0, #12]
 800ac50:	69e6      	ldr	r6, [r4, #28]
 800ac52:	68f3      	ldr	r3, [r6, #12]
 800ac54:	b183      	cbz	r3, 800ac78 <_Balloc+0x50>
 800ac56:	69e3      	ldr	r3, [r4, #28]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac5e:	b9b8      	cbnz	r0, 800ac90 <_Balloc+0x68>
 800ac60:	2101      	movs	r1, #1
 800ac62:	fa01 f605 	lsl.w	r6, r1, r5
 800ac66:	1d72      	adds	r2, r6, #5
 800ac68:	0092      	lsls	r2, r2, #2
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f001 ff36 	bl	800cadc <_calloc_r>
 800ac70:	b160      	cbz	r0, 800ac8c <_Balloc+0x64>
 800ac72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac76:	e00e      	b.n	800ac96 <_Balloc+0x6e>
 800ac78:	2221      	movs	r2, #33	@ 0x21
 800ac7a:	2104      	movs	r1, #4
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	f001 ff2d 	bl	800cadc <_calloc_r>
 800ac82:	69e3      	ldr	r3, [r4, #28]
 800ac84:	60f0      	str	r0, [r6, #12]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1e4      	bne.n	800ac56 <_Balloc+0x2e>
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	bd70      	pop	{r4, r5, r6, pc}
 800ac90:	6802      	ldr	r2, [r0, #0]
 800ac92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac96:	2300      	movs	r3, #0
 800ac98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac9c:	e7f7      	b.n	800ac8e <_Balloc+0x66>
 800ac9e:	bf00      	nop
 800aca0:	0800e18e 	.word	0x0800e18e
 800aca4:	0800e20e 	.word	0x0800e20e

0800aca8 <_Bfree>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	69c6      	ldr	r6, [r0, #28]
 800acac:	4605      	mov	r5, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	b976      	cbnz	r6, 800acd0 <_Bfree+0x28>
 800acb2:	2010      	movs	r0, #16
 800acb4:	f7ff ff02 	bl	800aabc <malloc>
 800acb8:	4602      	mov	r2, r0
 800acba:	61e8      	str	r0, [r5, #28]
 800acbc:	b920      	cbnz	r0, 800acc8 <_Bfree+0x20>
 800acbe:	4b09      	ldr	r3, [pc, #36]	@ (800ace4 <_Bfree+0x3c>)
 800acc0:	4809      	ldr	r0, [pc, #36]	@ (800ace8 <_Bfree+0x40>)
 800acc2:	218f      	movs	r1, #143	@ 0x8f
 800acc4:	f001 feec 	bl	800caa0 <__assert_func>
 800acc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800accc:	6006      	str	r6, [r0, #0]
 800acce:	60c6      	str	r6, [r0, #12]
 800acd0:	b13c      	cbz	r4, 800ace2 <_Bfree+0x3a>
 800acd2:	69eb      	ldr	r3, [r5, #28]
 800acd4:	6862      	ldr	r2, [r4, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acdc:	6021      	str	r1, [r4, #0]
 800acde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ace2:	bd70      	pop	{r4, r5, r6, pc}
 800ace4:	0800e18e 	.word	0x0800e18e
 800ace8:	0800e20e 	.word	0x0800e20e

0800acec <__multadd>:
 800acec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acf0:	690d      	ldr	r5, [r1, #16]
 800acf2:	4607      	mov	r7, r0
 800acf4:	460c      	mov	r4, r1
 800acf6:	461e      	mov	r6, r3
 800acf8:	f101 0c14 	add.w	ip, r1, #20
 800acfc:	2000      	movs	r0, #0
 800acfe:	f8dc 3000 	ldr.w	r3, [ip]
 800ad02:	b299      	uxth	r1, r3
 800ad04:	fb02 6101 	mla	r1, r2, r1, r6
 800ad08:	0c1e      	lsrs	r6, r3, #16
 800ad0a:	0c0b      	lsrs	r3, r1, #16
 800ad0c:	fb02 3306 	mla	r3, r2, r6, r3
 800ad10:	b289      	uxth	r1, r1
 800ad12:	3001      	adds	r0, #1
 800ad14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad18:	4285      	cmp	r5, r0
 800ad1a:	f84c 1b04 	str.w	r1, [ip], #4
 800ad1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad22:	dcec      	bgt.n	800acfe <__multadd+0x12>
 800ad24:	b30e      	cbz	r6, 800ad6a <__multadd+0x7e>
 800ad26:	68a3      	ldr	r3, [r4, #8]
 800ad28:	42ab      	cmp	r3, r5
 800ad2a:	dc19      	bgt.n	800ad60 <__multadd+0x74>
 800ad2c:	6861      	ldr	r1, [r4, #4]
 800ad2e:	4638      	mov	r0, r7
 800ad30:	3101      	adds	r1, #1
 800ad32:	f7ff ff79 	bl	800ac28 <_Balloc>
 800ad36:	4680      	mov	r8, r0
 800ad38:	b928      	cbnz	r0, 800ad46 <__multadd+0x5a>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ad70 <__multadd+0x84>)
 800ad3e:	480d      	ldr	r0, [pc, #52]	@ (800ad74 <__multadd+0x88>)
 800ad40:	21ba      	movs	r1, #186	@ 0xba
 800ad42:	f001 fead 	bl	800caa0 <__assert_func>
 800ad46:	6922      	ldr	r2, [r4, #16]
 800ad48:	3202      	adds	r2, #2
 800ad4a:	f104 010c 	add.w	r1, r4, #12
 800ad4e:	0092      	lsls	r2, r2, #2
 800ad50:	300c      	adds	r0, #12
 800ad52:	f7fe fffa 	bl	8009d4a <memcpy>
 800ad56:	4621      	mov	r1, r4
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f7ff ffa5 	bl	800aca8 <_Bfree>
 800ad5e:	4644      	mov	r4, r8
 800ad60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad64:	3501      	adds	r5, #1
 800ad66:	615e      	str	r6, [r3, #20]
 800ad68:	6125      	str	r5, [r4, #16]
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad70:	0800e1fd 	.word	0x0800e1fd
 800ad74:	0800e20e 	.word	0x0800e20e

0800ad78 <__s2b>:
 800ad78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad7c:	460c      	mov	r4, r1
 800ad7e:	4615      	mov	r5, r2
 800ad80:	461f      	mov	r7, r3
 800ad82:	2209      	movs	r2, #9
 800ad84:	3308      	adds	r3, #8
 800ad86:	4606      	mov	r6, r0
 800ad88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	2201      	movs	r2, #1
 800ad90:	429a      	cmp	r2, r3
 800ad92:	db09      	blt.n	800ada8 <__s2b+0x30>
 800ad94:	4630      	mov	r0, r6
 800ad96:	f7ff ff47 	bl	800ac28 <_Balloc>
 800ad9a:	b940      	cbnz	r0, 800adae <__s2b+0x36>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	4b19      	ldr	r3, [pc, #100]	@ (800ae04 <__s2b+0x8c>)
 800ada0:	4819      	ldr	r0, [pc, #100]	@ (800ae08 <__s2b+0x90>)
 800ada2:	21d3      	movs	r1, #211	@ 0xd3
 800ada4:	f001 fe7c 	bl	800caa0 <__assert_func>
 800ada8:	0052      	lsls	r2, r2, #1
 800adaa:	3101      	adds	r1, #1
 800adac:	e7f0      	b.n	800ad90 <__s2b+0x18>
 800adae:	9b08      	ldr	r3, [sp, #32]
 800adb0:	6143      	str	r3, [r0, #20]
 800adb2:	2d09      	cmp	r5, #9
 800adb4:	f04f 0301 	mov.w	r3, #1
 800adb8:	6103      	str	r3, [r0, #16]
 800adba:	dd16      	ble.n	800adea <__s2b+0x72>
 800adbc:	f104 0909 	add.w	r9, r4, #9
 800adc0:	46c8      	mov	r8, r9
 800adc2:	442c      	add	r4, r5
 800adc4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800adc8:	4601      	mov	r1, r0
 800adca:	3b30      	subs	r3, #48	@ 0x30
 800adcc:	220a      	movs	r2, #10
 800adce:	4630      	mov	r0, r6
 800add0:	f7ff ff8c 	bl	800acec <__multadd>
 800add4:	45a0      	cmp	r8, r4
 800add6:	d1f5      	bne.n	800adc4 <__s2b+0x4c>
 800add8:	f1a5 0408 	sub.w	r4, r5, #8
 800addc:	444c      	add	r4, r9
 800adde:	1b2d      	subs	r5, r5, r4
 800ade0:	1963      	adds	r3, r4, r5
 800ade2:	42bb      	cmp	r3, r7
 800ade4:	db04      	blt.n	800adf0 <__s2b+0x78>
 800ade6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adea:	340a      	adds	r4, #10
 800adec:	2509      	movs	r5, #9
 800adee:	e7f6      	b.n	800adde <__s2b+0x66>
 800adf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800adf4:	4601      	mov	r1, r0
 800adf6:	3b30      	subs	r3, #48	@ 0x30
 800adf8:	220a      	movs	r2, #10
 800adfa:	4630      	mov	r0, r6
 800adfc:	f7ff ff76 	bl	800acec <__multadd>
 800ae00:	e7ee      	b.n	800ade0 <__s2b+0x68>
 800ae02:	bf00      	nop
 800ae04:	0800e1fd 	.word	0x0800e1fd
 800ae08:	0800e20e 	.word	0x0800e20e

0800ae0c <__hi0bits>:
 800ae0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ae10:	4603      	mov	r3, r0
 800ae12:	bf36      	itet	cc
 800ae14:	0403      	lslcc	r3, r0, #16
 800ae16:	2000      	movcs	r0, #0
 800ae18:	2010      	movcc	r0, #16
 800ae1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae1e:	bf3c      	itt	cc
 800ae20:	021b      	lslcc	r3, r3, #8
 800ae22:	3008      	addcc	r0, #8
 800ae24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae28:	bf3c      	itt	cc
 800ae2a:	011b      	lslcc	r3, r3, #4
 800ae2c:	3004      	addcc	r0, #4
 800ae2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae32:	bf3c      	itt	cc
 800ae34:	009b      	lslcc	r3, r3, #2
 800ae36:	3002      	addcc	r0, #2
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	db05      	blt.n	800ae48 <__hi0bits+0x3c>
 800ae3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ae40:	f100 0001 	add.w	r0, r0, #1
 800ae44:	bf08      	it	eq
 800ae46:	2020      	moveq	r0, #32
 800ae48:	4770      	bx	lr

0800ae4a <__lo0bits>:
 800ae4a:	6803      	ldr	r3, [r0, #0]
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	f013 0007 	ands.w	r0, r3, #7
 800ae52:	d00b      	beq.n	800ae6c <__lo0bits+0x22>
 800ae54:	07d9      	lsls	r1, r3, #31
 800ae56:	d421      	bmi.n	800ae9c <__lo0bits+0x52>
 800ae58:	0798      	lsls	r0, r3, #30
 800ae5a:	bf49      	itett	mi
 800ae5c:	085b      	lsrmi	r3, r3, #1
 800ae5e:	089b      	lsrpl	r3, r3, #2
 800ae60:	2001      	movmi	r0, #1
 800ae62:	6013      	strmi	r3, [r2, #0]
 800ae64:	bf5c      	itt	pl
 800ae66:	6013      	strpl	r3, [r2, #0]
 800ae68:	2002      	movpl	r0, #2
 800ae6a:	4770      	bx	lr
 800ae6c:	b299      	uxth	r1, r3
 800ae6e:	b909      	cbnz	r1, 800ae74 <__lo0bits+0x2a>
 800ae70:	0c1b      	lsrs	r3, r3, #16
 800ae72:	2010      	movs	r0, #16
 800ae74:	b2d9      	uxtb	r1, r3
 800ae76:	b909      	cbnz	r1, 800ae7c <__lo0bits+0x32>
 800ae78:	3008      	adds	r0, #8
 800ae7a:	0a1b      	lsrs	r3, r3, #8
 800ae7c:	0719      	lsls	r1, r3, #28
 800ae7e:	bf04      	itt	eq
 800ae80:	091b      	lsreq	r3, r3, #4
 800ae82:	3004      	addeq	r0, #4
 800ae84:	0799      	lsls	r1, r3, #30
 800ae86:	bf04      	itt	eq
 800ae88:	089b      	lsreq	r3, r3, #2
 800ae8a:	3002      	addeq	r0, #2
 800ae8c:	07d9      	lsls	r1, r3, #31
 800ae8e:	d403      	bmi.n	800ae98 <__lo0bits+0x4e>
 800ae90:	085b      	lsrs	r3, r3, #1
 800ae92:	f100 0001 	add.w	r0, r0, #1
 800ae96:	d003      	beq.n	800aea0 <__lo0bits+0x56>
 800ae98:	6013      	str	r3, [r2, #0]
 800ae9a:	4770      	bx	lr
 800ae9c:	2000      	movs	r0, #0
 800ae9e:	4770      	bx	lr
 800aea0:	2020      	movs	r0, #32
 800aea2:	4770      	bx	lr

0800aea4 <__i2b>:
 800aea4:	b510      	push	{r4, lr}
 800aea6:	460c      	mov	r4, r1
 800aea8:	2101      	movs	r1, #1
 800aeaa:	f7ff febd 	bl	800ac28 <_Balloc>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	b928      	cbnz	r0, 800aebe <__i2b+0x1a>
 800aeb2:	4b05      	ldr	r3, [pc, #20]	@ (800aec8 <__i2b+0x24>)
 800aeb4:	4805      	ldr	r0, [pc, #20]	@ (800aecc <__i2b+0x28>)
 800aeb6:	f240 1145 	movw	r1, #325	@ 0x145
 800aeba:	f001 fdf1 	bl	800caa0 <__assert_func>
 800aebe:	2301      	movs	r3, #1
 800aec0:	6144      	str	r4, [r0, #20]
 800aec2:	6103      	str	r3, [r0, #16]
 800aec4:	bd10      	pop	{r4, pc}
 800aec6:	bf00      	nop
 800aec8:	0800e1fd 	.word	0x0800e1fd
 800aecc:	0800e20e 	.word	0x0800e20e

0800aed0 <__multiply>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	4617      	mov	r7, r2
 800aed6:	690a      	ldr	r2, [r1, #16]
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	bfa8      	it	ge
 800aede:	463b      	movge	r3, r7
 800aee0:	4689      	mov	r9, r1
 800aee2:	bfa4      	itt	ge
 800aee4:	460f      	movge	r7, r1
 800aee6:	4699      	movge	r9, r3
 800aee8:	693d      	ldr	r5, [r7, #16]
 800aeea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	6879      	ldr	r1, [r7, #4]
 800aef2:	eb05 060a 	add.w	r6, r5, sl
 800aef6:	42b3      	cmp	r3, r6
 800aef8:	b085      	sub	sp, #20
 800aefa:	bfb8      	it	lt
 800aefc:	3101      	addlt	r1, #1
 800aefe:	f7ff fe93 	bl	800ac28 <_Balloc>
 800af02:	b930      	cbnz	r0, 800af12 <__multiply+0x42>
 800af04:	4602      	mov	r2, r0
 800af06:	4b41      	ldr	r3, [pc, #260]	@ (800b00c <__multiply+0x13c>)
 800af08:	4841      	ldr	r0, [pc, #260]	@ (800b010 <__multiply+0x140>)
 800af0a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800af0e:	f001 fdc7 	bl	800caa0 <__assert_func>
 800af12:	f100 0414 	add.w	r4, r0, #20
 800af16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800af1a:	4623      	mov	r3, r4
 800af1c:	2200      	movs	r2, #0
 800af1e:	4573      	cmp	r3, lr
 800af20:	d320      	bcc.n	800af64 <__multiply+0x94>
 800af22:	f107 0814 	add.w	r8, r7, #20
 800af26:	f109 0114 	add.w	r1, r9, #20
 800af2a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800af2e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800af32:	9302      	str	r3, [sp, #8]
 800af34:	1beb      	subs	r3, r5, r7
 800af36:	3b15      	subs	r3, #21
 800af38:	f023 0303 	bic.w	r3, r3, #3
 800af3c:	3304      	adds	r3, #4
 800af3e:	3715      	adds	r7, #21
 800af40:	42bd      	cmp	r5, r7
 800af42:	bf38      	it	cc
 800af44:	2304      	movcc	r3, #4
 800af46:	9301      	str	r3, [sp, #4]
 800af48:	9b02      	ldr	r3, [sp, #8]
 800af4a:	9103      	str	r1, [sp, #12]
 800af4c:	428b      	cmp	r3, r1
 800af4e:	d80c      	bhi.n	800af6a <__multiply+0x9a>
 800af50:	2e00      	cmp	r6, #0
 800af52:	dd03      	ble.n	800af5c <__multiply+0x8c>
 800af54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d055      	beq.n	800b008 <__multiply+0x138>
 800af5c:	6106      	str	r6, [r0, #16]
 800af5e:	b005      	add	sp, #20
 800af60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af64:	f843 2b04 	str.w	r2, [r3], #4
 800af68:	e7d9      	b.n	800af1e <__multiply+0x4e>
 800af6a:	f8b1 a000 	ldrh.w	sl, [r1]
 800af6e:	f1ba 0f00 	cmp.w	sl, #0
 800af72:	d01f      	beq.n	800afb4 <__multiply+0xe4>
 800af74:	46c4      	mov	ip, r8
 800af76:	46a1      	mov	r9, r4
 800af78:	2700      	movs	r7, #0
 800af7a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af7e:	f8d9 3000 	ldr.w	r3, [r9]
 800af82:	fa1f fb82 	uxth.w	fp, r2
 800af86:	b29b      	uxth	r3, r3
 800af88:	fb0a 330b 	mla	r3, sl, fp, r3
 800af8c:	443b      	add	r3, r7
 800af8e:	f8d9 7000 	ldr.w	r7, [r9]
 800af92:	0c12      	lsrs	r2, r2, #16
 800af94:	0c3f      	lsrs	r7, r7, #16
 800af96:	fb0a 7202 	mla	r2, sl, r2, r7
 800af9a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afa4:	4565      	cmp	r5, ip
 800afa6:	f849 3b04 	str.w	r3, [r9], #4
 800afaa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800afae:	d8e4      	bhi.n	800af7a <__multiply+0xaa>
 800afb0:	9b01      	ldr	r3, [sp, #4]
 800afb2:	50e7      	str	r7, [r4, r3]
 800afb4:	9b03      	ldr	r3, [sp, #12]
 800afb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800afba:	3104      	adds	r1, #4
 800afbc:	f1b9 0f00 	cmp.w	r9, #0
 800afc0:	d020      	beq.n	800b004 <__multiply+0x134>
 800afc2:	6823      	ldr	r3, [r4, #0]
 800afc4:	4647      	mov	r7, r8
 800afc6:	46a4      	mov	ip, r4
 800afc8:	f04f 0a00 	mov.w	sl, #0
 800afcc:	f8b7 b000 	ldrh.w	fp, [r7]
 800afd0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800afd4:	fb09 220b 	mla	r2, r9, fp, r2
 800afd8:	4452      	add	r2, sl
 800afda:	b29b      	uxth	r3, r3
 800afdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afe0:	f84c 3b04 	str.w	r3, [ip], #4
 800afe4:	f857 3b04 	ldr.w	r3, [r7], #4
 800afe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afec:	f8bc 3000 	ldrh.w	r3, [ip]
 800aff0:	fb09 330a 	mla	r3, r9, sl, r3
 800aff4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800aff8:	42bd      	cmp	r5, r7
 800affa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800affe:	d8e5      	bhi.n	800afcc <__multiply+0xfc>
 800b000:	9a01      	ldr	r2, [sp, #4]
 800b002:	50a3      	str	r3, [r4, r2]
 800b004:	3404      	adds	r4, #4
 800b006:	e79f      	b.n	800af48 <__multiply+0x78>
 800b008:	3e01      	subs	r6, #1
 800b00a:	e7a1      	b.n	800af50 <__multiply+0x80>
 800b00c:	0800e1fd 	.word	0x0800e1fd
 800b010:	0800e20e 	.word	0x0800e20e

0800b014 <__pow5mult>:
 800b014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b018:	4615      	mov	r5, r2
 800b01a:	f012 0203 	ands.w	r2, r2, #3
 800b01e:	4607      	mov	r7, r0
 800b020:	460e      	mov	r6, r1
 800b022:	d007      	beq.n	800b034 <__pow5mult+0x20>
 800b024:	4c25      	ldr	r4, [pc, #148]	@ (800b0bc <__pow5mult+0xa8>)
 800b026:	3a01      	subs	r2, #1
 800b028:	2300      	movs	r3, #0
 800b02a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b02e:	f7ff fe5d 	bl	800acec <__multadd>
 800b032:	4606      	mov	r6, r0
 800b034:	10ad      	asrs	r5, r5, #2
 800b036:	d03d      	beq.n	800b0b4 <__pow5mult+0xa0>
 800b038:	69fc      	ldr	r4, [r7, #28]
 800b03a:	b97c      	cbnz	r4, 800b05c <__pow5mult+0x48>
 800b03c:	2010      	movs	r0, #16
 800b03e:	f7ff fd3d 	bl	800aabc <malloc>
 800b042:	4602      	mov	r2, r0
 800b044:	61f8      	str	r0, [r7, #28]
 800b046:	b928      	cbnz	r0, 800b054 <__pow5mult+0x40>
 800b048:	4b1d      	ldr	r3, [pc, #116]	@ (800b0c0 <__pow5mult+0xac>)
 800b04a:	481e      	ldr	r0, [pc, #120]	@ (800b0c4 <__pow5mult+0xb0>)
 800b04c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b050:	f001 fd26 	bl	800caa0 <__assert_func>
 800b054:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b058:	6004      	str	r4, [r0, #0]
 800b05a:	60c4      	str	r4, [r0, #12]
 800b05c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b060:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b064:	b94c      	cbnz	r4, 800b07a <__pow5mult+0x66>
 800b066:	f240 2171 	movw	r1, #625	@ 0x271
 800b06a:	4638      	mov	r0, r7
 800b06c:	f7ff ff1a 	bl	800aea4 <__i2b>
 800b070:	2300      	movs	r3, #0
 800b072:	f8c8 0008 	str.w	r0, [r8, #8]
 800b076:	4604      	mov	r4, r0
 800b078:	6003      	str	r3, [r0, #0]
 800b07a:	f04f 0900 	mov.w	r9, #0
 800b07e:	07eb      	lsls	r3, r5, #31
 800b080:	d50a      	bpl.n	800b098 <__pow5mult+0x84>
 800b082:	4631      	mov	r1, r6
 800b084:	4622      	mov	r2, r4
 800b086:	4638      	mov	r0, r7
 800b088:	f7ff ff22 	bl	800aed0 <__multiply>
 800b08c:	4631      	mov	r1, r6
 800b08e:	4680      	mov	r8, r0
 800b090:	4638      	mov	r0, r7
 800b092:	f7ff fe09 	bl	800aca8 <_Bfree>
 800b096:	4646      	mov	r6, r8
 800b098:	106d      	asrs	r5, r5, #1
 800b09a:	d00b      	beq.n	800b0b4 <__pow5mult+0xa0>
 800b09c:	6820      	ldr	r0, [r4, #0]
 800b09e:	b938      	cbnz	r0, 800b0b0 <__pow5mult+0x9c>
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4621      	mov	r1, r4
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	f7ff ff13 	bl	800aed0 <__multiply>
 800b0aa:	6020      	str	r0, [r4, #0]
 800b0ac:	f8c0 9000 	str.w	r9, [r0]
 800b0b0:	4604      	mov	r4, r0
 800b0b2:	e7e4      	b.n	800b07e <__pow5mult+0x6a>
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0ba:	bf00      	nop
 800b0bc:	0800e320 	.word	0x0800e320
 800b0c0:	0800e18e 	.word	0x0800e18e
 800b0c4:	0800e20e 	.word	0x0800e20e

0800b0c8 <__lshift>:
 800b0c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0cc:	460c      	mov	r4, r1
 800b0ce:	6849      	ldr	r1, [r1, #4]
 800b0d0:	6923      	ldr	r3, [r4, #16]
 800b0d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0d6:	68a3      	ldr	r3, [r4, #8]
 800b0d8:	4607      	mov	r7, r0
 800b0da:	4691      	mov	r9, r2
 800b0dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0e0:	f108 0601 	add.w	r6, r8, #1
 800b0e4:	42b3      	cmp	r3, r6
 800b0e6:	db0b      	blt.n	800b100 <__lshift+0x38>
 800b0e8:	4638      	mov	r0, r7
 800b0ea:	f7ff fd9d 	bl	800ac28 <_Balloc>
 800b0ee:	4605      	mov	r5, r0
 800b0f0:	b948      	cbnz	r0, 800b106 <__lshift+0x3e>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	4b28      	ldr	r3, [pc, #160]	@ (800b198 <__lshift+0xd0>)
 800b0f6:	4829      	ldr	r0, [pc, #164]	@ (800b19c <__lshift+0xd4>)
 800b0f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b0fc:	f001 fcd0 	bl	800caa0 <__assert_func>
 800b100:	3101      	adds	r1, #1
 800b102:	005b      	lsls	r3, r3, #1
 800b104:	e7ee      	b.n	800b0e4 <__lshift+0x1c>
 800b106:	2300      	movs	r3, #0
 800b108:	f100 0114 	add.w	r1, r0, #20
 800b10c:	f100 0210 	add.w	r2, r0, #16
 800b110:	4618      	mov	r0, r3
 800b112:	4553      	cmp	r3, sl
 800b114:	db33      	blt.n	800b17e <__lshift+0xb6>
 800b116:	6920      	ldr	r0, [r4, #16]
 800b118:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b11c:	f104 0314 	add.w	r3, r4, #20
 800b120:	f019 091f 	ands.w	r9, r9, #31
 800b124:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b128:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b12c:	d02b      	beq.n	800b186 <__lshift+0xbe>
 800b12e:	f1c9 0e20 	rsb	lr, r9, #32
 800b132:	468a      	mov	sl, r1
 800b134:	2200      	movs	r2, #0
 800b136:	6818      	ldr	r0, [r3, #0]
 800b138:	fa00 f009 	lsl.w	r0, r0, r9
 800b13c:	4310      	orrs	r0, r2
 800b13e:	f84a 0b04 	str.w	r0, [sl], #4
 800b142:	f853 2b04 	ldr.w	r2, [r3], #4
 800b146:	459c      	cmp	ip, r3
 800b148:	fa22 f20e 	lsr.w	r2, r2, lr
 800b14c:	d8f3      	bhi.n	800b136 <__lshift+0x6e>
 800b14e:	ebac 0304 	sub.w	r3, ip, r4
 800b152:	3b15      	subs	r3, #21
 800b154:	f023 0303 	bic.w	r3, r3, #3
 800b158:	3304      	adds	r3, #4
 800b15a:	f104 0015 	add.w	r0, r4, #21
 800b15e:	4560      	cmp	r0, ip
 800b160:	bf88      	it	hi
 800b162:	2304      	movhi	r3, #4
 800b164:	50ca      	str	r2, [r1, r3]
 800b166:	b10a      	cbz	r2, 800b16c <__lshift+0xa4>
 800b168:	f108 0602 	add.w	r6, r8, #2
 800b16c:	3e01      	subs	r6, #1
 800b16e:	4638      	mov	r0, r7
 800b170:	612e      	str	r6, [r5, #16]
 800b172:	4621      	mov	r1, r4
 800b174:	f7ff fd98 	bl	800aca8 <_Bfree>
 800b178:	4628      	mov	r0, r5
 800b17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b17e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b182:	3301      	adds	r3, #1
 800b184:	e7c5      	b.n	800b112 <__lshift+0x4a>
 800b186:	3904      	subs	r1, #4
 800b188:	f853 2b04 	ldr.w	r2, [r3], #4
 800b18c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b190:	459c      	cmp	ip, r3
 800b192:	d8f9      	bhi.n	800b188 <__lshift+0xc0>
 800b194:	e7ea      	b.n	800b16c <__lshift+0xa4>
 800b196:	bf00      	nop
 800b198:	0800e1fd 	.word	0x0800e1fd
 800b19c:	0800e20e 	.word	0x0800e20e

0800b1a0 <__mcmp>:
 800b1a0:	690a      	ldr	r2, [r1, #16]
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	6900      	ldr	r0, [r0, #16]
 800b1a6:	1a80      	subs	r0, r0, r2
 800b1a8:	b530      	push	{r4, r5, lr}
 800b1aa:	d10e      	bne.n	800b1ca <__mcmp+0x2a>
 800b1ac:	3314      	adds	r3, #20
 800b1ae:	3114      	adds	r1, #20
 800b1b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b1b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b1b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b1bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b1c0:	4295      	cmp	r5, r2
 800b1c2:	d003      	beq.n	800b1cc <__mcmp+0x2c>
 800b1c4:	d205      	bcs.n	800b1d2 <__mcmp+0x32>
 800b1c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ca:	bd30      	pop	{r4, r5, pc}
 800b1cc:	42a3      	cmp	r3, r4
 800b1ce:	d3f3      	bcc.n	800b1b8 <__mcmp+0x18>
 800b1d0:	e7fb      	b.n	800b1ca <__mcmp+0x2a>
 800b1d2:	2001      	movs	r0, #1
 800b1d4:	e7f9      	b.n	800b1ca <__mcmp+0x2a>
	...

0800b1d8 <__mdiff>:
 800b1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	4689      	mov	r9, r1
 800b1de:	4606      	mov	r6, r0
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	4648      	mov	r0, r9
 800b1e4:	4614      	mov	r4, r2
 800b1e6:	f7ff ffdb 	bl	800b1a0 <__mcmp>
 800b1ea:	1e05      	subs	r5, r0, #0
 800b1ec:	d112      	bne.n	800b214 <__mdiff+0x3c>
 800b1ee:	4629      	mov	r1, r5
 800b1f0:	4630      	mov	r0, r6
 800b1f2:	f7ff fd19 	bl	800ac28 <_Balloc>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	b928      	cbnz	r0, 800b206 <__mdiff+0x2e>
 800b1fa:	4b3f      	ldr	r3, [pc, #252]	@ (800b2f8 <__mdiff+0x120>)
 800b1fc:	f240 2137 	movw	r1, #567	@ 0x237
 800b200:	483e      	ldr	r0, [pc, #248]	@ (800b2fc <__mdiff+0x124>)
 800b202:	f001 fc4d 	bl	800caa0 <__assert_func>
 800b206:	2301      	movs	r3, #1
 800b208:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b20c:	4610      	mov	r0, r2
 800b20e:	b003      	add	sp, #12
 800b210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b214:	bfbc      	itt	lt
 800b216:	464b      	movlt	r3, r9
 800b218:	46a1      	movlt	r9, r4
 800b21a:	4630      	mov	r0, r6
 800b21c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b220:	bfba      	itte	lt
 800b222:	461c      	movlt	r4, r3
 800b224:	2501      	movlt	r5, #1
 800b226:	2500      	movge	r5, #0
 800b228:	f7ff fcfe 	bl	800ac28 <_Balloc>
 800b22c:	4602      	mov	r2, r0
 800b22e:	b918      	cbnz	r0, 800b238 <__mdiff+0x60>
 800b230:	4b31      	ldr	r3, [pc, #196]	@ (800b2f8 <__mdiff+0x120>)
 800b232:	f240 2145 	movw	r1, #581	@ 0x245
 800b236:	e7e3      	b.n	800b200 <__mdiff+0x28>
 800b238:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b23c:	6926      	ldr	r6, [r4, #16]
 800b23e:	60c5      	str	r5, [r0, #12]
 800b240:	f109 0310 	add.w	r3, r9, #16
 800b244:	f109 0514 	add.w	r5, r9, #20
 800b248:	f104 0e14 	add.w	lr, r4, #20
 800b24c:	f100 0b14 	add.w	fp, r0, #20
 800b250:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b254:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b258:	9301      	str	r3, [sp, #4]
 800b25a:	46d9      	mov	r9, fp
 800b25c:	f04f 0c00 	mov.w	ip, #0
 800b260:	9b01      	ldr	r3, [sp, #4]
 800b262:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b266:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b26a:	9301      	str	r3, [sp, #4]
 800b26c:	fa1f f38a 	uxth.w	r3, sl
 800b270:	4619      	mov	r1, r3
 800b272:	b283      	uxth	r3, r0
 800b274:	1acb      	subs	r3, r1, r3
 800b276:	0c00      	lsrs	r0, r0, #16
 800b278:	4463      	add	r3, ip
 800b27a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b27e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b282:	b29b      	uxth	r3, r3
 800b284:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b288:	4576      	cmp	r6, lr
 800b28a:	f849 3b04 	str.w	r3, [r9], #4
 800b28e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b292:	d8e5      	bhi.n	800b260 <__mdiff+0x88>
 800b294:	1b33      	subs	r3, r6, r4
 800b296:	3b15      	subs	r3, #21
 800b298:	f023 0303 	bic.w	r3, r3, #3
 800b29c:	3415      	adds	r4, #21
 800b29e:	3304      	adds	r3, #4
 800b2a0:	42a6      	cmp	r6, r4
 800b2a2:	bf38      	it	cc
 800b2a4:	2304      	movcc	r3, #4
 800b2a6:	441d      	add	r5, r3
 800b2a8:	445b      	add	r3, fp
 800b2aa:	461e      	mov	r6, r3
 800b2ac:	462c      	mov	r4, r5
 800b2ae:	4544      	cmp	r4, r8
 800b2b0:	d30e      	bcc.n	800b2d0 <__mdiff+0xf8>
 800b2b2:	f108 0103 	add.w	r1, r8, #3
 800b2b6:	1b49      	subs	r1, r1, r5
 800b2b8:	f021 0103 	bic.w	r1, r1, #3
 800b2bc:	3d03      	subs	r5, #3
 800b2be:	45a8      	cmp	r8, r5
 800b2c0:	bf38      	it	cc
 800b2c2:	2100      	movcc	r1, #0
 800b2c4:	440b      	add	r3, r1
 800b2c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b2ca:	b191      	cbz	r1, 800b2f2 <__mdiff+0x11a>
 800b2cc:	6117      	str	r7, [r2, #16]
 800b2ce:	e79d      	b.n	800b20c <__mdiff+0x34>
 800b2d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b2d4:	46e6      	mov	lr, ip
 800b2d6:	0c08      	lsrs	r0, r1, #16
 800b2d8:	fa1c fc81 	uxtah	ip, ip, r1
 800b2dc:	4471      	add	r1, lr
 800b2de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b2e2:	b289      	uxth	r1, r1
 800b2e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b2e8:	f846 1b04 	str.w	r1, [r6], #4
 800b2ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b2f0:	e7dd      	b.n	800b2ae <__mdiff+0xd6>
 800b2f2:	3f01      	subs	r7, #1
 800b2f4:	e7e7      	b.n	800b2c6 <__mdiff+0xee>
 800b2f6:	bf00      	nop
 800b2f8:	0800e1fd 	.word	0x0800e1fd
 800b2fc:	0800e20e 	.word	0x0800e20e

0800b300 <__ulp>:
 800b300:	b082      	sub	sp, #8
 800b302:	ed8d 0b00 	vstr	d0, [sp]
 800b306:	9a01      	ldr	r2, [sp, #4]
 800b308:	4b0f      	ldr	r3, [pc, #60]	@ (800b348 <__ulp+0x48>)
 800b30a:	4013      	ands	r3, r2
 800b30c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b310:	2b00      	cmp	r3, #0
 800b312:	dc08      	bgt.n	800b326 <__ulp+0x26>
 800b314:	425b      	negs	r3, r3
 800b316:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b31a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b31e:	da04      	bge.n	800b32a <__ulp+0x2a>
 800b320:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b324:	4113      	asrs	r3, r2
 800b326:	2200      	movs	r2, #0
 800b328:	e008      	b.n	800b33c <__ulp+0x3c>
 800b32a:	f1a2 0314 	sub.w	r3, r2, #20
 800b32e:	2b1e      	cmp	r3, #30
 800b330:	bfda      	itte	le
 800b332:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b336:	40da      	lsrle	r2, r3
 800b338:	2201      	movgt	r2, #1
 800b33a:	2300      	movs	r3, #0
 800b33c:	4619      	mov	r1, r3
 800b33e:	4610      	mov	r0, r2
 800b340:	ec41 0b10 	vmov	d0, r0, r1
 800b344:	b002      	add	sp, #8
 800b346:	4770      	bx	lr
 800b348:	7ff00000 	.word	0x7ff00000

0800b34c <__b2d>:
 800b34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b350:	6906      	ldr	r6, [r0, #16]
 800b352:	f100 0814 	add.w	r8, r0, #20
 800b356:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b35a:	1f37      	subs	r7, r6, #4
 800b35c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b360:	4610      	mov	r0, r2
 800b362:	f7ff fd53 	bl	800ae0c <__hi0bits>
 800b366:	f1c0 0320 	rsb	r3, r0, #32
 800b36a:	280a      	cmp	r0, #10
 800b36c:	600b      	str	r3, [r1, #0]
 800b36e:	491b      	ldr	r1, [pc, #108]	@ (800b3dc <__b2d+0x90>)
 800b370:	dc15      	bgt.n	800b39e <__b2d+0x52>
 800b372:	f1c0 0c0b 	rsb	ip, r0, #11
 800b376:	fa22 f30c 	lsr.w	r3, r2, ip
 800b37a:	45b8      	cmp	r8, r7
 800b37c:	ea43 0501 	orr.w	r5, r3, r1
 800b380:	bf34      	ite	cc
 800b382:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b386:	2300      	movcs	r3, #0
 800b388:	3015      	adds	r0, #21
 800b38a:	fa02 f000 	lsl.w	r0, r2, r0
 800b38e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b392:	4303      	orrs	r3, r0
 800b394:	461c      	mov	r4, r3
 800b396:	ec45 4b10 	vmov	d0, r4, r5
 800b39a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b39e:	45b8      	cmp	r8, r7
 800b3a0:	bf3a      	itte	cc
 800b3a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b3a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b3aa:	2300      	movcs	r3, #0
 800b3ac:	380b      	subs	r0, #11
 800b3ae:	d012      	beq.n	800b3d6 <__b2d+0x8a>
 800b3b0:	f1c0 0120 	rsb	r1, r0, #32
 800b3b4:	fa23 f401 	lsr.w	r4, r3, r1
 800b3b8:	4082      	lsls	r2, r0
 800b3ba:	4322      	orrs	r2, r4
 800b3bc:	4547      	cmp	r7, r8
 800b3be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b3c2:	bf8c      	ite	hi
 800b3c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b3c8:	2200      	movls	r2, #0
 800b3ca:	4083      	lsls	r3, r0
 800b3cc:	40ca      	lsrs	r2, r1
 800b3ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	e7de      	b.n	800b394 <__b2d+0x48>
 800b3d6:	ea42 0501 	orr.w	r5, r2, r1
 800b3da:	e7db      	b.n	800b394 <__b2d+0x48>
 800b3dc:	3ff00000 	.word	0x3ff00000

0800b3e0 <__d2b>:
 800b3e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3e4:	460f      	mov	r7, r1
 800b3e6:	2101      	movs	r1, #1
 800b3e8:	ec59 8b10 	vmov	r8, r9, d0
 800b3ec:	4616      	mov	r6, r2
 800b3ee:	f7ff fc1b 	bl	800ac28 <_Balloc>
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	b930      	cbnz	r0, 800b404 <__d2b+0x24>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	4b23      	ldr	r3, [pc, #140]	@ (800b488 <__d2b+0xa8>)
 800b3fa:	4824      	ldr	r0, [pc, #144]	@ (800b48c <__d2b+0xac>)
 800b3fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800b400:	f001 fb4e 	bl	800caa0 <__assert_func>
 800b404:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b40c:	b10d      	cbz	r5, 800b412 <__d2b+0x32>
 800b40e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b412:	9301      	str	r3, [sp, #4]
 800b414:	f1b8 0300 	subs.w	r3, r8, #0
 800b418:	d023      	beq.n	800b462 <__d2b+0x82>
 800b41a:	4668      	mov	r0, sp
 800b41c:	9300      	str	r3, [sp, #0]
 800b41e:	f7ff fd14 	bl	800ae4a <__lo0bits>
 800b422:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b426:	b1d0      	cbz	r0, 800b45e <__d2b+0x7e>
 800b428:	f1c0 0320 	rsb	r3, r0, #32
 800b42c:	fa02 f303 	lsl.w	r3, r2, r3
 800b430:	430b      	orrs	r3, r1
 800b432:	40c2      	lsrs	r2, r0
 800b434:	6163      	str	r3, [r4, #20]
 800b436:	9201      	str	r2, [sp, #4]
 800b438:	9b01      	ldr	r3, [sp, #4]
 800b43a:	61a3      	str	r3, [r4, #24]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	bf0c      	ite	eq
 800b440:	2201      	moveq	r2, #1
 800b442:	2202      	movne	r2, #2
 800b444:	6122      	str	r2, [r4, #16]
 800b446:	b1a5      	cbz	r5, 800b472 <__d2b+0x92>
 800b448:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b44c:	4405      	add	r5, r0
 800b44e:	603d      	str	r5, [r7, #0]
 800b450:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b454:	6030      	str	r0, [r6, #0]
 800b456:	4620      	mov	r0, r4
 800b458:	b003      	add	sp, #12
 800b45a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b45e:	6161      	str	r1, [r4, #20]
 800b460:	e7ea      	b.n	800b438 <__d2b+0x58>
 800b462:	a801      	add	r0, sp, #4
 800b464:	f7ff fcf1 	bl	800ae4a <__lo0bits>
 800b468:	9b01      	ldr	r3, [sp, #4]
 800b46a:	6163      	str	r3, [r4, #20]
 800b46c:	3020      	adds	r0, #32
 800b46e:	2201      	movs	r2, #1
 800b470:	e7e8      	b.n	800b444 <__d2b+0x64>
 800b472:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b476:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b47a:	6038      	str	r0, [r7, #0]
 800b47c:	6918      	ldr	r0, [r3, #16]
 800b47e:	f7ff fcc5 	bl	800ae0c <__hi0bits>
 800b482:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b486:	e7e5      	b.n	800b454 <__d2b+0x74>
 800b488:	0800e1fd 	.word	0x0800e1fd
 800b48c:	0800e20e 	.word	0x0800e20e

0800b490 <__ratio>:
 800b490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	b085      	sub	sp, #20
 800b496:	e9cd 1000 	strd	r1, r0, [sp]
 800b49a:	a902      	add	r1, sp, #8
 800b49c:	f7ff ff56 	bl	800b34c <__b2d>
 800b4a0:	9800      	ldr	r0, [sp, #0]
 800b4a2:	a903      	add	r1, sp, #12
 800b4a4:	ec55 4b10 	vmov	r4, r5, d0
 800b4a8:	f7ff ff50 	bl	800b34c <__b2d>
 800b4ac:	9b01      	ldr	r3, [sp, #4]
 800b4ae:	6919      	ldr	r1, [r3, #16]
 800b4b0:	9b00      	ldr	r3, [sp, #0]
 800b4b2:	691b      	ldr	r3, [r3, #16]
 800b4b4:	1ac9      	subs	r1, r1, r3
 800b4b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b4ba:	1a9b      	subs	r3, r3, r2
 800b4bc:	ec5b ab10 	vmov	sl, fp, d0
 800b4c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	bfce      	itee	gt
 800b4c8:	462a      	movgt	r2, r5
 800b4ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b4ce:	465a      	movle	r2, fp
 800b4d0:	462f      	mov	r7, r5
 800b4d2:	46d9      	mov	r9, fp
 800b4d4:	bfcc      	ite	gt
 800b4d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b4da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b4de:	464b      	mov	r3, r9
 800b4e0:	4652      	mov	r2, sl
 800b4e2:	4620      	mov	r0, r4
 800b4e4:	4639      	mov	r1, r7
 800b4e6:	f7f5 f9b1 	bl	800084c <__aeabi_ddiv>
 800b4ea:	ec41 0b10 	vmov	d0, r0, r1
 800b4ee:	b005      	add	sp, #20
 800b4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b4f4 <__copybits>:
 800b4f4:	3901      	subs	r1, #1
 800b4f6:	b570      	push	{r4, r5, r6, lr}
 800b4f8:	1149      	asrs	r1, r1, #5
 800b4fa:	6914      	ldr	r4, [r2, #16]
 800b4fc:	3101      	adds	r1, #1
 800b4fe:	f102 0314 	add.w	r3, r2, #20
 800b502:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b506:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b50a:	1f05      	subs	r5, r0, #4
 800b50c:	42a3      	cmp	r3, r4
 800b50e:	d30c      	bcc.n	800b52a <__copybits+0x36>
 800b510:	1aa3      	subs	r3, r4, r2
 800b512:	3b11      	subs	r3, #17
 800b514:	f023 0303 	bic.w	r3, r3, #3
 800b518:	3211      	adds	r2, #17
 800b51a:	42a2      	cmp	r2, r4
 800b51c:	bf88      	it	hi
 800b51e:	2300      	movhi	r3, #0
 800b520:	4418      	add	r0, r3
 800b522:	2300      	movs	r3, #0
 800b524:	4288      	cmp	r0, r1
 800b526:	d305      	bcc.n	800b534 <__copybits+0x40>
 800b528:	bd70      	pop	{r4, r5, r6, pc}
 800b52a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b52e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b532:	e7eb      	b.n	800b50c <__copybits+0x18>
 800b534:	f840 3b04 	str.w	r3, [r0], #4
 800b538:	e7f4      	b.n	800b524 <__copybits+0x30>

0800b53a <__any_on>:
 800b53a:	f100 0214 	add.w	r2, r0, #20
 800b53e:	6900      	ldr	r0, [r0, #16]
 800b540:	114b      	asrs	r3, r1, #5
 800b542:	4298      	cmp	r0, r3
 800b544:	b510      	push	{r4, lr}
 800b546:	db11      	blt.n	800b56c <__any_on+0x32>
 800b548:	dd0a      	ble.n	800b560 <__any_on+0x26>
 800b54a:	f011 011f 	ands.w	r1, r1, #31
 800b54e:	d007      	beq.n	800b560 <__any_on+0x26>
 800b550:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b554:	fa24 f001 	lsr.w	r0, r4, r1
 800b558:	fa00 f101 	lsl.w	r1, r0, r1
 800b55c:	428c      	cmp	r4, r1
 800b55e:	d10b      	bne.n	800b578 <__any_on+0x3e>
 800b560:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b564:	4293      	cmp	r3, r2
 800b566:	d803      	bhi.n	800b570 <__any_on+0x36>
 800b568:	2000      	movs	r0, #0
 800b56a:	bd10      	pop	{r4, pc}
 800b56c:	4603      	mov	r3, r0
 800b56e:	e7f7      	b.n	800b560 <__any_on+0x26>
 800b570:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b574:	2900      	cmp	r1, #0
 800b576:	d0f5      	beq.n	800b564 <__any_on+0x2a>
 800b578:	2001      	movs	r0, #1
 800b57a:	e7f6      	b.n	800b56a <__any_on+0x30>

0800b57c <sulp>:
 800b57c:	b570      	push	{r4, r5, r6, lr}
 800b57e:	4604      	mov	r4, r0
 800b580:	460d      	mov	r5, r1
 800b582:	ec45 4b10 	vmov	d0, r4, r5
 800b586:	4616      	mov	r6, r2
 800b588:	f7ff feba 	bl	800b300 <__ulp>
 800b58c:	ec51 0b10 	vmov	r0, r1, d0
 800b590:	b17e      	cbz	r6, 800b5b2 <sulp+0x36>
 800b592:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b596:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	dd09      	ble.n	800b5b2 <sulp+0x36>
 800b59e:	051b      	lsls	r3, r3, #20
 800b5a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b5a4:	2400      	movs	r4, #0
 800b5a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b5aa:	4622      	mov	r2, r4
 800b5ac:	462b      	mov	r3, r5
 800b5ae:	f7f5 f823 	bl	80005f8 <__aeabi_dmul>
 800b5b2:	ec41 0b10 	vmov	d0, r0, r1
 800b5b6:	bd70      	pop	{r4, r5, r6, pc}

0800b5b8 <_strtod_l>:
 800b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5bc:	b09f      	sub	sp, #124	@ 0x7c
 800b5be:	460c      	mov	r4, r1
 800b5c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b5c6:	9005      	str	r0, [sp, #20]
 800b5c8:	f04f 0a00 	mov.w	sl, #0
 800b5cc:	f04f 0b00 	mov.w	fp, #0
 800b5d0:	460a      	mov	r2, r1
 800b5d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5d4:	7811      	ldrb	r1, [r2, #0]
 800b5d6:	292b      	cmp	r1, #43	@ 0x2b
 800b5d8:	d04a      	beq.n	800b670 <_strtod_l+0xb8>
 800b5da:	d838      	bhi.n	800b64e <_strtod_l+0x96>
 800b5dc:	290d      	cmp	r1, #13
 800b5de:	d832      	bhi.n	800b646 <_strtod_l+0x8e>
 800b5e0:	2908      	cmp	r1, #8
 800b5e2:	d832      	bhi.n	800b64a <_strtod_l+0x92>
 800b5e4:	2900      	cmp	r1, #0
 800b5e6:	d03b      	beq.n	800b660 <_strtod_l+0xa8>
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800b5ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b5ee:	782a      	ldrb	r2, [r5, #0]
 800b5f0:	2a30      	cmp	r2, #48	@ 0x30
 800b5f2:	f040 80b2 	bne.w	800b75a <_strtod_l+0x1a2>
 800b5f6:	786a      	ldrb	r2, [r5, #1]
 800b5f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b5fc:	2a58      	cmp	r2, #88	@ 0x58
 800b5fe:	d16e      	bne.n	800b6de <_strtod_l+0x126>
 800b600:	9302      	str	r3, [sp, #8]
 800b602:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b604:	9301      	str	r3, [sp, #4]
 800b606:	ab1a      	add	r3, sp, #104	@ 0x68
 800b608:	9300      	str	r3, [sp, #0]
 800b60a:	4a8f      	ldr	r2, [pc, #572]	@ (800b848 <_strtod_l+0x290>)
 800b60c:	9805      	ldr	r0, [sp, #20]
 800b60e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b610:	a919      	add	r1, sp, #100	@ 0x64
 800b612:	f001 fadf 	bl	800cbd4 <__gethex>
 800b616:	f010 060f 	ands.w	r6, r0, #15
 800b61a:	4604      	mov	r4, r0
 800b61c:	d005      	beq.n	800b62a <_strtod_l+0x72>
 800b61e:	2e06      	cmp	r6, #6
 800b620:	d128      	bne.n	800b674 <_strtod_l+0xbc>
 800b622:	3501      	adds	r5, #1
 800b624:	2300      	movs	r3, #0
 800b626:	9519      	str	r5, [sp, #100]	@ 0x64
 800b628:	930e      	str	r3, [sp, #56]	@ 0x38
 800b62a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f040 858e 	bne.w	800c14e <_strtod_l+0xb96>
 800b632:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b634:	b1cb      	cbz	r3, 800b66a <_strtod_l+0xb2>
 800b636:	4652      	mov	r2, sl
 800b638:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b63c:	ec43 2b10 	vmov	d0, r2, r3
 800b640:	b01f      	add	sp, #124	@ 0x7c
 800b642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b646:	2920      	cmp	r1, #32
 800b648:	d1ce      	bne.n	800b5e8 <_strtod_l+0x30>
 800b64a:	3201      	adds	r2, #1
 800b64c:	e7c1      	b.n	800b5d2 <_strtod_l+0x1a>
 800b64e:	292d      	cmp	r1, #45	@ 0x2d
 800b650:	d1ca      	bne.n	800b5e8 <_strtod_l+0x30>
 800b652:	2101      	movs	r1, #1
 800b654:	910e      	str	r1, [sp, #56]	@ 0x38
 800b656:	1c51      	adds	r1, r2, #1
 800b658:	9119      	str	r1, [sp, #100]	@ 0x64
 800b65a:	7852      	ldrb	r2, [r2, #1]
 800b65c:	2a00      	cmp	r2, #0
 800b65e:	d1c5      	bne.n	800b5ec <_strtod_l+0x34>
 800b660:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b662:	9419      	str	r4, [sp, #100]	@ 0x64
 800b664:	2b00      	cmp	r3, #0
 800b666:	f040 8570 	bne.w	800c14a <_strtod_l+0xb92>
 800b66a:	4652      	mov	r2, sl
 800b66c:	465b      	mov	r3, fp
 800b66e:	e7e5      	b.n	800b63c <_strtod_l+0x84>
 800b670:	2100      	movs	r1, #0
 800b672:	e7ef      	b.n	800b654 <_strtod_l+0x9c>
 800b674:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b676:	b13a      	cbz	r2, 800b688 <_strtod_l+0xd0>
 800b678:	2135      	movs	r1, #53	@ 0x35
 800b67a:	a81c      	add	r0, sp, #112	@ 0x70
 800b67c:	f7ff ff3a 	bl	800b4f4 <__copybits>
 800b680:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b682:	9805      	ldr	r0, [sp, #20]
 800b684:	f7ff fb10 	bl	800aca8 <_Bfree>
 800b688:	3e01      	subs	r6, #1
 800b68a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b68c:	2e04      	cmp	r6, #4
 800b68e:	d806      	bhi.n	800b69e <_strtod_l+0xe6>
 800b690:	e8df f006 	tbb	[pc, r6]
 800b694:	201d0314 	.word	0x201d0314
 800b698:	14          	.byte	0x14
 800b699:	00          	.byte	0x00
 800b69a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b69e:	05e1      	lsls	r1, r4, #23
 800b6a0:	bf48      	it	mi
 800b6a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b6a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b6aa:	0d1b      	lsrs	r3, r3, #20
 800b6ac:	051b      	lsls	r3, r3, #20
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d1bb      	bne.n	800b62a <_strtod_l+0x72>
 800b6b2:	f7fe fb1d 	bl	8009cf0 <__errno>
 800b6b6:	2322      	movs	r3, #34	@ 0x22
 800b6b8:	6003      	str	r3, [r0, #0]
 800b6ba:	e7b6      	b.n	800b62a <_strtod_l+0x72>
 800b6bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b6c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b6c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b6c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b6cc:	e7e7      	b.n	800b69e <_strtod_l+0xe6>
 800b6ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b850 <_strtod_l+0x298>
 800b6d2:	e7e4      	b.n	800b69e <_strtod_l+0xe6>
 800b6d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b6d8:	f04f 3aff 	mov.w	sl, #4294967295
 800b6dc:	e7df      	b.n	800b69e <_strtod_l+0xe6>
 800b6de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6e0:	1c5a      	adds	r2, r3, #1
 800b6e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6e4:	785b      	ldrb	r3, [r3, #1]
 800b6e6:	2b30      	cmp	r3, #48	@ 0x30
 800b6e8:	d0f9      	beq.n	800b6de <_strtod_l+0x126>
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d09d      	beq.n	800b62a <_strtod_l+0x72>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	2700      	movs	r7, #0
 800b6f2:	9308      	str	r3, [sp, #32]
 800b6f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6f8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b6fa:	46b9      	mov	r9, r7
 800b6fc:	220a      	movs	r2, #10
 800b6fe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b700:	7805      	ldrb	r5, [r0, #0]
 800b702:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b706:	b2d9      	uxtb	r1, r3
 800b708:	2909      	cmp	r1, #9
 800b70a:	d928      	bls.n	800b75e <_strtod_l+0x1a6>
 800b70c:	494f      	ldr	r1, [pc, #316]	@ (800b84c <_strtod_l+0x294>)
 800b70e:	2201      	movs	r2, #1
 800b710:	f001 f97a 	bl	800ca08 <strncmp>
 800b714:	2800      	cmp	r0, #0
 800b716:	d032      	beq.n	800b77e <_strtod_l+0x1c6>
 800b718:	2000      	movs	r0, #0
 800b71a:	462a      	mov	r2, r5
 800b71c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b71e:	464d      	mov	r5, r9
 800b720:	4603      	mov	r3, r0
 800b722:	2a65      	cmp	r2, #101	@ 0x65
 800b724:	d001      	beq.n	800b72a <_strtod_l+0x172>
 800b726:	2a45      	cmp	r2, #69	@ 0x45
 800b728:	d114      	bne.n	800b754 <_strtod_l+0x19c>
 800b72a:	b91d      	cbnz	r5, 800b734 <_strtod_l+0x17c>
 800b72c:	9a08      	ldr	r2, [sp, #32]
 800b72e:	4302      	orrs	r2, r0
 800b730:	d096      	beq.n	800b660 <_strtod_l+0xa8>
 800b732:	2500      	movs	r5, #0
 800b734:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b736:	1c62      	adds	r2, r4, #1
 800b738:	9219      	str	r2, [sp, #100]	@ 0x64
 800b73a:	7862      	ldrb	r2, [r4, #1]
 800b73c:	2a2b      	cmp	r2, #43	@ 0x2b
 800b73e:	d07a      	beq.n	800b836 <_strtod_l+0x27e>
 800b740:	2a2d      	cmp	r2, #45	@ 0x2d
 800b742:	d07e      	beq.n	800b842 <_strtod_l+0x28a>
 800b744:	f04f 0c00 	mov.w	ip, #0
 800b748:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b74c:	2909      	cmp	r1, #9
 800b74e:	f240 8085 	bls.w	800b85c <_strtod_l+0x2a4>
 800b752:	9419      	str	r4, [sp, #100]	@ 0x64
 800b754:	f04f 0800 	mov.w	r8, #0
 800b758:	e0a5      	b.n	800b8a6 <_strtod_l+0x2ee>
 800b75a:	2300      	movs	r3, #0
 800b75c:	e7c8      	b.n	800b6f0 <_strtod_l+0x138>
 800b75e:	f1b9 0f08 	cmp.w	r9, #8
 800b762:	bfd8      	it	le
 800b764:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b766:	f100 0001 	add.w	r0, r0, #1
 800b76a:	bfda      	itte	le
 800b76c:	fb02 3301 	mlale	r3, r2, r1, r3
 800b770:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b772:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b776:	f109 0901 	add.w	r9, r9, #1
 800b77a:	9019      	str	r0, [sp, #100]	@ 0x64
 800b77c:	e7bf      	b.n	800b6fe <_strtod_l+0x146>
 800b77e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b780:	1c5a      	adds	r2, r3, #1
 800b782:	9219      	str	r2, [sp, #100]	@ 0x64
 800b784:	785a      	ldrb	r2, [r3, #1]
 800b786:	f1b9 0f00 	cmp.w	r9, #0
 800b78a:	d03b      	beq.n	800b804 <_strtod_l+0x24c>
 800b78c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b78e:	464d      	mov	r5, r9
 800b790:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b794:	2b09      	cmp	r3, #9
 800b796:	d912      	bls.n	800b7be <_strtod_l+0x206>
 800b798:	2301      	movs	r3, #1
 800b79a:	e7c2      	b.n	800b722 <_strtod_l+0x16a>
 800b79c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b79e:	1c5a      	adds	r2, r3, #1
 800b7a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7a2:	785a      	ldrb	r2, [r3, #1]
 800b7a4:	3001      	adds	r0, #1
 800b7a6:	2a30      	cmp	r2, #48	@ 0x30
 800b7a8:	d0f8      	beq.n	800b79c <_strtod_l+0x1e4>
 800b7aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b7ae:	2b08      	cmp	r3, #8
 800b7b0:	f200 84d2 	bhi.w	800c158 <_strtod_l+0xba0>
 800b7b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7bc:	4605      	mov	r5, r0
 800b7be:	3a30      	subs	r2, #48	@ 0x30
 800b7c0:	f100 0301 	add.w	r3, r0, #1
 800b7c4:	d018      	beq.n	800b7f8 <_strtod_l+0x240>
 800b7c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7c8:	4419      	add	r1, r3
 800b7ca:	910a      	str	r1, [sp, #40]	@ 0x28
 800b7cc:	462e      	mov	r6, r5
 800b7ce:	f04f 0e0a 	mov.w	lr, #10
 800b7d2:	1c71      	adds	r1, r6, #1
 800b7d4:	eba1 0c05 	sub.w	ip, r1, r5
 800b7d8:	4563      	cmp	r3, ip
 800b7da:	dc15      	bgt.n	800b808 <_strtod_l+0x250>
 800b7dc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b7e0:	182b      	adds	r3, r5, r0
 800b7e2:	2b08      	cmp	r3, #8
 800b7e4:	f105 0501 	add.w	r5, r5, #1
 800b7e8:	4405      	add	r5, r0
 800b7ea:	dc1a      	bgt.n	800b822 <_strtod_l+0x26a>
 800b7ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b7ee:	230a      	movs	r3, #10
 800b7f0:	fb03 2301 	mla	r3, r3, r1, r2
 800b7f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7fa:	1c51      	adds	r1, r2, #1
 800b7fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800b7fe:	7852      	ldrb	r2, [r2, #1]
 800b800:	4618      	mov	r0, r3
 800b802:	e7c5      	b.n	800b790 <_strtod_l+0x1d8>
 800b804:	4648      	mov	r0, r9
 800b806:	e7ce      	b.n	800b7a6 <_strtod_l+0x1ee>
 800b808:	2e08      	cmp	r6, #8
 800b80a:	dc05      	bgt.n	800b818 <_strtod_l+0x260>
 800b80c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b80e:	fb0e f606 	mul.w	r6, lr, r6
 800b812:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b814:	460e      	mov	r6, r1
 800b816:	e7dc      	b.n	800b7d2 <_strtod_l+0x21a>
 800b818:	2910      	cmp	r1, #16
 800b81a:	bfd8      	it	le
 800b81c:	fb0e f707 	mulle.w	r7, lr, r7
 800b820:	e7f8      	b.n	800b814 <_strtod_l+0x25c>
 800b822:	2b0f      	cmp	r3, #15
 800b824:	bfdc      	itt	le
 800b826:	230a      	movle	r3, #10
 800b828:	fb03 2707 	mlale	r7, r3, r7, r2
 800b82c:	e7e3      	b.n	800b7f6 <_strtod_l+0x23e>
 800b82e:	2300      	movs	r3, #0
 800b830:	930a      	str	r3, [sp, #40]	@ 0x28
 800b832:	2301      	movs	r3, #1
 800b834:	e77a      	b.n	800b72c <_strtod_l+0x174>
 800b836:	f04f 0c00 	mov.w	ip, #0
 800b83a:	1ca2      	adds	r2, r4, #2
 800b83c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b83e:	78a2      	ldrb	r2, [r4, #2]
 800b840:	e782      	b.n	800b748 <_strtod_l+0x190>
 800b842:	f04f 0c01 	mov.w	ip, #1
 800b846:	e7f8      	b.n	800b83a <_strtod_l+0x282>
 800b848:	0800e434 	.word	0x0800e434
 800b84c:	0800e267 	.word	0x0800e267
 800b850:	7ff00000 	.word	0x7ff00000
 800b854:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b856:	1c51      	adds	r1, r2, #1
 800b858:	9119      	str	r1, [sp, #100]	@ 0x64
 800b85a:	7852      	ldrb	r2, [r2, #1]
 800b85c:	2a30      	cmp	r2, #48	@ 0x30
 800b85e:	d0f9      	beq.n	800b854 <_strtod_l+0x29c>
 800b860:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b864:	2908      	cmp	r1, #8
 800b866:	f63f af75 	bhi.w	800b754 <_strtod_l+0x19c>
 800b86a:	3a30      	subs	r2, #48	@ 0x30
 800b86c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b86e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b870:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b872:	f04f 080a 	mov.w	r8, #10
 800b876:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b878:	1c56      	adds	r6, r2, #1
 800b87a:	9619      	str	r6, [sp, #100]	@ 0x64
 800b87c:	7852      	ldrb	r2, [r2, #1]
 800b87e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b882:	f1be 0f09 	cmp.w	lr, #9
 800b886:	d939      	bls.n	800b8fc <_strtod_l+0x344>
 800b888:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b88a:	1a76      	subs	r6, r6, r1
 800b88c:	2e08      	cmp	r6, #8
 800b88e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b892:	dc03      	bgt.n	800b89c <_strtod_l+0x2e4>
 800b894:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b896:	4588      	cmp	r8, r1
 800b898:	bfa8      	it	ge
 800b89a:	4688      	movge	r8, r1
 800b89c:	f1bc 0f00 	cmp.w	ip, #0
 800b8a0:	d001      	beq.n	800b8a6 <_strtod_l+0x2ee>
 800b8a2:	f1c8 0800 	rsb	r8, r8, #0
 800b8a6:	2d00      	cmp	r5, #0
 800b8a8:	d14e      	bne.n	800b948 <_strtod_l+0x390>
 800b8aa:	9908      	ldr	r1, [sp, #32]
 800b8ac:	4308      	orrs	r0, r1
 800b8ae:	f47f aebc 	bne.w	800b62a <_strtod_l+0x72>
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	f47f aed4 	bne.w	800b660 <_strtod_l+0xa8>
 800b8b8:	2a69      	cmp	r2, #105	@ 0x69
 800b8ba:	d028      	beq.n	800b90e <_strtod_l+0x356>
 800b8bc:	dc25      	bgt.n	800b90a <_strtod_l+0x352>
 800b8be:	2a49      	cmp	r2, #73	@ 0x49
 800b8c0:	d025      	beq.n	800b90e <_strtod_l+0x356>
 800b8c2:	2a4e      	cmp	r2, #78	@ 0x4e
 800b8c4:	f47f aecc 	bne.w	800b660 <_strtod_l+0xa8>
 800b8c8:	499a      	ldr	r1, [pc, #616]	@ (800bb34 <_strtod_l+0x57c>)
 800b8ca:	a819      	add	r0, sp, #100	@ 0x64
 800b8cc:	f001 fba4 	bl	800d018 <__match>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	f43f aec5 	beq.w	800b660 <_strtod_l+0xa8>
 800b8d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	2b28      	cmp	r3, #40	@ 0x28
 800b8dc:	d12e      	bne.n	800b93c <_strtod_l+0x384>
 800b8de:	4996      	ldr	r1, [pc, #600]	@ (800bb38 <_strtod_l+0x580>)
 800b8e0:	aa1c      	add	r2, sp, #112	@ 0x70
 800b8e2:	a819      	add	r0, sp, #100	@ 0x64
 800b8e4:	f001 fbac 	bl	800d040 <__hexnan>
 800b8e8:	2805      	cmp	r0, #5
 800b8ea:	d127      	bne.n	800b93c <_strtod_l+0x384>
 800b8ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8ee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b8f2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b8f6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b8fa:	e696      	b.n	800b62a <_strtod_l+0x72>
 800b8fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8fe:	fb08 2101 	mla	r1, r8, r1, r2
 800b902:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b906:	9209      	str	r2, [sp, #36]	@ 0x24
 800b908:	e7b5      	b.n	800b876 <_strtod_l+0x2be>
 800b90a:	2a6e      	cmp	r2, #110	@ 0x6e
 800b90c:	e7da      	b.n	800b8c4 <_strtod_l+0x30c>
 800b90e:	498b      	ldr	r1, [pc, #556]	@ (800bb3c <_strtod_l+0x584>)
 800b910:	a819      	add	r0, sp, #100	@ 0x64
 800b912:	f001 fb81 	bl	800d018 <__match>
 800b916:	2800      	cmp	r0, #0
 800b918:	f43f aea2 	beq.w	800b660 <_strtod_l+0xa8>
 800b91c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b91e:	4988      	ldr	r1, [pc, #544]	@ (800bb40 <_strtod_l+0x588>)
 800b920:	3b01      	subs	r3, #1
 800b922:	a819      	add	r0, sp, #100	@ 0x64
 800b924:	9319      	str	r3, [sp, #100]	@ 0x64
 800b926:	f001 fb77 	bl	800d018 <__match>
 800b92a:	b910      	cbnz	r0, 800b932 <_strtod_l+0x37a>
 800b92c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b92e:	3301      	adds	r3, #1
 800b930:	9319      	str	r3, [sp, #100]	@ 0x64
 800b932:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800bb50 <_strtod_l+0x598>
 800b936:	f04f 0a00 	mov.w	sl, #0
 800b93a:	e676      	b.n	800b62a <_strtod_l+0x72>
 800b93c:	4881      	ldr	r0, [pc, #516]	@ (800bb44 <_strtod_l+0x58c>)
 800b93e:	f001 f8a7 	bl	800ca90 <nan>
 800b942:	ec5b ab10 	vmov	sl, fp, d0
 800b946:	e670      	b.n	800b62a <_strtod_l+0x72>
 800b948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b94a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b94c:	eba8 0303 	sub.w	r3, r8, r3
 800b950:	f1b9 0f00 	cmp.w	r9, #0
 800b954:	bf08      	it	eq
 800b956:	46a9      	moveq	r9, r5
 800b958:	2d10      	cmp	r5, #16
 800b95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b95c:	462c      	mov	r4, r5
 800b95e:	bfa8      	it	ge
 800b960:	2410      	movge	r4, #16
 800b962:	f7f4 fdcf 	bl	8000504 <__aeabi_ui2d>
 800b966:	2d09      	cmp	r5, #9
 800b968:	4682      	mov	sl, r0
 800b96a:	468b      	mov	fp, r1
 800b96c:	dc13      	bgt.n	800b996 <_strtod_l+0x3de>
 800b96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b970:	2b00      	cmp	r3, #0
 800b972:	f43f ae5a 	beq.w	800b62a <_strtod_l+0x72>
 800b976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b978:	dd78      	ble.n	800ba6c <_strtod_l+0x4b4>
 800b97a:	2b16      	cmp	r3, #22
 800b97c:	dc5f      	bgt.n	800ba3e <_strtod_l+0x486>
 800b97e:	4972      	ldr	r1, [pc, #456]	@ (800bb48 <_strtod_l+0x590>)
 800b980:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b984:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b988:	4652      	mov	r2, sl
 800b98a:	465b      	mov	r3, fp
 800b98c:	f7f4 fe34 	bl	80005f8 <__aeabi_dmul>
 800b990:	4682      	mov	sl, r0
 800b992:	468b      	mov	fp, r1
 800b994:	e649      	b.n	800b62a <_strtod_l+0x72>
 800b996:	4b6c      	ldr	r3, [pc, #432]	@ (800bb48 <_strtod_l+0x590>)
 800b998:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b99c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b9a0:	f7f4 fe2a 	bl	80005f8 <__aeabi_dmul>
 800b9a4:	4682      	mov	sl, r0
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	468b      	mov	fp, r1
 800b9aa:	f7f4 fdab 	bl	8000504 <__aeabi_ui2d>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	4650      	mov	r0, sl
 800b9b4:	4659      	mov	r1, fp
 800b9b6:	f7f4 fc69 	bl	800028c <__adddf3>
 800b9ba:	2d0f      	cmp	r5, #15
 800b9bc:	4682      	mov	sl, r0
 800b9be:	468b      	mov	fp, r1
 800b9c0:	ddd5      	ble.n	800b96e <_strtod_l+0x3b6>
 800b9c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c4:	1b2c      	subs	r4, r5, r4
 800b9c6:	441c      	add	r4, r3
 800b9c8:	2c00      	cmp	r4, #0
 800b9ca:	f340 8093 	ble.w	800baf4 <_strtod_l+0x53c>
 800b9ce:	f014 030f 	ands.w	r3, r4, #15
 800b9d2:	d00a      	beq.n	800b9ea <_strtod_l+0x432>
 800b9d4:	495c      	ldr	r1, [pc, #368]	@ (800bb48 <_strtod_l+0x590>)
 800b9d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b9da:	4652      	mov	r2, sl
 800b9dc:	465b      	mov	r3, fp
 800b9de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9e2:	f7f4 fe09 	bl	80005f8 <__aeabi_dmul>
 800b9e6:	4682      	mov	sl, r0
 800b9e8:	468b      	mov	fp, r1
 800b9ea:	f034 040f 	bics.w	r4, r4, #15
 800b9ee:	d073      	beq.n	800bad8 <_strtod_l+0x520>
 800b9f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b9f4:	dd49      	ble.n	800ba8a <_strtod_l+0x4d2>
 800b9f6:	2400      	movs	r4, #0
 800b9f8:	46a0      	mov	r8, r4
 800b9fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b9fc:	46a1      	mov	r9, r4
 800b9fe:	9a05      	ldr	r2, [sp, #20]
 800ba00:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800bb50 <_strtod_l+0x598>
 800ba04:	2322      	movs	r3, #34	@ 0x22
 800ba06:	6013      	str	r3, [r2, #0]
 800ba08:	f04f 0a00 	mov.w	sl, #0
 800ba0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	f43f ae0b 	beq.w	800b62a <_strtod_l+0x72>
 800ba14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba16:	9805      	ldr	r0, [sp, #20]
 800ba18:	f7ff f946 	bl	800aca8 <_Bfree>
 800ba1c:	9805      	ldr	r0, [sp, #20]
 800ba1e:	4649      	mov	r1, r9
 800ba20:	f7ff f942 	bl	800aca8 <_Bfree>
 800ba24:	9805      	ldr	r0, [sp, #20]
 800ba26:	4641      	mov	r1, r8
 800ba28:	f7ff f93e 	bl	800aca8 <_Bfree>
 800ba2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba2e:	9805      	ldr	r0, [sp, #20]
 800ba30:	f7ff f93a 	bl	800aca8 <_Bfree>
 800ba34:	9805      	ldr	r0, [sp, #20]
 800ba36:	4621      	mov	r1, r4
 800ba38:	f7ff f936 	bl	800aca8 <_Bfree>
 800ba3c:	e5f5      	b.n	800b62a <_strtod_l+0x72>
 800ba3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ba44:	4293      	cmp	r3, r2
 800ba46:	dbbc      	blt.n	800b9c2 <_strtod_l+0x40a>
 800ba48:	4c3f      	ldr	r4, [pc, #252]	@ (800bb48 <_strtod_l+0x590>)
 800ba4a:	f1c5 050f 	rsb	r5, r5, #15
 800ba4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ba52:	4652      	mov	r2, sl
 800ba54:	465b      	mov	r3, fp
 800ba56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba5a:	f7f4 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ba5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba60:	1b5d      	subs	r5, r3, r5
 800ba62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ba66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ba6a:	e78f      	b.n	800b98c <_strtod_l+0x3d4>
 800ba6c:	3316      	adds	r3, #22
 800ba6e:	dba8      	blt.n	800b9c2 <_strtod_l+0x40a>
 800ba70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba72:	eba3 0808 	sub.w	r8, r3, r8
 800ba76:	4b34      	ldr	r3, [pc, #208]	@ (800bb48 <_strtod_l+0x590>)
 800ba78:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ba7c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ba80:	4650      	mov	r0, sl
 800ba82:	4659      	mov	r1, fp
 800ba84:	f7f4 fee2 	bl	800084c <__aeabi_ddiv>
 800ba88:	e782      	b.n	800b990 <_strtod_l+0x3d8>
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	4f2f      	ldr	r7, [pc, #188]	@ (800bb4c <_strtod_l+0x594>)
 800ba8e:	1124      	asrs	r4, r4, #4
 800ba90:	4650      	mov	r0, sl
 800ba92:	4659      	mov	r1, fp
 800ba94:	461e      	mov	r6, r3
 800ba96:	2c01      	cmp	r4, #1
 800ba98:	dc21      	bgt.n	800bade <_strtod_l+0x526>
 800ba9a:	b10b      	cbz	r3, 800baa0 <_strtod_l+0x4e8>
 800ba9c:	4682      	mov	sl, r0
 800ba9e:	468b      	mov	fp, r1
 800baa0:	492a      	ldr	r1, [pc, #168]	@ (800bb4c <_strtod_l+0x594>)
 800baa2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800baa6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800baaa:	4652      	mov	r2, sl
 800baac:	465b      	mov	r3, fp
 800baae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bab2:	f7f4 fda1 	bl	80005f8 <__aeabi_dmul>
 800bab6:	4b26      	ldr	r3, [pc, #152]	@ (800bb50 <_strtod_l+0x598>)
 800bab8:	460a      	mov	r2, r1
 800baba:	400b      	ands	r3, r1
 800babc:	4925      	ldr	r1, [pc, #148]	@ (800bb54 <_strtod_l+0x59c>)
 800babe:	428b      	cmp	r3, r1
 800bac0:	4682      	mov	sl, r0
 800bac2:	d898      	bhi.n	800b9f6 <_strtod_l+0x43e>
 800bac4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bac8:	428b      	cmp	r3, r1
 800baca:	bf86      	itte	hi
 800bacc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800bb58 <_strtod_l+0x5a0>
 800bad0:	f04f 3aff 	movhi.w	sl, #4294967295
 800bad4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bad8:	2300      	movs	r3, #0
 800bada:	9308      	str	r3, [sp, #32]
 800badc:	e076      	b.n	800bbcc <_strtod_l+0x614>
 800bade:	07e2      	lsls	r2, r4, #31
 800bae0:	d504      	bpl.n	800baec <_strtod_l+0x534>
 800bae2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bae6:	f7f4 fd87 	bl	80005f8 <__aeabi_dmul>
 800baea:	2301      	movs	r3, #1
 800baec:	3601      	adds	r6, #1
 800baee:	1064      	asrs	r4, r4, #1
 800baf0:	3708      	adds	r7, #8
 800baf2:	e7d0      	b.n	800ba96 <_strtod_l+0x4de>
 800baf4:	d0f0      	beq.n	800bad8 <_strtod_l+0x520>
 800baf6:	4264      	negs	r4, r4
 800baf8:	f014 020f 	ands.w	r2, r4, #15
 800bafc:	d00a      	beq.n	800bb14 <_strtod_l+0x55c>
 800bafe:	4b12      	ldr	r3, [pc, #72]	@ (800bb48 <_strtod_l+0x590>)
 800bb00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb04:	4650      	mov	r0, sl
 800bb06:	4659      	mov	r1, fp
 800bb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0c:	f7f4 fe9e 	bl	800084c <__aeabi_ddiv>
 800bb10:	4682      	mov	sl, r0
 800bb12:	468b      	mov	fp, r1
 800bb14:	1124      	asrs	r4, r4, #4
 800bb16:	d0df      	beq.n	800bad8 <_strtod_l+0x520>
 800bb18:	2c1f      	cmp	r4, #31
 800bb1a:	dd1f      	ble.n	800bb5c <_strtod_l+0x5a4>
 800bb1c:	2400      	movs	r4, #0
 800bb1e:	46a0      	mov	r8, r4
 800bb20:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bb22:	46a1      	mov	r9, r4
 800bb24:	9a05      	ldr	r2, [sp, #20]
 800bb26:	2322      	movs	r3, #34	@ 0x22
 800bb28:	f04f 0a00 	mov.w	sl, #0
 800bb2c:	f04f 0b00 	mov.w	fp, #0
 800bb30:	6013      	str	r3, [r2, #0]
 800bb32:	e76b      	b.n	800ba0c <_strtod_l+0x454>
 800bb34:	0800e155 	.word	0x0800e155
 800bb38:	0800e420 	.word	0x0800e420
 800bb3c:	0800e14d 	.word	0x0800e14d
 800bb40:	0800e184 	.word	0x0800e184
 800bb44:	0800e2bd 	.word	0x0800e2bd
 800bb48:	0800e358 	.word	0x0800e358
 800bb4c:	0800e330 	.word	0x0800e330
 800bb50:	7ff00000 	.word	0x7ff00000
 800bb54:	7ca00000 	.word	0x7ca00000
 800bb58:	7fefffff 	.word	0x7fefffff
 800bb5c:	f014 0310 	ands.w	r3, r4, #16
 800bb60:	bf18      	it	ne
 800bb62:	236a      	movne	r3, #106	@ 0x6a
 800bb64:	4ea9      	ldr	r6, [pc, #676]	@ (800be0c <_strtod_l+0x854>)
 800bb66:	9308      	str	r3, [sp, #32]
 800bb68:	4650      	mov	r0, sl
 800bb6a:	4659      	mov	r1, fp
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	07e7      	lsls	r7, r4, #31
 800bb70:	d504      	bpl.n	800bb7c <_strtod_l+0x5c4>
 800bb72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bb76:	f7f4 fd3f 	bl	80005f8 <__aeabi_dmul>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	1064      	asrs	r4, r4, #1
 800bb7e:	f106 0608 	add.w	r6, r6, #8
 800bb82:	d1f4      	bne.n	800bb6e <_strtod_l+0x5b6>
 800bb84:	b10b      	cbz	r3, 800bb8a <_strtod_l+0x5d2>
 800bb86:	4682      	mov	sl, r0
 800bb88:	468b      	mov	fp, r1
 800bb8a:	9b08      	ldr	r3, [sp, #32]
 800bb8c:	b1b3      	cbz	r3, 800bbbc <_strtod_l+0x604>
 800bb8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bb92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	4659      	mov	r1, fp
 800bb9a:	dd0f      	ble.n	800bbbc <_strtod_l+0x604>
 800bb9c:	2b1f      	cmp	r3, #31
 800bb9e:	dd56      	ble.n	800bc4e <_strtod_l+0x696>
 800bba0:	2b34      	cmp	r3, #52	@ 0x34
 800bba2:	bfde      	ittt	le
 800bba4:	f04f 33ff 	movle.w	r3, #4294967295
 800bba8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bbac:	4093      	lslle	r3, r2
 800bbae:	f04f 0a00 	mov.w	sl, #0
 800bbb2:	bfcc      	ite	gt
 800bbb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bbb8:	ea03 0b01 	andle.w	fp, r3, r1
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	4650      	mov	r0, sl
 800bbc2:	4659      	mov	r1, fp
 800bbc4:	f7f4 ff80 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	d1a7      	bne.n	800bb1c <_strtod_l+0x564>
 800bbcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbce:	9300      	str	r3, [sp, #0]
 800bbd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bbd2:	9805      	ldr	r0, [sp, #20]
 800bbd4:	462b      	mov	r3, r5
 800bbd6:	464a      	mov	r2, r9
 800bbd8:	f7ff f8ce 	bl	800ad78 <__s2b>
 800bbdc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bbde:	2800      	cmp	r0, #0
 800bbe0:	f43f af09 	beq.w	800b9f6 <_strtod_l+0x43e>
 800bbe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbe6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbe8:	2a00      	cmp	r2, #0
 800bbea:	eba3 0308 	sub.w	r3, r3, r8
 800bbee:	bfa8      	it	ge
 800bbf0:	2300      	movge	r3, #0
 800bbf2:	9312      	str	r3, [sp, #72]	@ 0x48
 800bbf4:	2400      	movs	r4, #0
 800bbf6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bbfa:	9316      	str	r3, [sp, #88]	@ 0x58
 800bbfc:	46a0      	mov	r8, r4
 800bbfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc00:	9805      	ldr	r0, [sp, #20]
 800bc02:	6859      	ldr	r1, [r3, #4]
 800bc04:	f7ff f810 	bl	800ac28 <_Balloc>
 800bc08:	4681      	mov	r9, r0
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f43f aef7 	beq.w	800b9fe <_strtod_l+0x446>
 800bc10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc12:	691a      	ldr	r2, [r3, #16]
 800bc14:	3202      	adds	r2, #2
 800bc16:	f103 010c 	add.w	r1, r3, #12
 800bc1a:	0092      	lsls	r2, r2, #2
 800bc1c:	300c      	adds	r0, #12
 800bc1e:	f7fe f894 	bl	8009d4a <memcpy>
 800bc22:	ec4b ab10 	vmov	d0, sl, fp
 800bc26:	9805      	ldr	r0, [sp, #20]
 800bc28:	aa1c      	add	r2, sp, #112	@ 0x70
 800bc2a:	a91b      	add	r1, sp, #108	@ 0x6c
 800bc2c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bc30:	f7ff fbd6 	bl	800b3e0 <__d2b>
 800bc34:	901a      	str	r0, [sp, #104]	@ 0x68
 800bc36:	2800      	cmp	r0, #0
 800bc38:	f43f aee1 	beq.w	800b9fe <_strtod_l+0x446>
 800bc3c:	9805      	ldr	r0, [sp, #20]
 800bc3e:	2101      	movs	r1, #1
 800bc40:	f7ff f930 	bl	800aea4 <__i2b>
 800bc44:	4680      	mov	r8, r0
 800bc46:	b948      	cbnz	r0, 800bc5c <_strtod_l+0x6a4>
 800bc48:	f04f 0800 	mov.w	r8, #0
 800bc4c:	e6d7      	b.n	800b9fe <_strtod_l+0x446>
 800bc4e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc52:	fa02 f303 	lsl.w	r3, r2, r3
 800bc56:	ea03 0a0a 	and.w	sl, r3, sl
 800bc5a:	e7af      	b.n	800bbbc <_strtod_l+0x604>
 800bc5c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bc5e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bc60:	2d00      	cmp	r5, #0
 800bc62:	bfab      	itete	ge
 800bc64:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bc66:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bc68:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bc6a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bc6c:	bfac      	ite	ge
 800bc6e:	18ef      	addge	r7, r5, r3
 800bc70:	1b5e      	sublt	r6, r3, r5
 800bc72:	9b08      	ldr	r3, [sp, #32]
 800bc74:	1aed      	subs	r5, r5, r3
 800bc76:	4415      	add	r5, r2
 800bc78:	4b65      	ldr	r3, [pc, #404]	@ (800be10 <_strtod_l+0x858>)
 800bc7a:	3d01      	subs	r5, #1
 800bc7c:	429d      	cmp	r5, r3
 800bc7e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bc82:	da50      	bge.n	800bd26 <_strtod_l+0x76e>
 800bc84:	1b5b      	subs	r3, r3, r5
 800bc86:	2b1f      	cmp	r3, #31
 800bc88:	eba2 0203 	sub.w	r2, r2, r3
 800bc8c:	f04f 0101 	mov.w	r1, #1
 800bc90:	dc3d      	bgt.n	800bd0e <_strtod_l+0x756>
 800bc92:	fa01 f303 	lsl.w	r3, r1, r3
 800bc96:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc98:	2300      	movs	r3, #0
 800bc9a:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc9c:	18bd      	adds	r5, r7, r2
 800bc9e:	9b08      	ldr	r3, [sp, #32]
 800bca0:	42af      	cmp	r7, r5
 800bca2:	4416      	add	r6, r2
 800bca4:	441e      	add	r6, r3
 800bca6:	463b      	mov	r3, r7
 800bca8:	bfa8      	it	ge
 800bcaa:	462b      	movge	r3, r5
 800bcac:	42b3      	cmp	r3, r6
 800bcae:	bfa8      	it	ge
 800bcb0:	4633      	movge	r3, r6
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	bfc2      	ittt	gt
 800bcb6:	1aed      	subgt	r5, r5, r3
 800bcb8:	1af6      	subgt	r6, r6, r3
 800bcba:	1aff      	subgt	r7, r7, r3
 800bcbc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	dd16      	ble.n	800bcf0 <_strtod_l+0x738>
 800bcc2:	4641      	mov	r1, r8
 800bcc4:	9805      	ldr	r0, [sp, #20]
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	f7ff f9a4 	bl	800b014 <__pow5mult>
 800bccc:	4680      	mov	r8, r0
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d0ba      	beq.n	800bc48 <_strtod_l+0x690>
 800bcd2:	4601      	mov	r1, r0
 800bcd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bcd6:	9805      	ldr	r0, [sp, #20]
 800bcd8:	f7ff f8fa 	bl	800aed0 <__multiply>
 800bcdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800bcde:	2800      	cmp	r0, #0
 800bce0:	f43f ae8d 	beq.w	800b9fe <_strtod_l+0x446>
 800bce4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bce6:	9805      	ldr	r0, [sp, #20]
 800bce8:	f7fe ffde 	bl	800aca8 <_Bfree>
 800bcec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcee:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcf0:	2d00      	cmp	r5, #0
 800bcf2:	dc1d      	bgt.n	800bd30 <_strtod_l+0x778>
 800bcf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	dd23      	ble.n	800bd42 <_strtod_l+0x78a>
 800bcfa:	4649      	mov	r1, r9
 800bcfc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bcfe:	9805      	ldr	r0, [sp, #20]
 800bd00:	f7ff f988 	bl	800b014 <__pow5mult>
 800bd04:	4681      	mov	r9, r0
 800bd06:	b9e0      	cbnz	r0, 800bd42 <_strtod_l+0x78a>
 800bd08:	f04f 0900 	mov.w	r9, #0
 800bd0c:	e677      	b.n	800b9fe <_strtod_l+0x446>
 800bd0e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bd12:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bd16:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bd1a:	35e2      	adds	r5, #226	@ 0xe2
 800bd1c:	fa01 f305 	lsl.w	r3, r1, r5
 800bd20:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd22:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bd24:	e7ba      	b.n	800bc9c <_strtod_l+0x6e4>
 800bd26:	2300      	movs	r3, #0
 800bd28:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd2e:	e7b5      	b.n	800bc9c <_strtod_l+0x6e4>
 800bd30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd32:	9805      	ldr	r0, [sp, #20]
 800bd34:	462a      	mov	r2, r5
 800bd36:	f7ff f9c7 	bl	800b0c8 <__lshift>
 800bd3a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	d1d9      	bne.n	800bcf4 <_strtod_l+0x73c>
 800bd40:	e65d      	b.n	800b9fe <_strtod_l+0x446>
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	dd07      	ble.n	800bd56 <_strtod_l+0x79e>
 800bd46:	4649      	mov	r1, r9
 800bd48:	9805      	ldr	r0, [sp, #20]
 800bd4a:	4632      	mov	r2, r6
 800bd4c:	f7ff f9bc 	bl	800b0c8 <__lshift>
 800bd50:	4681      	mov	r9, r0
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d0d8      	beq.n	800bd08 <_strtod_l+0x750>
 800bd56:	2f00      	cmp	r7, #0
 800bd58:	dd08      	ble.n	800bd6c <_strtod_l+0x7b4>
 800bd5a:	4641      	mov	r1, r8
 800bd5c:	9805      	ldr	r0, [sp, #20]
 800bd5e:	463a      	mov	r2, r7
 800bd60:	f7ff f9b2 	bl	800b0c8 <__lshift>
 800bd64:	4680      	mov	r8, r0
 800bd66:	2800      	cmp	r0, #0
 800bd68:	f43f ae49 	beq.w	800b9fe <_strtod_l+0x446>
 800bd6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd6e:	9805      	ldr	r0, [sp, #20]
 800bd70:	464a      	mov	r2, r9
 800bd72:	f7ff fa31 	bl	800b1d8 <__mdiff>
 800bd76:	4604      	mov	r4, r0
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	f43f ae40 	beq.w	800b9fe <_strtod_l+0x446>
 800bd7e:	68c3      	ldr	r3, [r0, #12]
 800bd80:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd82:	2300      	movs	r3, #0
 800bd84:	60c3      	str	r3, [r0, #12]
 800bd86:	4641      	mov	r1, r8
 800bd88:	f7ff fa0a 	bl	800b1a0 <__mcmp>
 800bd8c:	2800      	cmp	r0, #0
 800bd8e:	da45      	bge.n	800be1c <_strtod_l+0x864>
 800bd90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd92:	ea53 030a 	orrs.w	r3, r3, sl
 800bd96:	d16b      	bne.n	800be70 <_strtod_l+0x8b8>
 800bd98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d167      	bne.n	800be70 <_strtod_l+0x8b8>
 800bda0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bda4:	0d1b      	lsrs	r3, r3, #20
 800bda6:	051b      	lsls	r3, r3, #20
 800bda8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bdac:	d960      	bls.n	800be70 <_strtod_l+0x8b8>
 800bdae:	6963      	ldr	r3, [r4, #20]
 800bdb0:	b913      	cbnz	r3, 800bdb8 <_strtod_l+0x800>
 800bdb2:	6923      	ldr	r3, [r4, #16]
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	dd5b      	ble.n	800be70 <_strtod_l+0x8b8>
 800bdb8:	4621      	mov	r1, r4
 800bdba:	2201      	movs	r2, #1
 800bdbc:	9805      	ldr	r0, [sp, #20]
 800bdbe:	f7ff f983 	bl	800b0c8 <__lshift>
 800bdc2:	4641      	mov	r1, r8
 800bdc4:	4604      	mov	r4, r0
 800bdc6:	f7ff f9eb 	bl	800b1a0 <__mcmp>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	dd50      	ble.n	800be70 <_strtod_l+0x8b8>
 800bdce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bdd2:	9a08      	ldr	r2, [sp, #32]
 800bdd4:	0d1b      	lsrs	r3, r3, #20
 800bdd6:	051b      	lsls	r3, r3, #20
 800bdd8:	2a00      	cmp	r2, #0
 800bdda:	d06a      	beq.n	800beb2 <_strtod_l+0x8fa>
 800bddc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bde0:	d867      	bhi.n	800beb2 <_strtod_l+0x8fa>
 800bde2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bde6:	f67f ae9d 	bls.w	800bb24 <_strtod_l+0x56c>
 800bdea:	4b0a      	ldr	r3, [pc, #40]	@ (800be14 <_strtod_l+0x85c>)
 800bdec:	4650      	mov	r0, sl
 800bdee:	4659      	mov	r1, fp
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f7f4 fc01 	bl	80005f8 <__aeabi_dmul>
 800bdf6:	4b08      	ldr	r3, [pc, #32]	@ (800be18 <_strtod_l+0x860>)
 800bdf8:	400b      	ands	r3, r1
 800bdfa:	4682      	mov	sl, r0
 800bdfc:	468b      	mov	fp, r1
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	f47f ae08 	bne.w	800ba14 <_strtod_l+0x45c>
 800be04:	9a05      	ldr	r2, [sp, #20]
 800be06:	2322      	movs	r3, #34	@ 0x22
 800be08:	6013      	str	r3, [r2, #0]
 800be0a:	e603      	b.n	800ba14 <_strtod_l+0x45c>
 800be0c:	0800e448 	.word	0x0800e448
 800be10:	fffffc02 	.word	0xfffffc02
 800be14:	39500000 	.word	0x39500000
 800be18:	7ff00000 	.word	0x7ff00000
 800be1c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800be20:	d165      	bne.n	800beee <_strtod_l+0x936>
 800be22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800be24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be28:	b35a      	cbz	r2, 800be82 <_strtod_l+0x8ca>
 800be2a:	4a9f      	ldr	r2, [pc, #636]	@ (800c0a8 <_strtod_l+0xaf0>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d12b      	bne.n	800be88 <_strtod_l+0x8d0>
 800be30:	9b08      	ldr	r3, [sp, #32]
 800be32:	4651      	mov	r1, sl
 800be34:	b303      	cbz	r3, 800be78 <_strtod_l+0x8c0>
 800be36:	4b9d      	ldr	r3, [pc, #628]	@ (800c0ac <_strtod_l+0xaf4>)
 800be38:	465a      	mov	r2, fp
 800be3a:	4013      	ands	r3, r2
 800be3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800be40:	f04f 32ff 	mov.w	r2, #4294967295
 800be44:	d81b      	bhi.n	800be7e <_strtod_l+0x8c6>
 800be46:	0d1b      	lsrs	r3, r3, #20
 800be48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800be4c:	fa02 f303 	lsl.w	r3, r2, r3
 800be50:	4299      	cmp	r1, r3
 800be52:	d119      	bne.n	800be88 <_strtod_l+0x8d0>
 800be54:	4b96      	ldr	r3, [pc, #600]	@ (800c0b0 <_strtod_l+0xaf8>)
 800be56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be58:	429a      	cmp	r2, r3
 800be5a:	d102      	bne.n	800be62 <_strtod_l+0x8aa>
 800be5c:	3101      	adds	r1, #1
 800be5e:	f43f adce 	beq.w	800b9fe <_strtod_l+0x446>
 800be62:	4b92      	ldr	r3, [pc, #584]	@ (800c0ac <_strtod_l+0xaf4>)
 800be64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be66:	401a      	ands	r2, r3
 800be68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800be6c:	f04f 0a00 	mov.w	sl, #0
 800be70:	9b08      	ldr	r3, [sp, #32]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d1b9      	bne.n	800bdea <_strtod_l+0x832>
 800be76:	e5cd      	b.n	800ba14 <_strtod_l+0x45c>
 800be78:	f04f 33ff 	mov.w	r3, #4294967295
 800be7c:	e7e8      	b.n	800be50 <_strtod_l+0x898>
 800be7e:	4613      	mov	r3, r2
 800be80:	e7e6      	b.n	800be50 <_strtod_l+0x898>
 800be82:	ea53 030a 	orrs.w	r3, r3, sl
 800be86:	d0a2      	beq.n	800bdce <_strtod_l+0x816>
 800be88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be8a:	b1db      	cbz	r3, 800bec4 <_strtod_l+0x90c>
 800be8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be8e:	4213      	tst	r3, r2
 800be90:	d0ee      	beq.n	800be70 <_strtod_l+0x8b8>
 800be92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be94:	9a08      	ldr	r2, [sp, #32]
 800be96:	4650      	mov	r0, sl
 800be98:	4659      	mov	r1, fp
 800be9a:	b1bb      	cbz	r3, 800becc <_strtod_l+0x914>
 800be9c:	f7ff fb6e 	bl	800b57c <sulp>
 800bea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bea4:	ec53 2b10 	vmov	r2, r3, d0
 800bea8:	f7f4 f9f0 	bl	800028c <__adddf3>
 800beac:	4682      	mov	sl, r0
 800beae:	468b      	mov	fp, r1
 800beb0:	e7de      	b.n	800be70 <_strtod_l+0x8b8>
 800beb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800beb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800beba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bebe:	f04f 3aff 	mov.w	sl, #4294967295
 800bec2:	e7d5      	b.n	800be70 <_strtod_l+0x8b8>
 800bec4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bec6:	ea13 0f0a 	tst.w	r3, sl
 800beca:	e7e1      	b.n	800be90 <_strtod_l+0x8d8>
 800becc:	f7ff fb56 	bl	800b57c <sulp>
 800bed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bed4:	ec53 2b10 	vmov	r2, r3, d0
 800bed8:	f7f4 f9d6 	bl	8000288 <__aeabi_dsub>
 800bedc:	2200      	movs	r2, #0
 800bede:	2300      	movs	r3, #0
 800bee0:	4682      	mov	sl, r0
 800bee2:	468b      	mov	fp, r1
 800bee4:	f7f4 fdf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800bee8:	2800      	cmp	r0, #0
 800beea:	d0c1      	beq.n	800be70 <_strtod_l+0x8b8>
 800beec:	e61a      	b.n	800bb24 <_strtod_l+0x56c>
 800beee:	4641      	mov	r1, r8
 800bef0:	4620      	mov	r0, r4
 800bef2:	f7ff facd 	bl	800b490 <__ratio>
 800bef6:	ec57 6b10 	vmov	r6, r7, d0
 800befa:	2200      	movs	r2, #0
 800befc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf00:	4630      	mov	r0, r6
 800bf02:	4639      	mov	r1, r7
 800bf04:	f7f4 fdf4 	bl	8000af0 <__aeabi_dcmple>
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	d06f      	beq.n	800bfec <_strtod_l+0xa34>
 800bf0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d17a      	bne.n	800c008 <_strtod_l+0xa50>
 800bf12:	f1ba 0f00 	cmp.w	sl, #0
 800bf16:	d158      	bne.n	800bfca <_strtod_l+0xa12>
 800bf18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d15a      	bne.n	800bfd8 <_strtod_l+0xa20>
 800bf22:	4b64      	ldr	r3, [pc, #400]	@ (800c0b4 <_strtod_l+0xafc>)
 800bf24:	2200      	movs	r2, #0
 800bf26:	4630      	mov	r0, r6
 800bf28:	4639      	mov	r1, r7
 800bf2a:	f7f4 fdd7 	bl	8000adc <__aeabi_dcmplt>
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	d159      	bne.n	800bfe6 <_strtod_l+0xa2e>
 800bf32:	4630      	mov	r0, r6
 800bf34:	4639      	mov	r1, r7
 800bf36:	4b60      	ldr	r3, [pc, #384]	@ (800c0b8 <_strtod_l+0xb00>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	f7f4 fb5d 	bl	80005f8 <__aeabi_dmul>
 800bf3e:	4606      	mov	r6, r0
 800bf40:	460f      	mov	r7, r1
 800bf42:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bf46:	9606      	str	r6, [sp, #24]
 800bf48:	9307      	str	r3, [sp, #28]
 800bf4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf4e:	4d57      	ldr	r5, [pc, #348]	@ (800c0ac <_strtod_l+0xaf4>)
 800bf50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bf54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf56:	401d      	ands	r5, r3
 800bf58:	4b58      	ldr	r3, [pc, #352]	@ (800c0bc <_strtod_l+0xb04>)
 800bf5a:	429d      	cmp	r5, r3
 800bf5c:	f040 80b2 	bne.w	800c0c4 <_strtod_l+0xb0c>
 800bf60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bf66:	ec4b ab10 	vmov	d0, sl, fp
 800bf6a:	f7ff f9c9 	bl	800b300 <__ulp>
 800bf6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf72:	ec51 0b10 	vmov	r0, r1, d0
 800bf76:	f7f4 fb3f 	bl	80005f8 <__aeabi_dmul>
 800bf7a:	4652      	mov	r2, sl
 800bf7c:	465b      	mov	r3, fp
 800bf7e:	f7f4 f985 	bl	800028c <__adddf3>
 800bf82:	460b      	mov	r3, r1
 800bf84:	4949      	ldr	r1, [pc, #292]	@ (800c0ac <_strtod_l+0xaf4>)
 800bf86:	4a4e      	ldr	r2, [pc, #312]	@ (800c0c0 <_strtod_l+0xb08>)
 800bf88:	4019      	ands	r1, r3
 800bf8a:	4291      	cmp	r1, r2
 800bf8c:	4682      	mov	sl, r0
 800bf8e:	d942      	bls.n	800c016 <_strtod_l+0xa5e>
 800bf90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf92:	4b47      	ldr	r3, [pc, #284]	@ (800c0b0 <_strtod_l+0xaf8>)
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d103      	bne.n	800bfa0 <_strtod_l+0x9e8>
 800bf98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	f43f ad2f 	beq.w	800b9fe <_strtod_l+0x446>
 800bfa0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c0b0 <_strtod_l+0xaf8>
 800bfa4:	f04f 3aff 	mov.w	sl, #4294967295
 800bfa8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfaa:	9805      	ldr	r0, [sp, #20]
 800bfac:	f7fe fe7c 	bl	800aca8 <_Bfree>
 800bfb0:	9805      	ldr	r0, [sp, #20]
 800bfb2:	4649      	mov	r1, r9
 800bfb4:	f7fe fe78 	bl	800aca8 <_Bfree>
 800bfb8:	9805      	ldr	r0, [sp, #20]
 800bfba:	4641      	mov	r1, r8
 800bfbc:	f7fe fe74 	bl	800aca8 <_Bfree>
 800bfc0:	9805      	ldr	r0, [sp, #20]
 800bfc2:	4621      	mov	r1, r4
 800bfc4:	f7fe fe70 	bl	800aca8 <_Bfree>
 800bfc8:	e619      	b.n	800bbfe <_strtod_l+0x646>
 800bfca:	f1ba 0f01 	cmp.w	sl, #1
 800bfce:	d103      	bne.n	800bfd8 <_strtod_l+0xa20>
 800bfd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	f43f ada6 	beq.w	800bb24 <_strtod_l+0x56c>
 800bfd8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c088 <_strtod_l+0xad0>
 800bfdc:	4f35      	ldr	r7, [pc, #212]	@ (800c0b4 <_strtod_l+0xafc>)
 800bfde:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bfe2:	2600      	movs	r6, #0
 800bfe4:	e7b1      	b.n	800bf4a <_strtod_l+0x992>
 800bfe6:	4f34      	ldr	r7, [pc, #208]	@ (800c0b8 <_strtod_l+0xb00>)
 800bfe8:	2600      	movs	r6, #0
 800bfea:	e7aa      	b.n	800bf42 <_strtod_l+0x98a>
 800bfec:	4b32      	ldr	r3, [pc, #200]	@ (800c0b8 <_strtod_l+0xb00>)
 800bfee:	4630      	mov	r0, r6
 800bff0:	4639      	mov	r1, r7
 800bff2:	2200      	movs	r2, #0
 800bff4:	f7f4 fb00 	bl	80005f8 <__aeabi_dmul>
 800bff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bffa:	4606      	mov	r6, r0
 800bffc:	460f      	mov	r7, r1
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d09f      	beq.n	800bf42 <_strtod_l+0x98a>
 800c002:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c006:	e7a0      	b.n	800bf4a <_strtod_l+0x992>
 800c008:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c090 <_strtod_l+0xad8>
 800c00c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c010:	ec57 6b17 	vmov	r6, r7, d7
 800c014:	e799      	b.n	800bf4a <_strtod_l+0x992>
 800c016:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c01a:	9b08      	ldr	r3, [sp, #32]
 800c01c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c020:	2b00      	cmp	r3, #0
 800c022:	d1c1      	bne.n	800bfa8 <_strtod_l+0x9f0>
 800c024:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c028:	0d1b      	lsrs	r3, r3, #20
 800c02a:	051b      	lsls	r3, r3, #20
 800c02c:	429d      	cmp	r5, r3
 800c02e:	d1bb      	bne.n	800bfa8 <_strtod_l+0x9f0>
 800c030:	4630      	mov	r0, r6
 800c032:	4639      	mov	r1, r7
 800c034:	f7f4 fe40 	bl	8000cb8 <__aeabi_d2lz>
 800c038:	f7f4 fab0 	bl	800059c <__aeabi_l2d>
 800c03c:	4602      	mov	r2, r0
 800c03e:	460b      	mov	r3, r1
 800c040:	4630      	mov	r0, r6
 800c042:	4639      	mov	r1, r7
 800c044:	f7f4 f920 	bl	8000288 <__aeabi_dsub>
 800c048:	460b      	mov	r3, r1
 800c04a:	4602      	mov	r2, r0
 800c04c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c050:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c056:	ea46 060a 	orr.w	r6, r6, sl
 800c05a:	431e      	orrs	r6, r3
 800c05c:	d06f      	beq.n	800c13e <_strtod_l+0xb86>
 800c05e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c098 <_strtod_l+0xae0>)
 800c060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c064:	f7f4 fd3a 	bl	8000adc <__aeabi_dcmplt>
 800c068:	2800      	cmp	r0, #0
 800c06a:	f47f acd3 	bne.w	800ba14 <_strtod_l+0x45c>
 800c06e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c0a0 <_strtod_l+0xae8>)
 800c070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c074:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c078:	f7f4 fd4e 	bl	8000b18 <__aeabi_dcmpgt>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	d093      	beq.n	800bfa8 <_strtod_l+0x9f0>
 800c080:	e4c8      	b.n	800ba14 <_strtod_l+0x45c>
 800c082:	bf00      	nop
 800c084:	f3af 8000 	nop.w
 800c088:	00000000 	.word	0x00000000
 800c08c:	bff00000 	.word	0xbff00000
 800c090:	00000000 	.word	0x00000000
 800c094:	3ff00000 	.word	0x3ff00000
 800c098:	94a03595 	.word	0x94a03595
 800c09c:	3fdfffff 	.word	0x3fdfffff
 800c0a0:	35afe535 	.word	0x35afe535
 800c0a4:	3fe00000 	.word	0x3fe00000
 800c0a8:	000fffff 	.word	0x000fffff
 800c0ac:	7ff00000 	.word	0x7ff00000
 800c0b0:	7fefffff 	.word	0x7fefffff
 800c0b4:	3ff00000 	.word	0x3ff00000
 800c0b8:	3fe00000 	.word	0x3fe00000
 800c0bc:	7fe00000 	.word	0x7fe00000
 800c0c0:	7c9fffff 	.word	0x7c9fffff
 800c0c4:	9b08      	ldr	r3, [sp, #32]
 800c0c6:	b323      	cbz	r3, 800c112 <_strtod_l+0xb5a>
 800c0c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c0cc:	d821      	bhi.n	800c112 <_strtod_l+0xb5a>
 800c0ce:	a328      	add	r3, pc, #160	@ (adr r3, 800c170 <_strtod_l+0xbb8>)
 800c0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	4639      	mov	r1, r7
 800c0d8:	f7f4 fd0a 	bl	8000af0 <__aeabi_dcmple>
 800c0dc:	b1a0      	cbz	r0, 800c108 <_strtod_l+0xb50>
 800c0de:	4639      	mov	r1, r7
 800c0e0:	4630      	mov	r0, r6
 800c0e2:	f7f4 fd61 	bl	8000ba8 <__aeabi_d2uiz>
 800c0e6:	2801      	cmp	r0, #1
 800c0e8:	bf38      	it	cc
 800c0ea:	2001      	movcc	r0, #1
 800c0ec:	f7f4 fa0a 	bl	8000504 <__aeabi_ui2d>
 800c0f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0f2:	4606      	mov	r6, r0
 800c0f4:	460f      	mov	r7, r1
 800c0f6:	b9fb      	cbnz	r3, 800c138 <_strtod_l+0xb80>
 800c0f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800c0fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800c100:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c104:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c108:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c10a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c10e:	1b5b      	subs	r3, r3, r5
 800c110:	9311      	str	r3, [sp, #68]	@ 0x44
 800c112:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c116:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c11a:	f7ff f8f1 	bl	800b300 <__ulp>
 800c11e:	4650      	mov	r0, sl
 800c120:	ec53 2b10 	vmov	r2, r3, d0
 800c124:	4659      	mov	r1, fp
 800c126:	f7f4 fa67 	bl	80005f8 <__aeabi_dmul>
 800c12a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c12e:	f7f4 f8ad 	bl	800028c <__adddf3>
 800c132:	4682      	mov	sl, r0
 800c134:	468b      	mov	fp, r1
 800c136:	e770      	b.n	800c01a <_strtod_l+0xa62>
 800c138:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c13c:	e7e0      	b.n	800c100 <_strtod_l+0xb48>
 800c13e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c178 <_strtod_l+0xbc0>)
 800c140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c144:	f7f4 fcca 	bl	8000adc <__aeabi_dcmplt>
 800c148:	e798      	b.n	800c07c <_strtod_l+0xac4>
 800c14a:	2300      	movs	r3, #0
 800c14c:	930e      	str	r3, [sp, #56]	@ 0x38
 800c14e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c150:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c152:	6013      	str	r3, [r2, #0]
 800c154:	f7ff ba6d 	b.w	800b632 <_strtod_l+0x7a>
 800c158:	2a65      	cmp	r2, #101	@ 0x65
 800c15a:	f43f ab68 	beq.w	800b82e <_strtod_l+0x276>
 800c15e:	2a45      	cmp	r2, #69	@ 0x45
 800c160:	f43f ab65 	beq.w	800b82e <_strtod_l+0x276>
 800c164:	2301      	movs	r3, #1
 800c166:	f7ff bba0 	b.w	800b8aa <_strtod_l+0x2f2>
 800c16a:	bf00      	nop
 800c16c:	f3af 8000 	nop.w
 800c170:	ffc00000 	.word	0xffc00000
 800c174:	41dfffff 	.word	0x41dfffff
 800c178:	94a03595 	.word	0x94a03595
 800c17c:	3fcfffff 	.word	0x3fcfffff

0800c180 <_strtod_r>:
 800c180:	4b01      	ldr	r3, [pc, #4]	@ (800c188 <_strtod_r+0x8>)
 800c182:	f7ff ba19 	b.w	800b5b8 <_strtod_l>
 800c186:	bf00      	nop
 800c188:	200000f8 	.word	0x200000f8

0800c18c <_strtol_l.isra.0>:
 800c18c:	2b24      	cmp	r3, #36	@ 0x24
 800c18e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c192:	4686      	mov	lr, r0
 800c194:	4690      	mov	r8, r2
 800c196:	d801      	bhi.n	800c19c <_strtol_l.isra.0+0x10>
 800c198:	2b01      	cmp	r3, #1
 800c19a:	d106      	bne.n	800c1aa <_strtol_l.isra.0+0x1e>
 800c19c:	f7fd fda8 	bl	8009cf0 <__errno>
 800c1a0:	2316      	movs	r3, #22
 800c1a2:	6003      	str	r3, [r0, #0]
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1aa:	4834      	ldr	r0, [pc, #208]	@ (800c27c <_strtol_l.isra.0+0xf0>)
 800c1ac:	460d      	mov	r5, r1
 800c1ae:	462a      	mov	r2, r5
 800c1b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1b4:	5d06      	ldrb	r6, [r0, r4]
 800c1b6:	f016 0608 	ands.w	r6, r6, #8
 800c1ba:	d1f8      	bne.n	800c1ae <_strtol_l.isra.0+0x22>
 800c1bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800c1be:	d110      	bne.n	800c1e2 <_strtol_l.isra.0+0x56>
 800c1c0:	782c      	ldrb	r4, [r5, #0]
 800c1c2:	2601      	movs	r6, #1
 800c1c4:	1c95      	adds	r5, r2, #2
 800c1c6:	f033 0210 	bics.w	r2, r3, #16
 800c1ca:	d115      	bne.n	800c1f8 <_strtol_l.isra.0+0x6c>
 800c1cc:	2c30      	cmp	r4, #48	@ 0x30
 800c1ce:	d10d      	bne.n	800c1ec <_strtol_l.isra.0+0x60>
 800c1d0:	782a      	ldrb	r2, [r5, #0]
 800c1d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c1d6:	2a58      	cmp	r2, #88	@ 0x58
 800c1d8:	d108      	bne.n	800c1ec <_strtol_l.isra.0+0x60>
 800c1da:	786c      	ldrb	r4, [r5, #1]
 800c1dc:	3502      	adds	r5, #2
 800c1de:	2310      	movs	r3, #16
 800c1e0:	e00a      	b.n	800c1f8 <_strtol_l.isra.0+0x6c>
 800c1e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800c1e4:	bf04      	itt	eq
 800c1e6:	782c      	ldrbeq	r4, [r5, #0]
 800c1e8:	1c95      	addeq	r5, r2, #2
 800c1ea:	e7ec      	b.n	800c1c6 <_strtol_l.isra.0+0x3a>
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d1f6      	bne.n	800c1de <_strtol_l.isra.0+0x52>
 800c1f0:	2c30      	cmp	r4, #48	@ 0x30
 800c1f2:	bf14      	ite	ne
 800c1f4:	230a      	movne	r3, #10
 800c1f6:	2308      	moveq	r3, #8
 800c1f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c1fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c200:	2200      	movs	r2, #0
 800c202:	fbbc f9f3 	udiv	r9, ip, r3
 800c206:	4610      	mov	r0, r2
 800c208:	fb03 ca19 	mls	sl, r3, r9, ip
 800c20c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c210:	2f09      	cmp	r7, #9
 800c212:	d80f      	bhi.n	800c234 <_strtol_l.isra.0+0xa8>
 800c214:	463c      	mov	r4, r7
 800c216:	42a3      	cmp	r3, r4
 800c218:	dd1b      	ble.n	800c252 <_strtol_l.isra.0+0xc6>
 800c21a:	1c57      	adds	r7, r2, #1
 800c21c:	d007      	beq.n	800c22e <_strtol_l.isra.0+0xa2>
 800c21e:	4581      	cmp	r9, r0
 800c220:	d314      	bcc.n	800c24c <_strtol_l.isra.0+0xc0>
 800c222:	d101      	bne.n	800c228 <_strtol_l.isra.0+0x9c>
 800c224:	45a2      	cmp	sl, r4
 800c226:	db11      	blt.n	800c24c <_strtol_l.isra.0+0xc0>
 800c228:	fb00 4003 	mla	r0, r0, r3, r4
 800c22c:	2201      	movs	r2, #1
 800c22e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c232:	e7eb      	b.n	800c20c <_strtol_l.isra.0+0x80>
 800c234:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c238:	2f19      	cmp	r7, #25
 800c23a:	d801      	bhi.n	800c240 <_strtol_l.isra.0+0xb4>
 800c23c:	3c37      	subs	r4, #55	@ 0x37
 800c23e:	e7ea      	b.n	800c216 <_strtol_l.isra.0+0x8a>
 800c240:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c244:	2f19      	cmp	r7, #25
 800c246:	d804      	bhi.n	800c252 <_strtol_l.isra.0+0xc6>
 800c248:	3c57      	subs	r4, #87	@ 0x57
 800c24a:	e7e4      	b.n	800c216 <_strtol_l.isra.0+0x8a>
 800c24c:	f04f 32ff 	mov.w	r2, #4294967295
 800c250:	e7ed      	b.n	800c22e <_strtol_l.isra.0+0xa2>
 800c252:	1c53      	adds	r3, r2, #1
 800c254:	d108      	bne.n	800c268 <_strtol_l.isra.0+0xdc>
 800c256:	2322      	movs	r3, #34	@ 0x22
 800c258:	f8ce 3000 	str.w	r3, [lr]
 800c25c:	4660      	mov	r0, ip
 800c25e:	f1b8 0f00 	cmp.w	r8, #0
 800c262:	d0a0      	beq.n	800c1a6 <_strtol_l.isra.0+0x1a>
 800c264:	1e69      	subs	r1, r5, #1
 800c266:	e006      	b.n	800c276 <_strtol_l.isra.0+0xea>
 800c268:	b106      	cbz	r6, 800c26c <_strtol_l.isra.0+0xe0>
 800c26a:	4240      	negs	r0, r0
 800c26c:	f1b8 0f00 	cmp.w	r8, #0
 800c270:	d099      	beq.n	800c1a6 <_strtol_l.isra.0+0x1a>
 800c272:	2a00      	cmp	r2, #0
 800c274:	d1f6      	bne.n	800c264 <_strtol_l.isra.0+0xd8>
 800c276:	f8c8 1000 	str.w	r1, [r8]
 800c27a:	e794      	b.n	800c1a6 <_strtol_l.isra.0+0x1a>
 800c27c:	0800e471 	.word	0x0800e471

0800c280 <_strtol_r>:
 800c280:	f7ff bf84 	b.w	800c18c <_strtol_l.isra.0>

0800c284 <__ssputs_r>:
 800c284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c288:	688e      	ldr	r6, [r1, #8]
 800c28a:	461f      	mov	r7, r3
 800c28c:	42be      	cmp	r6, r7
 800c28e:	680b      	ldr	r3, [r1, #0]
 800c290:	4682      	mov	sl, r0
 800c292:	460c      	mov	r4, r1
 800c294:	4690      	mov	r8, r2
 800c296:	d82d      	bhi.n	800c2f4 <__ssputs_r+0x70>
 800c298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c29c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c2a0:	d026      	beq.n	800c2f0 <__ssputs_r+0x6c>
 800c2a2:	6965      	ldr	r5, [r4, #20]
 800c2a4:	6909      	ldr	r1, [r1, #16]
 800c2a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2aa:	eba3 0901 	sub.w	r9, r3, r1
 800c2ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2b2:	1c7b      	adds	r3, r7, #1
 800c2b4:	444b      	add	r3, r9
 800c2b6:	106d      	asrs	r5, r5, #1
 800c2b8:	429d      	cmp	r5, r3
 800c2ba:	bf38      	it	cc
 800c2bc:	461d      	movcc	r5, r3
 800c2be:	0553      	lsls	r3, r2, #21
 800c2c0:	d527      	bpl.n	800c312 <__ssputs_r+0x8e>
 800c2c2:	4629      	mov	r1, r5
 800c2c4:	f7fe fc24 	bl	800ab10 <_malloc_r>
 800c2c8:	4606      	mov	r6, r0
 800c2ca:	b360      	cbz	r0, 800c326 <__ssputs_r+0xa2>
 800c2cc:	6921      	ldr	r1, [r4, #16]
 800c2ce:	464a      	mov	r2, r9
 800c2d0:	f7fd fd3b 	bl	8009d4a <memcpy>
 800c2d4:	89a3      	ldrh	r3, [r4, #12]
 800c2d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2de:	81a3      	strh	r3, [r4, #12]
 800c2e0:	6126      	str	r6, [r4, #16]
 800c2e2:	6165      	str	r5, [r4, #20]
 800c2e4:	444e      	add	r6, r9
 800c2e6:	eba5 0509 	sub.w	r5, r5, r9
 800c2ea:	6026      	str	r6, [r4, #0]
 800c2ec:	60a5      	str	r5, [r4, #8]
 800c2ee:	463e      	mov	r6, r7
 800c2f0:	42be      	cmp	r6, r7
 800c2f2:	d900      	bls.n	800c2f6 <__ssputs_r+0x72>
 800c2f4:	463e      	mov	r6, r7
 800c2f6:	6820      	ldr	r0, [r4, #0]
 800c2f8:	4632      	mov	r2, r6
 800c2fa:	4641      	mov	r1, r8
 800c2fc:	f000 fb6a 	bl	800c9d4 <memmove>
 800c300:	68a3      	ldr	r3, [r4, #8]
 800c302:	1b9b      	subs	r3, r3, r6
 800c304:	60a3      	str	r3, [r4, #8]
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	4433      	add	r3, r6
 800c30a:	6023      	str	r3, [r4, #0]
 800c30c:	2000      	movs	r0, #0
 800c30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c312:	462a      	mov	r2, r5
 800c314:	f000 ff41 	bl	800d19a <_realloc_r>
 800c318:	4606      	mov	r6, r0
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d1e0      	bne.n	800c2e0 <__ssputs_r+0x5c>
 800c31e:	6921      	ldr	r1, [r4, #16]
 800c320:	4650      	mov	r0, sl
 800c322:	f7fe fb81 	bl	800aa28 <_free_r>
 800c326:	230c      	movs	r3, #12
 800c328:	f8ca 3000 	str.w	r3, [sl]
 800c32c:	89a3      	ldrh	r3, [r4, #12]
 800c32e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c332:	81a3      	strh	r3, [r4, #12]
 800c334:	f04f 30ff 	mov.w	r0, #4294967295
 800c338:	e7e9      	b.n	800c30e <__ssputs_r+0x8a>
	...

0800c33c <_svfiprintf_r>:
 800c33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c340:	4698      	mov	r8, r3
 800c342:	898b      	ldrh	r3, [r1, #12]
 800c344:	061b      	lsls	r3, r3, #24
 800c346:	b09d      	sub	sp, #116	@ 0x74
 800c348:	4607      	mov	r7, r0
 800c34a:	460d      	mov	r5, r1
 800c34c:	4614      	mov	r4, r2
 800c34e:	d510      	bpl.n	800c372 <_svfiprintf_r+0x36>
 800c350:	690b      	ldr	r3, [r1, #16]
 800c352:	b973      	cbnz	r3, 800c372 <_svfiprintf_r+0x36>
 800c354:	2140      	movs	r1, #64	@ 0x40
 800c356:	f7fe fbdb 	bl	800ab10 <_malloc_r>
 800c35a:	6028      	str	r0, [r5, #0]
 800c35c:	6128      	str	r0, [r5, #16]
 800c35e:	b930      	cbnz	r0, 800c36e <_svfiprintf_r+0x32>
 800c360:	230c      	movs	r3, #12
 800c362:	603b      	str	r3, [r7, #0]
 800c364:	f04f 30ff 	mov.w	r0, #4294967295
 800c368:	b01d      	add	sp, #116	@ 0x74
 800c36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36e:	2340      	movs	r3, #64	@ 0x40
 800c370:	616b      	str	r3, [r5, #20]
 800c372:	2300      	movs	r3, #0
 800c374:	9309      	str	r3, [sp, #36]	@ 0x24
 800c376:	2320      	movs	r3, #32
 800c378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c37c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c380:	2330      	movs	r3, #48	@ 0x30
 800c382:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c520 <_svfiprintf_r+0x1e4>
 800c386:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c38a:	f04f 0901 	mov.w	r9, #1
 800c38e:	4623      	mov	r3, r4
 800c390:	469a      	mov	sl, r3
 800c392:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c396:	b10a      	cbz	r2, 800c39c <_svfiprintf_r+0x60>
 800c398:	2a25      	cmp	r2, #37	@ 0x25
 800c39a:	d1f9      	bne.n	800c390 <_svfiprintf_r+0x54>
 800c39c:	ebba 0b04 	subs.w	fp, sl, r4
 800c3a0:	d00b      	beq.n	800c3ba <_svfiprintf_r+0x7e>
 800c3a2:	465b      	mov	r3, fp
 800c3a4:	4622      	mov	r2, r4
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	4638      	mov	r0, r7
 800c3aa:	f7ff ff6b 	bl	800c284 <__ssputs_r>
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	f000 80a7 	beq.w	800c502 <_svfiprintf_r+0x1c6>
 800c3b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3b6:	445a      	add	r2, fp
 800c3b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	f000 809f 	beq.w	800c502 <_svfiprintf_r+0x1c6>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3ce:	f10a 0a01 	add.w	sl, sl, #1
 800c3d2:	9304      	str	r3, [sp, #16]
 800c3d4:	9307      	str	r3, [sp, #28]
 800c3d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3da:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3dc:	4654      	mov	r4, sl
 800c3de:	2205      	movs	r2, #5
 800c3e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3e4:	484e      	ldr	r0, [pc, #312]	@ (800c520 <_svfiprintf_r+0x1e4>)
 800c3e6:	f7f3 fef3 	bl	80001d0 <memchr>
 800c3ea:	9a04      	ldr	r2, [sp, #16]
 800c3ec:	b9d8      	cbnz	r0, 800c426 <_svfiprintf_r+0xea>
 800c3ee:	06d0      	lsls	r0, r2, #27
 800c3f0:	bf44      	itt	mi
 800c3f2:	2320      	movmi	r3, #32
 800c3f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3f8:	0711      	lsls	r1, r2, #28
 800c3fa:	bf44      	itt	mi
 800c3fc:	232b      	movmi	r3, #43	@ 0x2b
 800c3fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c402:	f89a 3000 	ldrb.w	r3, [sl]
 800c406:	2b2a      	cmp	r3, #42	@ 0x2a
 800c408:	d015      	beq.n	800c436 <_svfiprintf_r+0xfa>
 800c40a:	9a07      	ldr	r2, [sp, #28]
 800c40c:	4654      	mov	r4, sl
 800c40e:	2000      	movs	r0, #0
 800c410:	f04f 0c0a 	mov.w	ip, #10
 800c414:	4621      	mov	r1, r4
 800c416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c41a:	3b30      	subs	r3, #48	@ 0x30
 800c41c:	2b09      	cmp	r3, #9
 800c41e:	d94b      	bls.n	800c4b8 <_svfiprintf_r+0x17c>
 800c420:	b1b0      	cbz	r0, 800c450 <_svfiprintf_r+0x114>
 800c422:	9207      	str	r2, [sp, #28]
 800c424:	e014      	b.n	800c450 <_svfiprintf_r+0x114>
 800c426:	eba0 0308 	sub.w	r3, r0, r8
 800c42a:	fa09 f303 	lsl.w	r3, r9, r3
 800c42e:	4313      	orrs	r3, r2
 800c430:	9304      	str	r3, [sp, #16]
 800c432:	46a2      	mov	sl, r4
 800c434:	e7d2      	b.n	800c3dc <_svfiprintf_r+0xa0>
 800c436:	9b03      	ldr	r3, [sp, #12]
 800c438:	1d19      	adds	r1, r3, #4
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	9103      	str	r1, [sp, #12]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	bfbb      	ittet	lt
 800c442:	425b      	neglt	r3, r3
 800c444:	f042 0202 	orrlt.w	r2, r2, #2
 800c448:	9307      	strge	r3, [sp, #28]
 800c44a:	9307      	strlt	r3, [sp, #28]
 800c44c:	bfb8      	it	lt
 800c44e:	9204      	strlt	r2, [sp, #16]
 800c450:	7823      	ldrb	r3, [r4, #0]
 800c452:	2b2e      	cmp	r3, #46	@ 0x2e
 800c454:	d10a      	bne.n	800c46c <_svfiprintf_r+0x130>
 800c456:	7863      	ldrb	r3, [r4, #1]
 800c458:	2b2a      	cmp	r3, #42	@ 0x2a
 800c45a:	d132      	bne.n	800c4c2 <_svfiprintf_r+0x186>
 800c45c:	9b03      	ldr	r3, [sp, #12]
 800c45e:	1d1a      	adds	r2, r3, #4
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	9203      	str	r2, [sp, #12]
 800c464:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c468:	3402      	adds	r4, #2
 800c46a:	9305      	str	r3, [sp, #20]
 800c46c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c530 <_svfiprintf_r+0x1f4>
 800c470:	7821      	ldrb	r1, [r4, #0]
 800c472:	2203      	movs	r2, #3
 800c474:	4650      	mov	r0, sl
 800c476:	f7f3 feab 	bl	80001d0 <memchr>
 800c47a:	b138      	cbz	r0, 800c48c <_svfiprintf_r+0x150>
 800c47c:	9b04      	ldr	r3, [sp, #16]
 800c47e:	eba0 000a 	sub.w	r0, r0, sl
 800c482:	2240      	movs	r2, #64	@ 0x40
 800c484:	4082      	lsls	r2, r0
 800c486:	4313      	orrs	r3, r2
 800c488:	3401      	adds	r4, #1
 800c48a:	9304      	str	r3, [sp, #16]
 800c48c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c490:	4824      	ldr	r0, [pc, #144]	@ (800c524 <_svfiprintf_r+0x1e8>)
 800c492:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c496:	2206      	movs	r2, #6
 800c498:	f7f3 fe9a 	bl	80001d0 <memchr>
 800c49c:	2800      	cmp	r0, #0
 800c49e:	d036      	beq.n	800c50e <_svfiprintf_r+0x1d2>
 800c4a0:	4b21      	ldr	r3, [pc, #132]	@ (800c528 <_svfiprintf_r+0x1ec>)
 800c4a2:	bb1b      	cbnz	r3, 800c4ec <_svfiprintf_r+0x1b0>
 800c4a4:	9b03      	ldr	r3, [sp, #12]
 800c4a6:	3307      	adds	r3, #7
 800c4a8:	f023 0307 	bic.w	r3, r3, #7
 800c4ac:	3308      	adds	r3, #8
 800c4ae:	9303      	str	r3, [sp, #12]
 800c4b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b2:	4433      	add	r3, r6
 800c4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4b6:	e76a      	b.n	800c38e <_svfiprintf_r+0x52>
 800c4b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4bc:	460c      	mov	r4, r1
 800c4be:	2001      	movs	r0, #1
 800c4c0:	e7a8      	b.n	800c414 <_svfiprintf_r+0xd8>
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	3401      	adds	r4, #1
 800c4c6:	9305      	str	r3, [sp, #20]
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	f04f 0c0a 	mov.w	ip, #10
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4d4:	3a30      	subs	r2, #48	@ 0x30
 800c4d6:	2a09      	cmp	r2, #9
 800c4d8:	d903      	bls.n	800c4e2 <_svfiprintf_r+0x1a6>
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0c6      	beq.n	800c46c <_svfiprintf_r+0x130>
 800c4de:	9105      	str	r1, [sp, #20]
 800c4e0:	e7c4      	b.n	800c46c <_svfiprintf_r+0x130>
 800c4e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4e6:	4604      	mov	r4, r0
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e7f0      	b.n	800c4ce <_svfiprintf_r+0x192>
 800c4ec:	ab03      	add	r3, sp, #12
 800c4ee:	9300      	str	r3, [sp, #0]
 800c4f0:	462a      	mov	r2, r5
 800c4f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c52c <_svfiprintf_r+0x1f0>)
 800c4f4:	a904      	add	r1, sp, #16
 800c4f6:	4638      	mov	r0, r7
 800c4f8:	f7fc fbb8 	bl	8008c6c <_printf_float>
 800c4fc:	1c42      	adds	r2, r0, #1
 800c4fe:	4606      	mov	r6, r0
 800c500:	d1d6      	bne.n	800c4b0 <_svfiprintf_r+0x174>
 800c502:	89ab      	ldrh	r3, [r5, #12]
 800c504:	065b      	lsls	r3, r3, #25
 800c506:	f53f af2d 	bmi.w	800c364 <_svfiprintf_r+0x28>
 800c50a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c50c:	e72c      	b.n	800c368 <_svfiprintf_r+0x2c>
 800c50e:	ab03      	add	r3, sp, #12
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	462a      	mov	r2, r5
 800c514:	4b05      	ldr	r3, [pc, #20]	@ (800c52c <_svfiprintf_r+0x1f0>)
 800c516:	a904      	add	r1, sp, #16
 800c518:	4638      	mov	r0, r7
 800c51a:	f7fc fe3f 	bl	800919c <_printf_i>
 800c51e:	e7ed      	b.n	800c4fc <_svfiprintf_r+0x1c0>
 800c520:	0800e269 	.word	0x0800e269
 800c524:	0800e273 	.word	0x0800e273
 800c528:	08008c6d 	.word	0x08008c6d
 800c52c:	0800c285 	.word	0x0800c285
 800c530:	0800e26f 	.word	0x0800e26f

0800c534 <__sfputc_r>:
 800c534:	6893      	ldr	r3, [r2, #8]
 800c536:	3b01      	subs	r3, #1
 800c538:	2b00      	cmp	r3, #0
 800c53a:	b410      	push	{r4}
 800c53c:	6093      	str	r3, [r2, #8]
 800c53e:	da08      	bge.n	800c552 <__sfputc_r+0x1e>
 800c540:	6994      	ldr	r4, [r2, #24]
 800c542:	42a3      	cmp	r3, r4
 800c544:	db01      	blt.n	800c54a <__sfputc_r+0x16>
 800c546:	290a      	cmp	r1, #10
 800c548:	d103      	bne.n	800c552 <__sfputc_r+0x1e>
 800c54a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c54e:	f7fd bae8 	b.w	8009b22 <__swbuf_r>
 800c552:	6813      	ldr	r3, [r2, #0]
 800c554:	1c58      	adds	r0, r3, #1
 800c556:	6010      	str	r0, [r2, #0]
 800c558:	7019      	strb	r1, [r3, #0]
 800c55a:	4608      	mov	r0, r1
 800c55c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c560:	4770      	bx	lr

0800c562 <__sfputs_r>:
 800c562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c564:	4606      	mov	r6, r0
 800c566:	460f      	mov	r7, r1
 800c568:	4614      	mov	r4, r2
 800c56a:	18d5      	adds	r5, r2, r3
 800c56c:	42ac      	cmp	r4, r5
 800c56e:	d101      	bne.n	800c574 <__sfputs_r+0x12>
 800c570:	2000      	movs	r0, #0
 800c572:	e007      	b.n	800c584 <__sfputs_r+0x22>
 800c574:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c578:	463a      	mov	r2, r7
 800c57a:	4630      	mov	r0, r6
 800c57c:	f7ff ffda 	bl	800c534 <__sfputc_r>
 800c580:	1c43      	adds	r3, r0, #1
 800c582:	d1f3      	bne.n	800c56c <__sfputs_r+0xa>
 800c584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c588 <_vfiprintf_r>:
 800c588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58c:	460d      	mov	r5, r1
 800c58e:	b09d      	sub	sp, #116	@ 0x74
 800c590:	4614      	mov	r4, r2
 800c592:	4698      	mov	r8, r3
 800c594:	4606      	mov	r6, r0
 800c596:	b118      	cbz	r0, 800c5a0 <_vfiprintf_r+0x18>
 800c598:	6a03      	ldr	r3, [r0, #32]
 800c59a:	b90b      	cbnz	r3, 800c5a0 <_vfiprintf_r+0x18>
 800c59c:	f7fd f9b6 	bl	800990c <__sinit>
 800c5a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c5a2:	07d9      	lsls	r1, r3, #31
 800c5a4:	d405      	bmi.n	800c5b2 <_vfiprintf_r+0x2a>
 800c5a6:	89ab      	ldrh	r3, [r5, #12]
 800c5a8:	059a      	lsls	r2, r3, #22
 800c5aa:	d402      	bmi.n	800c5b2 <_vfiprintf_r+0x2a>
 800c5ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c5ae:	f7fd fbca 	bl	8009d46 <__retarget_lock_acquire_recursive>
 800c5b2:	89ab      	ldrh	r3, [r5, #12]
 800c5b4:	071b      	lsls	r3, r3, #28
 800c5b6:	d501      	bpl.n	800c5bc <_vfiprintf_r+0x34>
 800c5b8:	692b      	ldr	r3, [r5, #16]
 800c5ba:	b99b      	cbnz	r3, 800c5e4 <_vfiprintf_r+0x5c>
 800c5bc:	4629      	mov	r1, r5
 800c5be:	4630      	mov	r0, r6
 800c5c0:	f7fd faee 	bl	8009ba0 <__swsetup_r>
 800c5c4:	b170      	cbz	r0, 800c5e4 <_vfiprintf_r+0x5c>
 800c5c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c5c8:	07dc      	lsls	r4, r3, #31
 800c5ca:	d504      	bpl.n	800c5d6 <_vfiprintf_r+0x4e>
 800c5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d0:	b01d      	add	sp, #116	@ 0x74
 800c5d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d6:	89ab      	ldrh	r3, [r5, #12]
 800c5d8:	0598      	lsls	r0, r3, #22
 800c5da:	d4f7      	bmi.n	800c5cc <_vfiprintf_r+0x44>
 800c5dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c5de:	f7fd fbb3 	bl	8009d48 <__retarget_lock_release_recursive>
 800c5e2:	e7f3      	b.n	800c5cc <_vfiprintf_r+0x44>
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5e8:	2320      	movs	r3, #32
 800c5ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5f2:	2330      	movs	r3, #48	@ 0x30
 800c5f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c7a4 <_vfiprintf_r+0x21c>
 800c5f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5fc:	f04f 0901 	mov.w	r9, #1
 800c600:	4623      	mov	r3, r4
 800c602:	469a      	mov	sl, r3
 800c604:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c608:	b10a      	cbz	r2, 800c60e <_vfiprintf_r+0x86>
 800c60a:	2a25      	cmp	r2, #37	@ 0x25
 800c60c:	d1f9      	bne.n	800c602 <_vfiprintf_r+0x7a>
 800c60e:	ebba 0b04 	subs.w	fp, sl, r4
 800c612:	d00b      	beq.n	800c62c <_vfiprintf_r+0xa4>
 800c614:	465b      	mov	r3, fp
 800c616:	4622      	mov	r2, r4
 800c618:	4629      	mov	r1, r5
 800c61a:	4630      	mov	r0, r6
 800c61c:	f7ff ffa1 	bl	800c562 <__sfputs_r>
 800c620:	3001      	adds	r0, #1
 800c622:	f000 80a7 	beq.w	800c774 <_vfiprintf_r+0x1ec>
 800c626:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c628:	445a      	add	r2, fp
 800c62a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c62c:	f89a 3000 	ldrb.w	r3, [sl]
 800c630:	2b00      	cmp	r3, #0
 800c632:	f000 809f 	beq.w	800c774 <_vfiprintf_r+0x1ec>
 800c636:	2300      	movs	r3, #0
 800c638:	f04f 32ff 	mov.w	r2, #4294967295
 800c63c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c640:	f10a 0a01 	add.w	sl, sl, #1
 800c644:	9304      	str	r3, [sp, #16]
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c64c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c64e:	4654      	mov	r4, sl
 800c650:	2205      	movs	r2, #5
 800c652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c656:	4853      	ldr	r0, [pc, #332]	@ (800c7a4 <_vfiprintf_r+0x21c>)
 800c658:	f7f3 fdba 	bl	80001d0 <memchr>
 800c65c:	9a04      	ldr	r2, [sp, #16]
 800c65e:	b9d8      	cbnz	r0, 800c698 <_vfiprintf_r+0x110>
 800c660:	06d1      	lsls	r1, r2, #27
 800c662:	bf44      	itt	mi
 800c664:	2320      	movmi	r3, #32
 800c666:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c66a:	0713      	lsls	r3, r2, #28
 800c66c:	bf44      	itt	mi
 800c66e:	232b      	movmi	r3, #43	@ 0x2b
 800c670:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c674:	f89a 3000 	ldrb.w	r3, [sl]
 800c678:	2b2a      	cmp	r3, #42	@ 0x2a
 800c67a:	d015      	beq.n	800c6a8 <_vfiprintf_r+0x120>
 800c67c:	9a07      	ldr	r2, [sp, #28]
 800c67e:	4654      	mov	r4, sl
 800c680:	2000      	movs	r0, #0
 800c682:	f04f 0c0a 	mov.w	ip, #10
 800c686:	4621      	mov	r1, r4
 800c688:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c68c:	3b30      	subs	r3, #48	@ 0x30
 800c68e:	2b09      	cmp	r3, #9
 800c690:	d94b      	bls.n	800c72a <_vfiprintf_r+0x1a2>
 800c692:	b1b0      	cbz	r0, 800c6c2 <_vfiprintf_r+0x13a>
 800c694:	9207      	str	r2, [sp, #28]
 800c696:	e014      	b.n	800c6c2 <_vfiprintf_r+0x13a>
 800c698:	eba0 0308 	sub.w	r3, r0, r8
 800c69c:	fa09 f303 	lsl.w	r3, r9, r3
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	9304      	str	r3, [sp, #16]
 800c6a4:	46a2      	mov	sl, r4
 800c6a6:	e7d2      	b.n	800c64e <_vfiprintf_r+0xc6>
 800c6a8:	9b03      	ldr	r3, [sp, #12]
 800c6aa:	1d19      	adds	r1, r3, #4
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	9103      	str	r1, [sp, #12]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	bfbb      	ittet	lt
 800c6b4:	425b      	neglt	r3, r3
 800c6b6:	f042 0202 	orrlt.w	r2, r2, #2
 800c6ba:	9307      	strge	r3, [sp, #28]
 800c6bc:	9307      	strlt	r3, [sp, #28]
 800c6be:	bfb8      	it	lt
 800c6c0:	9204      	strlt	r2, [sp, #16]
 800c6c2:	7823      	ldrb	r3, [r4, #0]
 800c6c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6c6:	d10a      	bne.n	800c6de <_vfiprintf_r+0x156>
 800c6c8:	7863      	ldrb	r3, [r4, #1]
 800c6ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6cc:	d132      	bne.n	800c734 <_vfiprintf_r+0x1ac>
 800c6ce:	9b03      	ldr	r3, [sp, #12]
 800c6d0:	1d1a      	adds	r2, r3, #4
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	9203      	str	r2, [sp, #12]
 800c6d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6da:	3402      	adds	r4, #2
 800c6dc:	9305      	str	r3, [sp, #20]
 800c6de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c7b4 <_vfiprintf_r+0x22c>
 800c6e2:	7821      	ldrb	r1, [r4, #0]
 800c6e4:	2203      	movs	r2, #3
 800c6e6:	4650      	mov	r0, sl
 800c6e8:	f7f3 fd72 	bl	80001d0 <memchr>
 800c6ec:	b138      	cbz	r0, 800c6fe <_vfiprintf_r+0x176>
 800c6ee:	9b04      	ldr	r3, [sp, #16]
 800c6f0:	eba0 000a 	sub.w	r0, r0, sl
 800c6f4:	2240      	movs	r2, #64	@ 0x40
 800c6f6:	4082      	lsls	r2, r0
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	3401      	adds	r4, #1
 800c6fc:	9304      	str	r3, [sp, #16]
 800c6fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c702:	4829      	ldr	r0, [pc, #164]	@ (800c7a8 <_vfiprintf_r+0x220>)
 800c704:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c708:	2206      	movs	r2, #6
 800c70a:	f7f3 fd61 	bl	80001d0 <memchr>
 800c70e:	2800      	cmp	r0, #0
 800c710:	d03f      	beq.n	800c792 <_vfiprintf_r+0x20a>
 800c712:	4b26      	ldr	r3, [pc, #152]	@ (800c7ac <_vfiprintf_r+0x224>)
 800c714:	bb1b      	cbnz	r3, 800c75e <_vfiprintf_r+0x1d6>
 800c716:	9b03      	ldr	r3, [sp, #12]
 800c718:	3307      	adds	r3, #7
 800c71a:	f023 0307 	bic.w	r3, r3, #7
 800c71e:	3308      	adds	r3, #8
 800c720:	9303      	str	r3, [sp, #12]
 800c722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c724:	443b      	add	r3, r7
 800c726:	9309      	str	r3, [sp, #36]	@ 0x24
 800c728:	e76a      	b.n	800c600 <_vfiprintf_r+0x78>
 800c72a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c72e:	460c      	mov	r4, r1
 800c730:	2001      	movs	r0, #1
 800c732:	e7a8      	b.n	800c686 <_vfiprintf_r+0xfe>
 800c734:	2300      	movs	r3, #0
 800c736:	3401      	adds	r4, #1
 800c738:	9305      	str	r3, [sp, #20]
 800c73a:	4619      	mov	r1, r3
 800c73c:	f04f 0c0a 	mov.w	ip, #10
 800c740:	4620      	mov	r0, r4
 800c742:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c746:	3a30      	subs	r2, #48	@ 0x30
 800c748:	2a09      	cmp	r2, #9
 800c74a:	d903      	bls.n	800c754 <_vfiprintf_r+0x1cc>
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d0c6      	beq.n	800c6de <_vfiprintf_r+0x156>
 800c750:	9105      	str	r1, [sp, #20]
 800c752:	e7c4      	b.n	800c6de <_vfiprintf_r+0x156>
 800c754:	fb0c 2101 	mla	r1, ip, r1, r2
 800c758:	4604      	mov	r4, r0
 800c75a:	2301      	movs	r3, #1
 800c75c:	e7f0      	b.n	800c740 <_vfiprintf_r+0x1b8>
 800c75e:	ab03      	add	r3, sp, #12
 800c760:	9300      	str	r3, [sp, #0]
 800c762:	462a      	mov	r2, r5
 800c764:	4b12      	ldr	r3, [pc, #72]	@ (800c7b0 <_vfiprintf_r+0x228>)
 800c766:	a904      	add	r1, sp, #16
 800c768:	4630      	mov	r0, r6
 800c76a:	f7fc fa7f 	bl	8008c6c <_printf_float>
 800c76e:	4607      	mov	r7, r0
 800c770:	1c78      	adds	r0, r7, #1
 800c772:	d1d6      	bne.n	800c722 <_vfiprintf_r+0x19a>
 800c774:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c776:	07d9      	lsls	r1, r3, #31
 800c778:	d405      	bmi.n	800c786 <_vfiprintf_r+0x1fe>
 800c77a:	89ab      	ldrh	r3, [r5, #12]
 800c77c:	059a      	lsls	r2, r3, #22
 800c77e:	d402      	bmi.n	800c786 <_vfiprintf_r+0x1fe>
 800c780:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c782:	f7fd fae1 	bl	8009d48 <__retarget_lock_release_recursive>
 800c786:	89ab      	ldrh	r3, [r5, #12]
 800c788:	065b      	lsls	r3, r3, #25
 800c78a:	f53f af1f 	bmi.w	800c5cc <_vfiprintf_r+0x44>
 800c78e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c790:	e71e      	b.n	800c5d0 <_vfiprintf_r+0x48>
 800c792:	ab03      	add	r3, sp, #12
 800c794:	9300      	str	r3, [sp, #0]
 800c796:	462a      	mov	r2, r5
 800c798:	4b05      	ldr	r3, [pc, #20]	@ (800c7b0 <_vfiprintf_r+0x228>)
 800c79a:	a904      	add	r1, sp, #16
 800c79c:	4630      	mov	r0, r6
 800c79e:	f7fc fcfd 	bl	800919c <_printf_i>
 800c7a2:	e7e4      	b.n	800c76e <_vfiprintf_r+0x1e6>
 800c7a4:	0800e269 	.word	0x0800e269
 800c7a8:	0800e273 	.word	0x0800e273
 800c7ac:	08008c6d 	.word	0x08008c6d
 800c7b0:	0800c563 	.word	0x0800c563
 800c7b4:	0800e26f 	.word	0x0800e26f

0800c7b8 <__sflush_r>:
 800c7b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c7bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7c0:	0716      	lsls	r6, r2, #28
 800c7c2:	4605      	mov	r5, r0
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	d454      	bmi.n	800c872 <__sflush_r+0xba>
 800c7c8:	684b      	ldr	r3, [r1, #4]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	dc02      	bgt.n	800c7d4 <__sflush_r+0x1c>
 800c7ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	dd48      	ble.n	800c866 <__sflush_r+0xae>
 800c7d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7d6:	2e00      	cmp	r6, #0
 800c7d8:	d045      	beq.n	800c866 <__sflush_r+0xae>
 800c7da:	2300      	movs	r3, #0
 800c7dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c7e0:	682f      	ldr	r7, [r5, #0]
 800c7e2:	6a21      	ldr	r1, [r4, #32]
 800c7e4:	602b      	str	r3, [r5, #0]
 800c7e6:	d030      	beq.n	800c84a <__sflush_r+0x92>
 800c7e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c7ea:	89a3      	ldrh	r3, [r4, #12]
 800c7ec:	0759      	lsls	r1, r3, #29
 800c7ee:	d505      	bpl.n	800c7fc <__sflush_r+0x44>
 800c7f0:	6863      	ldr	r3, [r4, #4]
 800c7f2:	1ad2      	subs	r2, r2, r3
 800c7f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c7f6:	b10b      	cbz	r3, 800c7fc <__sflush_r+0x44>
 800c7f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c7fa:	1ad2      	subs	r2, r2, r3
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c800:	6a21      	ldr	r1, [r4, #32]
 800c802:	4628      	mov	r0, r5
 800c804:	47b0      	blx	r6
 800c806:	1c43      	adds	r3, r0, #1
 800c808:	89a3      	ldrh	r3, [r4, #12]
 800c80a:	d106      	bne.n	800c81a <__sflush_r+0x62>
 800c80c:	6829      	ldr	r1, [r5, #0]
 800c80e:	291d      	cmp	r1, #29
 800c810:	d82b      	bhi.n	800c86a <__sflush_r+0xb2>
 800c812:	4a2a      	ldr	r2, [pc, #168]	@ (800c8bc <__sflush_r+0x104>)
 800c814:	40ca      	lsrs	r2, r1
 800c816:	07d6      	lsls	r6, r2, #31
 800c818:	d527      	bpl.n	800c86a <__sflush_r+0xb2>
 800c81a:	2200      	movs	r2, #0
 800c81c:	6062      	str	r2, [r4, #4]
 800c81e:	04d9      	lsls	r1, r3, #19
 800c820:	6922      	ldr	r2, [r4, #16]
 800c822:	6022      	str	r2, [r4, #0]
 800c824:	d504      	bpl.n	800c830 <__sflush_r+0x78>
 800c826:	1c42      	adds	r2, r0, #1
 800c828:	d101      	bne.n	800c82e <__sflush_r+0x76>
 800c82a:	682b      	ldr	r3, [r5, #0]
 800c82c:	b903      	cbnz	r3, 800c830 <__sflush_r+0x78>
 800c82e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c830:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c832:	602f      	str	r7, [r5, #0]
 800c834:	b1b9      	cbz	r1, 800c866 <__sflush_r+0xae>
 800c836:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c83a:	4299      	cmp	r1, r3
 800c83c:	d002      	beq.n	800c844 <__sflush_r+0x8c>
 800c83e:	4628      	mov	r0, r5
 800c840:	f7fe f8f2 	bl	800aa28 <_free_r>
 800c844:	2300      	movs	r3, #0
 800c846:	6363      	str	r3, [r4, #52]	@ 0x34
 800c848:	e00d      	b.n	800c866 <__sflush_r+0xae>
 800c84a:	2301      	movs	r3, #1
 800c84c:	4628      	mov	r0, r5
 800c84e:	47b0      	blx	r6
 800c850:	4602      	mov	r2, r0
 800c852:	1c50      	adds	r0, r2, #1
 800c854:	d1c9      	bne.n	800c7ea <__sflush_r+0x32>
 800c856:	682b      	ldr	r3, [r5, #0]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d0c6      	beq.n	800c7ea <__sflush_r+0x32>
 800c85c:	2b1d      	cmp	r3, #29
 800c85e:	d001      	beq.n	800c864 <__sflush_r+0xac>
 800c860:	2b16      	cmp	r3, #22
 800c862:	d11e      	bne.n	800c8a2 <__sflush_r+0xea>
 800c864:	602f      	str	r7, [r5, #0]
 800c866:	2000      	movs	r0, #0
 800c868:	e022      	b.n	800c8b0 <__sflush_r+0xf8>
 800c86a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c86e:	b21b      	sxth	r3, r3
 800c870:	e01b      	b.n	800c8aa <__sflush_r+0xf2>
 800c872:	690f      	ldr	r7, [r1, #16]
 800c874:	2f00      	cmp	r7, #0
 800c876:	d0f6      	beq.n	800c866 <__sflush_r+0xae>
 800c878:	0793      	lsls	r3, r2, #30
 800c87a:	680e      	ldr	r6, [r1, #0]
 800c87c:	bf08      	it	eq
 800c87e:	694b      	ldreq	r3, [r1, #20]
 800c880:	600f      	str	r7, [r1, #0]
 800c882:	bf18      	it	ne
 800c884:	2300      	movne	r3, #0
 800c886:	eba6 0807 	sub.w	r8, r6, r7
 800c88a:	608b      	str	r3, [r1, #8]
 800c88c:	f1b8 0f00 	cmp.w	r8, #0
 800c890:	dde9      	ble.n	800c866 <__sflush_r+0xae>
 800c892:	6a21      	ldr	r1, [r4, #32]
 800c894:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c896:	4643      	mov	r3, r8
 800c898:	463a      	mov	r2, r7
 800c89a:	4628      	mov	r0, r5
 800c89c:	47b0      	blx	r6
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	dc08      	bgt.n	800c8b4 <__sflush_r+0xfc>
 800c8a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8aa:	81a3      	strh	r3, [r4, #12]
 800c8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8b4:	4407      	add	r7, r0
 800c8b6:	eba8 0800 	sub.w	r8, r8, r0
 800c8ba:	e7e7      	b.n	800c88c <__sflush_r+0xd4>
 800c8bc:	20400001 	.word	0x20400001

0800c8c0 <_fflush_r>:
 800c8c0:	b538      	push	{r3, r4, r5, lr}
 800c8c2:	690b      	ldr	r3, [r1, #16]
 800c8c4:	4605      	mov	r5, r0
 800c8c6:	460c      	mov	r4, r1
 800c8c8:	b913      	cbnz	r3, 800c8d0 <_fflush_r+0x10>
 800c8ca:	2500      	movs	r5, #0
 800c8cc:	4628      	mov	r0, r5
 800c8ce:	bd38      	pop	{r3, r4, r5, pc}
 800c8d0:	b118      	cbz	r0, 800c8da <_fflush_r+0x1a>
 800c8d2:	6a03      	ldr	r3, [r0, #32]
 800c8d4:	b90b      	cbnz	r3, 800c8da <_fflush_r+0x1a>
 800c8d6:	f7fd f819 	bl	800990c <__sinit>
 800c8da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d0f3      	beq.n	800c8ca <_fflush_r+0xa>
 800c8e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c8e4:	07d0      	lsls	r0, r2, #31
 800c8e6:	d404      	bmi.n	800c8f2 <_fflush_r+0x32>
 800c8e8:	0599      	lsls	r1, r3, #22
 800c8ea:	d402      	bmi.n	800c8f2 <_fflush_r+0x32>
 800c8ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8ee:	f7fd fa2a 	bl	8009d46 <__retarget_lock_acquire_recursive>
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	4621      	mov	r1, r4
 800c8f6:	f7ff ff5f 	bl	800c7b8 <__sflush_r>
 800c8fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8fc:	07da      	lsls	r2, r3, #31
 800c8fe:	4605      	mov	r5, r0
 800c900:	d4e4      	bmi.n	800c8cc <_fflush_r+0xc>
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	059b      	lsls	r3, r3, #22
 800c906:	d4e1      	bmi.n	800c8cc <_fflush_r+0xc>
 800c908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c90a:	f7fd fa1d 	bl	8009d48 <__retarget_lock_release_recursive>
 800c90e:	e7dd      	b.n	800c8cc <_fflush_r+0xc>

0800c910 <__swhatbuf_r>:
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	460c      	mov	r4, r1
 800c914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c918:	2900      	cmp	r1, #0
 800c91a:	b096      	sub	sp, #88	@ 0x58
 800c91c:	4615      	mov	r5, r2
 800c91e:	461e      	mov	r6, r3
 800c920:	da0d      	bge.n	800c93e <__swhatbuf_r+0x2e>
 800c922:	89a3      	ldrh	r3, [r4, #12]
 800c924:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c928:	f04f 0100 	mov.w	r1, #0
 800c92c:	bf14      	ite	ne
 800c92e:	2340      	movne	r3, #64	@ 0x40
 800c930:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c934:	2000      	movs	r0, #0
 800c936:	6031      	str	r1, [r6, #0]
 800c938:	602b      	str	r3, [r5, #0]
 800c93a:	b016      	add	sp, #88	@ 0x58
 800c93c:	bd70      	pop	{r4, r5, r6, pc}
 800c93e:	466a      	mov	r2, sp
 800c940:	f000 f874 	bl	800ca2c <_fstat_r>
 800c944:	2800      	cmp	r0, #0
 800c946:	dbec      	blt.n	800c922 <__swhatbuf_r+0x12>
 800c948:	9901      	ldr	r1, [sp, #4]
 800c94a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c94e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c952:	4259      	negs	r1, r3
 800c954:	4159      	adcs	r1, r3
 800c956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c95a:	e7eb      	b.n	800c934 <__swhatbuf_r+0x24>

0800c95c <__smakebuf_r>:
 800c95c:	898b      	ldrh	r3, [r1, #12]
 800c95e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c960:	079d      	lsls	r5, r3, #30
 800c962:	4606      	mov	r6, r0
 800c964:	460c      	mov	r4, r1
 800c966:	d507      	bpl.n	800c978 <__smakebuf_r+0x1c>
 800c968:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c96c:	6023      	str	r3, [r4, #0]
 800c96e:	6123      	str	r3, [r4, #16]
 800c970:	2301      	movs	r3, #1
 800c972:	6163      	str	r3, [r4, #20]
 800c974:	b003      	add	sp, #12
 800c976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c978:	ab01      	add	r3, sp, #4
 800c97a:	466a      	mov	r2, sp
 800c97c:	f7ff ffc8 	bl	800c910 <__swhatbuf_r>
 800c980:	9f00      	ldr	r7, [sp, #0]
 800c982:	4605      	mov	r5, r0
 800c984:	4639      	mov	r1, r7
 800c986:	4630      	mov	r0, r6
 800c988:	f7fe f8c2 	bl	800ab10 <_malloc_r>
 800c98c:	b948      	cbnz	r0, 800c9a2 <__smakebuf_r+0x46>
 800c98e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c992:	059a      	lsls	r2, r3, #22
 800c994:	d4ee      	bmi.n	800c974 <__smakebuf_r+0x18>
 800c996:	f023 0303 	bic.w	r3, r3, #3
 800c99a:	f043 0302 	orr.w	r3, r3, #2
 800c99e:	81a3      	strh	r3, [r4, #12]
 800c9a0:	e7e2      	b.n	800c968 <__smakebuf_r+0xc>
 800c9a2:	89a3      	ldrh	r3, [r4, #12]
 800c9a4:	6020      	str	r0, [r4, #0]
 800c9a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	9b01      	ldr	r3, [sp, #4]
 800c9ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c9b2:	b15b      	cbz	r3, 800c9cc <__smakebuf_r+0x70>
 800c9b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	f000 f849 	bl	800ca50 <_isatty_r>
 800c9be:	b128      	cbz	r0, 800c9cc <__smakebuf_r+0x70>
 800c9c0:	89a3      	ldrh	r3, [r4, #12]
 800c9c2:	f023 0303 	bic.w	r3, r3, #3
 800c9c6:	f043 0301 	orr.w	r3, r3, #1
 800c9ca:	81a3      	strh	r3, [r4, #12]
 800c9cc:	89a3      	ldrh	r3, [r4, #12]
 800c9ce:	431d      	orrs	r5, r3
 800c9d0:	81a5      	strh	r5, [r4, #12]
 800c9d2:	e7cf      	b.n	800c974 <__smakebuf_r+0x18>

0800c9d4 <memmove>:
 800c9d4:	4288      	cmp	r0, r1
 800c9d6:	b510      	push	{r4, lr}
 800c9d8:	eb01 0402 	add.w	r4, r1, r2
 800c9dc:	d902      	bls.n	800c9e4 <memmove+0x10>
 800c9de:	4284      	cmp	r4, r0
 800c9e0:	4623      	mov	r3, r4
 800c9e2:	d807      	bhi.n	800c9f4 <memmove+0x20>
 800c9e4:	1e43      	subs	r3, r0, #1
 800c9e6:	42a1      	cmp	r1, r4
 800c9e8:	d008      	beq.n	800c9fc <memmove+0x28>
 800c9ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9f2:	e7f8      	b.n	800c9e6 <memmove+0x12>
 800c9f4:	4402      	add	r2, r0
 800c9f6:	4601      	mov	r1, r0
 800c9f8:	428a      	cmp	r2, r1
 800c9fa:	d100      	bne.n	800c9fe <memmove+0x2a>
 800c9fc:	bd10      	pop	{r4, pc}
 800c9fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca06:	e7f7      	b.n	800c9f8 <memmove+0x24>

0800ca08 <strncmp>:
 800ca08:	b510      	push	{r4, lr}
 800ca0a:	b16a      	cbz	r2, 800ca28 <strncmp+0x20>
 800ca0c:	3901      	subs	r1, #1
 800ca0e:	1884      	adds	r4, r0, r2
 800ca10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d103      	bne.n	800ca24 <strncmp+0x1c>
 800ca1c:	42a0      	cmp	r0, r4
 800ca1e:	d001      	beq.n	800ca24 <strncmp+0x1c>
 800ca20:	2a00      	cmp	r2, #0
 800ca22:	d1f5      	bne.n	800ca10 <strncmp+0x8>
 800ca24:	1ad0      	subs	r0, r2, r3
 800ca26:	bd10      	pop	{r4, pc}
 800ca28:	4610      	mov	r0, r2
 800ca2a:	e7fc      	b.n	800ca26 <strncmp+0x1e>

0800ca2c <_fstat_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	@ (800ca4c <_fstat_r+0x20>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	4608      	mov	r0, r1
 800ca36:	4611      	mov	r1, r2
 800ca38:	602b      	str	r3, [r5, #0]
 800ca3a:	f7f7 fa71 	bl	8003f20 <_fstat>
 800ca3e:	1c43      	adds	r3, r0, #1
 800ca40:	d102      	bne.n	800ca48 <_fstat_r+0x1c>
 800ca42:	682b      	ldr	r3, [r5, #0]
 800ca44:	b103      	cbz	r3, 800ca48 <_fstat_r+0x1c>
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	bd38      	pop	{r3, r4, r5, pc}
 800ca4a:	bf00      	nop
 800ca4c:	20000b44 	.word	0x20000b44

0800ca50 <_isatty_r>:
 800ca50:	b538      	push	{r3, r4, r5, lr}
 800ca52:	4d06      	ldr	r5, [pc, #24]	@ (800ca6c <_isatty_r+0x1c>)
 800ca54:	2300      	movs	r3, #0
 800ca56:	4604      	mov	r4, r0
 800ca58:	4608      	mov	r0, r1
 800ca5a:	602b      	str	r3, [r5, #0]
 800ca5c:	f7f7 fa70 	bl	8003f40 <_isatty>
 800ca60:	1c43      	adds	r3, r0, #1
 800ca62:	d102      	bne.n	800ca6a <_isatty_r+0x1a>
 800ca64:	682b      	ldr	r3, [r5, #0]
 800ca66:	b103      	cbz	r3, 800ca6a <_isatty_r+0x1a>
 800ca68:	6023      	str	r3, [r4, #0]
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
 800ca6c:	20000b44 	.word	0x20000b44

0800ca70 <_sbrk_r>:
 800ca70:	b538      	push	{r3, r4, r5, lr}
 800ca72:	4d06      	ldr	r5, [pc, #24]	@ (800ca8c <_sbrk_r+0x1c>)
 800ca74:	2300      	movs	r3, #0
 800ca76:	4604      	mov	r4, r0
 800ca78:	4608      	mov	r0, r1
 800ca7a:	602b      	str	r3, [r5, #0]
 800ca7c:	f7f7 fa78 	bl	8003f70 <_sbrk>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_sbrk_r+0x1a>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_sbrk_r+0x1a>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	20000b44 	.word	0x20000b44

0800ca90 <nan>:
 800ca90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ca98 <nan+0x8>
 800ca94:	4770      	bx	lr
 800ca96:	bf00      	nop
 800ca98:	00000000 	.word	0x00000000
 800ca9c:	7ff80000 	.word	0x7ff80000

0800caa0 <__assert_func>:
 800caa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800caa2:	4614      	mov	r4, r2
 800caa4:	461a      	mov	r2, r3
 800caa6:	4b09      	ldr	r3, [pc, #36]	@ (800cacc <__assert_func+0x2c>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	4605      	mov	r5, r0
 800caac:	68d8      	ldr	r0, [r3, #12]
 800caae:	b14c      	cbz	r4, 800cac4 <__assert_func+0x24>
 800cab0:	4b07      	ldr	r3, [pc, #28]	@ (800cad0 <__assert_func+0x30>)
 800cab2:	9100      	str	r1, [sp, #0]
 800cab4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cab8:	4906      	ldr	r1, [pc, #24]	@ (800cad4 <__assert_func+0x34>)
 800caba:	462b      	mov	r3, r5
 800cabc:	f000 fba8 	bl	800d210 <fiprintf>
 800cac0:	f000 fbb8 	bl	800d234 <abort>
 800cac4:	4b04      	ldr	r3, [pc, #16]	@ (800cad8 <__assert_func+0x38>)
 800cac6:	461c      	mov	r4, r3
 800cac8:	e7f3      	b.n	800cab2 <__assert_func+0x12>
 800caca:	bf00      	nop
 800cacc:	200000a8 	.word	0x200000a8
 800cad0:	0800e282 	.word	0x0800e282
 800cad4:	0800e28f 	.word	0x0800e28f
 800cad8:	0800e2bd 	.word	0x0800e2bd

0800cadc <_calloc_r>:
 800cadc:	b570      	push	{r4, r5, r6, lr}
 800cade:	fba1 5402 	umull	r5, r4, r1, r2
 800cae2:	b934      	cbnz	r4, 800caf2 <_calloc_r+0x16>
 800cae4:	4629      	mov	r1, r5
 800cae6:	f7fe f813 	bl	800ab10 <_malloc_r>
 800caea:	4606      	mov	r6, r0
 800caec:	b928      	cbnz	r0, 800cafa <_calloc_r+0x1e>
 800caee:	4630      	mov	r0, r6
 800caf0:	bd70      	pop	{r4, r5, r6, pc}
 800caf2:	220c      	movs	r2, #12
 800caf4:	6002      	str	r2, [r0, #0]
 800caf6:	2600      	movs	r6, #0
 800caf8:	e7f9      	b.n	800caee <_calloc_r+0x12>
 800cafa:	462a      	mov	r2, r5
 800cafc:	4621      	mov	r1, r4
 800cafe:	f7fd f8a5 	bl	8009c4c <memset>
 800cb02:	e7f4      	b.n	800caee <_calloc_r+0x12>

0800cb04 <rshift>:
 800cb04:	6903      	ldr	r3, [r0, #16]
 800cb06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cb0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cb12:	f100 0414 	add.w	r4, r0, #20
 800cb16:	dd45      	ble.n	800cba4 <rshift+0xa0>
 800cb18:	f011 011f 	ands.w	r1, r1, #31
 800cb1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cb20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cb24:	d10c      	bne.n	800cb40 <rshift+0x3c>
 800cb26:	f100 0710 	add.w	r7, r0, #16
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	42b1      	cmp	r1, r6
 800cb2e:	d334      	bcc.n	800cb9a <rshift+0x96>
 800cb30:	1a9b      	subs	r3, r3, r2
 800cb32:	009b      	lsls	r3, r3, #2
 800cb34:	1eea      	subs	r2, r5, #3
 800cb36:	4296      	cmp	r6, r2
 800cb38:	bf38      	it	cc
 800cb3a:	2300      	movcc	r3, #0
 800cb3c:	4423      	add	r3, r4
 800cb3e:	e015      	b.n	800cb6c <rshift+0x68>
 800cb40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cb44:	f1c1 0820 	rsb	r8, r1, #32
 800cb48:	40cf      	lsrs	r7, r1
 800cb4a:	f105 0e04 	add.w	lr, r5, #4
 800cb4e:	46a1      	mov	r9, r4
 800cb50:	4576      	cmp	r6, lr
 800cb52:	46f4      	mov	ip, lr
 800cb54:	d815      	bhi.n	800cb82 <rshift+0x7e>
 800cb56:	1a9a      	subs	r2, r3, r2
 800cb58:	0092      	lsls	r2, r2, #2
 800cb5a:	3a04      	subs	r2, #4
 800cb5c:	3501      	adds	r5, #1
 800cb5e:	42ae      	cmp	r6, r5
 800cb60:	bf38      	it	cc
 800cb62:	2200      	movcc	r2, #0
 800cb64:	18a3      	adds	r3, r4, r2
 800cb66:	50a7      	str	r7, [r4, r2]
 800cb68:	b107      	cbz	r7, 800cb6c <rshift+0x68>
 800cb6a:	3304      	adds	r3, #4
 800cb6c:	1b1a      	subs	r2, r3, r4
 800cb6e:	42a3      	cmp	r3, r4
 800cb70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb74:	bf08      	it	eq
 800cb76:	2300      	moveq	r3, #0
 800cb78:	6102      	str	r2, [r0, #16]
 800cb7a:	bf08      	it	eq
 800cb7c:	6143      	streq	r3, [r0, #20]
 800cb7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb82:	f8dc c000 	ldr.w	ip, [ip]
 800cb86:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb8a:	ea4c 0707 	orr.w	r7, ip, r7
 800cb8e:	f849 7b04 	str.w	r7, [r9], #4
 800cb92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb96:	40cf      	lsrs	r7, r1
 800cb98:	e7da      	b.n	800cb50 <rshift+0x4c>
 800cb9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cba2:	e7c3      	b.n	800cb2c <rshift+0x28>
 800cba4:	4623      	mov	r3, r4
 800cba6:	e7e1      	b.n	800cb6c <rshift+0x68>

0800cba8 <__hexdig_fun>:
 800cba8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cbac:	2b09      	cmp	r3, #9
 800cbae:	d802      	bhi.n	800cbb6 <__hexdig_fun+0xe>
 800cbb0:	3820      	subs	r0, #32
 800cbb2:	b2c0      	uxtb	r0, r0
 800cbb4:	4770      	bx	lr
 800cbb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cbba:	2b05      	cmp	r3, #5
 800cbbc:	d801      	bhi.n	800cbc2 <__hexdig_fun+0x1a>
 800cbbe:	3847      	subs	r0, #71	@ 0x47
 800cbc0:	e7f7      	b.n	800cbb2 <__hexdig_fun+0xa>
 800cbc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cbc6:	2b05      	cmp	r3, #5
 800cbc8:	d801      	bhi.n	800cbce <__hexdig_fun+0x26>
 800cbca:	3827      	subs	r0, #39	@ 0x27
 800cbcc:	e7f1      	b.n	800cbb2 <__hexdig_fun+0xa>
 800cbce:	2000      	movs	r0, #0
 800cbd0:	4770      	bx	lr
	...

0800cbd4 <__gethex>:
 800cbd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd8:	b085      	sub	sp, #20
 800cbda:	468a      	mov	sl, r1
 800cbdc:	9302      	str	r3, [sp, #8]
 800cbde:	680b      	ldr	r3, [r1, #0]
 800cbe0:	9001      	str	r0, [sp, #4]
 800cbe2:	4690      	mov	r8, r2
 800cbe4:	1c9c      	adds	r4, r3, #2
 800cbe6:	46a1      	mov	r9, r4
 800cbe8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cbec:	2830      	cmp	r0, #48	@ 0x30
 800cbee:	d0fa      	beq.n	800cbe6 <__gethex+0x12>
 800cbf0:	eba9 0303 	sub.w	r3, r9, r3
 800cbf4:	f1a3 0b02 	sub.w	fp, r3, #2
 800cbf8:	f7ff ffd6 	bl	800cba8 <__hexdig_fun>
 800cbfc:	4605      	mov	r5, r0
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d168      	bne.n	800ccd4 <__gethex+0x100>
 800cc02:	49a0      	ldr	r1, [pc, #640]	@ (800ce84 <__gethex+0x2b0>)
 800cc04:	2201      	movs	r2, #1
 800cc06:	4648      	mov	r0, r9
 800cc08:	f7ff fefe 	bl	800ca08 <strncmp>
 800cc0c:	4607      	mov	r7, r0
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d167      	bne.n	800cce2 <__gethex+0x10e>
 800cc12:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cc16:	4626      	mov	r6, r4
 800cc18:	f7ff ffc6 	bl	800cba8 <__hexdig_fun>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	d062      	beq.n	800cce6 <__gethex+0x112>
 800cc20:	4623      	mov	r3, r4
 800cc22:	7818      	ldrb	r0, [r3, #0]
 800cc24:	2830      	cmp	r0, #48	@ 0x30
 800cc26:	4699      	mov	r9, r3
 800cc28:	f103 0301 	add.w	r3, r3, #1
 800cc2c:	d0f9      	beq.n	800cc22 <__gethex+0x4e>
 800cc2e:	f7ff ffbb 	bl	800cba8 <__hexdig_fun>
 800cc32:	fab0 f580 	clz	r5, r0
 800cc36:	096d      	lsrs	r5, r5, #5
 800cc38:	f04f 0b01 	mov.w	fp, #1
 800cc3c:	464a      	mov	r2, r9
 800cc3e:	4616      	mov	r6, r2
 800cc40:	3201      	adds	r2, #1
 800cc42:	7830      	ldrb	r0, [r6, #0]
 800cc44:	f7ff ffb0 	bl	800cba8 <__hexdig_fun>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	d1f8      	bne.n	800cc3e <__gethex+0x6a>
 800cc4c:	498d      	ldr	r1, [pc, #564]	@ (800ce84 <__gethex+0x2b0>)
 800cc4e:	2201      	movs	r2, #1
 800cc50:	4630      	mov	r0, r6
 800cc52:	f7ff fed9 	bl	800ca08 <strncmp>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d13f      	bne.n	800ccda <__gethex+0x106>
 800cc5a:	b944      	cbnz	r4, 800cc6e <__gethex+0x9a>
 800cc5c:	1c74      	adds	r4, r6, #1
 800cc5e:	4622      	mov	r2, r4
 800cc60:	4616      	mov	r6, r2
 800cc62:	3201      	adds	r2, #1
 800cc64:	7830      	ldrb	r0, [r6, #0]
 800cc66:	f7ff ff9f 	bl	800cba8 <__hexdig_fun>
 800cc6a:	2800      	cmp	r0, #0
 800cc6c:	d1f8      	bne.n	800cc60 <__gethex+0x8c>
 800cc6e:	1ba4      	subs	r4, r4, r6
 800cc70:	00a7      	lsls	r7, r4, #2
 800cc72:	7833      	ldrb	r3, [r6, #0]
 800cc74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cc78:	2b50      	cmp	r3, #80	@ 0x50
 800cc7a:	d13e      	bne.n	800ccfa <__gethex+0x126>
 800cc7c:	7873      	ldrb	r3, [r6, #1]
 800cc7e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cc80:	d033      	beq.n	800ccea <__gethex+0x116>
 800cc82:	2b2d      	cmp	r3, #45	@ 0x2d
 800cc84:	d034      	beq.n	800ccf0 <__gethex+0x11c>
 800cc86:	1c71      	adds	r1, r6, #1
 800cc88:	2400      	movs	r4, #0
 800cc8a:	7808      	ldrb	r0, [r1, #0]
 800cc8c:	f7ff ff8c 	bl	800cba8 <__hexdig_fun>
 800cc90:	1e43      	subs	r3, r0, #1
 800cc92:	b2db      	uxtb	r3, r3
 800cc94:	2b18      	cmp	r3, #24
 800cc96:	d830      	bhi.n	800ccfa <__gethex+0x126>
 800cc98:	f1a0 0210 	sub.w	r2, r0, #16
 800cc9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cca0:	f7ff ff82 	bl	800cba8 <__hexdig_fun>
 800cca4:	f100 3cff 	add.w	ip, r0, #4294967295
 800cca8:	fa5f fc8c 	uxtb.w	ip, ip
 800ccac:	f1bc 0f18 	cmp.w	ip, #24
 800ccb0:	f04f 030a 	mov.w	r3, #10
 800ccb4:	d91e      	bls.n	800ccf4 <__gethex+0x120>
 800ccb6:	b104      	cbz	r4, 800ccba <__gethex+0xe6>
 800ccb8:	4252      	negs	r2, r2
 800ccba:	4417      	add	r7, r2
 800ccbc:	f8ca 1000 	str.w	r1, [sl]
 800ccc0:	b1ed      	cbz	r5, 800ccfe <__gethex+0x12a>
 800ccc2:	f1bb 0f00 	cmp.w	fp, #0
 800ccc6:	bf0c      	ite	eq
 800ccc8:	2506      	moveq	r5, #6
 800ccca:	2500      	movne	r5, #0
 800cccc:	4628      	mov	r0, r5
 800ccce:	b005      	add	sp, #20
 800ccd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd4:	2500      	movs	r5, #0
 800ccd6:	462c      	mov	r4, r5
 800ccd8:	e7b0      	b.n	800cc3c <__gethex+0x68>
 800ccda:	2c00      	cmp	r4, #0
 800ccdc:	d1c7      	bne.n	800cc6e <__gethex+0x9a>
 800ccde:	4627      	mov	r7, r4
 800cce0:	e7c7      	b.n	800cc72 <__gethex+0x9e>
 800cce2:	464e      	mov	r6, r9
 800cce4:	462f      	mov	r7, r5
 800cce6:	2501      	movs	r5, #1
 800cce8:	e7c3      	b.n	800cc72 <__gethex+0x9e>
 800ccea:	2400      	movs	r4, #0
 800ccec:	1cb1      	adds	r1, r6, #2
 800ccee:	e7cc      	b.n	800cc8a <__gethex+0xb6>
 800ccf0:	2401      	movs	r4, #1
 800ccf2:	e7fb      	b.n	800ccec <__gethex+0x118>
 800ccf4:	fb03 0002 	mla	r0, r3, r2, r0
 800ccf8:	e7ce      	b.n	800cc98 <__gethex+0xc4>
 800ccfa:	4631      	mov	r1, r6
 800ccfc:	e7de      	b.n	800ccbc <__gethex+0xe8>
 800ccfe:	eba6 0309 	sub.w	r3, r6, r9
 800cd02:	3b01      	subs	r3, #1
 800cd04:	4629      	mov	r1, r5
 800cd06:	2b07      	cmp	r3, #7
 800cd08:	dc0a      	bgt.n	800cd20 <__gethex+0x14c>
 800cd0a:	9801      	ldr	r0, [sp, #4]
 800cd0c:	f7fd ff8c 	bl	800ac28 <_Balloc>
 800cd10:	4604      	mov	r4, r0
 800cd12:	b940      	cbnz	r0, 800cd26 <__gethex+0x152>
 800cd14:	4b5c      	ldr	r3, [pc, #368]	@ (800ce88 <__gethex+0x2b4>)
 800cd16:	4602      	mov	r2, r0
 800cd18:	21e4      	movs	r1, #228	@ 0xe4
 800cd1a:	485c      	ldr	r0, [pc, #368]	@ (800ce8c <__gethex+0x2b8>)
 800cd1c:	f7ff fec0 	bl	800caa0 <__assert_func>
 800cd20:	3101      	adds	r1, #1
 800cd22:	105b      	asrs	r3, r3, #1
 800cd24:	e7ef      	b.n	800cd06 <__gethex+0x132>
 800cd26:	f100 0a14 	add.w	sl, r0, #20
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	4655      	mov	r5, sl
 800cd2e:	469b      	mov	fp, r3
 800cd30:	45b1      	cmp	r9, r6
 800cd32:	d337      	bcc.n	800cda4 <__gethex+0x1d0>
 800cd34:	f845 bb04 	str.w	fp, [r5], #4
 800cd38:	eba5 050a 	sub.w	r5, r5, sl
 800cd3c:	10ad      	asrs	r5, r5, #2
 800cd3e:	6125      	str	r5, [r4, #16]
 800cd40:	4658      	mov	r0, fp
 800cd42:	f7fe f863 	bl	800ae0c <__hi0bits>
 800cd46:	016d      	lsls	r5, r5, #5
 800cd48:	f8d8 6000 	ldr.w	r6, [r8]
 800cd4c:	1a2d      	subs	r5, r5, r0
 800cd4e:	42b5      	cmp	r5, r6
 800cd50:	dd54      	ble.n	800cdfc <__gethex+0x228>
 800cd52:	1bad      	subs	r5, r5, r6
 800cd54:	4629      	mov	r1, r5
 800cd56:	4620      	mov	r0, r4
 800cd58:	f7fe fbef 	bl	800b53a <__any_on>
 800cd5c:	4681      	mov	r9, r0
 800cd5e:	b178      	cbz	r0, 800cd80 <__gethex+0x1ac>
 800cd60:	1e6b      	subs	r3, r5, #1
 800cd62:	1159      	asrs	r1, r3, #5
 800cd64:	f003 021f 	and.w	r2, r3, #31
 800cd68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd6c:	f04f 0901 	mov.w	r9, #1
 800cd70:	fa09 f202 	lsl.w	r2, r9, r2
 800cd74:	420a      	tst	r2, r1
 800cd76:	d003      	beq.n	800cd80 <__gethex+0x1ac>
 800cd78:	454b      	cmp	r3, r9
 800cd7a:	dc36      	bgt.n	800cdea <__gethex+0x216>
 800cd7c:	f04f 0902 	mov.w	r9, #2
 800cd80:	4629      	mov	r1, r5
 800cd82:	4620      	mov	r0, r4
 800cd84:	f7ff febe 	bl	800cb04 <rshift>
 800cd88:	442f      	add	r7, r5
 800cd8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd8e:	42bb      	cmp	r3, r7
 800cd90:	da42      	bge.n	800ce18 <__gethex+0x244>
 800cd92:	9801      	ldr	r0, [sp, #4]
 800cd94:	4621      	mov	r1, r4
 800cd96:	f7fd ff87 	bl	800aca8 <_Bfree>
 800cd9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	6013      	str	r3, [r2, #0]
 800cda0:	25a3      	movs	r5, #163	@ 0xa3
 800cda2:	e793      	b.n	800cccc <__gethex+0xf8>
 800cda4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cda8:	2a2e      	cmp	r2, #46	@ 0x2e
 800cdaa:	d012      	beq.n	800cdd2 <__gethex+0x1fe>
 800cdac:	2b20      	cmp	r3, #32
 800cdae:	d104      	bne.n	800cdba <__gethex+0x1e6>
 800cdb0:	f845 bb04 	str.w	fp, [r5], #4
 800cdb4:	f04f 0b00 	mov.w	fp, #0
 800cdb8:	465b      	mov	r3, fp
 800cdba:	7830      	ldrb	r0, [r6, #0]
 800cdbc:	9303      	str	r3, [sp, #12]
 800cdbe:	f7ff fef3 	bl	800cba8 <__hexdig_fun>
 800cdc2:	9b03      	ldr	r3, [sp, #12]
 800cdc4:	f000 000f 	and.w	r0, r0, #15
 800cdc8:	4098      	lsls	r0, r3
 800cdca:	ea4b 0b00 	orr.w	fp, fp, r0
 800cdce:	3304      	adds	r3, #4
 800cdd0:	e7ae      	b.n	800cd30 <__gethex+0x15c>
 800cdd2:	45b1      	cmp	r9, r6
 800cdd4:	d8ea      	bhi.n	800cdac <__gethex+0x1d8>
 800cdd6:	492b      	ldr	r1, [pc, #172]	@ (800ce84 <__gethex+0x2b0>)
 800cdd8:	9303      	str	r3, [sp, #12]
 800cdda:	2201      	movs	r2, #1
 800cddc:	4630      	mov	r0, r6
 800cdde:	f7ff fe13 	bl	800ca08 <strncmp>
 800cde2:	9b03      	ldr	r3, [sp, #12]
 800cde4:	2800      	cmp	r0, #0
 800cde6:	d1e1      	bne.n	800cdac <__gethex+0x1d8>
 800cde8:	e7a2      	b.n	800cd30 <__gethex+0x15c>
 800cdea:	1ea9      	subs	r1, r5, #2
 800cdec:	4620      	mov	r0, r4
 800cdee:	f7fe fba4 	bl	800b53a <__any_on>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d0c2      	beq.n	800cd7c <__gethex+0x1a8>
 800cdf6:	f04f 0903 	mov.w	r9, #3
 800cdfa:	e7c1      	b.n	800cd80 <__gethex+0x1ac>
 800cdfc:	da09      	bge.n	800ce12 <__gethex+0x23e>
 800cdfe:	1b75      	subs	r5, r6, r5
 800ce00:	4621      	mov	r1, r4
 800ce02:	9801      	ldr	r0, [sp, #4]
 800ce04:	462a      	mov	r2, r5
 800ce06:	f7fe f95f 	bl	800b0c8 <__lshift>
 800ce0a:	1b7f      	subs	r7, r7, r5
 800ce0c:	4604      	mov	r4, r0
 800ce0e:	f100 0a14 	add.w	sl, r0, #20
 800ce12:	f04f 0900 	mov.w	r9, #0
 800ce16:	e7b8      	b.n	800cd8a <__gethex+0x1b6>
 800ce18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ce1c:	42bd      	cmp	r5, r7
 800ce1e:	dd6f      	ble.n	800cf00 <__gethex+0x32c>
 800ce20:	1bed      	subs	r5, r5, r7
 800ce22:	42ae      	cmp	r6, r5
 800ce24:	dc34      	bgt.n	800ce90 <__gethex+0x2bc>
 800ce26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	d022      	beq.n	800ce74 <__gethex+0x2a0>
 800ce2e:	2b03      	cmp	r3, #3
 800ce30:	d024      	beq.n	800ce7c <__gethex+0x2a8>
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d115      	bne.n	800ce62 <__gethex+0x28e>
 800ce36:	42ae      	cmp	r6, r5
 800ce38:	d113      	bne.n	800ce62 <__gethex+0x28e>
 800ce3a:	2e01      	cmp	r6, #1
 800ce3c:	d10b      	bne.n	800ce56 <__gethex+0x282>
 800ce3e:	9a02      	ldr	r2, [sp, #8]
 800ce40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ce44:	6013      	str	r3, [r2, #0]
 800ce46:	2301      	movs	r3, #1
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	f8ca 3000 	str.w	r3, [sl]
 800ce4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce50:	2562      	movs	r5, #98	@ 0x62
 800ce52:	601c      	str	r4, [r3, #0]
 800ce54:	e73a      	b.n	800cccc <__gethex+0xf8>
 800ce56:	1e71      	subs	r1, r6, #1
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f7fe fb6e 	bl	800b53a <__any_on>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d1ed      	bne.n	800ce3e <__gethex+0x26a>
 800ce62:	9801      	ldr	r0, [sp, #4]
 800ce64:	4621      	mov	r1, r4
 800ce66:	f7fd ff1f 	bl	800aca8 <_Bfree>
 800ce6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	6013      	str	r3, [r2, #0]
 800ce70:	2550      	movs	r5, #80	@ 0x50
 800ce72:	e72b      	b.n	800cccc <__gethex+0xf8>
 800ce74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d1f3      	bne.n	800ce62 <__gethex+0x28e>
 800ce7a:	e7e0      	b.n	800ce3e <__gethex+0x26a>
 800ce7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d1dd      	bne.n	800ce3e <__gethex+0x26a>
 800ce82:	e7ee      	b.n	800ce62 <__gethex+0x28e>
 800ce84:	0800e267 	.word	0x0800e267
 800ce88:	0800e1fd 	.word	0x0800e1fd
 800ce8c:	0800e2be 	.word	0x0800e2be
 800ce90:	1e6f      	subs	r7, r5, #1
 800ce92:	f1b9 0f00 	cmp.w	r9, #0
 800ce96:	d130      	bne.n	800cefa <__gethex+0x326>
 800ce98:	b127      	cbz	r7, 800cea4 <__gethex+0x2d0>
 800ce9a:	4639      	mov	r1, r7
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	f7fe fb4c 	bl	800b53a <__any_on>
 800cea2:	4681      	mov	r9, r0
 800cea4:	117a      	asrs	r2, r7, #5
 800cea6:	2301      	movs	r3, #1
 800cea8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ceac:	f007 071f 	and.w	r7, r7, #31
 800ceb0:	40bb      	lsls	r3, r7
 800ceb2:	4213      	tst	r3, r2
 800ceb4:	4629      	mov	r1, r5
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	bf18      	it	ne
 800ceba:	f049 0902 	orrne.w	r9, r9, #2
 800cebe:	f7ff fe21 	bl	800cb04 <rshift>
 800cec2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cec6:	1b76      	subs	r6, r6, r5
 800cec8:	2502      	movs	r5, #2
 800ceca:	f1b9 0f00 	cmp.w	r9, #0
 800cece:	d047      	beq.n	800cf60 <__gethex+0x38c>
 800ced0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d015      	beq.n	800cf04 <__gethex+0x330>
 800ced8:	2b03      	cmp	r3, #3
 800ceda:	d017      	beq.n	800cf0c <__gethex+0x338>
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d109      	bne.n	800cef4 <__gethex+0x320>
 800cee0:	f019 0f02 	tst.w	r9, #2
 800cee4:	d006      	beq.n	800cef4 <__gethex+0x320>
 800cee6:	f8da 3000 	ldr.w	r3, [sl]
 800ceea:	ea49 0903 	orr.w	r9, r9, r3
 800ceee:	f019 0f01 	tst.w	r9, #1
 800cef2:	d10e      	bne.n	800cf12 <__gethex+0x33e>
 800cef4:	f045 0510 	orr.w	r5, r5, #16
 800cef8:	e032      	b.n	800cf60 <__gethex+0x38c>
 800cefa:	f04f 0901 	mov.w	r9, #1
 800cefe:	e7d1      	b.n	800cea4 <__gethex+0x2d0>
 800cf00:	2501      	movs	r5, #1
 800cf02:	e7e2      	b.n	800ceca <__gethex+0x2f6>
 800cf04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf06:	f1c3 0301 	rsb	r3, r3, #1
 800cf0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d0f0      	beq.n	800cef4 <__gethex+0x320>
 800cf12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cf16:	f104 0314 	add.w	r3, r4, #20
 800cf1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cf1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cf22:	f04f 0c00 	mov.w	ip, #0
 800cf26:	4618      	mov	r0, r3
 800cf28:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cf30:	d01b      	beq.n	800cf6a <__gethex+0x396>
 800cf32:	3201      	adds	r2, #1
 800cf34:	6002      	str	r2, [r0, #0]
 800cf36:	2d02      	cmp	r5, #2
 800cf38:	f104 0314 	add.w	r3, r4, #20
 800cf3c:	d13c      	bne.n	800cfb8 <__gethex+0x3e4>
 800cf3e:	f8d8 2000 	ldr.w	r2, [r8]
 800cf42:	3a01      	subs	r2, #1
 800cf44:	42b2      	cmp	r2, r6
 800cf46:	d109      	bne.n	800cf5c <__gethex+0x388>
 800cf48:	1171      	asrs	r1, r6, #5
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf50:	f006 061f 	and.w	r6, r6, #31
 800cf54:	fa02 f606 	lsl.w	r6, r2, r6
 800cf58:	421e      	tst	r6, r3
 800cf5a:	d13a      	bne.n	800cfd2 <__gethex+0x3fe>
 800cf5c:	f045 0520 	orr.w	r5, r5, #32
 800cf60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf62:	601c      	str	r4, [r3, #0]
 800cf64:	9b02      	ldr	r3, [sp, #8]
 800cf66:	601f      	str	r7, [r3, #0]
 800cf68:	e6b0      	b.n	800cccc <__gethex+0xf8>
 800cf6a:	4299      	cmp	r1, r3
 800cf6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf70:	d8d9      	bhi.n	800cf26 <__gethex+0x352>
 800cf72:	68a3      	ldr	r3, [r4, #8]
 800cf74:	459b      	cmp	fp, r3
 800cf76:	db17      	blt.n	800cfa8 <__gethex+0x3d4>
 800cf78:	6861      	ldr	r1, [r4, #4]
 800cf7a:	9801      	ldr	r0, [sp, #4]
 800cf7c:	3101      	adds	r1, #1
 800cf7e:	f7fd fe53 	bl	800ac28 <_Balloc>
 800cf82:	4681      	mov	r9, r0
 800cf84:	b918      	cbnz	r0, 800cf8e <__gethex+0x3ba>
 800cf86:	4b1a      	ldr	r3, [pc, #104]	@ (800cff0 <__gethex+0x41c>)
 800cf88:	4602      	mov	r2, r0
 800cf8a:	2184      	movs	r1, #132	@ 0x84
 800cf8c:	e6c5      	b.n	800cd1a <__gethex+0x146>
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	3202      	adds	r2, #2
 800cf92:	f104 010c 	add.w	r1, r4, #12
 800cf96:	0092      	lsls	r2, r2, #2
 800cf98:	300c      	adds	r0, #12
 800cf9a:	f7fc fed6 	bl	8009d4a <memcpy>
 800cf9e:	4621      	mov	r1, r4
 800cfa0:	9801      	ldr	r0, [sp, #4]
 800cfa2:	f7fd fe81 	bl	800aca8 <_Bfree>
 800cfa6:	464c      	mov	r4, r9
 800cfa8:	6923      	ldr	r3, [r4, #16]
 800cfaa:	1c5a      	adds	r2, r3, #1
 800cfac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cfb0:	6122      	str	r2, [r4, #16]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	615a      	str	r2, [r3, #20]
 800cfb6:	e7be      	b.n	800cf36 <__gethex+0x362>
 800cfb8:	6922      	ldr	r2, [r4, #16]
 800cfba:	455a      	cmp	r2, fp
 800cfbc:	dd0b      	ble.n	800cfd6 <__gethex+0x402>
 800cfbe:	2101      	movs	r1, #1
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	f7ff fd9f 	bl	800cb04 <rshift>
 800cfc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cfca:	3701      	adds	r7, #1
 800cfcc:	42bb      	cmp	r3, r7
 800cfce:	f6ff aee0 	blt.w	800cd92 <__gethex+0x1be>
 800cfd2:	2501      	movs	r5, #1
 800cfd4:	e7c2      	b.n	800cf5c <__gethex+0x388>
 800cfd6:	f016 061f 	ands.w	r6, r6, #31
 800cfda:	d0fa      	beq.n	800cfd2 <__gethex+0x3fe>
 800cfdc:	4453      	add	r3, sl
 800cfde:	f1c6 0620 	rsb	r6, r6, #32
 800cfe2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cfe6:	f7fd ff11 	bl	800ae0c <__hi0bits>
 800cfea:	42b0      	cmp	r0, r6
 800cfec:	dbe7      	blt.n	800cfbe <__gethex+0x3ea>
 800cfee:	e7f0      	b.n	800cfd2 <__gethex+0x3fe>
 800cff0:	0800e1fd 	.word	0x0800e1fd

0800cff4 <L_shift>:
 800cff4:	f1c2 0208 	rsb	r2, r2, #8
 800cff8:	0092      	lsls	r2, r2, #2
 800cffa:	b570      	push	{r4, r5, r6, lr}
 800cffc:	f1c2 0620 	rsb	r6, r2, #32
 800d000:	6843      	ldr	r3, [r0, #4]
 800d002:	6804      	ldr	r4, [r0, #0]
 800d004:	fa03 f506 	lsl.w	r5, r3, r6
 800d008:	432c      	orrs	r4, r5
 800d00a:	40d3      	lsrs	r3, r2
 800d00c:	6004      	str	r4, [r0, #0]
 800d00e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d012:	4288      	cmp	r0, r1
 800d014:	d3f4      	bcc.n	800d000 <L_shift+0xc>
 800d016:	bd70      	pop	{r4, r5, r6, pc}

0800d018 <__match>:
 800d018:	b530      	push	{r4, r5, lr}
 800d01a:	6803      	ldr	r3, [r0, #0]
 800d01c:	3301      	adds	r3, #1
 800d01e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d022:	b914      	cbnz	r4, 800d02a <__match+0x12>
 800d024:	6003      	str	r3, [r0, #0]
 800d026:	2001      	movs	r0, #1
 800d028:	bd30      	pop	{r4, r5, pc}
 800d02a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d02e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d032:	2d19      	cmp	r5, #25
 800d034:	bf98      	it	ls
 800d036:	3220      	addls	r2, #32
 800d038:	42a2      	cmp	r2, r4
 800d03a:	d0f0      	beq.n	800d01e <__match+0x6>
 800d03c:	2000      	movs	r0, #0
 800d03e:	e7f3      	b.n	800d028 <__match+0x10>

0800d040 <__hexnan>:
 800d040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d044:	680b      	ldr	r3, [r1, #0]
 800d046:	6801      	ldr	r1, [r0, #0]
 800d048:	115e      	asrs	r6, r3, #5
 800d04a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d04e:	f013 031f 	ands.w	r3, r3, #31
 800d052:	b087      	sub	sp, #28
 800d054:	bf18      	it	ne
 800d056:	3604      	addne	r6, #4
 800d058:	2500      	movs	r5, #0
 800d05a:	1f37      	subs	r7, r6, #4
 800d05c:	4682      	mov	sl, r0
 800d05e:	4690      	mov	r8, r2
 800d060:	9301      	str	r3, [sp, #4]
 800d062:	f846 5c04 	str.w	r5, [r6, #-4]
 800d066:	46b9      	mov	r9, r7
 800d068:	463c      	mov	r4, r7
 800d06a:	9502      	str	r5, [sp, #8]
 800d06c:	46ab      	mov	fp, r5
 800d06e:	784a      	ldrb	r2, [r1, #1]
 800d070:	1c4b      	adds	r3, r1, #1
 800d072:	9303      	str	r3, [sp, #12]
 800d074:	b342      	cbz	r2, 800d0c8 <__hexnan+0x88>
 800d076:	4610      	mov	r0, r2
 800d078:	9105      	str	r1, [sp, #20]
 800d07a:	9204      	str	r2, [sp, #16]
 800d07c:	f7ff fd94 	bl	800cba8 <__hexdig_fun>
 800d080:	2800      	cmp	r0, #0
 800d082:	d151      	bne.n	800d128 <__hexnan+0xe8>
 800d084:	9a04      	ldr	r2, [sp, #16]
 800d086:	9905      	ldr	r1, [sp, #20]
 800d088:	2a20      	cmp	r2, #32
 800d08a:	d818      	bhi.n	800d0be <__hexnan+0x7e>
 800d08c:	9b02      	ldr	r3, [sp, #8]
 800d08e:	459b      	cmp	fp, r3
 800d090:	dd13      	ble.n	800d0ba <__hexnan+0x7a>
 800d092:	454c      	cmp	r4, r9
 800d094:	d206      	bcs.n	800d0a4 <__hexnan+0x64>
 800d096:	2d07      	cmp	r5, #7
 800d098:	dc04      	bgt.n	800d0a4 <__hexnan+0x64>
 800d09a:	462a      	mov	r2, r5
 800d09c:	4649      	mov	r1, r9
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f7ff ffa8 	bl	800cff4 <L_shift>
 800d0a4:	4544      	cmp	r4, r8
 800d0a6:	d952      	bls.n	800d14e <__hexnan+0x10e>
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	f1a4 0904 	sub.w	r9, r4, #4
 800d0ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0b2:	f8cd b008 	str.w	fp, [sp, #8]
 800d0b6:	464c      	mov	r4, r9
 800d0b8:	461d      	mov	r5, r3
 800d0ba:	9903      	ldr	r1, [sp, #12]
 800d0bc:	e7d7      	b.n	800d06e <__hexnan+0x2e>
 800d0be:	2a29      	cmp	r2, #41	@ 0x29
 800d0c0:	d157      	bne.n	800d172 <__hexnan+0x132>
 800d0c2:	3102      	adds	r1, #2
 800d0c4:	f8ca 1000 	str.w	r1, [sl]
 800d0c8:	f1bb 0f00 	cmp.w	fp, #0
 800d0cc:	d051      	beq.n	800d172 <__hexnan+0x132>
 800d0ce:	454c      	cmp	r4, r9
 800d0d0:	d206      	bcs.n	800d0e0 <__hexnan+0xa0>
 800d0d2:	2d07      	cmp	r5, #7
 800d0d4:	dc04      	bgt.n	800d0e0 <__hexnan+0xa0>
 800d0d6:	462a      	mov	r2, r5
 800d0d8:	4649      	mov	r1, r9
 800d0da:	4620      	mov	r0, r4
 800d0dc:	f7ff ff8a 	bl	800cff4 <L_shift>
 800d0e0:	4544      	cmp	r4, r8
 800d0e2:	d936      	bls.n	800d152 <__hexnan+0x112>
 800d0e4:	f1a8 0204 	sub.w	r2, r8, #4
 800d0e8:	4623      	mov	r3, r4
 800d0ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800d0ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800d0f2:	429f      	cmp	r7, r3
 800d0f4:	d2f9      	bcs.n	800d0ea <__hexnan+0xaa>
 800d0f6:	1b3b      	subs	r3, r7, r4
 800d0f8:	f023 0303 	bic.w	r3, r3, #3
 800d0fc:	3304      	adds	r3, #4
 800d0fe:	3401      	adds	r4, #1
 800d100:	3e03      	subs	r6, #3
 800d102:	42b4      	cmp	r4, r6
 800d104:	bf88      	it	hi
 800d106:	2304      	movhi	r3, #4
 800d108:	4443      	add	r3, r8
 800d10a:	2200      	movs	r2, #0
 800d10c:	f843 2b04 	str.w	r2, [r3], #4
 800d110:	429f      	cmp	r7, r3
 800d112:	d2fb      	bcs.n	800d10c <__hexnan+0xcc>
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	b91b      	cbnz	r3, 800d120 <__hexnan+0xe0>
 800d118:	4547      	cmp	r7, r8
 800d11a:	d128      	bne.n	800d16e <__hexnan+0x12e>
 800d11c:	2301      	movs	r3, #1
 800d11e:	603b      	str	r3, [r7, #0]
 800d120:	2005      	movs	r0, #5
 800d122:	b007      	add	sp, #28
 800d124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d128:	3501      	adds	r5, #1
 800d12a:	2d08      	cmp	r5, #8
 800d12c:	f10b 0b01 	add.w	fp, fp, #1
 800d130:	dd06      	ble.n	800d140 <__hexnan+0x100>
 800d132:	4544      	cmp	r4, r8
 800d134:	d9c1      	bls.n	800d0ba <__hexnan+0x7a>
 800d136:	2300      	movs	r3, #0
 800d138:	f844 3c04 	str.w	r3, [r4, #-4]
 800d13c:	2501      	movs	r5, #1
 800d13e:	3c04      	subs	r4, #4
 800d140:	6822      	ldr	r2, [r4, #0]
 800d142:	f000 000f 	and.w	r0, r0, #15
 800d146:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	e7b5      	b.n	800d0ba <__hexnan+0x7a>
 800d14e:	2508      	movs	r5, #8
 800d150:	e7b3      	b.n	800d0ba <__hexnan+0x7a>
 800d152:	9b01      	ldr	r3, [sp, #4]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d0dd      	beq.n	800d114 <__hexnan+0xd4>
 800d158:	f1c3 0320 	rsb	r3, r3, #32
 800d15c:	f04f 32ff 	mov.w	r2, #4294967295
 800d160:	40da      	lsrs	r2, r3
 800d162:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d166:	4013      	ands	r3, r2
 800d168:	f846 3c04 	str.w	r3, [r6, #-4]
 800d16c:	e7d2      	b.n	800d114 <__hexnan+0xd4>
 800d16e:	3f04      	subs	r7, #4
 800d170:	e7d0      	b.n	800d114 <__hexnan+0xd4>
 800d172:	2004      	movs	r0, #4
 800d174:	e7d5      	b.n	800d122 <__hexnan+0xe2>

0800d176 <__ascii_mbtowc>:
 800d176:	b082      	sub	sp, #8
 800d178:	b901      	cbnz	r1, 800d17c <__ascii_mbtowc+0x6>
 800d17a:	a901      	add	r1, sp, #4
 800d17c:	b142      	cbz	r2, 800d190 <__ascii_mbtowc+0x1a>
 800d17e:	b14b      	cbz	r3, 800d194 <__ascii_mbtowc+0x1e>
 800d180:	7813      	ldrb	r3, [r2, #0]
 800d182:	600b      	str	r3, [r1, #0]
 800d184:	7812      	ldrb	r2, [r2, #0]
 800d186:	1e10      	subs	r0, r2, #0
 800d188:	bf18      	it	ne
 800d18a:	2001      	movne	r0, #1
 800d18c:	b002      	add	sp, #8
 800d18e:	4770      	bx	lr
 800d190:	4610      	mov	r0, r2
 800d192:	e7fb      	b.n	800d18c <__ascii_mbtowc+0x16>
 800d194:	f06f 0001 	mvn.w	r0, #1
 800d198:	e7f8      	b.n	800d18c <__ascii_mbtowc+0x16>

0800d19a <_realloc_r>:
 800d19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d19e:	4607      	mov	r7, r0
 800d1a0:	4614      	mov	r4, r2
 800d1a2:	460d      	mov	r5, r1
 800d1a4:	b921      	cbnz	r1, 800d1b0 <_realloc_r+0x16>
 800d1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1aa:	4611      	mov	r1, r2
 800d1ac:	f7fd bcb0 	b.w	800ab10 <_malloc_r>
 800d1b0:	b92a      	cbnz	r2, 800d1be <_realloc_r+0x24>
 800d1b2:	f7fd fc39 	bl	800aa28 <_free_r>
 800d1b6:	4625      	mov	r5, r4
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1be:	f000 f840 	bl	800d242 <_malloc_usable_size_r>
 800d1c2:	4284      	cmp	r4, r0
 800d1c4:	4606      	mov	r6, r0
 800d1c6:	d802      	bhi.n	800d1ce <_realloc_r+0x34>
 800d1c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d1cc:	d8f4      	bhi.n	800d1b8 <_realloc_r+0x1e>
 800d1ce:	4621      	mov	r1, r4
 800d1d0:	4638      	mov	r0, r7
 800d1d2:	f7fd fc9d 	bl	800ab10 <_malloc_r>
 800d1d6:	4680      	mov	r8, r0
 800d1d8:	b908      	cbnz	r0, 800d1de <_realloc_r+0x44>
 800d1da:	4645      	mov	r5, r8
 800d1dc:	e7ec      	b.n	800d1b8 <_realloc_r+0x1e>
 800d1de:	42b4      	cmp	r4, r6
 800d1e0:	4622      	mov	r2, r4
 800d1e2:	4629      	mov	r1, r5
 800d1e4:	bf28      	it	cs
 800d1e6:	4632      	movcs	r2, r6
 800d1e8:	f7fc fdaf 	bl	8009d4a <memcpy>
 800d1ec:	4629      	mov	r1, r5
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f7fd fc1a 	bl	800aa28 <_free_r>
 800d1f4:	e7f1      	b.n	800d1da <_realloc_r+0x40>

0800d1f6 <__ascii_wctomb>:
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	4608      	mov	r0, r1
 800d1fa:	b141      	cbz	r1, 800d20e <__ascii_wctomb+0x18>
 800d1fc:	2aff      	cmp	r2, #255	@ 0xff
 800d1fe:	d904      	bls.n	800d20a <__ascii_wctomb+0x14>
 800d200:	228a      	movs	r2, #138	@ 0x8a
 800d202:	601a      	str	r2, [r3, #0]
 800d204:	f04f 30ff 	mov.w	r0, #4294967295
 800d208:	4770      	bx	lr
 800d20a:	700a      	strb	r2, [r1, #0]
 800d20c:	2001      	movs	r0, #1
 800d20e:	4770      	bx	lr

0800d210 <fiprintf>:
 800d210:	b40e      	push	{r1, r2, r3}
 800d212:	b503      	push	{r0, r1, lr}
 800d214:	4601      	mov	r1, r0
 800d216:	ab03      	add	r3, sp, #12
 800d218:	4805      	ldr	r0, [pc, #20]	@ (800d230 <fiprintf+0x20>)
 800d21a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d21e:	6800      	ldr	r0, [r0, #0]
 800d220:	9301      	str	r3, [sp, #4]
 800d222:	f7ff f9b1 	bl	800c588 <_vfiprintf_r>
 800d226:	b002      	add	sp, #8
 800d228:	f85d eb04 	ldr.w	lr, [sp], #4
 800d22c:	b003      	add	sp, #12
 800d22e:	4770      	bx	lr
 800d230:	200000a8 	.word	0x200000a8

0800d234 <abort>:
 800d234:	b508      	push	{r3, lr}
 800d236:	2006      	movs	r0, #6
 800d238:	f000 f834 	bl	800d2a4 <raise>
 800d23c:	2001      	movs	r0, #1
 800d23e:	f7f6 fe3b 	bl	8003eb8 <_exit>

0800d242 <_malloc_usable_size_r>:
 800d242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d246:	1f18      	subs	r0, r3, #4
 800d248:	2b00      	cmp	r3, #0
 800d24a:	bfbc      	itt	lt
 800d24c:	580b      	ldrlt	r3, [r1, r0]
 800d24e:	18c0      	addlt	r0, r0, r3
 800d250:	4770      	bx	lr

0800d252 <_raise_r>:
 800d252:	291f      	cmp	r1, #31
 800d254:	b538      	push	{r3, r4, r5, lr}
 800d256:	4605      	mov	r5, r0
 800d258:	460c      	mov	r4, r1
 800d25a:	d904      	bls.n	800d266 <_raise_r+0x14>
 800d25c:	2316      	movs	r3, #22
 800d25e:	6003      	str	r3, [r0, #0]
 800d260:	f04f 30ff 	mov.w	r0, #4294967295
 800d264:	bd38      	pop	{r3, r4, r5, pc}
 800d266:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d268:	b112      	cbz	r2, 800d270 <_raise_r+0x1e>
 800d26a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d26e:	b94b      	cbnz	r3, 800d284 <_raise_r+0x32>
 800d270:	4628      	mov	r0, r5
 800d272:	f000 f831 	bl	800d2d8 <_getpid_r>
 800d276:	4622      	mov	r2, r4
 800d278:	4601      	mov	r1, r0
 800d27a:	4628      	mov	r0, r5
 800d27c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d280:	f000 b818 	b.w	800d2b4 <_kill_r>
 800d284:	2b01      	cmp	r3, #1
 800d286:	d00a      	beq.n	800d29e <_raise_r+0x4c>
 800d288:	1c59      	adds	r1, r3, #1
 800d28a:	d103      	bne.n	800d294 <_raise_r+0x42>
 800d28c:	2316      	movs	r3, #22
 800d28e:	6003      	str	r3, [r0, #0]
 800d290:	2001      	movs	r0, #1
 800d292:	e7e7      	b.n	800d264 <_raise_r+0x12>
 800d294:	2100      	movs	r1, #0
 800d296:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d29a:	4620      	mov	r0, r4
 800d29c:	4798      	blx	r3
 800d29e:	2000      	movs	r0, #0
 800d2a0:	e7e0      	b.n	800d264 <_raise_r+0x12>
	...

0800d2a4 <raise>:
 800d2a4:	4b02      	ldr	r3, [pc, #8]	@ (800d2b0 <raise+0xc>)
 800d2a6:	4601      	mov	r1, r0
 800d2a8:	6818      	ldr	r0, [r3, #0]
 800d2aa:	f7ff bfd2 	b.w	800d252 <_raise_r>
 800d2ae:	bf00      	nop
 800d2b0:	200000a8 	.word	0x200000a8

0800d2b4 <_kill_r>:
 800d2b4:	b538      	push	{r3, r4, r5, lr}
 800d2b6:	4d07      	ldr	r5, [pc, #28]	@ (800d2d4 <_kill_r+0x20>)
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	4604      	mov	r4, r0
 800d2bc:	4608      	mov	r0, r1
 800d2be:	4611      	mov	r1, r2
 800d2c0:	602b      	str	r3, [r5, #0]
 800d2c2:	f7f6 fde9 	bl	8003e98 <_kill>
 800d2c6:	1c43      	adds	r3, r0, #1
 800d2c8:	d102      	bne.n	800d2d0 <_kill_r+0x1c>
 800d2ca:	682b      	ldr	r3, [r5, #0]
 800d2cc:	b103      	cbz	r3, 800d2d0 <_kill_r+0x1c>
 800d2ce:	6023      	str	r3, [r4, #0]
 800d2d0:	bd38      	pop	{r3, r4, r5, pc}
 800d2d2:	bf00      	nop
 800d2d4:	20000b44 	.word	0x20000b44

0800d2d8 <_getpid_r>:
 800d2d8:	f7f6 bdd6 	b.w	8003e88 <_getpid>

0800d2dc <atan2>:
 800d2dc:	f000 baa4 	b.w	800d828 <__ieee754_atan2>

0800d2e0 <sqrt>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	ed2d 8b02 	vpush	{d8}
 800d2e6:	ec55 4b10 	vmov	r4, r5, d0
 800d2ea:	f000 f9c5 	bl	800d678 <__ieee754_sqrt>
 800d2ee:	4622      	mov	r2, r4
 800d2f0:	462b      	mov	r3, r5
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	eeb0 8a40 	vmov.f32	s16, s0
 800d2fa:	eef0 8a60 	vmov.f32	s17, s1
 800d2fe:	f7f3 fc15 	bl	8000b2c <__aeabi_dcmpun>
 800d302:	b990      	cbnz	r0, 800d32a <sqrt+0x4a>
 800d304:	2200      	movs	r2, #0
 800d306:	2300      	movs	r3, #0
 800d308:	4620      	mov	r0, r4
 800d30a:	4629      	mov	r1, r5
 800d30c:	f7f3 fbe6 	bl	8000adc <__aeabi_dcmplt>
 800d310:	b158      	cbz	r0, 800d32a <sqrt+0x4a>
 800d312:	f7fc fced 	bl	8009cf0 <__errno>
 800d316:	2321      	movs	r3, #33	@ 0x21
 800d318:	6003      	str	r3, [r0, #0]
 800d31a:	2200      	movs	r2, #0
 800d31c:	2300      	movs	r3, #0
 800d31e:	4610      	mov	r0, r2
 800d320:	4619      	mov	r1, r3
 800d322:	f7f3 fa93 	bl	800084c <__aeabi_ddiv>
 800d326:	ec41 0b18 	vmov	d8, r0, r1
 800d32a:	eeb0 0a48 	vmov.f32	s0, s16
 800d32e:	eef0 0a68 	vmov.f32	s1, s17
 800d332:	ecbd 8b02 	vpop	{d8}
 800d336:	bd38      	pop	{r3, r4, r5, pc}

0800d338 <atan>:
 800d338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	ec55 4b10 	vmov	r4, r5, d0
 800d340:	4bbf      	ldr	r3, [pc, #764]	@ (800d640 <atan+0x308>)
 800d342:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d346:	429e      	cmp	r6, r3
 800d348:	46ab      	mov	fp, r5
 800d34a:	d918      	bls.n	800d37e <atan+0x46>
 800d34c:	4bbd      	ldr	r3, [pc, #756]	@ (800d644 <atan+0x30c>)
 800d34e:	429e      	cmp	r6, r3
 800d350:	d801      	bhi.n	800d356 <atan+0x1e>
 800d352:	d109      	bne.n	800d368 <atan+0x30>
 800d354:	b144      	cbz	r4, 800d368 <atan+0x30>
 800d356:	4622      	mov	r2, r4
 800d358:	462b      	mov	r3, r5
 800d35a:	4620      	mov	r0, r4
 800d35c:	4629      	mov	r1, r5
 800d35e:	f7f2 ff95 	bl	800028c <__adddf3>
 800d362:	4604      	mov	r4, r0
 800d364:	460d      	mov	r5, r1
 800d366:	e006      	b.n	800d376 <atan+0x3e>
 800d368:	f1bb 0f00 	cmp.w	fp, #0
 800d36c:	f340 812b 	ble.w	800d5c6 <atan+0x28e>
 800d370:	a597      	add	r5, pc, #604	@ (adr r5, 800d5d0 <atan+0x298>)
 800d372:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d376:	ec45 4b10 	vmov	d0, r4, r5
 800d37a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d37e:	4bb2      	ldr	r3, [pc, #712]	@ (800d648 <atan+0x310>)
 800d380:	429e      	cmp	r6, r3
 800d382:	d813      	bhi.n	800d3ac <atan+0x74>
 800d384:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d388:	429e      	cmp	r6, r3
 800d38a:	d80c      	bhi.n	800d3a6 <atan+0x6e>
 800d38c:	a392      	add	r3, pc, #584	@ (adr r3, 800d5d8 <atan+0x2a0>)
 800d38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d392:	4620      	mov	r0, r4
 800d394:	4629      	mov	r1, r5
 800d396:	f7f2 ff79 	bl	800028c <__adddf3>
 800d39a:	4bac      	ldr	r3, [pc, #688]	@ (800d64c <atan+0x314>)
 800d39c:	2200      	movs	r2, #0
 800d39e:	f7f3 fbbb 	bl	8000b18 <__aeabi_dcmpgt>
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	d1e7      	bne.n	800d376 <atan+0x3e>
 800d3a6:	f04f 3aff 	mov.w	sl, #4294967295
 800d3aa:	e029      	b.n	800d400 <atan+0xc8>
 800d3ac:	f000 f95c 	bl	800d668 <fabs>
 800d3b0:	4ba7      	ldr	r3, [pc, #668]	@ (800d650 <atan+0x318>)
 800d3b2:	429e      	cmp	r6, r3
 800d3b4:	ec55 4b10 	vmov	r4, r5, d0
 800d3b8:	f200 80bc 	bhi.w	800d534 <atan+0x1fc>
 800d3bc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d3c0:	429e      	cmp	r6, r3
 800d3c2:	f200 809e 	bhi.w	800d502 <atan+0x1ca>
 800d3c6:	4622      	mov	r2, r4
 800d3c8:	462b      	mov	r3, r5
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	f7f2 ff5d 	bl	800028c <__adddf3>
 800d3d2:	4b9e      	ldr	r3, [pc, #632]	@ (800d64c <atan+0x314>)
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	f7f2 ff57 	bl	8000288 <__aeabi_dsub>
 800d3da:	2200      	movs	r2, #0
 800d3dc:	4606      	mov	r6, r0
 800d3de:	460f      	mov	r7, r1
 800d3e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d3e4:	4620      	mov	r0, r4
 800d3e6:	4629      	mov	r1, r5
 800d3e8:	f7f2 ff50 	bl	800028c <__adddf3>
 800d3ec:	4602      	mov	r2, r0
 800d3ee:	460b      	mov	r3, r1
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	4639      	mov	r1, r7
 800d3f4:	f7f3 fa2a 	bl	800084c <__aeabi_ddiv>
 800d3f8:	f04f 0a00 	mov.w	sl, #0
 800d3fc:	4604      	mov	r4, r0
 800d3fe:	460d      	mov	r5, r1
 800d400:	4622      	mov	r2, r4
 800d402:	462b      	mov	r3, r5
 800d404:	4620      	mov	r0, r4
 800d406:	4629      	mov	r1, r5
 800d408:	f7f3 f8f6 	bl	80005f8 <__aeabi_dmul>
 800d40c:	4602      	mov	r2, r0
 800d40e:	460b      	mov	r3, r1
 800d410:	4680      	mov	r8, r0
 800d412:	4689      	mov	r9, r1
 800d414:	f7f3 f8f0 	bl	80005f8 <__aeabi_dmul>
 800d418:	a371      	add	r3, pc, #452	@ (adr r3, 800d5e0 <atan+0x2a8>)
 800d41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d41e:	4606      	mov	r6, r0
 800d420:	460f      	mov	r7, r1
 800d422:	f7f3 f8e9 	bl	80005f8 <__aeabi_dmul>
 800d426:	a370      	add	r3, pc, #448	@ (adr r3, 800d5e8 <atan+0x2b0>)
 800d428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42c:	f7f2 ff2e 	bl	800028c <__adddf3>
 800d430:	4632      	mov	r2, r6
 800d432:	463b      	mov	r3, r7
 800d434:	f7f3 f8e0 	bl	80005f8 <__aeabi_dmul>
 800d438:	a36d      	add	r3, pc, #436	@ (adr r3, 800d5f0 <atan+0x2b8>)
 800d43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43e:	f7f2 ff25 	bl	800028c <__adddf3>
 800d442:	4632      	mov	r2, r6
 800d444:	463b      	mov	r3, r7
 800d446:	f7f3 f8d7 	bl	80005f8 <__aeabi_dmul>
 800d44a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d5f8 <atan+0x2c0>)
 800d44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d450:	f7f2 ff1c 	bl	800028c <__adddf3>
 800d454:	4632      	mov	r2, r6
 800d456:	463b      	mov	r3, r7
 800d458:	f7f3 f8ce 	bl	80005f8 <__aeabi_dmul>
 800d45c:	a368      	add	r3, pc, #416	@ (adr r3, 800d600 <atan+0x2c8>)
 800d45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d462:	f7f2 ff13 	bl	800028c <__adddf3>
 800d466:	4632      	mov	r2, r6
 800d468:	463b      	mov	r3, r7
 800d46a:	f7f3 f8c5 	bl	80005f8 <__aeabi_dmul>
 800d46e:	a366      	add	r3, pc, #408	@ (adr r3, 800d608 <atan+0x2d0>)
 800d470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d474:	f7f2 ff0a 	bl	800028c <__adddf3>
 800d478:	4642      	mov	r2, r8
 800d47a:	464b      	mov	r3, r9
 800d47c:	f7f3 f8bc 	bl	80005f8 <__aeabi_dmul>
 800d480:	a363      	add	r3, pc, #396	@ (adr r3, 800d610 <atan+0x2d8>)
 800d482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d486:	4680      	mov	r8, r0
 800d488:	4689      	mov	r9, r1
 800d48a:	4630      	mov	r0, r6
 800d48c:	4639      	mov	r1, r7
 800d48e:	f7f3 f8b3 	bl	80005f8 <__aeabi_dmul>
 800d492:	a361      	add	r3, pc, #388	@ (adr r3, 800d618 <atan+0x2e0>)
 800d494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d498:	f7f2 fef6 	bl	8000288 <__aeabi_dsub>
 800d49c:	4632      	mov	r2, r6
 800d49e:	463b      	mov	r3, r7
 800d4a0:	f7f3 f8aa 	bl	80005f8 <__aeabi_dmul>
 800d4a4:	a35e      	add	r3, pc, #376	@ (adr r3, 800d620 <atan+0x2e8>)
 800d4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4aa:	f7f2 feed 	bl	8000288 <__aeabi_dsub>
 800d4ae:	4632      	mov	r2, r6
 800d4b0:	463b      	mov	r3, r7
 800d4b2:	f7f3 f8a1 	bl	80005f8 <__aeabi_dmul>
 800d4b6:	a35c      	add	r3, pc, #368	@ (adr r3, 800d628 <atan+0x2f0>)
 800d4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4bc:	f7f2 fee4 	bl	8000288 <__aeabi_dsub>
 800d4c0:	4632      	mov	r2, r6
 800d4c2:	463b      	mov	r3, r7
 800d4c4:	f7f3 f898 	bl	80005f8 <__aeabi_dmul>
 800d4c8:	a359      	add	r3, pc, #356	@ (adr r3, 800d630 <atan+0x2f8>)
 800d4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ce:	f7f2 fedb 	bl	8000288 <__aeabi_dsub>
 800d4d2:	4632      	mov	r2, r6
 800d4d4:	463b      	mov	r3, r7
 800d4d6:	f7f3 f88f 	bl	80005f8 <__aeabi_dmul>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	460b      	mov	r3, r1
 800d4de:	4640      	mov	r0, r8
 800d4e0:	4649      	mov	r1, r9
 800d4e2:	f7f2 fed3 	bl	800028c <__adddf3>
 800d4e6:	4622      	mov	r2, r4
 800d4e8:	462b      	mov	r3, r5
 800d4ea:	f7f3 f885 	bl	80005f8 <__aeabi_dmul>
 800d4ee:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	460b      	mov	r3, r1
 800d4f6:	d148      	bne.n	800d58a <atan+0x252>
 800d4f8:	4620      	mov	r0, r4
 800d4fa:	4629      	mov	r1, r5
 800d4fc:	f7f2 fec4 	bl	8000288 <__aeabi_dsub>
 800d500:	e72f      	b.n	800d362 <atan+0x2a>
 800d502:	4b52      	ldr	r3, [pc, #328]	@ (800d64c <atan+0x314>)
 800d504:	2200      	movs	r2, #0
 800d506:	4620      	mov	r0, r4
 800d508:	4629      	mov	r1, r5
 800d50a:	f7f2 febd 	bl	8000288 <__aeabi_dsub>
 800d50e:	4b4f      	ldr	r3, [pc, #316]	@ (800d64c <atan+0x314>)
 800d510:	4606      	mov	r6, r0
 800d512:	460f      	mov	r7, r1
 800d514:	2200      	movs	r2, #0
 800d516:	4620      	mov	r0, r4
 800d518:	4629      	mov	r1, r5
 800d51a:	f7f2 feb7 	bl	800028c <__adddf3>
 800d51e:	4602      	mov	r2, r0
 800d520:	460b      	mov	r3, r1
 800d522:	4630      	mov	r0, r6
 800d524:	4639      	mov	r1, r7
 800d526:	f7f3 f991 	bl	800084c <__aeabi_ddiv>
 800d52a:	f04f 0a01 	mov.w	sl, #1
 800d52e:	4604      	mov	r4, r0
 800d530:	460d      	mov	r5, r1
 800d532:	e765      	b.n	800d400 <atan+0xc8>
 800d534:	4b47      	ldr	r3, [pc, #284]	@ (800d654 <atan+0x31c>)
 800d536:	429e      	cmp	r6, r3
 800d538:	d21c      	bcs.n	800d574 <atan+0x23c>
 800d53a:	4b47      	ldr	r3, [pc, #284]	@ (800d658 <atan+0x320>)
 800d53c:	2200      	movs	r2, #0
 800d53e:	4620      	mov	r0, r4
 800d540:	4629      	mov	r1, r5
 800d542:	f7f2 fea1 	bl	8000288 <__aeabi_dsub>
 800d546:	4b44      	ldr	r3, [pc, #272]	@ (800d658 <atan+0x320>)
 800d548:	4606      	mov	r6, r0
 800d54a:	460f      	mov	r7, r1
 800d54c:	2200      	movs	r2, #0
 800d54e:	4620      	mov	r0, r4
 800d550:	4629      	mov	r1, r5
 800d552:	f7f3 f851 	bl	80005f8 <__aeabi_dmul>
 800d556:	4b3d      	ldr	r3, [pc, #244]	@ (800d64c <atan+0x314>)
 800d558:	2200      	movs	r2, #0
 800d55a:	f7f2 fe97 	bl	800028c <__adddf3>
 800d55e:	4602      	mov	r2, r0
 800d560:	460b      	mov	r3, r1
 800d562:	4630      	mov	r0, r6
 800d564:	4639      	mov	r1, r7
 800d566:	f7f3 f971 	bl	800084c <__aeabi_ddiv>
 800d56a:	f04f 0a02 	mov.w	sl, #2
 800d56e:	4604      	mov	r4, r0
 800d570:	460d      	mov	r5, r1
 800d572:	e745      	b.n	800d400 <atan+0xc8>
 800d574:	4622      	mov	r2, r4
 800d576:	462b      	mov	r3, r5
 800d578:	4938      	ldr	r1, [pc, #224]	@ (800d65c <atan+0x324>)
 800d57a:	2000      	movs	r0, #0
 800d57c:	f7f3 f966 	bl	800084c <__aeabi_ddiv>
 800d580:	f04f 0a03 	mov.w	sl, #3
 800d584:	4604      	mov	r4, r0
 800d586:	460d      	mov	r5, r1
 800d588:	e73a      	b.n	800d400 <atan+0xc8>
 800d58a:	4b35      	ldr	r3, [pc, #212]	@ (800d660 <atan+0x328>)
 800d58c:	4e35      	ldr	r6, [pc, #212]	@ (800d664 <atan+0x32c>)
 800d58e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d596:	f7f2 fe77 	bl	8000288 <__aeabi_dsub>
 800d59a:	4622      	mov	r2, r4
 800d59c:	462b      	mov	r3, r5
 800d59e:	f7f2 fe73 	bl	8000288 <__aeabi_dsub>
 800d5a2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d5ae:	f7f2 fe6b 	bl	8000288 <__aeabi_dsub>
 800d5b2:	f1bb 0f00 	cmp.w	fp, #0
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	460d      	mov	r5, r1
 800d5ba:	f6bf aedc 	bge.w	800d376 <atan+0x3e>
 800d5be:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5c2:	461d      	mov	r5, r3
 800d5c4:	e6d7      	b.n	800d376 <atan+0x3e>
 800d5c6:	a51c      	add	r5, pc, #112	@ (adr r5, 800d638 <atan+0x300>)
 800d5c8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d5cc:	e6d3      	b.n	800d376 <atan+0x3e>
 800d5ce:	bf00      	nop
 800d5d0:	54442d18 	.word	0x54442d18
 800d5d4:	3ff921fb 	.word	0x3ff921fb
 800d5d8:	8800759c 	.word	0x8800759c
 800d5dc:	7e37e43c 	.word	0x7e37e43c
 800d5e0:	e322da11 	.word	0xe322da11
 800d5e4:	3f90ad3a 	.word	0x3f90ad3a
 800d5e8:	24760deb 	.word	0x24760deb
 800d5ec:	3fa97b4b 	.word	0x3fa97b4b
 800d5f0:	a0d03d51 	.word	0xa0d03d51
 800d5f4:	3fb10d66 	.word	0x3fb10d66
 800d5f8:	c54c206e 	.word	0xc54c206e
 800d5fc:	3fb745cd 	.word	0x3fb745cd
 800d600:	920083ff 	.word	0x920083ff
 800d604:	3fc24924 	.word	0x3fc24924
 800d608:	5555550d 	.word	0x5555550d
 800d60c:	3fd55555 	.word	0x3fd55555
 800d610:	2c6a6c2f 	.word	0x2c6a6c2f
 800d614:	bfa2b444 	.word	0xbfa2b444
 800d618:	52defd9a 	.word	0x52defd9a
 800d61c:	3fadde2d 	.word	0x3fadde2d
 800d620:	af749a6d 	.word	0xaf749a6d
 800d624:	3fb3b0f2 	.word	0x3fb3b0f2
 800d628:	fe231671 	.word	0xfe231671
 800d62c:	3fbc71c6 	.word	0x3fbc71c6
 800d630:	9998ebc4 	.word	0x9998ebc4
 800d634:	3fc99999 	.word	0x3fc99999
 800d638:	54442d18 	.word	0x54442d18
 800d63c:	bff921fb 	.word	0xbff921fb
 800d640:	440fffff 	.word	0x440fffff
 800d644:	7ff00000 	.word	0x7ff00000
 800d648:	3fdbffff 	.word	0x3fdbffff
 800d64c:	3ff00000 	.word	0x3ff00000
 800d650:	3ff2ffff 	.word	0x3ff2ffff
 800d654:	40038000 	.word	0x40038000
 800d658:	3ff80000 	.word	0x3ff80000
 800d65c:	bff00000 	.word	0xbff00000
 800d660:	0800e578 	.word	0x0800e578
 800d664:	0800e598 	.word	0x0800e598

0800d668 <fabs>:
 800d668:	ec51 0b10 	vmov	r0, r1, d0
 800d66c:	4602      	mov	r2, r0
 800d66e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d672:	ec43 2b10 	vmov	d0, r2, r3
 800d676:	4770      	bx	lr

0800d678 <__ieee754_sqrt>:
 800d678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d67c:	4a66      	ldr	r2, [pc, #408]	@ (800d818 <__ieee754_sqrt+0x1a0>)
 800d67e:	ec55 4b10 	vmov	r4, r5, d0
 800d682:	43aa      	bics	r2, r5
 800d684:	462b      	mov	r3, r5
 800d686:	4621      	mov	r1, r4
 800d688:	d110      	bne.n	800d6ac <__ieee754_sqrt+0x34>
 800d68a:	4622      	mov	r2, r4
 800d68c:	4620      	mov	r0, r4
 800d68e:	4629      	mov	r1, r5
 800d690:	f7f2 ffb2 	bl	80005f8 <__aeabi_dmul>
 800d694:	4602      	mov	r2, r0
 800d696:	460b      	mov	r3, r1
 800d698:	4620      	mov	r0, r4
 800d69a:	4629      	mov	r1, r5
 800d69c:	f7f2 fdf6 	bl	800028c <__adddf3>
 800d6a0:	4604      	mov	r4, r0
 800d6a2:	460d      	mov	r5, r1
 800d6a4:	ec45 4b10 	vmov	d0, r4, r5
 800d6a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6ac:	2d00      	cmp	r5, #0
 800d6ae:	dc0e      	bgt.n	800d6ce <__ieee754_sqrt+0x56>
 800d6b0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800d6b4:	4322      	orrs	r2, r4
 800d6b6:	d0f5      	beq.n	800d6a4 <__ieee754_sqrt+0x2c>
 800d6b8:	b19d      	cbz	r5, 800d6e2 <__ieee754_sqrt+0x6a>
 800d6ba:	4622      	mov	r2, r4
 800d6bc:	4620      	mov	r0, r4
 800d6be:	4629      	mov	r1, r5
 800d6c0:	f7f2 fde2 	bl	8000288 <__aeabi_dsub>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	460b      	mov	r3, r1
 800d6c8:	f7f3 f8c0 	bl	800084c <__aeabi_ddiv>
 800d6cc:	e7e8      	b.n	800d6a0 <__ieee754_sqrt+0x28>
 800d6ce:	152a      	asrs	r2, r5, #20
 800d6d0:	d115      	bne.n	800d6fe <__ieee754_sqrt+0x86>
 800d6d2:	2000      	movs	r0, #0
 800d6d4:	e009      	b.n	800d6ea <__ieee754_sqrt+0x72>
 800d6d6:	0acb      	lsrs	r3, r1, #11
 800d6d8:	3a15      	subs	r2, #21
 800d6da:	0549      	lsls	r1, r1, #21
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d0fa      	beq.n	800d6d6 <__ieee754_sqrt+0x5e>
 800d6e0:	e7f7      	b.n	800d6d2 <__ieee754_sqrt+0x5a>
 800d6e2:	462a      	mov	r2, r5
 800d6e4:	e7fa      	b.n	800d6dc <__ieee754_sqrt+0x64>
 800d6e6:	005b      	lsls	r3, r3, #1
 800d6e8:	3001      	adds	r0, #1
 800d6ea:	02dc      	lsls	r4, r3, #11
 800d6ec:	d5fb      	bpl.n	800d6e6 <__ieee754_sqrt+0x6e>
 800d6ee:	1e44      	subs	r4, r0, #1
 800d6f0:	1b12      	subs	r2, r2, r4
 800d6f2:	f1c0 0420 	rsb	r4, r0, #32
 800d6f6:	fa21 f404 	lsr.w	r4, r1, r4
 800d6fa:	4323      	orrs	r3, r4
 800d6fc:	4081      	lsls	r1, r0
 800d6fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d702:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800d706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d70a:	07d2      	lsls	r2, r2, #31
 800d70c:	bf5c      	itt	pl
 800d70e:	005b      	lslpl	r3, r3, #1
 800d710:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800d714:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d718:	bf58      	it	pl
 800d71a:	0049      	lslpl	r1, r1, #1
 800d71c:	2600      	movs	r6, #0
 800d71e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800d722:	107f      	asrs	r7, r7, #1
 800d724:	0049      	lsls	r1, r1, #1
 800d726:	2016      	movs	r0, #22
 800d728:	4632      	mov	r2, r6
 800d72a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800d72e:	1915      	adds	r5, r2, r4
 800d730:	429d      	cmp	r5, r3
 800d732:	bfde      	ittt	le
 800d734:	192a      	addle	r2, r5, r4
 800d736:	1b5b      	suble	r3, r3, r5
 800d738:	1936      	addle	r6, r6, r4
 800d73a:	0fcd      	lsrs	r5, r1, #31
 800d73c:	3801      	subs	r0, #1
 800d73e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800d742:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d746:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800d74a:	d1f0      	bne.n	800d72e <__ieee754_sqrt+0xb6>
 800d74c:	4605      	mov	r5, r0
 800d74e:	2420      	movs	r4, #32
 800d750:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800d754:	4293      	cmp	r3, r2
 800d756:	eb0c 0e00 	add.w	lr, ip, r0
 800d75a:	dc02      	bgt.n	800d762 <__ieee754_sqrt+0xea>
 800d75c:	d113      	bne.n	800d786 <__ieee754_sqrt+0x10e>
 800d75e:	458e      	cmp	lr, r1
 800d760:	d811      	bhi.n	800d786 <__ieee754_sqrt+0x10e>
 800d762:	f1be 0f00 	cmp.w	lr, #0
 800d766:	eb0e 000c 	add.w	r0, lr, ip
 800d76a:	da3f      	bge.n	800d7ec <__ieee754_sqrt+0x174>
 800d76c:	2800      	cmp	r0, #0
 800d76e:	db3d      	blt.n	800d7ec <__ieee754_sqrt+0x174>
 800d770:	f102 0801 	add.w	r8, r2, #1
 800d774:	1a9b      	subs	r3, r3, r2
 800d776:	458e      	cmp	lr, r1
 800d778:	bf88      	it	hi
 800d77a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d77e:	eba1 010e 	sub.w	r1, r1, lr
 800d782:	4465      	add	r5, ip
 800d784:	4642      	mov	r2, r8
 800d786:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800d78a:	3c01      	subs	r4, #1
 800d78c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800d790:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d794:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800d798:	d1dc      	bne.n	800d754 <__ieee754_sqrt+0xdc>
 800d79a:	4319      	orrs	r1, r3
 800d79c:	d01b      	beq.n	800d7d6 <__ieee754_sqrt+0x15e>
 800d79e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800d81c <__ieee754_sqrt+0x1a4>
 800d7a2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800d820 <__ieee754_sqrt+0x1a8>
 800d7a6:	e9da 0100 	ldrd	r0, r1, [sl]
 800d7aa:	e9db 2300 	ldrd	r2, r3, [fp]
 800d7ae:	f7f2 fd6b 	bl	8000288 <__aeabi_dsub>
 800d7b2:	e9da 8900 	ldrd	r8, r9, [sl]
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	4640      	mov	r0, r8
 800d7bc:	4649      	mov	r1, r9
 800d7be:	f7f3 f997 	bl	8000af0 <__aeabi_dcmple>
 800d7c2:	b140      	cbz	r0, 800d7d6 <__ieee754_sqrt+0x15e>
 800d7c4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800d7c8:	e9da 0100 	ldrd	r0, r1, [sl]
 800d7cc:	e9db 2300 	ldrd	r2, r3, [fp]
 800d7d0:	d10e      	bne.n	800d7f0 <__ieee754_sqrt+0x178>
 800d7d2:	3601      	adds	r6, #1
 800d7d4:	4625      	mov	r5, r4
 800d7d6:	1073      	asrs	r3, r6, #1
 800d7d8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800d7dc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800d7e0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800d7e4:	086b      	lsrs	r3, r5, #1
 800d7e6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800d7ea:	e759      	b.n	800d6a0 <__ieee754_sqrt+0x28>
 800d7ec:	4690      	mov	r8, r2
 800d7ee:	e7c1      	b.n	800d774 <__ieee754_sqrt+0xfc>
 800d7f0:	f7f2 fd4c 	bl	800028c <__adddf3>
 800d7f4:	e9da 8900 	ldrd	r8, r9, [sl]
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	460b      	mov	r3, r1
 800d7fc:	4640      	mov	r0, r8
 800d7fe:	4649      	mov	r1, r9
 800d800:	f7f3 f96c 	bl	8000adc <__aeabi_dcmplt>
 800d804:	b120      	cbz	r0, 800d810 <__ieee754_sqrt+0x198>
 800d806:	1cab      	adds	r3, r5, #2
 800d808:	bf08      	it	eq
 800d80a:	3601      	addeq	r6, #1
 800d80c:	3502      	adds	r5, #2
 800d80e:	e7e2      	b.n	800d7d6 <__ieee754_sqrt+0x15e>
 800d810:	1c6b      	adds	r3, r5, #1
 800d812:	f023 0501 	bic.w	r5, r3, #1
 800d816:	e7de      	b.n	800d7d6 <__ieee754_sqrt+0x15e>
 800d818:	7ff00000 	.word	0x7ff00000
 800d81c:	0800e5c0 	.word	0x0800e5c0
 800d820:	0800e5b8 	.word	0x0800e5b8
 800d824:	00000000 	.word	0x00000000

0800d828 <__ieee754_atan2>:
 800d828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d82c:	ec57 6b11 	vmov	r6, r7, d1
 800d830:	4273      	negs	r3, r6
 800d832:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800d9b0 <__ieee754_atan2+0x188>
 800d836:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800d83a:	4333      	orrs	r3, r6
 800d83c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d840:	4543      	cmp	r3, r8
 800d842:	ec51 0b10 	vmov	r0, r1, d0
 800d846:	4635      	mov	r5, r6
 800d848:	d809      	bhi.n	800d85e <__ieee754_atan2+0x36>
 800d84a:	4244      	negs	r4, r0
 800d84c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d850:	4304      	orrs	r4, r0
 800d852:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d856:	4544      	cmp	r4, r8
 800d858:	468e      	mov	lr, r1
 800d85a:	4681      	mov	r9, r0
 800d85c:	d907      	bls.n	800d86e <__ieee754_atan2+0x46>
 800d85e:	4632      	mov	r2, r6
 800d860:	463b      	mov	r3, r7
 800d862:	f7f2 fd13 	bl	800028c <__adddf3>
 800d866:	ec41 0b10 	vmov	d0, r0, r1
 800d86a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800d872:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800d876:	4334      	orrs	r4, r6
 800d878:	d103      	bne.n	800d882 <__ieee754_atan2+0x5a>
 800d87a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d87e:	f7ff bd5b 	b.w	800d338 <atan>
 800d882:	17bc      	asrs	r4, r7, #30
 800d884:	f004 0402 	and.w	r4, r4, #2
 800d888:	ea53 0909 	orrs.w	r9, r3, r9
 800d88c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d890:	d107      	bne.n	800d8a2 <__ieee754_atan2+0x7a>
 800d892:	2c02      	cmp	r4, #2
 800d894:	d05f      	beq.n	800d956 <__ieee754_atan2+0x12e>
 800d896:	2c03      	cmp	r4, #3
 800d898:	d1e5      	bne.n	800d866 <__ieee754_atan2+0x3e>
 800d89a:	a143      	add	r1, pc, #268	@ (adr r1, 800d9a8 <__ieee754_atan2+0x180>)
 800d89c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8a0:	e7e1      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d8a2:	4315      	orrs	r5, r2
 800d8a4:	d106      	bne.n	800d8b4 <__ieee754_atan2+0x8c>
 800d8a6:	f1be 0f00 	cmp.w	lr, #0
 800d8aa:	db5f      	blt.n	800d96c <__ieee754_atan2+0x144>
 800d8ac:	a136      	add	r1, pc, #216	@ (adr r1, 800d988 <__ieee754_atan2+0x160>)
 800d8ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8b2:	e7d8      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d8b4:	4542      	cmp	r2, r8
 800d8b6:	d10f      	bne.n	800d8d8 <__ieee754_atan2+0xb0>
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	f104 34ff 	add.w	r4, r4, #4294967295
 800d8be:	d107      	bne.n	800d8d0 <__ieee754_atan2+0xa8>
 800d8c0:	2c02      	cmp	r4, #2
 800d8c2:	d84c      	bhi.n	800d95e <__ieee754_atan2+0x136>
 800d8c4:	4b36      	ldr	r3, [pc, #216]	@ (800d9a0 <__ieee754_atan2+0x178>)
 800d8c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d8ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d8ce:	e7ca      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d8d0:	2c02      	cmp	r4, #2
 800d8d2:	d848      	bhi.n	800d966 <__ieee754_atan2+0x13e>
 800d8d4:	4b33      	ldr	r3, [pc, #204]	@ (800d9a4 <__ieee754_atan2+0x17c>)
 800d8d6:	e7f6      	b.n	800d8c6 <__ieee754_atan2+0x9e>
 800d8d8:	4543      	cmp	r3, r8
 800d8da:	d0e4      	beq.n	800d8a6 <__ieee754_atan2+0x7e>
 800d8dc:	1a9b      	subs	r3, r3, r2
 800d8de:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800d8e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d8e6:	da1e      	bge.n	800d926 <__ieee754_atan2+0xfe>
 800d8e8:	2f00      	cmp	r7, #0
 800d8ea:	da01      	bge.n	800d8f0 <__ieee754_atan2+0xc8>
 800d8ec:	323c      	adds	r2, #60	@ 0x3c
 800d8ee:	db1e      	blt.n	800d92e <__ieee754_atan2+0x106>
 800d8f0:	4632      	mov	r2, r6
 800d8f2:	463b      	mov	r3, r7
 800d8f4:	f7f2 ffaa 	bl	800084c <__aeabi_ddiv>
 800d8f8:	ec41 0b10 	vmov	d0, r0, r1
 800d8fc:	f7ff feb4 	bl	800d668 <fabs>
 800d900:	f7ff fd1a 	bl	800d338 <atan>
 800d904:	ec51 0b10 	vmov	r0, r1, d0
 800d908:	2c01      	cmp	r4, #1
 800d90a:	d013      	beq.n	800d934 <__ieee754_atan2+0x10c>
 800d90c:	2c02      	cmp	r4, #2
 800d90e:	d015      	beq.n	800d93c <__ieee754_atan2+0x114>
 800d910:	2c00      	cmp	r4, #0
 800d912:	d0a8      	beq.n	800d866 <__ieee754_atan2+0x3e>
 800d914:	a318      	add	r3, pc, #96	@ (adr r3, 800d978 <__ieee754_atan2+0x150>)
 800d916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d91a:	f7f2 fcb5 	bl	8000288 <__aeabi_dsub>
 800d91e:	a318      	add	r3, pc, #96	@ (adr r3, 800d980 <__ieee754_atan2+0x158>)
 800d920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d924:	e014      	b.n	800d950 <__ieee754_atan2+0x128>
 800d926:	a118      	add	r1, pc, #96	@ (adr r1, 800d988 <__ieee754_atan2+0x160>)
 800d928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d92c:	e7ec      	b.n	800d908 <__ieee754_atan2+0xe0>
 800d92e:	2000      	movs	r0, #0
 800d930:	2100      	movs	r1, #0
 800d932:	e7e9      	b.n	800d908 <__ieee754_atan2+0xe0>
 800d934:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d938:	4619      	mov	r1, r3
 800d93a:	e794      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d93c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d978 <__ieee754_atan2+0x150>)
 800d93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d942:	f7f2 fca1 	bl	8000288 <__aeabi_dsub>
 800d946:	4602      	mov	r2, r0
 800d948:	460b      	mov	r3, r1
 800d94a:	a10d      	add	r1, pc, #52	@ (adr r1, 800d980 <__ieee754_atan2+0x158>)
 800d94c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d950:	f7f2 fc9a 	bl	8000288 <__aeabi_dsub>
 800d954:	e787      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d956:	a10a      	add	r1, pc, #40	@ (adr r1, 800d980 <__ieee754_atan2+0x158>)
 800d958:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d95c:	e783      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d95e:	a10c      	add	r1, pc, #48	@ (adr r1, 800d990 <__ieee754_atan2+0x168>)
 800d960:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d964:	e77f      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d966:	2000      	movs	r0, #0
 800d968:	2100      	movs	r1, #0
 800d96a:	e77c      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d96c:	a10a      	add	r1, pc, #40	@ (adr r1, 800d998 <__ieee754_atan2+0x170>)
 800d96e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d972:	e778      	b.n	800d866 <__ieee754_atan2+0x3e>
 800d974:	f3af 8000 	nop.w
 800d978:	33145c07 	.word	0x33145c07
 800d97c:	3ca1a626 	.word	0x3ca1a626
 800d980:	54442d18 	.word	0x54442d18
 800d984:	400921fb 	.word	0x400921fb
 800d988:	54442d18 	.word	0x54442d18
 800d98c:	3ff921fb 	.word	0x3ff921fb
 800d990:	54442d18 	.word	0x54442d18
 800d994:	3fe921fb 	.word	0x3fe921fb
 800d998:	54442d18 	.word	0x54442d18
 800d99c:	bff921fb 	.word	0xbff921fb
 800d9a0:	0800e5e0 	.word	0x0800e5e0
 800d9a4:	0800e5c8 	.word	0x0800e5c8
 800d9a8:	54442d18 	.word	0x54442d18
 800d9ac:	c00921fb 	.word	0xc00921fb
 800d9b0:	7ff00000 	.word	0x7ff00000

0800d9b4 <_init>:
 800d9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9b6:	bf00      	nop
 800d9b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ba:	bc08      	pop	{r3}
 800d9bc:	469e      	mov	lr, r3
 800d9be:	4770      	bx	lr

0800d9c0 <_fini>:
 800d9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9c2:	bf00      	nop
 800d9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9c6:	bc08      	pop	{r3}
 800d9c8:	469e      	mov	lr, r3
 800d9ca:	4770      	bx	lr
