var g_data = {"131":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/gen_merged_slice/i_multifmt_slice/gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_cast_multi/i_lzc","l":"Verilog","sn":280,"ln":284,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":128,"b":1},{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_cast_multi","s":129,"b":1},{"n":"i_lzc","s":131,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"129":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/gen_merged_slice/i_multifmt_slice/gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_cast_multi","l":"Verilog","sn":258,"ln":337,"du":{"n":"work.fpnew_cast_multi","s":97,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":128,"b":1},{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_cast_multi","s":129,"z":1}],"children":[{"n":"i_lzc","id":131,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1,0]}}},"128":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/gen_merged_slice/i_multifmt_slice","l":"Verilog","sn":257,"ln":187,"du":{"n":"work.fpnew_opgroup_multifmt_slice","s":75,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":128,"z":1}],"children":[{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_cast_multi","id":129,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1,0]}}},"134":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","l":"Verilog","sn":264,"ln":215,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"i_arbiter","s":133,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","s":134,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"135":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","l":"Verilog","sn":264,"ln":224,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"i_arbiter","s":133,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","s":135,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"133":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block/i_arbiter","l":"Verilog","sn":257,"ln":226,"du":{"n":"work.rr_arb_tree","s":81,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"b":1},{"n":"i_arbiter","s":133,"z":1}],"children":[{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","id":135,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","id":134,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"127":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[3]/i_opgroup_block","l":"Verilog","sn":256,"ln":130,"du":{"n":"work.fpnew_opgroup_block","s":74,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[3]/i_opgroup_block","s":127,"z":1}],"children":[{"n":"i_arbiter","id":133,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_merged_slice/i_multifmt_slice","id":128,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[11,11,0]}}},"141":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[2]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","l":"Verilog","sn":264,"ln":215,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[2]/i_opgroup_block","s":136,"b":1},{"n":"i_arbiter","s":140,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","s":141,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"142":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[2]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","l":"Verilog","sn":264,"ln":224,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[2]/i_opgroup_block","s":136,"b":1},{"n":"i_arbiter","s":140,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","s":142,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"140":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[2]/i_opgroup_block/i_arbiter","l":"Verilog","sn":257,"ln":226,"du":{"n":"work.rr_arb_tree","s":81,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[2]/i_opgroup_block","s":136,"b":1},{"n":"i_arbiter","s":140,"z":1}],"children":[{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","id":142,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","id":141,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"136":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[2]/i_opgroup_block","l":"Verilog","sn":256,"ln":130,"du":{"n":"work.fpnew_opgroup_block","s":74,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[2]/i_opgroup_block","s":136,"z":1}],"children":[{"n":"i_arbiter","id":140,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}}},"169":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","l":"Verilog","sn":264,"ln":215,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[1]/i_opgroup_block","s":143,"b":1},{"n":"i_arbiter","s":168,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","s":169,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"170":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","l":"Verilog","sn":264,"ln":224,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[1]/i_opgroup_block","s":143,"b":1},{"n":"i_arbiter","s":168,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","s":170,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"168":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1]/i_opgroup_block/i_arbiter","l":"Verilog","sn":257,"ln":226,"du":{"n":"work.rr_arb_tree","s":81,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[1]/i_opgroup_block","s":143,"b":1},{"n":"i_arbiter","s":168,"z":1}],"children":[{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","id":170,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","id":169,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"143":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1]/i_opgroup_block","l":"Verilog","sn":256,"ln":130,"du":{"n":"work.fpnew_opgroup_block","s":74,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[1]/i_opgroup_block","s":143,"z":1}],"children":[{"n":"i_arbiter","id":168,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}}},"175":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/gen_merged_slice/i_multifmt_slice/gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_fma_multi/i_lzc","l":"Verilog","sn":259,"ln":600,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":172,"b":1},{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_fma_multi","s":173,"b":1},{"n":"i_lzc","s":175,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"173":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/gen_merged_slice/i_multifmt_slice/gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_fma_multi","l":"Verilog","sn":258,"ln":229,"du":{"n":"work.fpnew_fma_multi","s":76,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":172,"b":1},{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_fma_multi","s":173,"z":1}],"children":[{"n":"i_lzc","id":175,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1,0]}}},"172":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/gen_merged_slice/i_multifmt_slice","l":"Verilog","sn":257,"ln":187,"du":{"n":"work.fpnew_opgroup_multifmt_slice","s":75,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"gen_merged_slice/i_multifmt_slice","s":172,"z":1}],"children":[{"n":"gen_num_lanes[0]/active_lane/lane_instance/i_fpnew_fma_multi","id":173,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1,0]}}},"178":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","l":"Verilog","sn":264,"ln":215,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"i_arbiter","s":177,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","s":178,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"179":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","l":"Verilog","sn":264,"ln":224,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"i_arbiter","s":177,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","s":179,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"177":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block/i_arbiter","l":"Verilog","sn":257,"ln":226,"du":{"n":"work.rr_arb_tree","s":81,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"b":1},{"n":"i_arbiter","s":177,"z":1}],"children":[{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","id":179,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","id":178,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"171":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0]/i_opgroup_block","l":"Verilog","sn":256,"ln":130,"du":{"n":"work.fpnew_opgroup_block","s":74,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"gen_operation_groups[0]/i_opgroup_block","s":171,"z":1}],"children":[{"n":"i_arbiter","id":177,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_merged_slice/i_multifmt_slice","id":172,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[11,11,0]}}},"181":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","l":"Verilog","sn":264,"ln":215,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"i_arbiter","s":180,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","s":181,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"182":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/i_arbiter/gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","l":"Verilog","sn":264,"ln":224,"du":{"n":"work.lzc","s":79,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"i_arbiter","s":180,"b":1},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","s":182,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"180":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk/i_arbiter","l":"Verilog","sn":256,"ln":167,"du":{"n":"work.rr_arb_tree","s":81,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"b":1},{"n":"i_arbiter","s":180,"z":1}],"children":[{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_lower","id":182,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_arbiter/gen_int_rr/gen_fair_arb/i_lzc_upper","id":181,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[10,10,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"126":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i/i_fpnew_bulk","l":"Verilog","sn":255,"ln":102,"du":{"n":"work.fpnew_top","s":73,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"b":1},{"n":"i_fpnew_bulk","s":126,"z":1}],"children":[{"n":"i_arbiter","id":180,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_operation_groups[0]/i_opgroup_block","id":171,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_operation_groups[1]/i_opgroup_block","id":143,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_operation_groups[2]/i_opgroup_block","id":136,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_operation_groups[3]/i_opgroup_block","id":127,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[52,52,0]}}},"125":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/fpu_gen/fp_wrapper_i","l":"Verilog","sn":225,"ln":176,"du":{"n":"work.cv32e40p_fp_wrapper","s":72,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"fpu_gen/fp_wrapper_i","s":125,"z":1}],"children":[{"n":"i_fpnew_bulk","id":126,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[52,52,0]}}},"184":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/sleep_unit_i","l":"Verilog","sn":226,"ln":384,"du":{"n":"work.cv32e40p_sleep_unit","s":44,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"sleep_unit_i","s":184,"z":1}],"loc":{"cp":100.00,"data":{"a":[11,11,0,1]}}},"189":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/prefetch_controller_sva","l":"Verilog","sn":216,"ln":118,"du":{"n":"work.cv32e40p_prefetch_controller_sva","s":49,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"b":1},{"n":"prefetch_buffer_i","s":187,"b":1},{"n":"prefetch_controller_i","s":188,"b":1},{"n":"prefetch_controller_sva","s":189,"z":1}],"loc":{"cp":100.00,"data":{"a":[6,6,0,1]}}},"188":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i","l":"Verilog","sn":230,"ln":90,"du":{"n":"work.cv32e40p_prefetch_controller","s":48,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"b":1},{"n":"prefetch_buffer_i","s":187,"b":1},{"n":"prefetch_controller_i","s":188,"z":1}],"children":[{"n":"prefetch_controller_sva","id":189,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[6,6,0]}}},"190":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i/fifo_i","l":"Verilog","sn":230,"ln":127,"du":{"n":"work.cv32e40p_fifo","s":50,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"b":1},{"n":"prefetch_buffer_i","s":187,"b":1},{"n":"fifo_i","s":190,"z":1}],"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"187":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/prefetch_buffer_i","l":"Verilog","sn":229,"ln":182,"du":{"n":"work.cv32e40p_prefetch_buffer","s":47,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"b":1},{"n":"prefetch_buffer_i","s":187,"z":1}],"children":[{"n":"fifo_i","id":190,"zf":1,"tc":100.00,"a":100.00},{"n":"prefetch_controller_i","id":188,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[15,15,0]}},"loc":{"cp":100.00,"data":{"a":[6,6,0,1]}}},"192":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i/aligner_i","l":"Verilog","sn":229,"ln":257,"du":{"n":"work.cv32e40p_aligner","s":52,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"b":1},{"n":"aligner_i","s":192,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"186":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/if_stage_i","l":"Verilog","sn":226,"ln":429,"du":{"n":"work.cv32e40p_if_stage","s":46,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"if_stage_i","s":186,"z":1}],"children":[{"n":"aligner_i","id":192,"zf":1,"tc":100.00,"a":100.00},{"n":"prefetch_buffer_i","id":187,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[17,17,0]}},"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"195":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/gen_hwloop_regs/hwloop_regs_i","l":"Verilog","sn":238,"ln":1335,"du":{"n":"work.cv32e40p_hwloop_regs","s":60,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"id_stage_i","s":194,"b":1},{"n":"gen_hwloop_regs/hwloop_regs_i","s":195,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"198":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i/controller_i","l":"Verilog","sn":238,"ln":1118,"du":{"n":"work.cv32e40p_controller","s":58,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"id_stage_i","s":194,"b":1},{"n":"controller_i","s":198,"z":1}],"loc":{"cp":100.00,"data":{"a":[10,10,0,1]}}},"194":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/id_stage_i","l":"Verilog","sn":226,"ln":529,"du":{"n":"work.cv32e40p_id_stage","s":55,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"id_stage_i","s":194,"z":1}],"children":[{"n":"controller_i","id":198,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_hwloop_regs/hwloop_regs_i","id":195,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[19,19,0]}},"loc":{"cp":100.00,"data":{"a":[8,8,0,1,1]}}},"201":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/gen_apu/apu_disp_i","l":"Verilog","sn":244,"ln":340,"du":{"n":"work.cv32e40p_apu_disp","s":67,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"ex_stage_i","s":200,"b":1},{"n":"gen_apu/apu_disp_i","s":201,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"205":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i/alu_div_i","l":"Verilog","sn":245,"ln":898,"du":{"n":"work.cv32e40p_alu_div","s":65,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"ex_stage_i","s":200,"b":1},{"n":"alu_i","s":202,"b":1},{"n":"alu_div_i","s":205,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"202":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/alu_i","l":"Verilog","sn":244,"ln":263,"du":{"n":"work.cv32e40p_alu","s":62,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"ex_stage_i","s":200,"b":1},{"n":"alu_i","s":202,"z":1}],"children":[{"n":"alu_div_i","id":205,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1,0]}}},"206":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i/mult_i","l":"Verilog","sn":244,"ln":298,"du":{"n":"work.cv32e40p_mult","s":66,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"ex_stage_i","s":200,"b":1},{"n":"mult_i","s":206,"z":1}],"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"200":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/ex_stage_i","l":"Verilog","sn":226,"ln":753,"du":{"n":"work.cv32e40p_ex_stage","s":61,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"ex_stage_i","s":200,"z":1}],"children":[{"n":"mult_i","id":206,"zf":1,"tc":100.00,"a":100.00},{"n":"alu_i","id":202,"zf":1,"tc":100.00,"a":100.00},{"n":"gen_apu/apu_disp_i","id":201,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[5,5,0]}}},"207":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/load_store_unit_i","l":"Verilog","sn":226,"ln":888,"du":{"n":"work.cv32e40p_load_store_unit","s":68,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"load_store_unit_i","s":207,"z":1}],"loc":{"cp":100.00,"data":{"a":[5,5,0,1]}}},"209":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/cs_registers_i","l":"Verilog","sn":226,"ln":961,"du":{"n":"work.cv32e40p_cs_registers","s":69,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"cs_registers_i","s":209,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"210":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i/interrupt_assert_i","l":"Verilog","sn":214,"ln":417,"du":{"n":"work.uvmt_cv32e40p_interrupt_assert","s":70,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"b":1},{"n":"interrupt_assert_i","s":210,"z":1}],"loc":{"cp":100.00,"data":{"d":[190,190,0,1],"a":[12,12,0,1]}}},"183":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i/core_i","l":"Verilog","sn":225,"ln":108,"du":{"n":"work.cv32e40p_core","s":43,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"b":1},{"n":"core_i","s":183,"z":1}],"children":[{"n":"interrupt_assert_i","id":210,"zf":1,"tc":100.00,"d":100.00,"a":100.00},{"n":"cs_registers_i","id":209,"zf":1,"tc":100.00,"a":100.00},{"n":"load_store_unit_i","id":207,"zf":1,"tc":100.00,"a":100.00},{"n":"ex_stage_i","id":200,"zf":1,"tc":100.00,"a":100.00},{"n":"id_stage_i","id":194,"zf":1,"tc":100.00,"a":100.00},{"n":"if_stage_i","id":186,"zf":1,"tc":100.00,"a":100.00},{"n":"sleep_unit_i","id":184,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[190,190,0],"a":[73,73,0]}},"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"123":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i/cv32e40p_top_i","l":"Verilog","sn":216,"ln":508,"du":{"n":"work.cv32e40p_top","s":42,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"b":1},{"n":"cv32e40p_top_i","s":123,"z":1}],"children":[{"n":"core_i","id":183,"zf":1,"tc":100.00,"d":100.00,"a":100.00},{"n":"fpu_gen/fp_wrapper_i","id":125,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[190,190,0],"a":[125,125,0]}}},"120":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/cv32e40p_tb_wrapper_i","l":"Verilog","sn":215,"ln":149,"du":{"n":"work.cv32e40p_tb_wrapper","s":36,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"cv32e40p_tb_wrapper_i","s":120,"z":1}],"children":[{"n":"cv32e40p_top_i","id":123,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[190,190,0],"a":[125,125,0]}}},"333":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/obi_data_memory_assert_i/u_assert","l":"Verilog","sn":281,"ln":64,"du":{"n":"work.uvma_obi_memory_assert","s":99,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"obi_data_memory_assert_i","s":332,"b":1},{"n":"u_assert","s":333,"z":1}],"loc":{"cp":100.00,"data":{"d":[2,2,0,1],"a":[9,9,0,1]}}},"332":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/obi_data_memory_assert_i","l":"Verilog","sn":214,"ln":412,"du":{"n":"work.uvma_obi_memory_assert_if_wrp","s":98,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"obi_data_memory_assert_i","s":332,"z":1}],"children":[{"n":"u_assert","id":333,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[2,2,0],"a":[9,9,0]}}},"335":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/obi_instr_memory_assert_i/u_assert","l":"Verilog","sn":281,"ln":64,"du":{"n":"work.uvma_obi_memory_assert","s":99,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"obi_instr_memory_assert_i","s":334,"b":1},{"n":"u_assert","s":335,"z":1}],"loc":{"cp":88.88,"data":{"d":[2,2,0,1],"a":[9,7,0,1]}}},"334":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap/obi_instr_memory_assert_i","l":"Verilog","sn":214,"ln":399,"du":{"n":"work.uvma_obi_memory_assert_if_wrp","s":98,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"b":1},{"n":"obi_instr_memory_assert_i","s":334,"z":1}],"children":[{"n":"u_assert","id":335,"zf":1,"tc":88.88,"d":100.00,"a":77.77}],"rec":{"cp":88.88,"data":{"d":[2,2,0],"a":[9,7,0]}}},"119":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/dut_wrap","l":"Verilog","sn":214,"ln":168,"du":{"n":"work.uvmt_cv32e40p_dut_wrap","s":35,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"dut_wrap","s":119,"z":1}],"children":[{"n":"obi_instr_memory_assert_i","id":334,"zf":1,"tc":88.88,"d":100.00,"a":77.77},{"n":"obi_data_memory_assert_i","id":332,"zf":1,"tc":100.00,"d":100.00,"a":100.00},{"n":"cv32e40p_tb_wrapper_i","id":120,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":99.30,"data":{"d":[194,194,0],"a":[143,141,0]}}},"338":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb/u_debug_assert","l":"Verilog","sn":214,"ln":553,"du":{"n":"work.uvmt_cv32e40p_debug_assert","s":100,"b":1},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"b":1},{"n":"u_debug_assert","s":338,"z":1}],"loc":{"cp":100.00,"data":{"a":[29,29,0,1]}}},"106":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_tb","l":"Verilog","sn":214,"ln":0,"du":{"n":"work.uvmt_cv32e40p_tb","s":32,"b":0},"bc":[{"n":"uvmt_cv32e40p_tb","s":106,"z":1}],"children":[{"n":"u_debug_assert","id":338,"zf":1,"tc":100.00,"a":100.00},{"n":"dut_wrap","id":119,"zf":1,"tc":99.30,"d":100.00,"a":98.60}],"rec":{"cp":99.41,"data":{"d":[194,194,0],"a":[172,170,0]}}},"354":{"st":"inst","pa":0,"n":"/RISCV_coverage_pkg","l":"SystemVerilog","sn":49,"ln":0,"du":{"n":"work.RISCV_coverage_pkg","s":19,"b":1},"bc":[{"n":"RISCV_coverage_pkg","s":354,"z":1}],"loc":{"cp":93.90,"data":{"gb":[60054,57138,0,1],"cvpc":[4493,0,1],"g":[412,93.90,0,1]}}},"10166":{"st":"inst","pa":0,"n":"/uvma_obi_memory_pkg","l":"SystemVerilog","sn":86,"ln":0,"du":{"n":"work.uvma_obi_memory_pkg","s":24,"b":1},"bc":[{"n":"uvma_obi_memory_pkg","s":10166,"z":1}],"loc":{"cp":100.00,"data":{"gb":[75,75,0,1],"cvpc":[7,0,1],"g":[2,100.00,0,1]}}},"10202":{"st":"inst","pa":0,"n":"/uvme_cv32e40p_pkg","l":"SystemVerilog","sn":171,"ln":0,"du":{"n":"work.uvme_cv32e40p_pkg","s":30,"b":1},"bc":[{"n":"uvme_cv32e40p_pkg","s":10202,"z":1}],"loc":{"cp":99.29,"data":{"gb":[33464,33115,0,1],"cvpc":[299,0,1],"g":[34,98.59,0,1],"a":[5,5,2,1]}}},"10869":{"st":"inst","pa":0,"n":"/uvmt_cv32e40p_pkg","l":"SystemVerilog","sn":206,"ln":0,"du":{"n":"work.uvmt_cv32e40p_pkg","s":31,"b":1},"bc":[{"n":"uvmt_cv32e40p_pkg","s":10869,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"19":{"st":"du","pa":0,"n":"work.RISCV_coverage_pkg","l":"SystemVerilog","sn":49,"ln":10,"one_inst":354,"loc":{"cp":93.90,"data":{"gb":[60054,57138,0,1],"cvpc":[4493,0,1],"g":[412,93.90,0,1]}}},"52":{"st":"du","pa":0,"n":"work.cv32e40p_aligner","l":"Verilog","sn":235,"ln":23,"one_inst":192,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"65":{"st":"du","pa":0,"n":"work.cv32e40p_alu_div","l":"Verilog","sn":248,"ln":26,"one_inst":205,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"67":{"st":"du","pa":0,"n":"work.cv32e40p_apu_disp","l":"Verilog","sn":250,"ln":25,"one_inst":201,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"58":{"st":"du","pa":0,"n":"work.cv32e40p_controller","l":"Verilog","sn":241,"ln":31,"one_inst":198,"loc":{"cp":100.00,"data":{"a":[10,10,0,1]}}},"43":{"st":"du","pa":0,"n":"work.cv32e40p_core","l":"Verilog","sn":226,"ln":31,"one_inst":183,"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"69":{"st":"du","pa":0,"n":"work.cv32e40p_cs_registers","l":"Verilog","sn":252,"ln":30,"one_inst":209,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"50":{"st":"du","pa":0,"n":"work.cv32e40p_fifo","l":"Verilog","sn":233,"ln":15,"one_inst":190,"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"60":{"st":"du","pa":0,"n":"work.cv32e40p_hwloop_regs","l":"Verilog","sn":243,"ln":25,"one_inst":195,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"55":{"st":"du","pa":0,"n":"work.cv32e40p_id_stage","l":"Verilog","sn":238,"ln":30,"one_inst":194,"loc":{"cp":100.00,"data":{"a":[8,8,0,1,1]}}},"46":{"st":"du","pa":0,"n":"work.cv32e40p_if_stage","l":"Verilog","sn":229,"ln":28,"one_inst":186,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"68":{"st":"du","pa":0,"n":"work.cv32e40p_load_store_unit","l":"Verilog","sn":251,"ln":26,"one_inst":207,"loc":{"cp":100.00,"data":{"a":[5,5,0,1]}}},"66":{"st":"du","pa":0,"n":"work.cv32e40p_mult","l":"Verilog","sn":249,"ln":26,"one_inst":206,"loc":{"cp":100.00,"data":{"a":[3,3,0,1]}}},"47":{"st":"du","pa":0,"n":"work.cv32e40p_prefetch_buffer","l":"Verilog","sn":230,"ln":27,"one_inst":187,"loc":{"cp":100.00,"data":{"a":[6,6,0,1]}}},"49":{"st":"du","pa":0,"n":"work.cv32e40p_prefetch_controller_sva","l":"Verilog","sn":232,"ln":30,"one_inst":189,"loc":{"cp":100.00,"data":{"a":[6,6,0,1]}}},"44":{"st":"du","pa":0,"n":"work.cv32e40p_sleep_unit","l":"Verilog","sn":227,"ln":56,"one_inst":184,"loc":{"cp":100.00,"data":{"a":[11,11,0,1]}}},"79":{"st":"du","pa":0,"n":"work.lzc","l":"Verilog","sn":262,"ln":25,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}},"81":{"st":"du","pa":0,"n":"work.rr_arb_tree","l":"Verilog","sn":264,"ln":47,"loc":{"cp":100.00,"data":{"a":[8,8,0,1]}}},"99":{"st":"du","pa":0,"n":"work.uvma_obi_memory_assert","l":"Verilog","sn":282,"ln":17,"loc":{"cp":100.00,"data":{"d":[2,2,0,1],"a":[9,9,0,1]}}},"24":{"st":"du","pa":0,"n":"work.uvma_obi_memory_pkg","l":"SystemVerilog","sn":86,"ln":43,"one_inst":10166,"loc":{"cp":100.00,"data":{"gb":[75,75,0,1],"cvpc":[7,0,1],"g":[2,100.00,0,1]}}},"30":{"st":"du","pa":0,"n":"work.uvme_cv32e40p_pkg","l":"SystemVerilog","sn":171,"ln":35,"one_inst":10202,"loc":{"cp":99.29,"data":{"gb":[33464,33115,0,1],"cvpc":[299,0,1],"g":[34,98.59,0,1],"a":[5,5,2,1]}}},"100":{"st":"du","pa":0,"n":"work.uvmt_cv32e40p_debug_assert","l":"Verilog","sn":283,"ln":18,"one_inst":338,"loc":{"cp":100.00,"data":{"a":[29,29,0,1]}}},"70":{"st":"du","pa":0,"n":"work.uvmt_cv32e40p_interrupt_assert","l":"Verilog","sn":253,"ln":18,"one_inst":210,"loc":{"cp":100.00,"data":{"d":[190,190,0,1],"a":[12,12,0,1]}}},"31":{"st":"du","pa":0,"n":"work.uvmt_cv32e40p_pkg","l":"SystemVerilog","sn":206,"ln":36,"one_inst":10869,"loc":{"cp":100.00,"data":{"a":[1,1,0,1]}}}};
processSummaryData(g_data);