Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d83e84a701a847eeabf78d17cd174322 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot textbook_tb_behav xil_defaultlib.textbook_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.cont
Compiling module xil_defaultlib.flop_r(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl_2
Compiling module xil_defaultlib.mux_2(WIDTH=32)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mux_2(WIDTH=5)
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mips_inst
Compiling module xil_defaultlib.textbook_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot textbook_tb_behav
