TimeQuest Timing Analyzer report for VGA
Thu Aug 02 16:15:05 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 42. Fast 1200mV 0C Model Setup: 'clk'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -70.326       ;
; clk                                 ; -0.072 ; -0.072        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk                                 ; 0.009 ; 0.000         ;
; divisor_clock:divisor_clock|clk_out ; 0.437 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -61.421       ;
; clk                                 ; -3.000 ; -4.487        ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.208 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.128      ;
; -2.202 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.122      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.017      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.011      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.066 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.986      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.022 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.942      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.939      ;
; -2.009 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.929      ;
; -2.003 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.923      ;
; -1.998 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.918      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.905      ;
; -1.972 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.892      ;
; -1.966 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.886      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.959 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.879      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.857      ;
; -1.932 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.851      ;
; -1.930 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.850      ;
; -1.917 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.837      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.912 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.831      ;
; -1.906 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.826      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.893 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.812      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.807      ;
; -1.885 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.805      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.871 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.389     ; 2.483      ;
; -1.826 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.746      ;
; -1.824 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.743      ;
; -1.786 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.706      ;
; -1.783 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.703      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.072 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.846      ; 2.670      ;
; 0.489  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.846      ; 2.609      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.009 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.914      ; 2.426      ;
; 0.572 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.914      ; 2.489      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.437 ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.085      ;
; 0.452 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.473 ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.121      ;
; 0.474 ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.122      ;
; 0.507 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.801      ;
; 0.516 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.810      ;
; 0.522 ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.170      ;
; 0.524 ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.172      ;
; 0.525 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.173      ;
; 0.543 ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.191      ;
; 0.554 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.202      ;
; 0.564 ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.212      ;
; 0.567 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.215      ;
; 0.568 ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.216      ;
; 0.663 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.956      ;
; 0.744 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.761 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.058      ;
; 0.771 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.773 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.068      ;
; 0.778 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.073      ;
; 0.781 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.075      ;
; 0.804 ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.394      ; 1.452      ;
; 0.814 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.108      ;
; 0.850 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.143      ;
; 0.856 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.149      ;
; 0.868 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.161      ;
; 0.898 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.192      ;
; 0.902 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.196      ;
; 0.959 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.253      ;
; 0.977 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.270      ;
; 1.070 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.107 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.401      ;
; 1.110 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.119 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.123 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.419      ;
; 1.132 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.429      ;
; 1.177 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.471      ;
; 1.184 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.477      ;
; 1.188 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.482      ;
; 1.230 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.524      ;
; 1.239 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; contador_end[9]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; contador_end[7]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.542      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.194  ; 0.429        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; 0.195  ; 0.430        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.587 ; 7.734 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.042 ; 7.848 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.518 ; 7.363 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.042 ; 7.848 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.660 ; 7.482 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.901 ; 8.058 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.290 ; 7.432 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.228 ; 7.077 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.228 ; 7.077 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.725 ; 7.538 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.364 ; 7.191 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.591 ; 7.743 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -61.894       ;
; clk                                 ; -0.014 ; -0.014        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk                                 ; 0.014 ; 0.000         ;
; divisor_clock:divisor_clock|clk_out ; 0.402 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -61.421       ;
; clk                                 ; -3.000 ; -4.487        ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -1.987 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.917      ;
; -1.983 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.913      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.798      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.794      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.846 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.776      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.810 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.740      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.717      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.704      ;
; -1.769 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.699      ;
; -1.765 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.695      ;
; -1.762 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.692      ;
; -1.758 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.688      ;
; -1.738 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.668      ;
; -1.729 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.659      ;
; -1.715 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.644      ;
; -1.711 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.640      ;
; -1.706 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.336     ; 2.372      ;
; -1.700 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.630      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.626      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.621      ;
; -1.691 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.621      ;
; -1.691 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.621      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.589      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.656 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.585      ;
; -1.601 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.530      ;
; -1.598 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.528      ;
; -1.592 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.522      ;
; -1.585 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.515      ;
; -1.569 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.498      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.726      ; 2.472      ;
; 0.529  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.726      ; 2.429      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.787      ; 2.266      ;
; 0.553 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.787      ; 2.305      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.402 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 0.989      ;
; 0.448 ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.021      ;
; 0.448 ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.021      ;
; 0.469 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.736      ;
; 0.478 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.745      ;
; 0.493 ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.066      ;
; 0.497 ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.070      ;
; 0.498 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.071      ;
; 0.512 ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.085      ;
; 0.524 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.097      ;
; 0.532 ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.105      ;
; 0.535 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.108      ;
; 0.536 ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.109      ;
; 0.613 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.880      ;
; 0.692 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.964      ;
; 0.706 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.991      ;
; 0.729 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.997      ;
; 0.743 ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.316      ;
; 0.766 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.033      ;
; 0.798 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.065      ;
; 0.800 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.067      ;
; 0.806 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.072      ;
; 0.818 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.085      ;
; 0.825 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.092      ;
; 0.859 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.126      ;
; 0.870 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.136      ;
; 0.956 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.222      ;
; 1.005 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.271      ;
; 1.014 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.019 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.301      ;
; 1.039 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.310      ;
; 1.045 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.314      ;
; 1.069 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.337      ;
; 1.089 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.356      ;
; 1.097 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.364      ;
; 1.109 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.376      ;
; 1.113 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.380      ;
; 1.122 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.389      ;
; 1.128 ; contador_end[9]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; contador_end[5]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; contador_end[7]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.396      ;
; 1.136 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.403      ;
; 1.138 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.407      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.804 ; 7.103 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.371 ; 7.044 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.889 ; 6.602 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.371 ; 7.044 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.011 ; 6.726 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.080 ; 7.405 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.518 ; 6.807 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.601 ; 6.324 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.601 ; 6.324 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.061 ; 6.746 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.719 ; 6.444 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.783 ; 7.097 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.335 ; -8.689        ;
; clk                                 ; 0.314  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -0.090 ; -0.090        ;
; divisor_clock:divisor_clock|clk_out ; 0.159  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -4.042        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -39.000       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.335 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.286      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.281      ;
; -0.327 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.277      ;
; -0.324 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.274      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.291 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.241      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.240      ;
; -0.288 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.175     ; 1.100      ;
; -0.288 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.287 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.238      ;
; -0.283 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.234      ;
; -0.276 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.227      ;
; -0.268 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.218      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.213      ;
; -0.256 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.206      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.204      ;
; -0.241 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.191      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.190      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.188      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.183      ;
; -0.218 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.168      ;
; -0.215 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.166      ;
; -0.215 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.165      ;
; -0.211 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.208 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.158      ;
; -0.208 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.159      ;
; -0.196 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.146      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
; -0.193 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.143      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.314 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 0.815      ; 1.083      ;
; 0.844 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 0.815      ; 1.053      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.090 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 0.845      ; 0.974      ;
; 0.438  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 0.845      ; 1.002      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.159 ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.439      ;
; 0.174 ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.454      ;
; 0.175 ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.455      ;
; 0.187 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.481      ;
; 0.203 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.485      ;
; 0.205 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.485      ;
; 0.210 ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.490      ;
; 0.210 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.494      ;
; 0.220 ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.500      ;
; 0.222 ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.502      ;
; 0.222 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.502      ;
; 0.269 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.390      ;
; 0.297 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.328 ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.176      ; 0.608      ;
; 0.331 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.451      ;
; 0.336 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.458      ;
; 0.336 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.456      ;
; 0.342 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.464      ;
; 0.344 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.465      ;
; 0.347 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.468      ;
; 0.370 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.490      ;
; 0.384 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.504      ;
; 0.419 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.539      ;
; 0.433 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.553      ;
; 0.440 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.560      ;
; 0.446 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.593      ;
; 0.483 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.603      ;
; 0.487 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.609      ;
; 0.492 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.612      ;
; 0.509 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; contador_end[5]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.637      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.640  ; 0.856        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.325  ; 0.555        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|q_b[0]                          ;
; 0.326  ; 0.556        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_cjl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.700 ; 3.560 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.688 ; 3.822 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.463 ; 3.561 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.688 ; 3.822 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.540 ; 3.648 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.858 ; 3.700 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.570 ; 3.435 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.338 ; 3.432 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.338 ; 3.432 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.555 ; 3.684 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.412 ; 3.516 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.722 ; 3.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -2.611  ; -0.090 ; N/A      ; N/A     ; -3.201              ;
;  clk                                 ; -0.072  ; -0.090 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611  ; 0.159  ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -70.398 ; -0.09  ; 0.0      ; 0.0     ; -65.908             ;
;  clk                                 ; -0.072  ; -0.090 ; N/A      ; N/A     ; -4.487              ;
;  divisor_clock:divisor_clock|clk_out ; -70.326 ; 0.000  ; N/A      ; N/A     ; -61.421             ;
+--------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.587 ; 7.734 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.042 ; 7.848 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.518 ; 7.363 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.042 ; 7.848 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.660 ; 7.482 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.901 ; 8.058 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.570 ; 3.435 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.338 ; 3.432 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.338 ; 3.432 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.555 ; 3.684 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.412 ; 3.516 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.722 ; 3.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 458      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 458      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Aug 02 16:15:02 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.611
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.611             -70.326 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.072              -0.072 clk 
Info (332146): Worst-case hold slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 clk 
    Info (332119):     0.437               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -61.421 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.275             -61.894 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.014              -0.014 clk 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 clk 
    Info (332119):     0.402               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -61.421 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.335              -8.689 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.314               0.000 clk 
Info (332146): Worst-case hold slack is -0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.090              -0.090 clk 
    Info (332119):     0.159               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.042 clk 
    Info (332119):    -1.000             -39.000 divisor_clock:divisor_clock|clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 362 megabytes
    Info: Processing ended: Thu Aug 02 16:15:05 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


