// Seed: 2454738055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_ff begin : LABEL_0
    $signed(85);
    ;
  end
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd96,
    parameter id_9 = 32'd81
) (
    input wire id_0,
    output wor id_1,
    output tri id_2,
    output wand id_3,
    output supply1 id_4,
    output wire id_5,
    input supply1 _id_6,
    input wire id_7,
    output wire id_8,
    input supply1 _id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri id_12
);
  wire [1 : id_6  -  id_9] id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_17,
      id_19,
      id_17,
      id_16
  );
endmodule
