# half_adder-in-verilog-with-testbench
In this project i design i half adder in verilog and also written the code for testbench for it.
