// Seed: 2017736093
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2
);
  assign id_0 = 1'b0;
  wire id_4;
  assign module_1.id_3 = 0;
  localparam id_5 = 1;
  wire id_6;
  assign id_6 = id_5;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4
    , id_20,
    output uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output logic id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    inout tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input tri0 id_16,
    input wand id_17,
    output supply1 id_18
);
  always @(posedge -1'b0 or posedge id_2) begin : LABEL_0
    if (-1'b0) id_8 <= 1;
  end
  module_0 modCall_1 (
      id_5,
      id_14,
      id_11
  );
endmodule
