/***************************************************************************
 *   Copyright (C) 2022 PCSX-Redux authors                                 *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.           *
 ***************************************************************************/

#pragma once

#include <stdint.h>

#include <compare>
#include <string>

#include "core/psxemulator.h"
#include "core/psxmem.h"
#include "core/r3000a.h"
#include "core/sio1-server.h"
#include "core/sstate.h"
#include "support/file.h"
#include "support/protobuf.h"

//#define SIO1_CYCLES (m_regs.baud * 8)
#define SIO1_CYCLES (1)
#define SIO1_PB_VERSION (1)

namespace PCSX {

struct SIO1Registers {
    uint32_t data;
    uint32_t status;
    uint16_t mode;
    uint16_t control;
    uint16_t baud;
};

typedef Protobuf::Field<Protobuf::Bool, TYPESTRING("dxr"), 1> FlowControlDXR;
typedef Protobuf::Field<Protobuf::Bool, TYPESTRING("xts"), 2> FlowControlXTS;
typedef Protobuf::Message<TYPESTRING("FlowControl"), FlowControlDXR, FlowControlXTS> FlowControl;
typedef Protobuf::MessageField<FlowControl, TYPESTRING("flow_control"), 2> FlowControlField;
typedef Protobuf::Field<Protobuf::Bytes, TYPESTRING("data"), 1> DataTransferData;
typedef Protobuf::Message<TYPESTRING("DataTransfer"), DataTransferData> DataTransfer;
typedef Protobuf::MessageField<DataTransfer, TYPESTRING("data_transfer"), 1> DataTransferField;
typedef Protobuf::Message<TYPESTRING("SIOPayload"), DataTransferField, FlowControlField> SIOPayload;

// SIO1Info Message for future use
typedef Protobuf::Field<Protobuf::UInt32, TYPESTRING("version_number"), 1> SIO1Version;
typedef Protobuf::MessageField<SIO1Version, TYPESTRING("sio1_version"), 1> SIO1VersionField;
typedef Protobuf::Message<TYPESTRING("SIO1Version"), SIO1VersionField> SIO1Info;

class SIO1 {
    /*
     * To-do:
     * STAT Baudrate timer + BAUD register
     *
     * FIFO buffer - not 100% how this will work,
     * spx unclear and the server receives large packets[2048+] at a time.
     *
     * Test and finish interrupts,
     * only RX is tested
     *
     * Add/verify cases for all R/W functions exist in psxhw.cpp
     */

  public:
    enum class SIO1Mode { Raw, Protobuf };
    SIO1Mode m_sio1Mode = SIO1Mode::Protobuf;
    SIO1Mode getSIO1Mode() { return m_sio1Mode; }
    void interrupt();

    void reset() {
        if (m_sio1fifo.isA<Fifo>()) m_sio1fifo.asA<Fifo>()->reset();
        m_regs.data = 0;
        m_regs.status = (SR_TXRDY | SR_TXRDY2 | SR_DSR | SR_CTS);
        m_regs.mode = 0;
        m_regs.control = 0;
        m_regs.baud = 0;
        m_decodeState = READ_SIZE;
        messageSize = 0;
        initialMessage = true;
        g_emulator->m_cpu->m_regs.interrupt &= ~(1 << PCSX::PSXINT_SIO1);
    }

    void stopSIO1Connection() {
        m_decodeState = READ_SIZE;
        messageSize = 0;
        initialMessage = true;
        if (m_sio1fifo.isA<Fifo>()) {
            m_sio1fifo.asA<Fifo>()->reset();
        } else if (m_sio1fifo) {
            m_sio1fifo.reset();
        }
        if (m_fifo) m_fifo.reset();
    }

    void setFifo(IO<File> newFifo) {
        if (m_sio1Mode == SIO1Mode::Raw) {
            m_sio1fifo = newFifo;
        } else {
            m_fifo = newFifo;
            m_sio1fifo.setFile(new Fifo());
        }
    }

    bool connecting() { return m_fifo.asA<UvFifo>()->isConnecting(); }

    bool fifoError() { return (!m_fifo || m_fifo->failed() || m_fifo->eof() || m_fifo->isClosed()); }

    uint8_t readBaud8() { return m_regs.baud; }
    uint16_t readBaud16() { return m_regs.baud; }

    uint8_t readCtrl8() { return m_regs.control; }
    uint16_t readCtrl16() { return m_regs.control; }

    uint8_t readData8();
    uint16_t readData16();
    uint32_t readData32();

    uint8_t readMode8() { return m_regs.mode; }
    uint16_t readMode16() { return m_regs.mode; }

    uint8_t readStat8();
    uint16_t readStat16();
    uint32_t readStat32();

    void writeBaud8(uint8_t v) { writeBaud16(v); }
    void writeBaud16(uint16_t v);

    void writeCtrl8(uint8_t v) { writeCtrl16(v); }
    void writeCtrl16(uint16_t v);

    void writeData8(uint8_t v);
    void writeData16(uint16_t v) {
        writeData8(v);
        writeData8(v >> 8);
    }
    void writeData32(uint32_t v) {
        writeData8(v);
        writeData8(v >> 8);
        writeData8(v >> 16);
        writeData8(v >> 24);
    }

    void writeMode8(uint8_t v) { writeMode16(v); };
    void writeMode16(uint16_t v);

    void writeStat8(uint8_t v) { writeStat32(v); }
    void writeStat16(uint16_t v) { writeStat32(v); }
    void writeStat32(uint32_t v);

    void receiveCallback();
    void sio1StateMachine();

    SIO1Registers m_regs;

  private:
    uint8_t messageSize = 0;
    bool initialMessage = true;
    SIOPayload makeDataMessage(std::string &&data);
    SIOPayload makeFlowControlMessage();
    std::string encodeMessage(SIOPayload message);
    void sendDataMessage();
    void sendFlowControlMessage();
    void transmitMessage(std::string &&message);
    void decodeMessage();
    void processMessage(SIOPayload payload);

    struct flowControl {
        bool dxr;
        bool xts;
        auto operator<=>(const flowControl &) const = default;
    };

    flowControl m_flowControl = {};
    flowControl m_prevFlowControl = {};

    inline void pollFlowControl() {
        m_flowControl.dxr = (m_regs.control & CR_DTR);
        m_flowControl.xts = (m_regs.control & CR_RTS);
    }

    inline void setDsr(bool value) {
        if (value) {
            m_regs.status |= SR_DSR;
        } else {
            m_regs.status &= ~SR_DSR;
        }
    }
    inline void setCts(bool value) {
        if (value) {
            m_regs.status |= SR_CTS;
        } else {
            m_regs.status &= ~SR_CTS;
        }
    }

    enum {
        // Status Flags
        SR_TXRDY = 0x0001,
        SR_RXRDY = 0x0002,   // RX_NOTEMPTY
        SR_TXRDY2 = 0x0004,  // TX_RDY2
        SR_PARITYERR = 0x0008,
        SR_RXOVERRUN = 0x0010,
        SR_FRAMINGERR = 0x0020,
        SR_SYNCDETECT = 0x0040,
        SR_DSR = 0x0080,
        SR_CTS = 0x0100,
        SR_IRQ = 0x0200,
    };

    enum {
        // Control Flags
        CR_TXEN = 0x0001,
        CR_DTR = 0x0002,
        CR_RXEN = 0x0004,
        CR_TXOUTLVL = 0x0008,
        CR_ACK = 0x0010,
        CR_RTS = 0x0020,
        CR_RESET = 0x0040,  // RESET INT?
        CR_UNKNOWN = 0x0080,
        CR_RXIRQMODE = 0x0100,  // FIFO byte count, need to implement
        CR_TXIRQEN = 0x0400,
        CR_RXIRQEN = 0x0800,
        CR_DSRIRQEN = 0x0400,
    };

    enum {
        // I_STAT
        IRQ8_SIO = 0x100
    };

    enum { READ_SIZE, READ_MESSAGE } m_decodeState = READ_SIZE;

    inline void scheduleInterrupt(uint32_t eCycle) { g_emulator->m_cpu->scheduleInterrupt(PSXINT_SIO1, eCycle); }

    void updateStat();
    void transmitData();
    bool isTransmitReady();

    IO<File> m_fifo;
    IO<File> m_sio1fifo;
};
}  // namespace PCSX
