WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2593224 heartbeat IPC: 3.856 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 02 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 02 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 7141971 heartbeat IPC: 2.198 cumulative IPC: 2.198 (Simulation time: 00 hr 04 min 41 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 4548747 cumulative IPC: 2.198 (Simulation time: 00 hr 04 min 41 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 4548747 cumulative IPC: 2.198 (Simulation time: 00 hr 04 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.198 instructions: 10000001 cycles: 4548747
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.1995 Average ROB Occupancy at Mispredict: 245.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0253
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.174
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      62518 HIT:      35338 MISS:      27180
LLC LOAD         ACCESS:      30769 HIT:      10940 MISS:      19829
LLC RFO          ACCESS:      15453 HIT:       8555 MISS:       6898
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15693 HIT:      15688 MISS:          5
LLC TRANSLATION  ACCESS:        603 HIT:        155 MISS:        448
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 542 cycles
cpu0_DTLB TOTAL        ACCESS:    1723243 HIT:    1588735 MISS:     134508
cpu0_DTLB LOAD         ACCESS:    1723243 HIT:    1588735 MISS:     134508
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.743 cycles
cpu0_ITLB TOTAL        ACCESS:      45447 HIT:      45447 MISS:          0
cpu0_ITLB LOAD         ACCESS:      45447 HIT:      45447 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2180484 HIT:    1697543 MISS:     482941
cpu0_L1D LOAD         ACCESS:    1328809 HIT:    1065321 MISS:     263488
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     850850 HIT:     632213 MISS:     218637
cpu0_L1D TRANSLATION  ACCESS:        825 HIT:          9 MISS:        816
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.37 cycles
cpu0_L1I TOTAL        ACCESS:      52641 HIT:      52641 MISS:          0
cpu0_L1I LOAD         ACCESS:      52641 HIT:      52641 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     357639 HIT:     310798 MISS:      46841
cpu0_L2C LOAD         ACCESS:     208351 HIT:     177581 MISS:      30770
cpu0_L2C RFO          ACCESS:      57405 HIT:      41952 MISS:      15453
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      91068 HIT:      91053 MISS:         15
cpu0_L2C TRANSLATION  ACCESS:        815 HIT:        212 MISS:        603
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 335.1 cycles
cpu0_STLB TOTAL        ACCESS:     119658 HIT:     118977 MISS:        681
cpu0_STLB LOAD         ACCESS:     119658 HIT:     118977 MISS:        681
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 586 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6999
  ROW_BUFFER_MISS:      20169
 AVG DBUS CONGESTED CYCLE: 3.93
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1045
  FULL:       5664
