Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 16:48:06 2025
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_LIFT_timing_summary_routed.rpt -pb Top_LIFT_timing_summary_routed.pb -rpx Top_LIFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_LIFT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         36          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.188        0.000                      0                  270        0.199        0.000                      0                  270        4.020        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.188        0.000                      0                  270        0.199        0.000                      0                  270        4.020        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.138ns (23.579%)  route 3.688ns (76.421%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.641     5.244    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  inst_Timer_Lift/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  inst_Timer_Lift/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.567    inst_Timer_Lift/counter_reg_n_0_[14]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  inst_Timer_Lift/counter[31]_i_9/O
                         net (fo=1, routed)           0.472     7.162    inst_Timer_Lift/counter[31]_i_9_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.472     7.758    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.448     8.330    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.492     9.946    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124    10.070 r  inst_Timer_Lift/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.070    inst_Timer_Lift/counter[1]
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.517    14.940    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[1]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.077    15.258    inst_Timer_Lift/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/tick_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.160ns (23.926%)  route 3.688ns (76.074%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.641     5.244    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  inst_Timer_Lift/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     5.762 f  inst_Timer_Lift/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.567    inst_Timer_Lift/counter_reg_n_0_[14]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.691 f  inst_Timer_Lift/counter[31]_i_9/O
                         net (fo=1, routed)           0.472     7.162    inst_Timer_Lift/counter[31]_i_9_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.472     7.758    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.448     8.330    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.454 f  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.492     9.946    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.146    10.092 r  inst_Timer_Lift/tick_clk_i_1/O
                         net (fo=1, routed)           0.000    10.092    inst_Timer_Lift/tick_clk_i_1_n_0
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/tick_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.517    14.940    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/tick_clk_reg/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.118    15.299    inst_Timer_Lift/tick_clk_reg
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.138ns (24.663%)  route 3.476ns (75.337%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.641     5.244    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  inst_Timer_Lift/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  inst_Timer_Lift/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.567    inst_Timer_Lift/counter_reg_n_0_[14]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  inst_Timer_Lift/counter[31]_i_9/O
                         net (fo=1, routed)           0.472     7.162    inst_Timer_Lift/counter[31]_i_9_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.472     7.758    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.448     8.330    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.280     9.734    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.858 r  inst_Timer_Lift/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.858    inst_Timer_Lift/counter[2]
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.517    14.940    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[2]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.081    15.262    inst_Timer_Lift/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.164ns (25.085%)  route 3.476ns (74.915%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.641     5.244    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  inst_Timer_Lift/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  inst_Timer_Lift/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.567    inst_Timer_Lift/counter_reg_n_0_[14]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  inst_Timer_Lift/counter[31]_i_9/O
                         net (fo=1, routed)           0.472     7.162    inst_Timer_Lift/counter[31]_i_9_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.472     7.758    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.448     8.330    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.454 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.280     9.734    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.150     9.884 r  inst_Timer_Lift/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.884    inst_Timer_Lift/counter[3]
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.517    14.940    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[3]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.118    15.299    inst_Timer_Lift/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.138ns (25.122%)  route 3.392ns (74.878%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.038     9.728    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.852 r  inst_Timer_Puerta/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.852    inst_Timer_Puerta/counter[1]
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.596    15.019    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDCE (Setup_fdce_C_D)        0.081    15.340    inst_Timer_Puerta/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.138ns (25.020%)  route 3.410ns (74.980%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.056     9.746    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  inst_Timer_Puerta/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.870    inst_Timer_Puerta/counter[14]
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598    15.021    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.077    15.363    inst_Timer_Puerta/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.138ns (25.183%)  route 3.381ns (74.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.027     9.717    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.841 r  inst_Timer_Puerta/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.841    inst_Timer_Puerta/counter[0]
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.596    15.019    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDCE (Setup_fdce_C_D)        0.077    15.336    inst_Timer_Puerta/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.138ns (25.202%)  route 3.378ns (74.798%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.024     9.713    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     9.837 r  inst_Timer_Puerta/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.837    inst_Timer_Puerta/counter[6]
    SLICE_X6Y84          FDCE                                         r  inst_Timer_Puerta/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597    15.020    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  inst_Timer_Puerta/counter_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.077    15.337    inst_Timer_Puerta/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.138ns (25.036%)  route 3.407ns (74.964%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.053     9.743    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.867 r  inst_Timer_Puerta/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.867    inst_Timer_Puerta/counter[15]
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598    15.021    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[15]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.081    15.367    inst_Timer_Puerta/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.164ns (25.446%)  route 3.410ns (74.554%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.719     5.322    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  inst_Timer_Puerta/counter_reg[14]/Q
                         net (fo=2, routed)           0.805     6.645    inst_Timer_Puerta/counter_reg_n_0_[14]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.769 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.590     7.359    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.512     7.994    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.118 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.447     8.566    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.056     9.746    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.150     9.896 r  inst_Timer_Puerta/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.896    inst_Timer_Puerta/counter[17]
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598    15.021    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  inst_Timer_Puerta/counter_reg[17]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.118    15.404    inst_Timer_Puerta/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  5.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/FSM_onehot_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.566     1.485    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  inst_Controlador/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  inst_Controlador/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.094     1.744    inst_Controlador/Q[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  inst_Controlador/FSM_onehot_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    inst_Controlador/FSM_onehot_estado_actual[0]_i_1_n_0
    SLICE_X11Y79         FDPE                                         r  inst_Controlador/FSM_onehot_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     2.000    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X11Y79         FDPE                                         r  inst_Controlador/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X11Y79         FDPE (Hold_fdpe_C_D)         0.091     1.589    inst_Controlador/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_Visualizador/contador_barrido_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/contador_barrido_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.601     1.520    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  inst_Visualizador/contador_barrido_reg[5]/Q
                         net (fo=3, routed)           0.094     1.779    inst_Visualizador/contador_barrido_reg_n_0_[5]
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  inst_Visualizador/contador_barrido[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    inst_Visualizador/contador_barrido[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.873     2.038    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.624    inst_Visualizador/contador_barrido_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.854%)  route 0.188ns (57.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.566     1.485    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/Q
                         net (fo=3, routed)           0.188     1.814    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_0[0]
    SLICE_X11Y80         FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.836     2.001    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.075     1.596    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.139%)  route 0.172ns (44.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.571     1.490    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X10Y84         FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          0.172     1.827    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.048     1.875 r  inst_Timer_Lift/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    inst_Timer_Lift/counter[3]
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.839     2.004    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[3]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.131     1.655    inst_Timer_Lift/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.567     1.486    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X8Y80          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/Q
                         net (fo=3, routed)           0.139     1.789    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_0[1]
    SLICE_X9Y80          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.836     2.001    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.066     1.565    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.786%)  route 0.172ns (45.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.571     1.490    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X10Y84         FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          0.172     1.827    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.872 r  inst_Timer_Lift/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    inst_Timer_Lift/counter[2]
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.839     2.004    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  inst_Timer_Lift/counter_reg[2]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.121     1.645    inst_Timer_Lift/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 inst_Animacion/FSM_sequential_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Animacion/salto_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.569     1.488    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  inst_Animacion/FSM_sequential_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  inst_Animacion/FSM_sequential_estado_reg[1]/Q
                         net (fo=19, routed)          0.141     1.793    inst_Animacion/estado__0[1]
    SLICE_X13Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  inst_Animacion/salto[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    inst_Animacion/salto[3]_i_2_n_0
    SLICE_X13Y82         FDCE                                         r  inst_Animacion/salto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.838     2.003    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X13Y82         FDCE                                         r  inst_Animacion/salto_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X13Y82         FDCE (Hold_fdce_C_D)         0.092     1.593    inst_Animacion/salto_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.379%)  route 0.142ns (52.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.567     1.486    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/Q
                         net (fo=3, routed)           0.142     1.756    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_0[1]
    SLICE_X10Y80         FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.836     2.001    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.006     1.505    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_Timer_Puerta/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/tick_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     1.681 f  inst_Timer_Puerta/counter_reg[0]/Q
                         net (fo=34, routed)          0.175     1.857    inst_Timer_Puerta/counter_reg_n_0_[0]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.043     1.900 r  inst_Timer_Puerta/tick_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    inst_Timer_Puerta/tick_clk_i_1__0_n_0
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/tick_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/tick_clk_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDCE (Hold_fdce_C_D)         0.131     1.648    inst_Timer_Puerta/tick_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Timer_Puerta/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  inst_Timer_Puerta/counter_reg[0]/Q
                         net (fo=34, routed)          0.175     1.857    inst_Timer_Puerta/counter_reg_n_0_[0]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.902 r  inst_Timer_Puerta/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    inst_Timer_Puerta/counter[1]
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y83          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDCE (Hold_fdce_C_D)         0.121     1.638    inst_Timer_Puerta/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y80    inst_Animacion/FSM_sequential_estado_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y80    inst_Animacion/anim_activada_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y80    inst_Animacion/anim_fin_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    inst_Animacion/contador_veloc_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y85    inst_Animacion/contador_veloc_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y84    inst_Animacion/contador_veloc_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y84    inst_Animacion/contador_veloc_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y81     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y81     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y81     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y81     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y77    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    inst_Animacion/FSM_sequential_estado_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.555ns  (logic 8.879ns (43.198%)  route 11.676ns (56.802%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.021    18.124    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.124    18.248 f  inst_Visualizador/SEG_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.031    19.279    inst_Visualizador/SEG_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124    19.403 r  inst_Visualizador/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.912    22.314    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.870 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.870    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.850ns  (logic 8.817ns (44.418%)  route 11.033ns (55.582%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.021    18.124    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.124    18.248 r  inst_Visualizador/SEG_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.031    19.279    inst_Visualizador/SEG_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    19.403 r  inst_Visualizador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.269    21.672    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.165 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.165    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.711ns  (logic 8.874ns (45.023%)  route 10.836ns (54.977%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.445    17.548    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124    17.672 r  inst_Visualizador/SEG_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.003    18.675    inst_Visualizador/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    18.799 r  inst_Visualizador/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.676    21.475    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    25.025 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.025    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.490ns  (logic 9.169ns (47.045%)  route 10.321ns (52.955%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.837    17.940    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.124    18.064 r  inst_Visualizador/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000    18.064    inst_Visualizador/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    18.281 r  inst_Visualizador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.772    21.052    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.752    24.805 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.805    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.222ns  (logic 9.148ns (47.589%)  route 10.075ns (52.411%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.853    17.956    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.124    18.080 r  inst_Visualizador/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    18.080    inst_Visualizador/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y85          MUXF7 (Prop_muxf7_I1_O)      0.214    18.294 r  inst_Visualizador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.510    20.803    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.734    24.537 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.537    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/contador_anim_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.702ns  (logic 8.858ns (47.362%)  route 9.844ns (52.638%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.712     5.315    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  inst_Visualizador/contador_anim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  inst_Visualizador/contador_anim_reg[14]/Q
                         net (fo=11, routed)          1.452     7.223    inst_Visualizador/contador_anim_reg[14]
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.152     7.375 r  inst_Visualizador/seg_final3__0_carry__2_i_3/O
                         net (fo=2, routed)           0.863     8.237    inst_Visualizador/seg_final3__0_carry__2_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.326     8.563 r  inst_Visualizador/seg_final3__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.563    inst_Visualizador/seg_final3__0_carry__2_i_7_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.113    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.227    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.341    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  inst_Visualizador/seg_final3__0_carry__5/O[2]
                         net (fo=20, routed)          1.341    10.922    inst_Visualizador/seg_final3__0_carry__5_n_5
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.224 r  inst_Visualizador/seg_final3__64_carry_i_7/O
                         net (fo=1, routed)           0.000    11.224    inst_Visualizador/seg_final3__64_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.804 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.839    12.643    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.302    12.945 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           0.521    13.466    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.870 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    13.870    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.987 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.987    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.104 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.104    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.427 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    15.241    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.306    15.547 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.547    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.097 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.882    16.979    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.124    17.103 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.330    17.433    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.124    17.557 r  inst_Visualizador/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.857    18.413    inst_Visualizador/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    18.537 r  inst_Visualizador/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.946    20.483    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    24.016 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.016    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 4.326ns (43.145%)  route 5.700ns (56.855%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.720     5.323    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  inst_Visualizador/seleccion_anodo_reg[0]/Q
                         net (fo=18, routed)          0.985     6.764    inst_Visualizador/seleccion_anodo_reg_n_0_[0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.150     6.914 r  inst_Visualizador/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.715    11.629    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.348 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.348    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Animacion/anim_activada_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 4.426ns (51.698%)  route 4.135ns (48.302%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.634     5.237    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X12Y80         FDCE                                         r  inst_Animacion/anim_activada_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  inst_Animacion/anim_activada_reg/Q
                         net (fo=15, routed)          1.194     6.949    inst_Animacion/s_anim_activada
    SLICE_X10Y81         LUT2 (Prop_lut2_I0_O)        0.150     7.099 r  inst_Animacion/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.941    10.040    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.758    13.798 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.798    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 4.498ns (53.645%)  route 3.887ns (46.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.720     5.323    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 f  inst_Visualizador/seleccion_anodo_reg[2]/Q
                         net (fo=16, routed)          1.022     6.764    inst_Visualizador/seleccion_anodo_reg_n_0_[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.324     7.088 r  inst_Visualizador/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.953    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.708 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.708    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.271ns (51.183%)  route 4.073ns (48.817%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.633     5.236    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X9Y79          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.419     5.655 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=15, routed)          1.185     6.840    inst_Controlador/s_piso_actual[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.299     7.139 r  inst_Controlador/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.888    10.027    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.580 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.580    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.424ns (68.443%)  route 0.657ns (31.557%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  inst_Visualizador/seleccion_anodo_reg[0]/Q
                         net (fo=18, routed)          0.245     1.906    inst_Visualizador/seleccion_anodo_reg_n_0_[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     1.951 r  inst_Visualizador/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.362    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.600 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.600    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.437ns (68.570%)  route 0.659ns (31.430%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  inst_Visualizador/seleccion_anodo_reg[0]/Q
                         net (fo=18, routed)          0.248     1.908    inst_Visualizador/seleccion_anodo_reg_n_0_[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.953 r  inst_Visualizador/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.364    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.615 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.615    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.455ns (65.614%)  route 0.763ns (34.386%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.566     1.485    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X11Y79         FDPE                                         r  inst_Controlador/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  inst_Controlador/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=5, routed)           0.111     1.738    inst_Animacion/Q[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  inst_Animacion/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.434    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.704 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.704    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Animacion/leds_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.438ns (64.686%)  route 0.785ns (35.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.568     1.487    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  inst_Animacion/leds_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  inst_Animacion/leds_out_reg[11]/Q
                         net (fo=1, routed)           0.140     1.768    inst_Animacion/s_leds_animacion[11]
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  inst_Animacion/LED_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.645     2.459    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.711 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.711    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Animacion/leds_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.460ns (65.618%)  route 0.765ns (34.382%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.568     1.487    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  inst_Animacion/leds_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  inst_Animacion/leds_out_reg[12]/Q
                         net (fo=2, routed)           0.210     1.861    inst_Controlador/LED[0][0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.906 r  inst_Controlador/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.461    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.713 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.713    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.422ns (63.785%)  route 0.808ns (36.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  inst_Visualizador/seleccion_anodo_reg[0]/Q
                         net (fo=18, routed)          0.232     1.893    inst_Visualizador/seleccion_anodo_reg_n_0_[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  inst_Visualizador/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.513    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.749 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.749    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/seleccion_anodo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.438ns (64.140%)  route 0.804ns (35.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  inst_Visualizador/seleccion_anodo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  inst_Visualizador/seleccion_anodo_reg[1]/Q
                         net (fo=17, routed)          0.254     1.915    inst_Visualizador/seleccion_anodo_reg_n_0_[1]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.960 r  inst_Visualizador/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.509    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.762 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.762    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_reset_activado_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.443ns (63.434%)  route 0.832ns (36.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y84          FDPE                                         r  inst_Visualizador/anim_reset_activado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDPE (Prop_fdpe_C_Q)         0.164     1.683 r  inst_Visualizador/anim_reset_activado_reg/Q
                         net (fo=9, routed)           0.361     2.045    inst_Visualizador/anim_reset_activado
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  inst_Visualizador/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.560    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.795 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_reset_activado_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.403ns (61.091%)  route 0.894ns (38.909%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.519    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y84          FDPE                                         r  inst_Visualizador/anim_reset_activado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDPE (Prop_fdpe_C_Q)         0.164     1.683 r  inst_Visualizador/anim_reset_activado_reg/Q
                         net (fo=9, routed)           0.305     1.989    inst_Visualizador/anim_reset_activado
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  inst_Visualizador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.622    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.816 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.816    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Animacion/leds_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.481ns (63.375%)  route 0.856ns (36.625%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.568     1.487    inst_Animacion/CLK_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  inst_Animacion/leds_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDCE (Prop_fdce_C_Q)         0.128     1.615 r  inst_Animacion/leds_out_reg[9]/Q
                         net (fo=2, routed)           0.230     1.845    inst_Animacion/s_leds_animacion[9]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.098     1.943 r  inst_Animacion/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.569    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.824 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.824    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 1.631ns (17.097%)  route 7.909ns (82.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.713     9.540    inst_Timer_Puerta/clear
    SLICE_X6Y89          FDCE                                         f  inst_Timer_Puerta/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601     5.024    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  inst_Timer_Puerta/counter_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.249ns  (logic 1.631ns (17.634%)  route 7.618ns (82.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.423     9.249    inst_Timer_Puerta/clear
    SLICE_X6Y88          FDCE                                         f  inst_Timer_Puerta/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600     5.023    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  inst_Timer_Puerta/counter_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.249ns  (logic 1.631ns (17.634%)  route 7.618ns (82.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.423     9.249    inst_Timer_Puerta/clear
    SLICE_X6Y88          FDCE                                         f  inst_Timer_Puerta/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600     5.023    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  inst_Timer_Puerta/counter_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.249ns  (logic 1.631ns (17.634%)  route 7.618ns (82.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.423     9.249    inst_Timer_Puerta/clear
    SLICE_X6Y88          FDCE                                         f  inst_Timer_Puerta/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600     5.023    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  inst_Timer_Puerta/counter_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.249ns  (logic 1.631ns (17.634%)  route 7.618ns (82.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          3.196     4.703    inst_Animacion/rst_n_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.827 f  inst_Animacion/sreg[2]_i_1/O
                         net (fo=161, routed)         4.423     9.249    inst_Timer_Puerta/clear
    SLICE_X6Y88          FDCE                                         f  inst_Timer_Puerta/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600     5.023    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  inst_Timer_Puerta/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 botones_fisicos[2]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.254ns (33.986%)  route 0.493ns (66.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  botones_fisicos[2] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[2]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  botones_fisicos_IBUF[2]_inst/O
                         net (fo=1, routed)           0.493     0.746    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X6Y81          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.865     2.030    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X6Y81          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[0]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.235ns (29.980%)  route 0.550ns (70.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  botones_fisicos[0] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  botones_fisicos_IBUF[0]_inst/O
                         net (fo=1, routed)           0.550     0.785    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.998    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[3]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.878%)  route 0.574ns (70.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  botones_fisicos[3] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  botones_fisicos_IBUF[3]_inst/O
                         net (fo=1, routed)           0.574     0.818    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.998    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[1]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.256ns (30.992%)  route 0.569ns (69.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  botones_fisicos[1] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  botones_fisicos_IBUF[1]_inst/O
                         net (fo=1, routed)           0.569     0.825    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     1.998    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X10Y77         SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.275ns (18.408%)  route 1.217ns (81.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.217     1.492    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.875     2.040    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.275ns (18.408%)  route 1.217ns (81.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.217     1.492    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.875     2.040    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.275ns (18.408%)  route 1.217ns (81.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.217     1.492    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.875     2.040    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.275ns (18.408%)  route 1.217ns (81.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.217     1.492    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.875     2.040    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  inst_Visualizador/contador_barrido_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.275ns (17.707%)  route 1.276ns (82.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.276     1.551    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.873     2.038    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/contador_barrido_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.275ns (17.707%)  route 1.276ns (82.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=19, routed)          1.276     1.551    inst_Visualizador/rst_n_IBUF
    SLICE_X2Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.873     2.038    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  inst_Visualizador/contador_barrido_reg[6]/C





