git clone --depth 1 --no-tags https://github.com/danni-popova/Y3-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152080177
git clone --depth 1 --no-tags https://github.com/wchen329/ece552-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151789934
git clone --depth 1 --no-tags https://github.com/KaiqiJinWow/CS145-SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145695895
git clone --depth 1 --no-tags https://github.com/bentomo/NinPortable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143569170
git clone --depth 1 --no-tags https://github.com/jeongukjae/electrical-and-computer-design-laboratory-2-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150694105
git clone --depth 1 --no-tags https://github.com/Akatsukis/HUST-Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149687349
git clone --depth 1 --no-tags https://github.com/earthloong/VCU1525_Mining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152547449
git clone --depth 1 --no-tags https://github.com/sharebook-kr/book-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144811196
git clone --depth 1 --no-tags https://github.com/hhping/nios_lear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146090896
git clone --depth 1 --no-tags https://github.com/hhping/FIFO_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146162425
git clone --depth 1 --no-tags https://github.com/LopezChris/Digital-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147776222
git clone --depth 1 --no-tags https://github.com/conangit/fpga_timing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149579039
git clone --depth 1 --no-tags https://github.com/sammy17/riscv_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147710887
git clone --depth 1 --no-tags https://github.com/NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143772218
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/Odd_Fre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146260239
git clone --depth 1 --no-tags https://github.com/enihplased/bram_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147073815
git clone --depth 1 --no-tags https://github.com/ashfanvahora/Boolean-Function-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148399037
git clone --depth 1 --no-tags https://github.com/conangit/fpga_lcmxo3lf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150449375
git clone --depth 1 --no-tags https://github.com/softminus/xpdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150365893
git clone --depth 1 --no-tags https://github.com/dizhenhuoshan/Arch_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150849976
git clone --depth 1 --no-tags https://github.com/nipunbharti/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150556370
git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/Calculator-with-music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151254427
git clone --depth 1 --no-tags https://github.com/mohan-sharan/ZYBO-Zynq-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146941890
git clone --depth 1 --no-tags https://github.com/ewyuan/tiktaktoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149520219
git clone --depth 1 --no-tags https://github.com/ritikchanna/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144364772
git clone --depth 1 --no-tags https://github.com/RichlyElks/Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145067821
git clone --depth 1 --no-tags https://github.com/chintadinesh/pipeline_IITB_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143902517
git clone --depth 1 --no-tags https://github.com/Panmani/Flappy-Bird-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148865665
git clone --depth 1 --no-tags https://github.com/MarzhanBekbolat/HBlast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149320509
git clone --depth 1 --no-tags https://github.com/Shefali-Pandey/uart-communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151793837
git clone --depth 1 --no-tags https://github.com/KasparMatas/MLontoFPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150642927
git clone --depth 1 --no-tags https://github.com/rudyghill/arithmetic-logic-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150329835
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-5HighPassFirFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151958185
git clone --depth 1 --no-tags https://github.com/FelipeNasci/urna_Eletronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152638895
git clone --depth 1 --no-tags https://github.com/krishnasree45/Computer-architecture-lab-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152456508
git clone --depth 1 --no-tags https://github.com/NavyashreeChandraiah/Advanced-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150900802
git clone --depth 1 --no-tags https://github.com/Abdelrahmanhm23/GP-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150552626
git clone --depth 1 --no-tags https://github.com/f6fvy/fpga_bouncing_balls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150108241
git clone --depth 1 --no-tags https://github.com/secworks/ocb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150252223
git clone --depth 1 --no-tags https://github.com/mksoc/ISA-filter-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152216761
git clone --depth 1 --no-tags https://github.com/crazyalpha/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144562271
git clone --depth 1 --no-tags https://github.com/zyldgd/16Channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143533535
git clone --depth 1 --no-tags https://github.com/sgosiaco/eec180b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150193440
git clone --depth 1 --no-tags https://github.com/Nevertorlate/vivado-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151941846
git clone --depth 1 --no-tags https://github.com/nqHITSZ/AdderTreeGenerateScript.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151809410
git clone --depth 1 --no-tags https://github.com/reed-foster/u8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143638862
git clone --depth 1 --no-tags https://github.com/amitabhyadav/verilog_code_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145864912
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/TSConf_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144908866
git clone --depth 1 --no-tags https://github.com/GitCHES/AES_TIs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146237232
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_FPGA_TESTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146218004
git clone --depth 1 --no-tags https://github.com/ielecer/Linear_Block_Coding_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149541073
git clone --depth 1 --no-tags https://github.com/saunak1994/LinearRegressionModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147864782
git clone --depth 1 --no-tags https://github.com/Deepansh1992/Single_Precision_Floating_point_adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152365329
git clone --depth 1 --no-tags https://github.com/thotypous/wscad2018-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151040746
git clone --depth 1 --no-tags https://github.com/KamelAbdelouahab/stochcomp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151749497
git clone --depth 1 --no-tags https://github.com/jakeh12/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146235429
git clone --depth 1 --no-tags https://github.com/roo16kie/Image_Display_Control_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151686546
git clone --depth 1 --no-tags https://github.com/Harrypotterrrr/Digital-design-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148791523
git clone --depth 1 --no-tags https://github.com/McLemoreT/ARM_LEGv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148080132
git clone --depth 1 --no-tags https://github.com/KingTwoPro/jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150381763
git clone --depth 1 --no-tags https://github.com/ksandeep905/UVM-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150698434
git clone --depth 1 --no-tags https://github.com/teezhiyao/MHP_2018_CI03_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151520083
git clone --depth 1 --no-tags https://github.com/nancy8632130/Hardware-Design-and-Lab-Final-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151680242
git clone --depth 1 --no-tags https://github.com/rainairCC/VendingMachines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151680716
git clone --depth 1 --no-tags https://github.com/AndreaN33/EECS301-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149899636
git clone --depth 1 --no-tags https://github.com/MonroeQuantumNetworks/artiq-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150366192
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_A10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151438195
git clone --depth 1 --no-tags https://github.com/lamorgan/EC413-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150884833
git clone --depth 1 --no-tags https://github.com/foureyedengineer/VerilogProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148322361
git clone --depth 1 --no-tags https://github.com/samuel-feibel/RobotsNRoses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147840924
git clone --depth 1 --no-tags https://github.com/ssreekanth2000/comp-hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149688216
git clone --depth 1 --no-tags https://github.com/jubayer0175/STUMPS-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148582394
git clone --depth 1 --no-tags https://github.com/tamim-asif/lgraph-private.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149505171
git clone --depth 1 --no-tags https://github.com/xiyoyoyohades/DigitalCircuitProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149553056
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152091560
git clone --depth 1 --no-tags https://github.com/danjapapajani-zz/DE1-SoC_AudioSynthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151974242
git clone --depth 1 --no-tags https://github.com/abdullahsultan/Car-off-Light-and-Gate-Snesor-Code-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152397352
git clone --depth 1 --no-tags https://github.com/alexanderlopes11/INF251-Trabalho2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150663560
git clone --depth 1 --no-tags https://github.com/zhangkai0121/TNN_ACC_0803.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143385847
git clone --depth 1 --no-tags https://github.com/huanchin/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143846846
git clone --depth 1 --no-tags https://github.com/zhouliyan/verilog_book_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143830409
git clone --depth 1 --no-tags https://github.com/zaqc/sd_card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144051473
git clone --depth 1 --no-tags https://github.com/bwalkowi/proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144369752
git clone --depth 1 --no-tags https://github.com/michaelwang0213/Cat-Mouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150274449
git clone --depth 1 --no-tags https://github.com/anjimetidora/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150290796
git clone --depth 1 --no-tags https://github.com/San-Fran/iverilog_mux4x1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149713469
git clone --depth 1 --no-tags https://github.com/mazhanoff/MIPS_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151100244
git clone --depth 1 --no-tags https://github.com/jungwon-choi/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149309927
git clone --depth 1 --no-tags https://github.com/NicAmelina/UL_EECE371_F18_NAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149314996
git clone --depth 1 --no-tags https://github.com/vjaligam/Vj_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143897373
git clone --depth 1 --no-tags https://github.com/lublot/led-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149059724
git clone --depth 1 --no-tags https://github.com/TakaneP/Dlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150047976
git clone --depth 1 --no-tags https://github.com/TakaneP/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150061258
git clone --depth 1 --no-tags https://github.com/Sango1011/number_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144926263
git clone --depth 1 --no-tags https://github.com/Sango1011/electronic_craps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144926658
git clone --depth 1 --no-tags https://github.com/nadzbz/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148671100
git clone --depth 1 --no-tags https://github.com/sarvesh0303/comp_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150214807
git clone --depth 1 --no-tags https://github.com/Milky2018/myHomeworkScripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152014027
