// Seed: 3696336644
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign id_3 = 1;
  assign id_1 = id_4;
  wire id_5 = id_4 === -1'b0 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
