# Generated by Yosys 0.12+23 (git sha1 UNKNOWN, gcc 11.2.1 -fPIC -Os)

.model ethmac
.inputs wb_clk_i wb_rst_i wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_dat_i[8] wb_dat_i[9] wb_dat_i[10] wb_dat_i[11] wb_dat_i[12] wb_dat_i[13] wb_dat_i[14] wb_dat_i[15] wb_dat_i[16] wb_dat_i[17] wb_dat_i[18] wb_dat_i[19] wb_dat_i[20] wb_dat_i[21] wb_dat_i[22] wb_dat_i[23] wb_dat_i[24] wb_dat_i[25] wb_dat_i[26] wb_dat_i[27] wb_dat_i[28] wb_dat_i[29] wb_dat_i[30] wb_dat_i[31] wb_adr_i[2] wb_adr_i[3] wb_adr_i[4] wb_adr_i[5] wb_adr_i[6] wb_adr_i[7] wb_adr_i[8] wb_adr_i[9] wb_adr_i[10] wb_adr_i[11] wb_sel_i[0] wb_sel_i[1] wb_sel_i[2] wb_sel_i[3] wb_we_i wb_cyc_i wb_stb_i m_wb_dat_i[0] m_wb_dat_i[1] m_wb_dat_i[2] m_wb_dat_i[3] m_wb_dat_i[4] m_wb_dat_i[5] m_wb_dat_i[6] m_wb_dat_i[7] m_wb_dat_i[8] m_wb_dat_i[9] m_wb_dat_i[10] m_wb_dat_i[11] m_wb_dat_i[12] m_wb_dat_i[13] m_wb_dat_i[14] m_wb_dat_i[15] m_wb_dat_i[16] m_wb_dat_i[17] m_wb_dat_i[18] m_wb_dat_i[19] m_wb_dat_i[20] m_wb_dat_i[21] m_wb_dat_i[22] m_wb_dat_i[23] m_wb_dat_i[24] m_wb_dat_i[25] m_wb_dat_i[26] m_wb_dat_i[27] m_wb_dat_i[28] m_wb_dat_i[29] m_wb_dat_i[30] m_wb_dat_i[31] m_wb_ack_i m_wb_err_i mtx_clk_pad_i mrx_clk_pad_i mrxd_pad_i[0] mrxd_pad_i[1] mrxd_pad_i[2] mrxd_pad_i[3] mrxdv_pad_i mrxerr_pad_i mcoll_pad_i mcrs_pad_i md_pad_i
.outputs wb_dat_o[0] wb_dat_o[1] wb_dat_o[2] wb_dat_o[3] wb_dat_o[4] wb_dat_o[5] wb_dat_o[6] wb_dat_o[7] wb_dat_o[8] wb_dat_o[9] wb_dat_o[10] wb_dat_o[11] wb_dat_o[12] wb_dat_o[13] wb_dat_o[14] wb_dat_o[15] wb_dat_o[16] wb_dat_o[17] wb_dat_o[18] wb_dat_o[19] wb_dat_o[20] wb_dat_o[21] wb_dat_o[22] wb_dat_o[23] wb_dat_o[24] wb_dat_o[25] wb_dat_o[26] wb_dat_o[27] wb_dat_o[28] wb_dat_o[29] wb_dat_o[30] wb_dat_o[31] wb_ack_o wb_err_o m_wb_adr_o[0] m_wb_adr_o[1] m_wb_adr_o[2] m_wb_adr_o[3] m_wb_adr_o[4] m_wb_adr_o[5] m_wb_adr_o[6] m_wb_adr_o[7] m_wb_adr_o[8] m_wb_adr_o[9] m_wb_adr_o[10] m_wb_adr_o[11] m_wb_adr_o[12] m_wb_adr_o[13] m_wb_adr_o[14] m_wb_adr_o[15] m_wb_adr_o[16] m_wb_adr_o[17] m_wb_adr_o[18] m_wb_adr_o[19] m_wb_adr_o[20] m_wb_adr_o[21] m_wb_adr_o[22] m_wb_adr_o[23] m_wb_adr_o[24] m_wb_adr_o[25] m_wb_adr_o[26] m_wb_adr_o[27] m_wb_adr_o[28] m_wb_adr_o[29] m_wb_adr_o[30] m_wb_adr_o[31] m_wb_sel_o[0] m_wb_sel_o[1] m_wb_sel_o[2] m_wb_sel_o[3] m_wb_we_o m_wb_dat_o[0] m_wb_dat_o[1] m_wb_dat_o[2] m_wb_dat_o[3] m_wb_dat_o[4] m_wb_dat_o[5] m_wb_dat_o[6] m_wb_dat_o[7] m_wb_dat_o[8] m_wb_dat_o[9] m_wb_dat_o[10] m_wb_dat_o[11] m_wb_dat_o[12] m_wb_dat_o[13] m_wb_dat_o[14] m_wb_dat_o[15] m_wb_dat_o[16] m_wb_dat_o[17] m_wb_dat_o[18] m_wb_dat_o[19] m_wb_dat_o[20] m_wb_dat_o[21] m_wb_dat_o[22] m_wb_dat_o[23] m_wb_dat_o[24] m_wb_dat_o[25] m_wb_dat_o[26] m_wb_dat_o[27] m_wb_dat_o[28] m_wb_dat_o[29] m_wb_dat_o[30] m_wb_dat_o[31] m_wb_cyc_o m_wb_stb_o m_wb_cti_o[0] m_wb_cti_o[1] m_wb_cti_o[2] m_wb_bte_o[0] m_wb_bte_o[1] mtxd_pad_o[0] mtxd_pad_o[1] mtxd_pad_o[2] mtxd_pad_o[3] mtxen_pad_o mtxerr_pad_o mdc_pad_o md_pad_o md_padoe_o int_o
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=RxAbort_latch nq=$abc$115071$new_n229_
.subckt inv_x1 i=Collision_Tx2 nq=$abc$115071$new_n230_
.subckt inv_x1 i=ShortFrame nq=$abc$115071$new_n231_
.subckt inv_x1 i=LatchedMRxErr nq=$abc$115071$new_n232_
.subckt inv_x1 i=r_PassAll nq=$abc$115071$new_n233_
.subckt inv_x1 i=wb_we_i nq=$abc$115071$new_n234_
.subckt inv_x1 i=CarrierSense_Tx2 nq=$abc$115071$new_n235_
.subckt inv_x1 i=WillTransmit_q2 nq=$abc$115071$new_n236_
.subckt inv_x1 i=WillSendControlFrame_sync2 nq=$abc$115071$new_n237_
.subckt inv_x1 i=TxPauseRq_sync2 nq=$abc$115071$new_n238_
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91615
.subckt a2_x2 i0=mrxdv_pad_i i1=RxEnSync q=$abc$115071$new_n240_
.subckt mx2_x2 cmd=mrxdv_pad_i i0=r_RxEn i1=RxEnSync q=$abc$115071$auto$rtlil.cc:2515:MuxGate$91647
.subckt no2_x1 i0=r_RecSmall i1=$abc$115071$new_n231_ nq=$abc$115071$new_n242_
.subckt no2_x1 i0=RxAbortRst i1=$abc$115071$new_n229_ nq=$abc$115071$new_n243_
.subckt no2_x1 i0=InvalidSymbol i1=$abc$115071$new_n232_ nq=$abc$115071$new_n244_
.subckt oa22_x2 i0=$abc$115071$new_n233_ i1=ReceivedPauseFrm i2=RxAbort q=$abc$115071$new_n245_
.subckt o4_x2 i0=$abc$115071$new_n245_ i1=$abc$115071$new_n244_ i2=$abc$115071$new_n243_ i3=$abc$115071$new_n242_ q=$abc$115071$auto$rtlil.cc:2515:MuxGate$91641
.subckt no2_x1 i0=Collision_Tx1 i1=Collision_Tx2 nq=$abc$115071$new_n247_
.subckt no2_x1 i0=$abc$115071$new_n247_ i1=ResetCollision nq=$abc$115071$auto$rtlil.cc:2515:MuxGate$91613
.subckt na2_x1 i0=wb_stb_i i1=wb_cyc_i nq=$abc$115071$new_n249_
.subckt no4_x1 i0=wb_sel_i[2] i1=wb_sel_i[3] i2=wb_sel_i[0] i3=wb_sel_i[1] nq=$abc$115071$new_n250_
.subckt no2_x1 i0=$abc$115071$new_n250_ i1=wb_adr_i[11] nq=$abc$115071$new_n251_
.subckt no4_x1 i0=$abc$115071$new_n250_ i1=$abc$115071$new_n249_ i2=wb_adr_i[10] i3=wb_adr_i[11] nq=$abc$115071$new_n252_
.subckt a2_x2 i0=$abc$115071$new_n252_ i1=wb_sel_i[0] q=RegCs[0]
.subckt a2_x2 i0=$abc$115071$new_n252_ i1=wb_sel_i[1] q=RegCs[1]
.subckt a2_x2 i0=$abc$115071$new_n252_ i1=wb_sel_i[2] q=RegCs[2]
.subckt a2_x2 i0=$abc$115071$new_n252_ i1=wb_sel_i[3] q=RegCs[3]
.subckt a2_x2 i0=$abc$115071$new_n252_ i1=$abc$115071$new_n234_ q=$abc$115071$new_n257_
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[0] i1=RegDataOut[0] q=temp_wb_dat_o[0]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[1] i1=RegDataOut[1] q=temp_wb_dat_o[1]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[2] i1=RegDataOut[2] q=temp_wb_dat_o[2]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[3] i1=RegDataOut[3] q=temp_wb_dat_o[3]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[4] i1=RegDataOut[4] q=temp_wb_dat_o[4]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[5] i1=RegDataOut[5] q=temp_wb_dat_o[5]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[6] i1=RegDataOut[6] q=temp_wb_dat_o[6]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[7] i1=RegDataOut[7] q=temp_wb_dat_o[7]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[8] i1=RegDataOut[8] q=temp_wb_dat_o[8]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[9] i1=RegDataOut[9] q=temp_wb_dat_o[9]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[10] i1=RegDataOut[10] q=temp_wb_dat_o[10]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[11] i1=RegDataOut[11] q=temp_wb_dat_o[11]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[12] i1=RegDataOut[12] q=temp_wb_dat_o[12]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[13] i1=RegDataOut[13] q=temp_wb_dat_o[13]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[14] i1=RegDataOut[14] q=temp_wb_dat_o[14]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[15] i1=RegDataOut[15] q=temp_wb_dat_o[15]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[16] i1=RegDataOut[16] q=temp_wb_dat_o[16]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[17] i1=RegDataOut[17] q=temp_wb_dat_o[17]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[18] i1=RegDataOut[18] q=temp_wb_dat_o[18]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[19] i1=RegDataOut[19] q=temp_wb_dat_o[19]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[20] i1=RegDataOut[20] q=temp_wb_dat_o[20]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[21] i1=RegDataOut[21] q=temp_wb_dat_o[21]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[22] i1=RegDataOut[22] q=temp_wb_dat_o[22]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[23] i1=RegDataOut[23] q=temp_wb_dat_o[23]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[24] i1=RegDataOut[24] q=temp_wb_dat_o[24]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[25] i1=RegDataOut[25] q=temp_wb_dat_o[25]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[26] i1=RegDataOut[26] q=temp_wb_dat_o[26]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[27] i1=RegDataOut[27] q=temp_wb_dat_o[27]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[28] i1=RegDataOut[28] q=temp_wb_dat_o[28]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[29] i1=RegDataOut[29] q=temp_wb_dat_o[29]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[30] i1=RegDataOut[30] q=temp_wb_dat_o[30]
.subckt mx2_x2 cmd=$abc$115071$new_n257_ i0=BD_WB_DAT_O[31] i1=RegDataOut[31] q=temp_wb_dat_o[31]
.subckt mx2_x2 cmd=r_LoopBck i0=$abc$115071$new_n240_ i1=mtxen_pad_o q=MRxDV_Lb
.subckt a2_x2 i0=mrxerr_pad_i i1=RxEnSync q=$abc$115071$new_n291_
.subckt mx2_x2 cmd=r_LoopBck i0=$abc$115071$new_n291_ i1=mtxerr_pad_o q=MRxErr_Lb
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[0] i1=mtxd_pad_o[0] q=MRxD_Lb[0]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[1] i1=mtxd_pad_o[1] q=MRxD_Lb[1]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[2] i1=mtxd_pad_o[2] q=MRxD_Lb[2]
.subckt mx2_x2 cmd=r_LoopBck i0=mrxd_pad_i[3] i1=mtxd_pad_o[3] q=MRxD_Lb[3]
.subckt a4_x2 i0=$abc$115071$new_n251_ i1=wb_adr_i[10] i2=wb_stb_i i3=wb_cyc_i q=$abc$115071$new_n297_
.subckt a2_x2 i0=$abc$115071$new_n297_ i1=wb_sel_i[3] q=BDCs[3]
.subckt a2_x2 i0=$abc$115071$new_n297_ i1=wb_sel_i[2] q=BDCs[2]
.subckt a2_x2 i0=$abc$115071$new_n297_ i1=wb_sel_i[1] q=BDCs[1]
.subckt a2_x2 i0=$abc$115071$new_n297_ i1=wb_sel_i[0] q=BDCs[0]
.subckt no2_x1 i0=$abc$115071$new_n252_ i1=BDAck nq=$abc$115071$new_n302_
.subckt no2_x1 i0=$abc$115071$new_n302_ i1=temp_wb_ack_o_reg nq=$0\temp_wb_ack_o_reg[0:0]
.subckt no3_x1 i0=$abc$115071$new_n251_ i1=$abc$115071$new_n249_ i2=temp_wb_err_o_reg nq=$0\temp_wb_err_o_reg[0:0]
.subckt o2_x2 i0=r_Pad i1=PerPacketPad q=$abc$115071$abc$70334$or$ethmac.v:716$410_Y
.subckt o2_x2 i0=r_CrcEn i1=PerPacketCrcEn q=$abc$115071$abc$70334$or$ethmac.v:718$411_Y
.subckt no2_x1 i0=r_FullD i1=$abc$115071$new_n235_ nq=TxCarrierSense
.subckt no2_x1 i0=r_FullD i1=$abc$115071$new_n230_ nq=Collision
.subckt no2_x1 i0=$abc$115071$new_n236_ i1=r_FullD nq=Transmitting
.subckt no2_x1 i0=WillSendControlFrame_sync3 i1=$abc$115071$new_n237_ nq=$0\RstTxPauseRq[0:0]
.subckt a2_x2 i0=r_TxPauseRq i1=r_TxFlow q=$0\TxPauseRq_sync1[0:0]
.subckt no2_x1 i0=TxPauseRq_sync3 i1=$abc$115071$new_n238_ nq=$0\TPauseRq[0:0]
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91617
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91619
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91621
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91623
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91625
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91627
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91629
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91631
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91633
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91635
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91637
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91639
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91643
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91645
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91649
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91651
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91653
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91655
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91657
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91659
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91661
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91663
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91665
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91667
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91669
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91671
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91673
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91675
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91677
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91679
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91681
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91683
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91685
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91687
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91689
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91691
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91693
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91695
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91697
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91699
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91701
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91703
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91705
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91707
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91709
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91711
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91713
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91715
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91717
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91719
.subckt inv_x1 i=wb_rst_i nq=$abc$115071$auto$rtlil.cc:2506:NotGate$91721
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$abc$115071$auto$rtlil.cc:2515:MuxGate$91613 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91615 q=Collision_Tx2
.subckt sff1r_x4 ck=mrx_clk_pad_i i=RxAbort_wb nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91617 q=RxAbortRst_sync1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=RxAbortRst_sync1 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91619 q=RxAbortRst
.subckt sff1r_x4 ck=wb_clk_i i=RxAbort_latch nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91621 q=RxAbort_sync1
.subckt sff1r_x4 ck=wb_clk_i i=RxAbort_sync1 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91623 q=RxAbort_wb
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$0\TPauseRq[0:0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91625 q=TPauseRq
.subckt sff1r_x4 ck=mtx_clk_pad_i i=$0\TxPauseRq_sync1[0:0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91627 q=TxPauseRq_sync1
.subckt sff1r_x4 ck=mtx_clk_pad_i i=TxPauseRq_sync1 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91629 q=TxPauseRq_sync2
.subckt sff1r_x4 ck=mtx_clk_pad_i i=TxPauseRq_sync2 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91631 q=TxPauseRq_sync3
.subckt sff1r_x4 ck=wb_clk_i i=$0\RstTxPauseRq[0:0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91633 q=RstTxPauseRq
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame_sync2 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91635 q=WillSendControlFrame_sync3
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame_sync1 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91637 q=WillSendControlFrame_sync2
.subckt sff1r_x4 ck=wb_clk_i i=WillSendControlFrame nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91639 q=WillSendControlFrame_sync1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=$abc$115071$auto$rtlil.cc:2515:MuxGate$91641 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91643 q=RxAbort_latch
.subckt sff1_x4 ck=mrx_clk_pad_i i=WillTransmit q=WillTransmit_q
.subckt sff1_x4 ck=mrx_clk_pad_i i=WillTransmit_q q=WillTransmit_q2
.subckt sff1r_x4 ck=mtx_clk_pad_i i=mcoll_pad_i nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91645 q=Collision_Tx1
.subckt sff1r_x4 ck=mrx_clk_pad_i i=$abc$115071$auto$rtlil.cc:2515:MuxGate$91647 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91649 q=RxEnSync
.subckt sff1r_x4 ck=mtx_clk_pad_i i=mcrs_pad_i nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91651 q=CarrierSense_Tx1
.subckt sff1r_x4 ck=mtx_clk_pad_i i=CarrierSense_Tx1 nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91653 q=CarrierSense_Tx2
.subckt sff1r_x4 ck=wb_clk_i i=$0\temp_wb_ack_o_reg[0:0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91655 q=temp_wb_ack_o_reg
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91657 q=temp_wb_dat_o_reg[0]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[1] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91659 q=temp_wb_dat_o_reg[1]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[2] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91661 q=temp_wb_dat_o_reg[2]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[3] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91663 q=temp_wb_dat_o_reg[3]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[4] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91665 q=temp_wb_dat_o_reg[4]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[5] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91667 q=temp_wb_dat_o_reg[5]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[6] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91669 q=temp_wb_dat_o_reg[6]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[7] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91671 q=temp_wb_dat_o_reg[7]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[8] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91673 q=temp_wb_dat_o_reg[8]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[9] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91675 q=temp_wb_dat_o_reg[9]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[10] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91677 q=temp_wb_dat_o_reg[10]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[11] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91679 q=temp_wb_dat_o_reg[11]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[12] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91681 q=temp_wb_dat_o_reg[12]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[13] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91683 q=temp_wb_dat_o_reg[13]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[14] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91685 q=temp_wb_dat_o_reg[14]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[15] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91687 q=temp_wb_dat_o_reg[15]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[16] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91689 q=temp_wb_dat_o_reg[16]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[17] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91691 q=temp_wb_dat_o_reg[17]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[18] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91693 q=temp_wb_dat_o_reg[18]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[19] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91695 q=temp_wb_dat_o_reg[19]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[20] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91697 q=temp_wb_dat_o_reg[20]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[21] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91699 q=temp_wb_dat_o_reg[21]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[22] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91701 q=temp_wb_dat_o_reg[22]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[23] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91703 q=temp_wb_dat_o_reg[23]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[24] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91705 q=temp_wb_dat_o_reg[24]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[25] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91707 q=temp_wb_dat_o_reg[25]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[26] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91709 q=temp_wb_dat_o_reg[26]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[27] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91711 q=temp_wb_dat_o_reg[27]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[28] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91713 q=temp_wb_dat_o_reg[28]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[29] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91715 q=temp_wb_dat_o_reg[29]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[30] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91717 q=temp_wb_dat_o_reg[30]
.subckt sff1r_x4 ck=wb_clk_i i=temp_wb_dat_o[31] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91719 q=temp_wb_dat_o_reg[31]
.subckt sff1r_x4 ck=wb_clk_i i=$0\temp_wb_err_o_reg[0:0] nrst=$abc$115071$auto$rtlil.cc:2506:NotGate$91721 q=temp_wb_err_o_reg
.subckt eth_registers Address[0]=wb_adr_i[2] Address[1]=wb_adr_i[3] Address[2]=wb_adr_i[4] Address[3]=wb_adr_i[5] Address[4]=wb_adr_i[6] Address[5]=wb_adr_i[7] Address[6]=wb_adr_i[8] Address[7]=wb_adr_i[9] Busy_IRQ=Busy_IRQ Busy_stat=Busy_stat Clk=wb_clk_i Cs[0]=RegCs[0] Cs[1]=RegCs[1] Cs[2]=RegCs[2] Cs[3]=RegCs[3] DataIn[0]=wb_dat_i[0] DataIn[1]=wb_dat_i[1] DataIn[2]=wb_dat_i[2] DataIn[3]=wb_dat_i[3] DataIn[4]=wb_dat_i[4] DataIn[5]=wb_dat_i[5] DataIn[6]=wb_dat_i[6] DataIn[7]=wb_dat_i[7] DataIn[8]=wb_dat_i[8] DataIn[9]=wb_dat_i[9] DataIn[10]=wb_dat_i[10] DataIn[11]=wb_dat_i[11] DataIn[12]=wb_dat_i[12] DataIn[13]=wb_dat_i[13] DataIn[14]=wb_dat_i[14] DataIn[15]=wb_dat_i[15] DataIn[16]=wb_dat_i[16] DataIn[17]=wb_dat_i[17] DataIn[18]=wb_dat_i[18] DataIn[19]=wb_dat_i[19] DataIn[20]=wb_dat_i[20] DataIn[21]=wb_dat_i[21] DataIn[22]=wb_dat_i[22] DataIn[23]=wb_dat_i[23] DataIn[24]=wb_dat_i[24] DataIn[25]=wb_dat_i[25] DataIn[26]=wb_dat_i[26] DataIn[27]=wb_dat_i[27] DataIn[28]=wb_dat_i[28] DataIn[29]=wb_dat_i[29] DataIn[30]=wb_dat_i[30] DataIn[31]=wb_dat_i[31] DataOut[0]=RegDataOut[0] DataOut[1]=RegDataOut[1] DataOut[2]=RegDataOut[2] DataOut[3]=RegDataOut[3] DataOut[4]=RegDataOut[4] DataOut[5]=RegDataOut[5] DataOut[6]=RegDataOut[6] DataOut[7]=RegDataOut[7] DataOut[8]=RegDataOut[8] DataOut[9]=RegDataOut[9] DataOut[10]=RegDataOut[10] DataOut[11]=RegDataOut[11] DataOut[12]=RegDataOut[12] DataOut[13]=RegDataOut[13] DataOut[14]=RegDataOut[14] DataOut[15]=RegDataOut[15] DataOut[16]=RegDataOut[16] DataOut[17]=RegDataOut[17] DataOut[18]=RegDataOut[18] DataOut[19]=RegDataOut[19] DataOut[20]=RegDataOut[20] DataOut[21]=RegDataOut[21] DataOut[22]=RegDataOut[22] DataOut[23]=RegDataOut[23] DataOut[24]=RegDataOut[24] DataOut[25]=RegDataOut[25] DataOut[26]=RegDataOut[26] DataOut[27]=RegDataOut[27] DataOut[28]=RegDataOut[28] DataOut[29]=RegDataOut[29] DataOut[30]=RegDataOut[30] DataOut[31]=RegDataOut[31] LinkFail=LinkFail NValid_stat=NValid_stat Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] RStatStart=RStatStart Reset=wb_rst_i RstTxPauseRq=RstTxPauseRq Rw=wb_we_i RxB_IRQ=RxB_IRQ RxClk=mrx_clk_pad_i RxE_IRQ=RxE_IRQ SetPauseTimer=SetPauseTimer StartTxDone=StartTxDone TxB_IRQ=TxB_IRQ TxClk=mtx_clk_pad_i TxCtrlEndFrm=TxCtrlEndFrm TxE_IRQ=TxE_IRQ UpdateMIIRX_DATAReg=UpdateMIIRX_DATAReg WCtrlDataStart=WCtrlDataStart dbg_dat[0]=$undef dbg_dat[1]=$undef dbg_dat[2]=$undef dbg_dat[3]=$undef dbg_dat[4]=$undef dbg_dat[5]=$undef dbg_dat[6]=$undef dbg_dat[7]=$undef dbg_dat[8]=$undef dbg_dat[9]=$undef dbg_dat[10]=$undef dbg_dat[11]=$undef dbg_dat[12]=$undef dbg_dat[13]=$undef dbg_dat[14]=$undef dbg_dat[15]=$undef dbg_dat[16]=$undef dbg_dat[17]=$undef dbg_dat[18]=$undef dbg_dat[19]=$undef dbg_dat[20]=$undef dbg_dat[21]=$undef dbg_dat[22]=$undef dbg_dat[23]=$undef dbg_dat[24]=$undef dbg_dat[25]=$undef dbg_dat[26]=$undef dbg_dat[27]=$undef dbg_dat[28]=$undef dbg_dat[29]=$undef dbg_dat[30]=$undef dbg_dat[31]=$undef int_o=int_o r_Bro=r_Bro r_ClkDiv[0]=r_ClkDiv[0] r_ClkDiv[1]=r_ClkDiv[1] r_ClkDiv[2]=r_ClkDiv[2] r_ClkDiv[3]=r_ClkDiv[3] r_ClkDiv[4]=r_ClkDiv[4] r_ClkDiv[5]=r_ClkDiv[5] r_ClkDiv[6]=r_ClkDiv[6] r_ClkDiv[7]=r_ClkDiv[7] r_CollValid[0]=r_CollValid[0] r_CollValid[1]=r_CollValid[1] r_CollValid[2]=r_CollValid[2] r_CollValid[3]=r_CollValid[3] r_CollValid[4]=r_CollValid[4] r_CollValid[5]=r_CollValid[5] r_CrcEn=r_CrcEn r_CtrlData[0]=r_CtrlData[0] r_CtrlData[1]=r_CtrlData[1] r_CtrlData[2]=r_CtrlData[2] r_CtrlData[3]=r_CtrlData[3] r_CtrlData[4]=r_CtrlData[4] r_CtrlData[5]=r_CtrlData[5] r_CtrlData[6]=r_CtrlData[6] r_CtrlData[7]=r_CtrlData[7] r_CtrlData[8]=r_CtrlData[8] r_CtrlData[9]=r_CtrlData[9] r_CtrlData[10]=r_CtrlData[10] r_CtrlData[11]=r_CtrlData[11] r_CtrlData[12]=r_CtrlData[12] r_CtrlData[13]=r_CtrlData[13] r_CtrlData[14]=r_CtrlData[14] r_CtrlData[15]=r_CtrlData[15] r_DlyCrcEn=r_DlyCrcEn r_ExDfrEn=r_ExDfrEn r_FIAD[0]=r_FIAD[0] r_FIAD[1]=r_FIAD[1] r_FIAD[2]=r_FIAD[2] r_FIAD[3]=r_FIAD[3] r_FIAD[4]=r_FIAD[4] r_FullD=r_FullD r_HASH0[0]=r_HASH0[0] r_HASH0[1]=r_HASH0[1] r_HASH0[2]=r_HASH0[2] r_HASH0[3]=r_HASH0[3] r_HASH0[4]=r_HASH0[4] r_HASH0[5]=r_HASH0[5] r_HASH0[6]=r_HASH0[6] r_HASH0[7]=r_HASH0[7] r_HASH0[8]=r_HASH0[8] r_HASH0[9]=r_HASH0[9] r_HASH0[10]=r_HASH0[10] r_HASH0[11]=r_HASH0[11] r_HASH0[12]=r_HASH0[12] r_HASH0[13]=r_HASH0[13] r_HASH0[14]=r_HASH0[14] r_HASH0[15]=r_HASH0[15] r_HASH0[16]=r_HASH0[16] r_HASH0[17]=r_HASH0[17] r_HASH0[18]=r_HASH0[18] r_HASH0[19]=r_HASH0[19] r_HASH0[20]=r_HASH0[20] r_HASH0[21]=r_HASH0[21] r_HASH0[22]=r_HASH0[22] r_HASH0[23]=r_HASH0[23] r_HASH0[24]=r_HASH0[24] r_HASH0[25]=r_HASH0[25] r_HASH0[26]=r_HASH0[26] r_HASH0[27]=r_HASH0[27] r_HASH0[28]=r_HASH0[28] r_HASH0[29]=r_HASH0[29] r_HASH0[30]=r_HASH0[30] r_HASH0[31]=r_HASH0[31] r_HASH1[0]=r_HASH1[0] r_HASH1[1]=r_HASH1[1] r_HASH1[2]=r_HASH1[2] r_HASH1[3]=r_HASH1[3] r_HASH1[4]=r_HASH1[4] r_HASH1[5]=r_HASH1[5] r_HASH1[6]=r_HASH1[6] r_HASH1[7]=r_HASH1[7] r_HASH1[8]=r_HASH1[8] r_HASH1[9]=r_HASH1[9] r_HASH1[10]=r_HASH1[10] r_HASH1[11]=r_HASH1[11] r_HASH1[12]=r_HASH1[12] r_HASH1[13]=r_HASH1[13] r_HASH1[14]=r_HASH1[14] r_HASH1[15]=r_HASH1[15] r_HASH1[16]=r_HASH1[16] r_HASH1[17]=r_HASH1[17] r_HASH1[18]=r_HASH1[18] r_HASH1[19]=r_HASH1[19] r_HASH1[20]=r_HASH1[20] r_HASH1[21]=r_HASH1[21] r_HASH1[22]=r_HASH1[22] r_HASH1[23]=r_HASH1[23] r_HASH1[24]=r_HASH1[24] r_HASH1[25]=r_HASH1[25] r_HASH1[26]=r_HASH1[26] r_HASH1[27]=r_HASH1[27] r_HASH1[28]=r_HASH1[28] r_HASH1[29]=r_HASH1[29] r_HASH1[30]=r_HASH1[30] r_HASH1[31]=r_HASH1[31] r_HugEn=r_HugEn r_IFG=r_IFG r_IPGR1[0]=r_IPGR1[0] r_IPGR1[1]=r_IPGR1[1] r_IPGR1[2]=r_IPGR1[2] r_IPGR1[3]=r_IPGR1[3] r_IPGR1[4]=r_IPGR1[4] r_IPGR1[5]=r_IPGR1[5] r_IPGR1[6]=r_IPGR1[6] r_IPGR2[0]=r_IPGR2[0] r_IPGR2[1]=r_IPGR2[1] r_IPGR2[2]=r_IPGR2[2] r_IPGR2[3]=r_IPGR2[3] r_IPGR2[4]=r_IPGR2[4] r_IPGR2[5]=r_IPGR2[5] r_IPGR2[6]=r_IPGR2[6] r_IPGT[0]=r_IPGT[0] r_IPGT[1]=r_IPGT[1] r_IPGT[2]=r_IPGT[2] r_IPGT[3]=r_IPGT[3] r_IPGT[4]=r_IPGT[4] r_IPGT[5]=r_IPGT[5] r_IPGT[6]=r_IPGT[6] r_LoopBck=r_LoopBck r_MAC[0]=r_MAC[0] r_MAC[1]=r_MAC[1] r_MAC[2]=r_MAC[2] r_MAC[3]=r_MAC[3] r_MAC[4]=r_MAC[4] r_MAC[5]=r_MAC[5] r_MAC[6]=r_MAC[6] r_MAC[7]=r_MAC[7] r_MAC[8]=r_MAC[8] r_MAC[9]=r_MAC[9] r_MAC[10]=r_MAC[10] r_MAC[11]=r_MAC[11] r_MAC[12]=r_MAC[12] r_MAC[13]=r_MAC[13] r_MAC[14]=r_MAC[14] r_MAC[15]=r_MAC[15] r_MAC[16]=r_MAC[16] r_MAC[17]=r_MAC[17] r_MAC[18]=r_MAC[18] r_MAC[19]=r_MAC[19] r_MAC[20]=r_MAC[20] r_MAC[21]=r_MAC[21] r_MAC[22]=r_MAC[22] r_MAC[23]=r_MAC[23] r_MAC[24]=r_MAC[24] r_MAC[25]=r_MAC[25] r_MAC[26]=r_MAC[26] r_MAC[27]=r_MAC[27] r_MAC[28]=r_MAC[28] r_MAC[29]=r_MAC[29] r_MAC[30]=r_MAC[30] r_MAC[31]=r_MAC[31] r_MAC[32]=r_MAC[32] r_MAC[33]=r_MAC[33] r_MAC[34]=r_MAC[34] r_MAC[35]=r_MAC[35] r_MAC[36]=r_MAC[36] r_MAC[37]=r_MAC[37] r_MAC[38]=r_MAC[38] r_MAC[39]=r_MAC[39] r_MAC[40]=r_MAC[40] r_MAC[41]=r_MAC[41] r_MAC[42]=r_MAC[42] r_MAC[43]=r_MAC[43] r_MAC[44]=r_MAC[44] r_MAC[45]=r_MAC[45] r_MAC[46]=r_MAC[46] r_MAC[47]=r_MAC[47] r_MaxFL[0]=r_MaxFL[0] r_MaxFL[1]=r_MaxFL[1] r_MaxFL[2]=r_MaxFL[2] r_MaxFL[3]=r_MaxFL[3] r_MaxFL[4]=r_MaxFL[4] r_MaxFL[5]=r_MaxFL[5] r_MaxFL[6]=r_MaxFL[6] r_MaxFL[7]=r_MaxFL[7] r_MaxFL[8]=r_MaxFL[8] r_MaxFL[9]=r_MaxFL[9] r_MaxFL[10]=r_MaxFL[10] r_MaxFL[11]=r_MaxFL[11] r_MaxFL[12]=r_MaxFL[12] r_MaxFL[13]=r_MaxFL[13] r_MaxFL[14]=r_MaxFL[14] r_MaxFL[15]=r_MaxFL[15] r_MaxRet[0]=r_MaxRet[0] r_MaxRet[1]=r_MaxRet[1] r_MaxRet[2]=r_MaxRet[2] r_MaxRet[3]=r_MaxRet[3] r_MiiNoPre=r_MiiNoPre r_MinFL[0]=r_MinFL[0] r_MinFL[1]=r_MinFL[1] r_MinFL[2]=r_MinFL[2] r_MinFL[3]=r_MinFL[3] r_MinFL[4]=r_MinFL[4] r_MinFL[5]=r_MinFL[5] r_MinFL[6]=r_MinFL[6] r_MinFL[7]=r_MinFL[7] r_MinFL[8]=r_MinFL[8] r_MinFL[9]=r_MinFL[9] r_MinFL[10]=r_MinFL[10] r_MinFL[11]=r_MinFL[11] r_MinFL[12]=r_MinFL[12] r_MinFL[13]=r_MinFL[13] r_MinFL[14]=r_MinFL[14] r_MinFL[15]=r_MinFL[15] r_NoBckof=r_NoBckof r_NoPre=r_NoPre r_Pad=r_Pad r_PassAll=r_PassAll r_Pro=r_Pro r_RGAD[0]=r_RGAD[0] r_RGAD[1]=r_RGAD[1] r_RGAD[2]=r_RGAD[2] r_RGAD[3]=r_RGAD[3] r_RGAD[4]=r_RGAD[4] r_RStat=r_RStat r_RecSmall=r_RecSmall r_RxEn=r_RxEn r_RxFlow=r_RxFlow r_ScanStat=r_ScanStat r_TxBDNum[0]=r_TxBDNum[0] r_TxBDNum[1]=r_TxBDNum[1] r_TxBDNum[2]=r_TxBDNum[2] r_TxBDNum[3]=r_TxBDNum[3] r_TxBDNum[4]=r_TxBDNum[4] r_TxBDNum[5]=r_TxBDNum[5] r_TxBDNum[6]=r_TxBDNum[6] r_TxBDNum[7]=r_TxBDNum[7] r_TxEn=r_TxEn r_TxFlow=r_TxFlow r_TxPauseRq=r_TxPauseRq r_TxPauseTV[0]=r_TxPauseTV[0] r_TxPauseTV[1]=r_TxPauseTV[1] r_TxPauseTV[2]=r_TxPauseTV[2] r_TxPauseTV[3]=r_TxPauseTV[3] r_TxPauseTV[4]=r_TxPauseTV[4] r_TxPauseTV[5]=r_TxPauseTV[5] r_TxPauseTV[6]=r_TxPauseTV[6] r_TxPauseTV[7]=r_TxPauseTV[7] r_TxPauseTV[8]=r_TxPauseTV[8] r_TxPauseTV[9]=r_TxPauseTV[9] r_TxPauseTV[10]=r_TxPauseTV[10] r_TxPauseTV[11]=r_TxPauseTV[11] r_TxPauseTV[12]=r_TxPauseTV[12] r_TxPauseTV[13]=r_TxPauseTV[13] r_TxPauseTV[14]=r_TxPauseTV[14] r_TxPauseTV[15]=r_TxPauseTV[15] r_WCtrlData=r_WCtrlData
.subckt eth_maccontrol ControlFrmAddressOK=ControlFrmAddressOK CrcEnIn=$abc$115071$abc$70334$or$ethmac.v:718$411_Y CrcEnOut=CrcEnOut DlyCrcEn=r_DlyCrcEn MAC[0]=r_MAC[0] MAC[1]=r_MAC[1] MAC[2]=r_MAC[2] MAC[3]=r_MAC[3] MAC[4]=r_MAC[4] MAC[5]=r_MAC[5] MAC[6]=r_MAC[6] MAC[7]=r_MAC[7] MAC[8]=r_MAC[8] MAC[9]=r_MAC[9] MAC[10]=r_MAC[10] MAC[11]=r_MAC[11] MAC[12]=r_MAC[12] MAC[13]=r_MAC[13] MAC[14]=r_MAC[14] MAC[15]=r_MAC[15] MAC[16]=r_MAC[16] MAC[17]=r_MAC[17] MAC[18]=r_MAC[18] MAC[19]=r_MAC[19] MAC[20]=r_MAC[20] MAC[21]=r_MAC[21] MAC[22]=r_MAC[22] MAC[23]=r_MAC[23] MAC[24]=r_MAC[24] MAC[25]=r_MAC[25] MAC[26]=r_MAC[26] MAC[27]=r_MAC[27] MAC[28]=r_MAC[28] MAC[29]=r_MAC[29] MAC[30]=r_MAC[30] MAC[31]=r_MAC[31] MAC[32]=r_MAC[32] MAC[33]=r_MAC[33] MAC[34]=r_MAC[34] MAC[35]=r_MAC[35] MAC[36]=r_MAC[36] MAC[37]=r_MAC[37] MAC[38]=r_MAC[38] MAC[39]=r_MAC[39] MAC[40]=r_MAC[40] MAC[41]=r_MAC[41] MAC[42]=r_MAC[42] MAC[43]=r_MAC[43] MAC[44]=r_MAC[44] MAC[45]=r_MAC[45] MAC[46]=r_MAC[46] MAC[47]=r_MAC[47] MRxClk=mrx_clk_pad_i MTxClk=mtx_clk_pad_i PadIn=$abc$115071$abc$70334$or$ethmac.v:716$410_Y PadOut=PadOut ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPauseFrm=ReceivedPauseFrm RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxFlow=r_RxFlow RxReset=wb_rst_i RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid SetPauseTimer=SetPauseTimer TPauseRq=TPauseRq TxAbortIn=TxAbortIn TxAbortOut=TxAbort TxCtrlEndFrm=TxCtrlEndFrm TxDataIn[0]=TxData[0] TxDataIn[1]=TxData[1] TxDataIn[2]=TxData[2] TxDataIn[3]=TxData[3] TxDataIn[4]=TxData[4] TxDataIn[5]=TxData[5] TxDataIn[6]=TxData[6] TxDataIn[7]=TxData[7] TxDataOut[0]=TxDataOut[0] TxDataOut[1]=TxDataOut[1] TxDataOut[2]=TxDataOut[2] TxDataOut[3]=TxDataOut[3] TxDataOut[4]=TxDataOut[4] TxDataOut[5]=TxDataOut[5] TxDataOut[6]=TxDataOut[6] TxDataOut[7]=TxDataOut[7] TxDoneIn=TxDoneIn TxDoneOut=TxDone TxEndFrmIn=TxEndFrm TxEndFrmOut=TxEndFrmOut TxFlow=r_TxFlow TxPauseTV[0]=r_TxPauseTV[0] TxPauseTV[1]=r_TxPauseTV[1] TxPauseTV[2]=r_TxPauseTV[2] TxPauseTV[3]=r_TxPauseTV[3] TxPauseTV[4]=r_TxPauseTV[4] TxPauseTV[5]=r_TxPauseTV[5] TxPauseTV[6]=r_TxPauseTV[6] TxPauseTV[7]=r_TxPauseTV[7] TxPauseTV[8]=r_TxPauseTV[8] TxPauseTV[9]=r_TxPauseTV[9] TxPauseTV[10]=r_TxPauseTV[10] TxPauseTV[11]=r_TxPauseTV[11] TxPauseTV[12]=r_TxPauseTV[12] TxPauseTV[13]=r_TxPauseTV[13] TxPauseTV[14]=r_TxPauseTV[14] TxPauseTV[15]=r_TxPauseTV[15] TxReset=wb_rst_i TxStartFrmIn=TxStartFrm TxStartFrmOut=TxStartFrmOut TxUsedDataIn=TxUsedDataIn TxUsedDataOut=TxUsedData WillSendControlFrame=WillSendControlFrame r_PassAll=r_PassAll
.subckt eth_macstatus CarrierSense=CarrierSense_Tx2 CarrierSenseLost=CarrierSenseLost CollValid[0]=r_CollValid[0] CollValid[1]=r_CollValid[1] CollValid[2]=r_CollValid[2] CollValid[3]=r_CollValid[3] CollValid[4]=r_CollValid[4] CollValid[5]=r_CollValid[5] Collision=mcoll_pad_i DeferIndication=DeferIndication DeferLatched=DeferLatched DribbleNibble=DribbleNibble InvalidSymbol=InvalidSymbol LatchedCrcError=LatchedCrcError LatchedMRxErr=LatchedMRxErr LateCollLatched=LateCollLatched LateCollision=LateCollision LoadRxStatus=LoadRxStatus Loopback=r_LoopBck MRxClk=mrx_clk_pad_i MRxD[0]=MRxD_Lb[0] MRxD[1]=MRxD_Lb[1] MRxD[2]=MRxD_Lb[2] MRxD[3]=MRxD_Lb[3] MRxDV=MRxDV_Lb MRxErr=MRxErr_Lb MTxClk=mtx_clk_pad_i MaxCollisionOccured=MaxCollisionOccured ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPacketTooBig=ReceivedPacketTooBig Reset=wb_rst_i RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] RetryCntLatched[0]=RetryCntLatched[0] RetryCntLatched[1]=RetryCntLatched[1] RetryCntLatched[2]=RetryCntLatched[2] RetryCntLatched[3]=RetryCntLatched[3] RetryLimit=RetryLimit RstDeferLatched=RstDeferLatched RxByteCnt[0]=RxByteCnt[0] RxByteCnt[1]=RxByteCnt[1] RxByteCnt[2]=RxByteCnt[2] RxByteCnt[3]=RxByteCnt[3] RxByteCnt[4]=RxByteCnt[4] RxByteCnt[5]=RxByteCnt[5] RxByteCnt[6]=RxByteCnt[6] RxByteCnt[7]=RxByteCnt[7] RxByteCnt[8]=RxByteCnt[8] RxByteCnt[9]=RxByteCnt[9] RxByteCnt[10]=RxByteCnt[10] RxByteCnt[11]=RxByteCnt[11] RxByteCnt[12]=RxByteCnt[12] RxByteCnt[13]=RxByteCnt[13] RxByteCnt[14]=RxByteCnt[14] RxByteCnt[15]=RxByteCnt[15] RxByteCntEq0=RxByteCntEq0 RxByteCntGreat2=RxByteCntGreat2 RxByteCntMaxFrame=RxByteCntMaxFrame RxCrcError=RxCrcError RxLateCollision=RxLateCollision RxStateData[0]=RxStateData[0] RxStateData[1]=RxStateData[1] RxStateIdle=RxStateIdle RxStatePreamble=RxStatePreamble RxStateSFD=RxStateSFD ShortFrame=ShortFrame StartTxAbort=StartTxAbort StartTxDone=StartTxDone StateData[0]=StateData[0] StateData[1]=StateData[1] StatePreamble=StatePreamble Transmitting=Transmitting TxStartFrm=TxStartFrmOut TxUsedData=TxUsedDataIn r_FullD=r_FullD r_HugEn=r_HugEn r_MaxFL[0]=r_MaxFL[0] r_MaxFL[1]=r_MaxFL[1] r_MaxFL[2]=r_MaxFL[2] r_MaxFL[3]=r_MaxFL[3] r_MaxFL[4]=r_MaxFL[4] r_MaxFL[5]=r_MaxFL[5] r_MaxFL[6]=r_MaxFL[6] r_MaxFL[7]=r_MaxFL[7] r_MaxFL[8]=r_MaxFL[8] r_MaxFL[9]=r_MaxFL[9] r_MaxFL[10]=r_MaxFL[10] r_MaxFL[11]=r_MaxFL[11] r_MaxFL[12]=r_MaxFL[12] r_MaxFL[13]=r_MaxFL[13] r_MaxFL[14]=r_MaxFL[14] r_MaxFL[15]=r_MaxFL[15] r_MinFL[0]=r_MinFL[0] r_MinFL[1]=r_MinFL[1] r_MinFL[2]=r_MinFL[2] r_MinFL[3]=r_MinFL[3] r_MinFL[4]=r_MinFL[4] r_MinFL[5]=r_MinFL[5] r_MinFL[6]=r_MinFL[6] r_MinFL[7]=r_MinFL[7] r_MinFL[8]=r_MinFL[8] r_MinFL[9]=r_MinFL[9] r_MinFL[10]=r_MinFL[10] r_MinFL[11]=r_MinFL[11] r_MinFL[12]=r_MinFL[12] r_MinFL[13]=r_MinFL[13] r_MinFL[14]=r_MinFL[14] r_MinFL[15]=r_MinFL[15] r_RecSmall=r_RecSmall
.subckt eth_miim Busy=Busy_stat Clk=wb_clk_i CtrlData[0]=r_CtrlData[0] CtrlData[1]=r_CtrlData[1] CtrlData[2]=r_CtrlData[2] CtrlData[3]=r_CtrlData[3] CtrlData[4]=r_CtrlData[4] CtrlData[5]=r_CtrlData[5] CtrlData[6]=r_CtrlData[6] CtrlData[7]=r_CtrlData[7] CtrlData[8]=r_CtrlData[8] CtrlData[9]=r_CtrlData[9] CtrlData[10]=r_CtrlData[10] CtrlData[11]=r_CtrlData[11] CtrlData[12]=r_CtrlData[12] CtrlData[13]=r_CtrlData[13] CtrlData[14]=r_CtrlData[14] CtrlData[15]=r_CtrlData[15] Divider[0]=r_ClkDiv[0] Divider[1]=r_ClkDiv[1] Divider[2]=r_ClkDiv[2] Divider[3]=r_ClkDiv[3] Divider[4]=r_ClkDiv[4] Divider[5]=r_ClkDiv[5] Divider[6]=r_ClkDiv[6] Divider[7]=r_ClkDiv[7] Fiad[0]=r_FIAD[0] Fiad[1]=r_FIAD[1] Fiad[2]=r_FIAD[2] Fiad[3]=r_FIAD[3] Fiad[4]=r_FIAD[4] LinkFail=LinkFail Mdc=mdc_pad_o Mdi=md_pad_i Mdo=md_pad_o MdoEn=md_padoe_o NoPre=r_MiiNoPre Nvalid=NValid_stat Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] RStat=r_RStat RStatStart=RStatStart Reset=wb_rst_i Rgad[0]=r_RGAD[0] Rgad[1]=r_RGAD[1] Rgad[2]=r_RGAD[2] Rgad[3]=r_RGAD[3] Rgad[4]=r_RGAD[4] ScanStat=r_ScanStat UpdateMIIRX_DATAReg=UpdateMIIRX_DATAReg WCtrlData=r_WCtrlData WCtrlDataStart=WCtrlDataStart
.subckt eth_rxethmac AddressMiss=AddressMiss ByteCnt[0]=RxByteCnt[0] ByteCnt[1]=RxByteCnt[1] ByteCnt[2]=RxByteCnt[2] ByteCnt[3]=RxByteCnt[3] ByteCnt[4]=RxByteCnt[4] ByteCnt[5]=RxByteCnt[5] ByteCnt[6]=RxByteCnt[6] ByteCnt[7]=RxByteCnt[7] ByteCnt[8]=RxByteCnt[8] ByteCnt[9]=RxByteCnt[9] ByteCnt[10]=RxByteCnt[10] ByteCnt[11]=RxByteCnt[11] ByteCnt[12]=RxByteCnt[12] ByteCnt[13]=RxByteCnt[13] ByteCnt[14]=RxByteCnt[14] ByteCnt[15]=RxByteCnt[15] ByteCntEq0=RxByteCntEq0 ByteCntGreat2=RxByteCntGreat2 ByteCntMaxFrame=RxByteCntMaxFrame ControlFrmAddressOK=ControlFrmAddressOK CrcError=RxCrcError DlyCrcEn=r_DlyCrcEn HugEn=r_HugEn MAC[0]=r_MAC[0] MAC[1]=r_MAC[1] MAC[2]=r_MAC[2] MAC[3]=r_MAC[3] MAC[4]=r_MAC[4] MAC[5]=r_MAC[5] MAC[6]=r_MAC[6] MAC[7]=r_MAC[7] MAC[8]=r_MAC[8] MAC[9]=r_MAC[9] MAC[10]=r_MAC[10] MAC[11]=r_MAC[11] MAC[12]=r_MAC[12] MAC[13]=r_MAC[13] MAC[14]=r_MAC[14] MAC[15]=r_MAC[15] MAC[16]=r_MAC[16] MAC[17]=r_MAC[17] MAC[18]=r_MAC[18] MAC[19]=r_MAC[19] MAC[20]=r_MAC[20] MAC[21]=r_MAC[21] MAC[22]=r_MAC[22] MAC[23]=r_MAC[23] MAC[24]=r_MAC[24] MAC[25]=r_MAC[25] MAC[26]=r_MAC[26] MAC[27]=r_MAC[27] MAC[28]=r_MAC[28] MAC[29]=r_MAC[29] MAC[30]=r_MAC[30] MAC[31]=r_MAC[31] MAC[32]=r_MAC[32] MAC[33]=r_MAC[33] MAC[34]=r_MAC[34] MAC[35]=r_MAC[35] MAC[36]=r_MAC[36] MAC[37]=r_MAC[37] MAC[38]=r_MAC[38] MAC[39]=r_MAC[39] MAC[40]=r_MAC[40] MAC[41]=r_MAC[41] MAC[42]=r_MAC[42] MAC[43]=r_MAC[43] MAC[44]=r_MAC[44] MAC[45]=r_MAC[45] MAC[46]=r_MAC[46] MAC[47]=r_MAC[47] MRxClk=mrx_clk_pad_i MRxD[0]=MRxD_Lb[0] MRxD[1]=MRxD_Lb[1] MRxD[2]=MRxD_Lb[2] MRxD[3]=MRxD_Lb[3] MRxDV=MRxDV_Lb MaxFL[0]=r_MaxFL[0] MaxFL[1]=r_MaxFL[1] MaxFL[2]=r_MaxFL[2] MaxFL[3]=r_MaxFL[3] MaxFL[4]=r_MaxFL[4] MaxFL[5]=r_MaxFL[5] MaxFL[6]=r_MaxFL[6] MaxFL[7]=r_MaxFL[7] MaxFL[8]=r_MaxFL[8] MaxFL[9]=r_MaxFL[9] MaxFL[10]=r_MaxFL[10] MaxFL[11]=r_MaxFL[11] MaxFL[12]=r_MaxFL[12] MaxFL[13]=r_MaxFL[13] MaxFL[14]=r_MaxFL[14] MaxFL[15]=r_MaxFL[15] PassAll=r_PassAll Reset=wb_rst_i RxAbort=RxAbort RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxStartFrm=RxStartFrm RxValid=RxValid StateData[0]=RxStateData[0] StateData[1]=RxStateData[1] StateIdle=RxStateIdle StatePreamble=RxStatePreamble StateSFD=RxStateSFD Transmitting=Transmitting r_Bro=r_Bro r_HASH0[0]=r_HASH0[0] r_HASH0[1]=r_HASH0[1] r_HASH0[2]=r_HASH0[2] r_HASH0[3]=r_HASH0[3] r_HASH0[4]=r_HASH0[4] r_HASH0[5]=r_HASH0[5] r_HASH0[6]=r_HASH0[6] r_HASH0[7]=r_HASH0[7] r_HASH0[8]=r_HASH0[8] r_HASH0[9]=r_HASH0[9] r_HASH0[10]=r_HASH0[10] r_HASH0[11]=r_HASH0[11] r_HASH0[12]=r_HASH0[12] r_HASH0[13]=r_HASH0[13] r_HASH0[14]=r_HASH0[14] r_HASH0[15]=r_HASH0[15] r_HASH0[16]=r_HASH0[16] r_HASH0[17]=r_HASH0[17] r_HASH0[18]=r_HASH0[18] r_HASH0[19]=r_HASH0[19] r_HASH0[20]=r_HASH0[20] r_HASH0[21]=r_HASH0[21] r_HASH0[22]=r_HASH0[22] r_HASH0[23]=r_HASH0[23] r_HASH0[24]=r_HASH0[24] r_HASH0[25]=r_HASH0[25] r_HASH0[26]=r_HASH0[26] r_HASH0[27]=r_HASH0[27] r_HASH0[28]=r_HASH0[28] r_HASH0[29]=r_HASH0[29] r_HASH0[30]=r_HASH0[30] r_HASH0[31]=r_HASH0[31] r_HASH1[0]=r_HASH1[0] r_HASH1[1]=r_HASH1[1] r_HASH1[2]=r_HASH1[2] r_HASH1[3]=r_HASH1[3] r_HASH1[4]=r_HASH1[4] r_HASH1[5]=r_HASH1[5] r_HASH1[6]=r_HASH1[6] r_HASH1[7]=r_HASH1[7] r_HASH1[8]=r_HASH1[8] r_HASH1[9]=r_HASH1[9] r_HASH1[10]=r_HASH1[10] r_HASH1[11]=r_HASH1[11] r_HASH1[12]=r_HASH1[12] r_HASH1[13]=r_HASH1[13] r_HASH1[14]=r_HASH1[14] r_HASH1[15]=r_HASH1[15] r_HASH1[16]=r_HASH1[16] r_HASH1[17]=r_HASH1[17] r_HASH1[18]=r_HASH1[18] r_HASH1[19]=r_HASH1[19] r_HASH1[20]=r_HASH1[20] r_HASH1[21]=r_HASH1[21] r_HASH1[22]=r_HASH1[22] r_HASH1[23]=r_HASH1[23] r_HASH1[24]=r_HASH1[24] r_HASH1[25]=r_HASH1[25] r_HASH1[26]=r_HASH1[26] r_HASH1[27]=r_HASH1[27] r_HASH1[28]=r_HASH1[28] r_HASH1[29]=r_HASH1[29] r_HASH1[30]=r_HASH1[30] r_HASH1[31]=r_HASH1[31] r_IFG=r_IFG r_Pro=r_Pro
.subckt eth_txethmac CarrierSense=TxCarrierSense CollValid[0]=r_CollValid[0] CollValid[1]=r_CollValid[1] CollValid[2]=r_CollValid[2] CollValid[3]=r_CollValid[3] CollValid[4]=r_CollValid[4] CollValid[5]=r_CollValid[5] Collision=Collision CrcEn=CrcEnOut DeferIndication=DeferIndication DlyCrcEn=r_DlyCrcEn ExDfrEn=r_ExDfrEn FullD=r_FullD HugEn=r_HugEn IPGR1[0]=r_IPGR1[0] IPGR1[1]=r_IPGR1[1] IPGR1[2]=r_IPGR1[2] IPGR1[3]=r_IPGR1[3] IPGR1[4]=r_IPGR1[4] IPGR1[5]=r_IPGR1[5] IPGR1[6]=r_IPGR1[6] IPGR2[0]=r_IPGR2[0] IPGR2[1]=r_IPGR2[1] IPGR2[2]=r_IPGR2[2] IPGR2[3]=r_IPGR2[3] IPGR2[4]=r_IPGR2[4] IPGR2[5]=r_IPGR2[5] IPGR2[6]=r_IPGR2[6] IPGT[0]=r_IPGT[0] IPGT[1]=r_IPGT[1] IPGT[2]=r_IPGT[2] IPGT[3]=r_IPGT[3] IPGT[4]=r_IPGT[4] IPGT[5]=r_IPGT[5] IPGT[6]=r_IPGT[6] LateCollision=LateCollision MTxClk=mtx_clk_pad_i MTxD[0]=mtxd_pad_o[0] MTxD[1]=mtxd_pad_o[1] MTxD[2]=mtxd_pad_o[2] MTxD[3]=mtxd_pad_o[3] MTxEn=mtxen_pad_o MTxErr=mtxerr_pad_o MaxCollisionOccured=MaxCollisionOccured MaxFL[0]=r_MaxFL[0] MaxFL[1]=r_MaxFL[1] MaxFL[2]=r_MaxFL[2] MaxFL[3]=r_MaxFL[3] MaxFL[4]=r_MaxFL[4] MaxFL[5]=r_MaxFL[5] MaxFL[6]=r_MaxFL[6] MaxFL[7]=r_MaxFL[7] MaxFL[8]=r_MaxFL[8] MaxFL[9]=r_MaxFL[9] MaxFL[10]=r_MaxFL[10] MaxFL[11]=r_MaxFL[11] MaxFL[12]=r_MaxFL[12] MaxFL[13]=r_MaxFL[13] MaxFL[14]=r_MaxFL[14] MaxFL[15]=r_MaxFL[15] MaxRet[0]=r_MaxRet[0] MaxRet[1]=r_MaxRet[1] MaxRet[2]=r_MaxRet[2] MaxRet[3]=r_MaxRet[3] MinFL[0]=r_MinFL[0] MinFL[1]=r_MinFL[1] MinFL[2]=r_MinFL[2] MinFL[3]=r_MinFL[3] MinFL[4]=r_MinFL[4] MinFL[5]=r_MinFL[5] MinFL[6]=r_MinFL[6] MinFL[7]=r_MinFL[7] MinFL[8]=r_MinFL[8] MinFL[9]=r_MinFL[9] MinFL[10]=r_MinFL[10] MinFL[11]=r_MinFL[11] MinFL[12]=r_MinFL[12] MinFL[13]=r_MinFL[13] MinFL[14]=r_MinFL[14] MinFL[15]=r_MinFL[15] NoBckof=r_NoBckof Pad=PadOut Reset=wb_rst_i ResetCollision=ResetCollision RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] StartTxAbort=StartTxAbort StartTxDone=StartTxDone StateData[0]=StateData[0] StateData[1]=StateData[1] StatePreamble=StatePreamble TxAbort=TxAbortIn TxData[0]=TxDataOut[0] TxData[1]=TxDataOut[1] TxData[2]=TxDataOut[2] TxData[3]=TxDataOut[3] TxData[4]=TxDataOut[4] TxData[5]=TxDataOut[5] TxData[6]=TxDataOut[6] TxData[7]=TxDataOut[7] TxDone=TxDoneIn TxEndFrm=TxEndFrmOut TxRetry=TxRetry TxStartFrm=TxStartFrmOut TxUnderRun=TxUnderRun TxUsedData=TxUsedDataIn WillTransmit=WillTransmit
.subckt $paramod$8a8b45b7eb1cbc4ddab9c094bf37a8ebd8aaf536\eth_wishbone AddressMiss=AddressMiss BDCs[0]=BDCs[0] BDCs[1]=BDCs[1] BDCs[2]=BDCs[2] BDCs[3]=BDCs[3] Busy_IRQ=Busy_IRQ CarrierSenseLost=CarrierSenseLost DeferLatched=DeferLatched DribbleNibble=DribbleNibble InvalidSymbol=InvalidSymbol LatchedCrcError=LatchedCrcError LateCollLatched=LateCollLatched LoadRxStatus=LoadRxStatus MRxClk=mrx_clk_pad_i MTxClk=mtx_clk_pad_i PerPacketCrcEn=PerPacketCrcEn PerPacketPad=PerPacketPad ReceivedPacketGood=ReceivedPacketGood ReceivedPacketTooBig=ReceivedPacketTooBig ReceivedPauseFrm=ReceivedPauseFrm Reset=wb_rst_i RetryCntLatched[0]=RetryCntLatched[0] RetryCntLatched[1]=RetryCntLatched[1] RetryCntLatched[2]=RetryCntLatched[2] RetryCntLatched[3]=RetryCntLatched[3] RetryLimit=RetryLimit RstDeferLatched=RstDeferLatched RxAbort=RxAbort_wb RxB_IRQ=RxB_IRQ RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxE_IRQ=RxE_IRQ RxEndFrm=RxEndFrm RxLateCollision=RxLateCollision RxLength[0]=RxByteCnt[0] RxLength[1]=RxByteCnt[1] RxLength[2]=RxByteCnt[2] RxLength[3]=RxByteCnt[3] RxLength[4]=RxByteCnt[4] RxLength[5]=RxByteCnt[5] RxLength[6]=RxByteCnt[6] RxLength[7]=RxByteCnt[7] RxLength[8]=RxByteCnt[8] RxLength[9]=RxByteCnt[9] RxLength[10]=RxByteCnt[10] RxLength[11]=RxByteCnt[11] RxLength[12]=RxByteCnt[12] RxLength[13]=RxByteCnt[13] RxLength[14]=RxByteCnt[14] RxLength[15]=RxByteCnt[15] RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid ShortFrame=ShortFrame TxAbort=TxAbort TxB_IRQ=TxB_IRQ TxData[0]=TxData[0] TxData[1]=TxData[1] TxData[2]=TxData[2] TxData[3]=TxData[3] TxData[4]=TxData[4] TxData[5]=TxData[5] TxData[6]=TxData[6] TxData[7]=TxData[7] TxDone=TxDone TxE_IRQ=TxE_IRQ TxEndFrm=TxEndFrm TxRetry=TxRetry TxStartFrm=TxStartFrm TxUnderRun=TxUnderRun TxUsedData=TxUsedData WB_ACK_O=BDAck WB_ADR_I[2]=wb_adr_i[2] WB_ADR_I[3]=wb_adr_i[3] WB_ADR_I[4]=wb_adr_i[4] WB_ADR_I[5]=wb_adr_i[5] WB_ADR_I[6]=wb_adr_i[6] WB_ADR_I[7]=wb_adr_i[7] WB_ADR_I[8]=wb_adr_i[8] WB_ADR_I[9]=wb_adr_i[9] WB_CLK_I=wb_clk_i WB_DAT_I[0]=wb_dat_i[0] WB_DAT_I[1]=wb_dat_i[1] WB_DAT_I[2]=wb_dat_i[2] WB_DAT_I[3]=wb_dat_i[3] WB_DAT_I[4]=wb_dat_i[4] WB_DAT_I[5]=wb_dat_i[5] WB_DAT_I[6]=wb_dat_i[6] WB_DAT_I[7]=wb_dat_i[7] WB_DAT_I[8]=wb_dat_i[8] WB_DAT_I[9]=wb_dat_i[9] WB_DAT_I[10]=wb_dat_i[10] WB_DAT_I[11]=wb_dat_i[11] WB_DAT_I[12]=wb_dat_i[12] WB_DAT_I[13]=wb_dat_i[13] WB_DAT_I[14]=wb_dat_i[14] WB_DAT_I[15]=wb_dat_i[15] WB_DAT_I[16]=wb_dat_i[16] WB_DAT_I[17]=wb_dat_i[17] WB_DAT_I[18]=wb_dat_i[18] WB_DAT_I[19]=wb_dat_i[19] WB_DAT_I[20]=wb_dat_i[20] WB_DAT_I[21]=wb_dat_i[21] WB_DAT_I[22]=wb_dat_i[22] WB_DAT_I[23]=wb_dat_i[23] WB_DAT_I[24]=wb_dat_i[24] WB_DAT_I[25]=wb_dat_i[25] WB_DAT_I[26]=wb_dat_i[26] WB_DAT_I[27]=wb_dat_i[27] WB_DAT_I[28]=wb_dat_i[28] WB_DAT_I[29]=wb_dat_i[29] WB_DAT_I[30]=wb_dat_i[30] WB_DAT_I[31]=wb_dat_i[31] WB_DAT_O[0]=BD_WB_DAT_O[0] WB_DAT_O[1]=BD_WB_DAT_O[1] WB_DAT_O[2]=BD_WB_DAT_O[2] WB_DAT_O[3]=BD_WB_DAT_O[3] WB_DAT_O[4]=BD_WB_DAT_O[4] WB_DAT_O[5]=BD_WB_DAT_O[5] WB_DAT_O[6]=BD_WB_DAT_O[6] WB_DAT_O[7]=BD_WB_DAT_O[7] WB_DAT_O[8]=BD_WB_DAT_O[8] WB_DAT_O[9]=BD_WB_DAT_O[9] WB_DAT_O[10]=BD_WB_DAT_O[10] WB_DAT_O[11]=BD_WB_DAT_O[11] WB_DAT_O[12]=BD_WB_DAT_O[12] WB_DAT_O[13]=BD_WB_DAT_O[13] WB_DAT_O[14]=BD_WB_DAT_O[14] WB_DAT_O[15]=BD_WB_DAT_O[15] WB_DAT_O[16]=BD_WB_DAT_O[16] WB_DAT_O[17]=BD_WB_DAT_O[17] WB_DAT_O[18]=BD_WB_DAT_O[18] WB_DAT_O[19]=BD_WB_DAT_O[19] WB_DAT_O[20]=BD_WB_DAT_O[20] WB_DAT_O[21]=BD_WB_DAT_O[21] WB_DAT_O[22]=BD_WB_DAT_O[22] WB_DAT_O[23]=BD_WB_DAT_O[23] WB_DAT_O[24]=BD_WB_DAT_O[24] WB_DAT_O[25]=BD_WB_DAT_O[25] WB_DAT_O[26]=BD_WB_DAT_O[26] WB_DAT_O[27]=BD_WB_DAT_O[27] WB_DAT_O[28]=BD_WB_DAT_O[28] WB_DAT_O[29]=BD_WB_DAT_O[29] WB_DAT_O[30]=BD_WB_DAT_O[30] WB_DAT_O[31]=BD_WB_DAT_O[31] WB_WE_I=wb_we_i m_wb_ack_i=m_wb_ack_i m_wb_adr_o[0]=m_wb_adr_tmp[0] m_wb_adr_o[1]=m_wb_adr_tmp[1] m_wb_adr_o[2]=m_wb_adr_tmp[2] m_wb_adr_o[3]=m_wb_adr_tmp[3] m_wb_adr_o[4]=m_wb_adr_tmp[4] m_wb_adr_o[5]=m_wb_adr_tmp[5] m_wb_adr_o[6]=m_wb_adr_tmp[6] m_wb_adr_o[7]=m_wb_adr_tmp[7] m_wb_adr_o[8]=m_wb_adr_tmp[8] m_wb_adr_o[9]=m_wb_adr_tmp[9] m_wb_adr_o[10]=m_wb_adr_tmp[10] m_wb_adr_o[11]=m_wb_adr_tmp[11] m_wb_adr_o[12]=m_wb_adr_tmp[12] m_wb_adr_o[13]=m_wb_adr_tmp[13] m_wb_adr_o[14]=m_wb_adr_tmp[14] m_wb_adr_o[15]=m_wb_adr_tmp[15] m_wb_adr_o[16]=m_wb_adr_tmp[16] m_wb_adr_o[17]=m_wb_adr_tmp[17] m_wb_adr_o[18]=m_wb_adr_tmp[18] m_wb_adr_o[19]=m_wb_adr_tmp[19] m_wb_adr_o[20]=m_wb_adr_tmp[20] m_wb_adr_o[21]=m_wb_adr_tmp[21] m_wb_adr_o[22]=m_wb_adr_tmp[22] m_wb_adr_o[23]=m_wb_adr_tmp[23] m_wb_adr_o[24]=m_wb_adr_tmp[24] m_wb_adr_o[25]=m_wb_adr_tmp[25] m_wb_adr_o[26]=m_wb_adr_tmp[26] m_wb_adr_o[27]=m_wb_adr_tmp[27] m_wb_adr_o[28]=m_wb_adr_tmp[28] m_wb_adr_o[29]=m_wb_adr_tmp[29] m_wb_bte_o[0]=m_wb_bte_o[0] m_wb_bte_o[1]=m_wb_bte_o[1] m_wb_cti_o[0]=m_wb_cti_o[0] m_wb_cti_o[1]=m_wb_cti_o[1] m_wb_cti_o[2]=m_wb_cti_o[2] m_wb_cyc_o=m_wb_cyc_o m_wb_dat_i[0]=m_wb_dat_i[0] m_wb_dat_i[1]=m_wb_dat_i[1] m_wb_dat_i[2]=m_wb_dat_i[2] m_wb_dat_i[3]=m_wb_dat_i[3] m_wb_dat_i[4]=m_wb_dat_i[4] m_wb_dat_i[5]=m_wb_dat_i[5] m_wb_dat_i[6]=m_wb_dat_i[6] m_wb_dat_i[7]=m_wb_dat_i[7] m_wb_dat_i[8]=m_wb_dat_i[8] m_wb_dat_i[9]=m_wb_dat_i[9] m_wb_dat_i[10]=m_wb_dat_i[10] m_wb_dat_i[11]=m_wb_dat_i[11] m_wb_dat_i[12]=m_wb_dat_i[12] m_wb_dat_i[13]=m_wb_dat_i[13] m_wb_dat_i[14]=m_wb_dat_i[14] m_wb_dat_i[15]=m_wb_dat_i[15] m_wb_dat_i[16]=m_wb_dat_i[16] m_wb_dat_i[17]=m_wb_dat_i[17] m_wb_dat_i[18]=m_wb_dat_i[18] m_wb_dat_i[19]=m_wb_dat_i[19] m_wb_dat_i[20]=m_wb_dat_i[20] m_wb_dat_i[21]=m_wb_dat_i[21] m_wb_dat_i[22]=m_wb_dat_i[22] m_wb_dat_i[23]=m_wb_dat_i[23] m_wb_dat_i[24]=m_wb_dat_i[24] m_wb_dat_i[25]=m_wb_dat_i[25] m_wb_dat_i[26]=m_wb_dat_i[26] m_wb_dat_i[27]=m_wb_dat_i[27] m_wb_dat_i[28]=m_wb_dat_i[28] m_wb_dat_i[29]=m_wb_dat_i[29] m_wb_dat_i[30]=m_wb_dat_i[30] m_wb_dat_i[31]=m_wb_dat_i[31] m_wb_dat_o[0]=m_wb_dat_o[0] m_wb_dat_o[1]=m_wb_dat_o[1] m_wb_dat_o[2]=m_wb_dat_o[2] m_wb_dat_o[3]=m_wb_dat_o[3] m_wb_dat_o[4]=m_wb_dat_o[4] m_wb_dat_o[5]=m_wb_dat_o[5] m_wb_dat_o[6]=m_wb_dat_o[6] m_wb_dat_o[7]=m_wb_dat_o[7] m_wb_dat_o[8]=m_wb_dat_o[8] m_wb_dat_o[9]=m_wb_dat_o[9] m_wb_dat_o[10]=m_wb_dat_o[10] m_wb_dat_o[11]=m_wb_dat_o[11] m_wb_dat_o[12]=m_wb_dat_o[12] m_wb_dat_o[13]=m_wb_dat_o[13] m_wb_dat_o[14]=m_wb_dat_o[14] m_wb_dat_o[15]=m_wb_dat_o[15] m_wb_dat_o[16]=m_wb_dat_o[16] m_wb_dat_o[17]=m_wb_dat_o[17] m_wb_dat_o[18]=m_wb_dat_o[18] m_wb_dat_o[19]=m_wb_dat_o[19] m_wb_dat_o[20]=m_wb_dat_o[20] m_wb_dat_o[21]=m_wb_dat_o[21] m_wb_dat_o[22]=m_wb_dat_o[22] m_wb_dat_o[23]=m_wb_dat_o[23] m_wb_dat_o[24]=m_wb_dat_o[24] m_wb_dat_o[25]=m_wb_dat_o[25] m_wb_dat_o[26]=m_wb_dat_o[26] m_wb_dat_o[27]=m_wb_dat_o[27] m_wb_dat_o[28]=m_wb_dat_o[28] m_wb_dat_o[29]=m_wb_dat_o[29] m_wb_dat_o[30]=m_wb_dat_o[30] m_wb_dat_o[31]=m_wb_dat_o[31] m_wb_err_i=m_wb_err_i m_wb_sel_o[0]=m_wb_sel_o[0] m_wb_sel_o[1]=m_wb_sel_o[1] m_wb_sel_o[2]=m_wb_sel_o[2] m_wb_sel_o[3]=m_wb_sel_o[3] m_wb_stb_o=m_wb_stb_o m_wb_we_o=m_wb_we_o r_PassAll=r_PassAll r_RxEn=r_RxEn r_RxFlow=r_RxFlow r_TxBDNum[0]=r_TxBDNum[0] r_TxBDNum[1]=r_TxBDNum[1] r_TxBDNum[2]=r_TxBDNum[2] r_TxBDNum[3]=r_TxBDNum[3] r_TxBDNum[4]=r_TxBDNum[4] r_TxBDNum[5]=r_TxBDNum[5] r_TxBDNum[6]=r_TxBDNum[6] r_TxBDNum[7]=r_TxBDNum[7] r_TxEn=r_TxEn
.names $false m_wb_adr_o[0]
1 1
.names $false m_wb_adr_o[1]
1 1
.names m_wb_adr_tmp[0] m_wb_adr_o[2]
1 1
.names m_wb_adr_tmp[1] m_wb_adr_o[3]
1 1
.names m_wb_adr_tmp[2] m_wb_adr_o[4]
1 1
.names m_wb_adr_tmp[3] m_wb_adr_o[5]
1 1
.names m_wb_adr_tmp[4] m_wb_adr_o[6]
1 1
.names m_wb_adr_tmp[5] m_wb_adr_o[7]
1 1
.names m_wb_adr_tmp[6] m_wb_adr_o[8]
1 1
.names m_wb_adr_tmp[7] m_wb_adr_o[9]
1 1
.names m_wb_adr_tmp[8] m_wb_adr_o[10]
1 1
.names m_wb_adr_tmp[9] m_wb_adr_o[11]
1 1
.names m_wb_adr_tmp[10] m_wb_adr_o[12]
1 1
.names m_wb_adr_tmp[11] m_wb_adr_o[13]
1 1
.names m_wb_adr_tmp[12] m_wb_adr_o[14]
1 1
.names m_wb_adr_tmp[13] m_wb_adr_o[15]
1 1
.names m_wb_adr_tmp[14] m_wb_adr_o[16]
1 1
.names m_wb_adr_tmp[15] m_wb_adr_o[17]
1 1
.names m_wb_adr_tmp[16] m_wb_adr_o[18]
1 1
.names m_wb_adr_tmp[17] m_wb_adr_o[19]
1 1
.names m_wb_adr_tmp[18] m_wb_adr_o[20]
1 1
.names m_wb_adr_tmp[19] m_wb_adr_o[21]
1 1
.names m_wb_adr_tmp[20] m_wb_adr_o[22]
1 1
.names m_wb_adr_tmp[21] m_wb_adr_o[23]
1 1
.names m_wb_adr_tmp[22] m_wb_adr_o[24]
1 1
.names m_wb_adr_tmp[23] m_wb_adr_o[25]
1 1
.names m_wb_adr_tmp[24] m_wb_adr_o[26]
1 1
.names m_wb_adr_tmp[25] m_wb_adr_o[27]
1 1
.names m_wb_adr_tmp[26] m_wb_adr_o[28]
1 1
.names m_wb_adr_tmp[27] m_wb_adr_o[29]
1 1
.names m_wb_adr_tmp[28] m_wb_adr_o[30]
1 1
.names m_wb_adr_tmp[29] m_wb_adr_o[31]
1 1
.names temp_wb_ack_o_reg wb_ack_o
1 1
.names temp_wb_dat_o_reg[0] wb_dat_o[0]
1 1
.names temp_wb_dat_o_reg[1] wb_dat_o[1]
1 1
.names temp_wb_dat_o_reg[2] wb_dat_o[2]
1 1
.names temp_wb_dat_o_reg[3] wb_dat_o[3]
1 1
.names temp_wb_dat_o_reg[4] wb_dat_o[4]
1 1
.names temp_wb_dat_o_reg[5] wb_dat_o[5]
1 1
.names temp_wb_dat_o_reg[6] wb_dat_o[6]
1 1
.names temp_wb_dat_o_reg[7] wb_dat_o[7]
1 1
.names temp_wb_dat_o_reg[8] wb_dat_o[8]
1 1
.names temp_wb_dat_o_reg[9] wb_dat_o[9]
1 1
.names temp_wb_dat_o_reg[10] wb_dat_o[10]
1 1
.names temp_wb_dat_o_reg[11] wb_dat_o[11]
1 1
.names temp_wb_dat_o_reg[12] wb_dat_o[12]
1 1
.names temp_wb_dat_o_reg[13] wb_dat_o[13]
1 1
.names temp_wb_dat_o_reg[14] wb_dat_o[14]
1 1
.names temp_wb_dat_o_reg[15] wb_dat_o[15]
1 1
.names temp_wb_dat_o_reg[16] wb_dat_o[16]
1 1
.names temp_wb_dat_o_reg[17] wb_dat_o[17]
1 1
.names temp_wb_dat_o_reg[18] wb_dat_o[18]
1 1
.names temp_wb_dat_o_reg[19] wb_dat_o[19]
1 1
.names temp_wb_dat_o_reg[20] wb_dat_o[20]
1 1
.names temp_wb_dat_o_reg[21] wb_dat_o[21]
1 1
.names temp_wb_dat_o_reg[22] wb_dat_o[22]
1 1
.names temp_wb_dat_o_reg[23] wb_dat_o[23]
1 1
.names temp_wb_dat_o_reg[24] wb_dat_o[24]
1 1
.names temp_wb_dat_o_reg[25] wb_dat_o[25]
1 1
.names temp_wb_dat_o_reg[26] wb_dat_o[26]
1 1
.names temp_wb_dat_o_reg[27] wb_dat_o[27]
1 1
.names temp_wb_dat_o_reg[28] wb_dat_o[28]
1 1
.names temp_wb_dat_o_reg[29] wb_dat_o[29]
1 1
.names temp_wb_dat_o_reg[30] wb_dat_o[30]
1 1
.names temp_wb_dat_o_reg[31] wb_dat_o[31]
1 1
.names $undef wb_dbg_dat0[0]
1 1
.names $undef wb_dbg_dat0[1]
1 1
.names $undef wb_dbg_dat0[2]
1 1
.names $undef wb_dbg_dat0[3]
1 1
.names $undef wb_dbg_dat0[4]
1 1
.names $undef wb_dbg_dat0[5]
1 1
.names $undef wb_dbg_dat0[6]
1 1
.names $undef wb_dbg_dat0[7]
1 1
.names $undef wb_dbg_dat0[8]
1 1
.names $undef wb_dbg_dat0[9]
1 1
.names $undef wb_dbg_dat0[10]
1 1
.names $undef wb_dbg_dat0[11]
1 1
.names $undef wb_dbg_dat0[12]
1 1
.names $undef wb_dbg_dat0[13]
1 1
.names $undef wb_dbg_dat0[14]
1 1
.names $undef wb_dbg_dat0[15]
1 1
.names $undef wb_dbg_dat0[16]
1 1
.names $undef wb_dbg_dat0[17]
1 1
.names $undef wb_dbg_dat0[18]
1 1
.names $undef wb_dbg_dat0[19]
1 1
.names $undef wb_dbg_dat0[20]
1 1
.names $undef wb_dbg_dat0[21]
1 1
.names $undef wb_dbg_dat0[22]
1 1
.names $undef wb_dbg_dat0[23]
1 1
.names $undef wb_dbg_dat0[24]
1 1
.names $undef wb_dbg_dat0[25]
1 1
.names $undef wb_dbg_dat0[26]
1 1
.names $undef wb_dbg_dat0[27]
1 1
.names $undef wb_dbg_dat0[28]
1 1
.names $undef wb_dbg_dat0[29]
1 1
.names $undef wb_dbg_dat0[30]
1 1
.names $undef wb_dbg_dat0[31]
1 1
.names temp_wb_err_o_reg wb_err_o
1 1
.end

.model $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo
.inputs data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] clk reset write read clear
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] almost_full full almost_empty empty cnt[0] cnt[1] cnt[2] cnt[3] cnt[4]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=read_pointer[3] nq=$abc$91722$new_n1136_
.subckt inv_x1 i=read_pointer[2] nq=$abc$91722$new_n1137_
.subckt inv_x1 i=read_pointer[1] nq=$abc$91722$new_n1138_
.subckt inv_x1 i=read_pointer[0] nq=$abc$91722$new_n1139_
.subckt inv_x1 i=write_pointer[3] nq=$abc$91722$new_n1140_
.subckt inv_x1 i=write_pointer[2] nq=$abc$91722$new_n1141_
.subckt inv_x1 i=cnt[1] nq=$abc$91722$new_n1142_
.subckt inv_x1 i=clear nq=$abc$91722$new_n1143_
.subckt inv_x1 i=write nq=$abc$91722$new_n1144_
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$70421
.subckt no2_x1 i0=cnt[1] i1=cnt[4] nq=$abc$91722$new_n1146_
.subckt no3_x1 i0=cnt[0] i1=cnt[2] i2=cnt[3] nq=$abc$91722$new_n1147_
.subckt na2_x1 i0=$abc$91722$new_n1147_ i1=$abc$91722$new_n1146_ nq=$abc$91722$new_n1148_
.subckt inv_x1 i=$abc$91722$new_n1148_ nq=empty
.subckt na2_x1 i0=$abc$91722$new_n1148_ i1=read nq=$abc$91722$new_n1150_
.subckt no2_x1 i0=$abc$91722$new_n1150_ i1=$abc$91722$new_n1139_ nq=$abc$91722$new_n1151_
.subckt a4_x2 i0=$abc$91722$new_n1148_ i1=read i2=read_pointer[0] i3=read_pointer[1] q=$abc$91722$new_n1152_
.subckt a2_x2 i0=$abc$91722$new_n1152_ i1=read_pointer[2] q=$abc$91722$new_n1153_
.subckt nxr2_x1 i0=$abc$91722$new_n1153_ i1=read_pointer[3] nq=$abc$91722$new_n1154_
.subckt no2_x1 i0=$abc$91722$new_n1154_ i1=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71363
.subckt no2_x1 i0=$abc$91722$new_n1152_ i1=read_pointer[2] nq=$abc$91722$new_n1156_
.subckt no3_x1 i0=$abc$91722$new_n1156_ i1=$abc$91722$new_n1153_ i2=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71359
.subckt no2_x1 i0=$abc$91722$new_n1151_ i1=read_pointer[1] nq=$abc$91722$new_n1158_
.subckt no3_x1 i0=$abc$91722$new_n1158_ i1=$abc$91722$new_n1152_ i2=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71355
.subckt ao22_x2 i0=$abc$91722$new_n1139_ i1=clear i2=$abc$91722$new_n1150_ q=$abc$91722$new_n1160_
.subckt no2_x1 i0=$abc$91722$new_n1160_ i1=$abc$91722$new_n1151_ nq=$abc$91722$new_n1161_
.subckt oa22_x2 i0=read i1=clear i2=$abc$91722$new_n1161_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71351
.subckt na3_x1 i0=$abc$91722$new_n1147_ i1=$abc$91722$new_n1142_ i2=cnt[4] nq=$abc$91722$new_n1163_
.subckt inv_x1 i=$abc$91722$new_n1163_ nq=full
.subckt a3_x2 i0=$abc$91722$new_n1163_ i1=write i2=write_pointer[0] q=$abc$91722$new_n1165_
.subckt a2_x2 i0=$abc$91722$new_n1165_ i1=write_pointer[1] q=$abc$91722$new_n1166_
.subckt na4_x1 i0=$abc$91722$new_n1163_ i1=write i2=write_pointer[0] i3=write_pointer[1] nq=$abc$91722$new_n1167_
.subckt no2_x1 i0=$abc$91722$new_n1167_ i1=$abc$91722$new_n1141_ nq=$abc$91722$new_n1168_
.subckt nxr2_x1 i0=$abc$91722$new_n1168_ i1=write_pointer[3] nq=$abc$91722$new_n1169_
.subckt no2_x1 i0=$abc$91722$new_n1169_ i1=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71347
.subckt no2_x1 i0=$abc$91722$new_n1166_ i1=write_pointer[2] nq=$abc$91722$new_n1171_
.subckt no3_x1 i0=$abc$91722$new_n1171_ i1=$abc$91722$new_n1168_ i2=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71343
.subckt no2_x1 i0=$abc$91722$new_n1165_ i1=write_pointer[1] nq=$abc$91722$new_n1173_
.subckt no3_x1 i0=$abc$91722$new_n1173_ i1=$abc$91722$new_n1166_ i2=clear nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$71339
.subckt a2_x2 i0=$abc$91722$new_n1143_ i1=write_pointer[0] q=$abc$91722$new_n1175_
.subckt na3_x1 i0=$abc$91722$new_n1175_ i1=$abc$91722$new_n1163_ i2=write nq=$abc$91722$new_n1176_
.subckt no2_x1 i0=$abc$91722$new_n1163_ i1=clear nq=$abc$91722$new_n1177_
.subckt no2_x1 i0=$abc$91722$new_n1177_ i1=$abc$91722$new_n1144_ nq=$abc$91722$new_n1178_
.subckt ao22_x2 i0=$abc$91722$new_n1175_ i1=$abc$91722$new_n1178_ i2=$abc$91722$new_n1176_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71335
.subckt nxr2_x1 i0=write i1=read nq=$abc$91722$new_n1180_
.subckt inv_x1 i=$abc$91722$new_n1180_ nq=$abc$91722$new_n1181_
.subckt no2_x1 i0=$abc$91722$new_n1181_ i1=clear nq=$abc$91722$new_n1182_
.subckt a2_x2 i0=$abc$91722$new_n1182_ i1=cnt[4] q=$abc$91722$new_n1183_
.subckt a2_x2 i0=read i1=cnt[3] q=$abc$91722$new_n1184_
.subckt na2_x1 i0=read i1=cnt[3] nq=$abc$91722$new_n1185_
.subckt o2_x2 i0=read i1=cnt[3] q=$abc$91722$new_n1186_
.subckt a2_x2 i0=read i1=cnt[2] q=$abc$91722$new_n1187_
.subckt na2_x1 i0=read i1=cnt[2] nq=$abc$91722$new_n1188_
.subckt a2_x2 i0=read i1=cnt[1] q=$abc$91722$new_n1189_
.subckt xr2_x1 i0=read i1=cnt[1] q=$abc$91722$new_n1190_
.subckt oa22_x2 i0=cnt[0] i1=$abc$91722$new_n1190_ i2=$abc$91722$new_n1189_ q=$abc$91722$new_n1191_
.subckt o2_x2 i0=read i1=cnt[2] q=$abc$91722$new_n1192_
.subckt na2_x1 i0=$abc$91722$new_n1192_ i1=$abc$91722$new_n1188_ nq=$abc$91722$new_n1193_
.subckt oa22_x2 i0=$abc$91722$new_n1192_ i1=$abc$91722$new_n1191_ i2=$abc$91722$new_n1187_ q=$abc$91722$new_n1194_
.subckt ao22_x2 i0=$abc$91722$new_n1184_ i1=$abc$91722$new_n1194_ i2=$abc$91722$new_n1186_ q=$abc$91722$new_n1195_
.subckt nxr2_x1 i0=read i1=cnt[4] nq=$abc$91722$new_n1196_
.subckt no2_x1 i0=$abc$91722$new_n1180_ i1=clear nq=$abc$91722$new_n1197_
.subckt nxr2_x1 i0=$abc$91722$new_n1196_ i1=$abc$91722$new_n1195_ nq=$abc$91722$new_n1198_
.subckt oa22_x2 i0=$abc$91722$new_n1198_ i1=$abc$91722$new_n1197_ i2=$abc$91722$new_n1183_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70435
.subckt a2_x2 i0=$abc$91722$new_n1182_ i1=cnt[3] q=$abc$91722$new_n1200_
.subckt na2_x1 i0=$abc$91722$new_n1186_ i1=$abc$91722$new_n1185_ nq=$abc$91722$new_n1201_
.subckt nxr2_x1 i0=$abc$91722$new_n1201_ i1=$abc$91722$new_n1194_ nq=$abc$91722$new_n1202_
.subckt oa22_x2 i0=$abc$91722$new_n1197_ i1=$abc$91722$new_n1202_ i2=$abc$91722$new_n1200_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70431
.subckt nxr2_x1 i0=$abc$91722$new_n1193_ i1=$abc$91722$new_n1191_ nq=$abc$91722$new_n1204_
.subckt a2_x2 i0=$abc$91722$new_n1204_ i1=$abc$91722$new_n1197_ q=$abc$91722$new_n1205_
.subckt oa22_x2 i0=cnt[2] i1=$abc$91722$new_n1182_ i2=$abc$91722$new_n1205_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70427
.subckt nxr2_x1 i0=$abc$91722$new_n1190_ i1=cnt[0] nq=$abc$91722$new_n1207_
.subckt no3_x1 i0=$abc$91722$new_n1207_ i1=$abc$91722$new_n1180_ i2=clear nq=$abc$91722$new_n1208_
.subckt oa22_x2 i0=cnt[1] i1=$abc$91722$new_n1182_ i2=$abc$91722$new_n1208_ q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70423
.subckt na2_x1 i0=$abc$91722$new_n1143_ i1=cnt[0] nq=$abc$91722$new_n1210_
.subckt nxr2_x1 i0=$abc$91722$new_n1210_ i1=$abc$91722$new_n1181_ nq=$abc$91722$auto$rtlil.cc:2515:MuxGate$70419
.subckt a4_x2 i0=cnt[0] i1=cnt[1] i2=cnt[2] i3=cnt[3] q=almost_full
.subckt na2_x1 i0=$abc$91722$new_n1146_ i1=cnt[0] nq=$abc$91722$new_n1213_
.subckt no3_x1 i0=$abc$91722$new_n1213_ i1=cnt[2] i2=cnt[3] nq=almost_empty
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][0] i1=fifo[14][0] q=$abc$91722$new_n1215_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1215_ i1=fifo[15][0] i2=fifo[11][0] q=$abc$91722$new_n1216_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][0] i1=fifo[6][0] q=$abc$91722$new_n1217_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1217_ i1=fifo[7][0] i2=fifo[3][0] q=$abc$91722$new_n1218_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1218_ i1=$abc$91722$new_n1216_ q=$abc$91722$new_n1219_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][0] i1=fifo[12][0] q=$abc$91722$new_n1220_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1220_ i1=fifo[13][0] i2=fifo[9][0] q=$abc$91722$new_n1221_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][0] i1=fifo[4][0] q=$abc$91722$new_n1222_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1222_ i1=fifo[5][0] i2=fifo[1][0] q=$abc$91722$new_n1223_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1223_ i1=$abc$91722$new_n1221_ q=$abc$91722$new_n1224_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][0] i1=$abc$91722$new_n1224_ i2=$abc$91722$new_n1219_ q=$0\data_out[31:0][0]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][1] i1=fifo[6][1] q=$abc$91722$new_n1226_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][1] i1=fifo[7][1] q=$abc$91722$new_n1227_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][1] i1=fifo[14][1] q=$abc$91722$new_n1228_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1228_ i1=fifo[15][1] i2=fifo[11][1] q=$abc$91722$new_n1229_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=read_pointer[0] i0=$abc$91722$new_n1229_ i1=$abc$91722$new_n1227_ i2=$abc$91722$new_n1226_ q=$abc$91722$new_n1230_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][1] i1=fifo[12][1] q=$abc$91722$new_n1231_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1231_ i1=fifo[13][1] i2=fifo[9][1] q=$abc$91722$new_n1232_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][1] i1=fifo[4][1] q=$abc$91722$new_n1233_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1233_ i1=fifo[5][1] i2=fifo[1][1] q=$abc$91722$new_n1234_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1234_ i1=$abc$91722$new_n1232_ q=$abc$91722$new_n1235_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][1] i1=$abc$91722$new_n1235_ i2=$abc$91722$new_n1230_ q=$0\data_out[31:0][1]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][2] i1=fifo[12][2] q=$abc$91722$new_n1237_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1237_ i1=fifo[13][2] i2=fifo[9][2] q=$abc$91722$new_n1238_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][2] i1=fifo[14][2] q=$abc$91722$new_n1239_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1239_ i1=fifo[15][2] i2=fifo[11][2] q=$abc$91722$new_n1240_
.subckt ao22_x2 i0=$abc$91722$new_n1238_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1241_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1240_ i2=$abc$91722$new_n1241_ q=$abc$91722$new_n1242_
.subckt o2_x2 i0=fifo[2][2] i1=read_pointer[2] q=$abc$91722$new_n1243_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][2] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1244_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][2] i2=read_pointer[0] q=$abc$91722$new_n1245_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][2] i2=$abc$91722$new_n1245_ q=$abc$91722$new_n1246_
.subckt oa22_x2 i0=$abc$91722$new_n1243_ i1=$abc$91722$new_n1244_ i2=$abc$91722$new_n1246_ q=$abc$91722$new_n1247_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][2] i1=fifo[4][2] q=$abc$91722$new_n1248_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1248_ i1=fifo[5][2] i2=fifo[1][2] q=$abc$91722$new_n1249_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1249_ i1=$abc$91722$new_n1247_ q=$abc$91722$new_n1250_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1250_ i2=$abc$91722$new_n1242_ q=$abc$91722$new_n1251_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1251_ i1=fifo[0][2] q=$0\data_out[31:0][2]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][3] i1=fifo[14][3] q=$abc$91722$new_n1253_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1253_ i1=fifo[15][3] i2=fifo[11][3] q=$abc$91722$new_n1254_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][3] i1=fifo[6][3] q=$abc$91722$new_n1255_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1255_ i1=fifo[7][3] i2=fifo[3][3] q=$abc$91722$new_n1256_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1256_ i1=$abc$91722$new_n1254_ q=$abc$91722$new_n1257_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][3] i1=fifo[12][3] q=$abc$91722$new_n1258_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1258_ i1=fifo[13][3] i2=fifo[9][3] q=$abc$91722$new_n1259_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][3] i1=fifo[5][3] q=$abc$91722$new_n1260_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1260_ i1=fifo[4][3] i2=fifo[0][3] q=$abc$91722$new_n1261_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1261_ i1=$abc$91722$new_n1259_ q=$abc$91722$new_n1262_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][3] i1=$abc$91722$new_n1262_ i2=$abc$91722$new_n1257_ q=$0\data_out[31:0][3]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][4] i1=fifo[12][4] q=$abc$91722$new_n1264_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1264_ i1=fifo[13][4] i2=fifo[9][4] q=$abc$91722$new_n1265_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][4] i1=fifo[14][4] q=$abc$91722$new_n1266_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1266_ i1=fifo[15][4] i2=fifo[11][4] q=$abc$91722$new_n1267_
.subckt ao22_x2 i0=$abc$91722$new_n1265_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1268_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1267_ i2=$abc$91722$new_n1268_ q=$abc$91722$new_n1269_
.subckt o2_x2 i0=fifo[2][4] i1=read_pointer[2] q=$abc$91722$new_n1270_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][4] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1271_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][4] i2=read_pointer[0] q=$abc$91722$new_n1272_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][4] i2=$abc$91722$new_n1272_ q=$abc$91722$new_n1273_
.subckt oa22_x2 i0=$abc$91722$new_n1270_ i1=$abc$91722$new_n1271_ i2=$abc$91722$new_n1273_ q=$abc$91722$new_n1274_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][4] i1=fifo[4][4] q=$abc$91722$new_n1275_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1275_ i1=fifo[5][4] i2=fifo[1][4] q=$abc$91722$new_n1276_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1276_ i1=$abc$91722$new_n1274_ q=$abc$91722$new_n1277_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1277_ i2=$abc$91722$new_n1269_ q=$abc$91722$new_n1278_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1278_ i1=fifo[0][4] q=$0\data_out[31:0][4]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][5] i1=fifo[12][5] q=$abc$91722$new_n1280_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1280_ i1=fifo[13][5] i2=fifo[9][5] q=$abc$91722$new_n1281_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][5] i1=fifo[14][5] q=$abc$91722$new_n1282_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1282_ i1=fifo[15][5] i2=fifo[11][5] q=$abc$91722$new_n1283_
.subckt ao22_x2 i0=$abc$91722$new_n1281_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1284_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1283_ i2=$abc$91722$new_n1284_ q=$abc$91722$new_n1285_
.subckt o2_x2 i0=fifo[2][5] i1=read_pointer[2] q=$abc$91722$new_n1286_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][5] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1287_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][5] i2=read_pointer[0] q=$abc$91722$new_n1288_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][5] i2=$abc$91722$new_n1288_ q=$abc$91722$new_n1289_
.subckt oa22_x2 i0=$abc$91722$new_n1286_ i1=$abc$91722$new_n1287_ i2=$abc$91722$new_n1289_ q=$abc$91722$new_n1290_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][5] i1=fifo[4][5] q=$abc$91722$new_n1291_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1291_ i1=fifo[5][5] i2=fifo[1][5] q=$abc$91722$new_n1292_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1292_ i1=$abc$91722$new_n1290_ q=$abc$91722$new_n1293_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1293_ i2=$abc$91722$new_n1285_ q=$abc$91722$new_n1294_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1294_ i1=fifo[0][5] q=$0\data_out[31:0][5]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][6] i1=fifo[12][6] q=$abc$91722$new_n1296_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1296_ i1=fifo[13][6] i2=fifo[9][6] q=$abc$91722$new_n1297_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][6] i1=fifo[14][6] q=$abc$91722$new_n1298_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1298_ i1=fifo[15][6] i2=fifo[11][6] q=$abc$91722$new_n1299_
.subckt ao22_x2 i0=$abc$91722$new_n1297_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1300_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1299_ i2=$abc$91722$new_n1300_ q=$abc$91722$new_n1301_
.subckt o2_x2 i0=fifo[2][6] i1=read_pointer[2] q=$abc$91722$new_n1302_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][6] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1303_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][6] i2=read_pointer[0] q=$abc$91722$new_n1304_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][6] i2=$abc$91722$new_n1304_ q=$abc$91722$new_n1305_
.subckt oa22_x2 i0=$abc$91722$new_n1302_ i1=$abc$91722$new_n1303_ i2=$abc$91722$new_n1305_ q=$abc$91722$new_n1306_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][6] i1=fifo[4][6] q=$abc$91722$new_n1307_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1307_ i1=fifo[5][6] i2=fifo[1][6] q=$abc$91722$new_n1308_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1308_ i1=$abc$91722$new_n1306_ q=$abc$91722$new_n1309_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1309_ i2=$abc$91722$new_n1301_ q=$abc$91722$new_n1310_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1310_ i1=fifo[0][6] q=$0\data_out[31:0][6]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][7] i1=fifo[12][7] q=$abc$91722$new_n1312_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1312_ i1=fifo[13][7] i2=fifo[9][7] q=$abc$91722$new_n1313_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][7] i1=fifo[14][7] q=$abc$91722$new_n1314_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1314_ i1=fifo[15][7] i2=fifo[11][7] q=$abc$91722$new_n1315_
.subckt ao22_x2 i0=$abc$91722$new_n1313_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1316_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1315_ i2=$abc$91722$new_n1316_ q=$abc$91722$new_n1317_
.subckt o2_x2 i0=fifo[2][7] i1=read_pointer[2] q=$abc$91722$new_n1318_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][7] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1319_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][7] i2=read_pointer[0] q=$abc$91722$new_n1320_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][7] i2=$abc$91722$new_n1320_ q=$abc$91722$new_n1321_
.subckt oa22_x2 i0=$abc$91722$new_n1318_ i1=$abc$91722$new_n1319_ i2=$abc$91722$new_n1321_ q=$abc$91722$new_n1322_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][7] i1=fifo[4][7] q=$abc$91722$new_n1323_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1323_ i1=fifo[5][7] i2=fifo[1][7] q=$abc$91722$new_n1324_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1324_ i1=$abc$91722$new_n1322_ q=$abc$91722$new_n1325_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1325_ i2=$abc$91722$new_n1317_ q=$abc$91722$new_n1326_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1326_ i1=fifo[0][7] q=$0\data_out[31:0][7]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][8] i1=fifo[12][8] q=$abc$91722$new_n1328_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1328_ i1=fifo[13][8] i2=fifo[9][8] q=$abc$91722$new_n1329_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][8] i1=fifo[14][8] q=$abc$91722$new_n1330_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1330_ i1=fifo[15][8] i2=fifo[11][8] q=$abc$91722$new_n1331_
.subckt ao22_x2 i0=$abc$91722$new_n1329_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1332_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1331_ i2=$abc$91722$new_n1332_ q=$abc$91722$new_n1333_
.subckt o2_x2 i0=fifo[2][8] i1=read_pointer[2] q=$abc$91722$new_n1334_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][8] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1335_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][8] i2=read_pointer[0] q=$abc$91722$new_n1336_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][8] i2=$abc$91722$new_n1336_ q=$abc$91722$new_n1337_
.subckt oa22_x2 i0=$abc$91722$new_n1334_ i1=$abc$91722$new_n1335_ i2=$abc$91722$new_n1337_ q=$abc$91722$new_n1338_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][8] i1=fifo[4][8] q=$abc$91722$new_n1339_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1339_ i1=fifo[5][8] i2=fifo[1][8] q=$abc$91722$new_n1340_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1340_ i1=$abc$91722$new_n1338_ q=$abc$91722$new_n1341_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1341_ i2=$abc$91722$new_n1333_ q=$abc$91722$new_n1342_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1342_ i1=fifo[0][8] q=$0\data_out[31:0][8]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][9] i1=fifo[14][9] q=$abc$91722$new_n1344_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1344_ i1=fifo[15][9] i2=fifo[11][9] q=$abc$91722$new_n1345_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][9] i1=fifo[6][9] q=$abc$91722$new_n1346_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1346_ i1=fifo[7][9] i2=fifo[3][9] q=$abc$91722$new_n1347_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1347_ i1=$abc$91722$new_n1345_ q=$abc$91722$new_n1348_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][9] i1=fifo[12][9] q=$abc$91722$new_n1349_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1349_ i1=fifo[13][9] i2=fifo[9][9] q=$abc$91722$new_n1350_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][9] i1=fifo[5][9] q=$abc$91722$new_n1351_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1351_ i1=fifo[4][9] i2=fifo[0][9] q=$abc$91722$new_n1352_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1352_ i1=$abc$91722$new_n1350_ q=$abc$91722$new_n1353_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][9] i1=$abc$91722$new_n1353_ i2=$abc$91722$new_n1348_ q=$0\data_out[31:0][9]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][10] i1=fifo[7][10] q=$abc$91722$new_n1355_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1355_ i1=fifo[6][10] i2=fifo[2][10] q=$abc$91722$new_n1356_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][10] i1=fifo[14][10] q=$abc$91722$new_n1357_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1357_ i1=fifo[15][10] i2=fifo[11][10] q=$abc$91722$new_n1358_
.subckt mx2_x2 cmd=$abc$91722$new_n1136_ i0=$abc$91722$new_n1358_ i1=$abc$91722$new_n1356_ q=$abc$91722$new_n1359_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][10] i1=fifo[5][10] q=$abc$91722$new_n1360_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1360_ i1=fifo[4][10] i2=fifo[0][10] q=$abc$91722$new_n1361_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][10] i1=fifo[12][10] q=$abc$91722$new_n1362_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1362_ i1=fifo[13][10] i2=fifo[9][10] q=$abc$91722$new_n1363_
.subckt mx2_x2 cmd=$abc$91722$new_n1136_ i0=$abc$91722$new_n1363_ i1=$abc$91722$new_n1361_ q=$abc$91722$new_n1364_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][10] i1=$abc$91722$new_n1364_ i2=$abc$91722$new_n1359_ q=$0\data_out[31:0][10]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][11] i1=fifo[12][11] q=$abc$91722$new_n1366_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1366_ i1=fifo[13][11] i2=fifo[9][11] q=$abc$91722$new_n1367_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][11] i1=fifo[14][11] q=$abc$91722$new_n1368_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1368_ i1=fifo[15][11] i2=fifo[11][11] q=$abc$91722$new_n1369_
.subckt ao22_x2 i0=$abc$91722$new_n1367_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1370_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1369_ i2=$abc$91722$new_n1370_ q=$abc$91722$new_n1371_
.subckt o2_x2 i0=fifo[2][11] i1=read_pointer[2] q=$abc$91722$new_n1372_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][11] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1373_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][11] i2=read_pointer[0] q=$abc$91722$new_n1374_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][11] i2=$abc$91722$new_n1374_ q=$abc$91722$new_n1375_
.subckt oa22_x2 i0=$abc$91722$new_n1372_ i1=$abc$91722$new_n1373_ i2=$abc$91722$new_n1375_ q=$abc$91722$new_n1376_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][11] i1=fifo[4][11] q=$abc$91722$new_n1377_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1377_ i1=fifo[5][11] i2=fifo[1][11] q=$abc$91722$new_n1378_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1378_ i1=$abc$91722$new_n1376_ q=$abc$91722$new_n1379_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1379_ i2=$abc$91722$new_n1371_ q=$abc$91722$new_n1380_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1380_ i1=fifo[0][11] q=$0\data_out[31:0][11]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][12] i2=read_pointer[0] q=$abc$91722$new_n1382_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][12] i2=$abc$91722$new_n1382_ q=$abc$91722$new_n1383_
.subckt o2_x2 i0=fifo[2][12] i1=read_pointer[2] q=$abc$91722$new_n1384_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][12] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1385_
.subckt oa22_x2 i0=$abc$91722$new_n1385_ i1=$abc$91722$new_n1384_ i2=$abc$91722$new_n1383_ q=$abc$91722$new_n1386_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][12] i1=fifo[4][12] q=$abc$91722$new_n1387_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1387_ i1=fifo[5][12] i2=fifo[1][12] q=$abc$91722$new_n1388_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][12] i1=fifo[13][12] q=$abc$91722$new_n1389_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1389_ i1=fifo[15][12] i2=fifo[11][12] q=$abc$91722$new_n1390_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][12] i1=fifo[12][12] q=$abc$91722$new_n1391_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1391_ i1=fifo[14][12] i2=fifo[10][12] q=$abc$91722$new_n1392_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$91722$new_n1392_ i1=$abc$91722$new_n1390_ q=$abc$91722$new_n1393_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=$abc$91722$new_n1138_ i0=$abc$91722$new_n1393_ i1=$abc$91722$new_n1388_ i2=$abc$91722$new_n1386_ q=$abc$91722$new_n1394_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1394_ i1=fifo[0][12] q=$0\data_out[31:0][12]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][13] i1=fifo[12][13] q=$abc$91722$new_n1396_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1396_ i1=fifo[13][13] i2=fifo[9][13] q=$abc$91722$new_n1397_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][13] i1=fifo[14][13] q=$abc$91722$new_n1398_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1398_ i1=fifo[15][13] i2=fifo[11][13] q=$abc$91722$new_n1399_
.subckt ao22_x2 i0=$abc$91722$new_n1397_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1400_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1399_ i2=$abc$91722$new_n1400_ q=$abc$91722$new_n1401_
.subckt o2_x2 i0=fifo[2][13] i1=read_pointer[2] q=$abc$91722$new_n1402_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][13] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1403_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][13] i2=read_pointer[0] q=$abc$91722$new_n1404_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][13] i2=$abc$91722$new_n1404_ q=$abc$91722$new_n1405_
.subckt oa22_x2 i0=$abc$91722$new_n1402_ i1=$abc$91722$new_n1403_ i2=$abc$91722$new_n1405_ q=$abc$91722$new_n1406_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][13] i1=fifo[4][13] q=$abc$91722$new_n1407_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1407_ i1=fifo[5][13] i2=fifo[1][13] q=$abc$91722$new_n1408_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1408_ i1=$abc$91722$new_n1406_ q=$abc$91722$new_n1409_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1409_ i2=$abc$91722$new_n1401_ q=$abc$91722$new_n1410_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1410_ i1=fifo[0][13] q=$0\data_out[31:0][13]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][14] i1=fifo[12][14] q=$abc$91722$new_n1412_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1412_ i1=fifo[13][14] i2=fifo[9][14] q=$abc$91722$new_n1413_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][14] i1=fifo[14][14] q=$abc$91722$new_n1414_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1414_ i1=fifo[15][14] i2=fifo[11][14] q=$abc$91722$new_n1415_
.subckt ao22_x2 i0=$abc$91722$new_n1413_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1416_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1415_ i2=$abc$91722$new_n1416_ q=$abc$91722$new_n1417_
.subckt o2_x2 i0=fifo[2][14] i1=read_pointer[2] q=$abc$91722$new_n1418_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][14] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1419_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][14] i2=read_pointer[0] q=$abc$91722$new_n1420_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][14] i2=$abc$91722$new_n1420_ q=$abc$91722$new_n1421_
.subckt oa22_x2 i0=$abc$91722$new_n1418_ i1=$abc$91722$new_n1419_ i2=$abc$91722$new_n1421_ q=$abc$91722$new_n1422_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][14] i1=fifo[4][14] q=$abc$91722$new_n1423_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1423_ i1=fifo[5][14] i2=fifo[1][14] q=$abc$91722$new_n1424_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1424_ i1=$abc$91722$new_n1422_ q=$abc$91722$new_n1425_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1425_ i2=$abc$91722$new_n1417_ q=$abc$91722$new_n1426_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1426_ i1=fifo[0][14] q=$0\data_out[31:0][14]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][15] i1=fifo[14][15] q=$abc$91722$new_n1428_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1428_ i1=fifo[15][15] i2=fifo[11][15] q=$abc$91722$new_n1429_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][15] i1=fifo[6][15] q=$abc$91722$new_n1430_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1430_ i1=fifo[7][15] i2=fifo[3][15] q=$abc$91722$new_n1431_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1431_ i1=$abc$91722$new_n1429_ q=$abc$91722$new_n1432_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][15] i1=fifo[12][15] q=$abc$91722$new_n1433_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1433_ i1=fifo[13][15] i2=fifo[9][15] q=$abc$91722$new_n1434_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][15] i1=fifo[5][15] q=$abc$91722$new_n1435_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1435_ i1=fifo[4][15] i2=fifo[0][15] q=$abc$91722$new_n1436_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1436_ i1=$abc$91722$new_n1434_ q=$abc$91722$new_n1437_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][15] i1=$abc$91722$new_n1437_ i2=$abc$91722$new_n1432_ q=$0\data_out[31:0][15]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][16] i1=fifo[12][16] q=$abc$91722$new_n1439_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1439_ i1=fifo[13][16] i2=fifo[9][16] q=$abc$91722$new_n1440_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][16] i1=fifo[14][16] q=$abc$91722$new_n1441_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1441_ i1=fifo[15][16] i2=fifo[11][16] q=$abc$91722$new_n1442_
.subckt ao22_x2 i0=$abc$91722$new_n1440_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1443_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1442_ i2=$abc$91722$new_n1443_ q=$abc$91722$new_n1444_
.subckt o2_x2 i0=fifo[2][16] i1=read_pointer[2] q=$abc$91722$new_n1445_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][16] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1446_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][16] i2=read_pointer[0] q=$abc$91722$new_n1447_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][16] i2=$abc$91722$new_n1447_ q=$abc$91722$new_n1448_
.subckt oa22_x2 i0=$abc$91722$new_n1445_ i1=$abc$91722$new_n1446_ i2=$abc$91722$new_n1448_ q=$abc$91722$new_n1449_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][16] i1=fifo[4][16] q=$abc$91722$new_n1450_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1450_ i1=fifo[5][16] i2=fifo[1][16] q=$abc$91722$new_n1451_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1451_ i1=$abc$91722$new_n1449_ q=$abc$91722$new_n1452_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1452_ i2=$abc$91722$new_n1444_ q=$abc$91722$new_n1453_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1453_ i1=fifo[0][16] q=$0\data_out[31:0][16]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][17] i1=fifo[14][17] q=$abc$91722$new_n1455_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1455_ i1=fifo[15][17] i2=fifo[11][17] q=$abc$91722$new_n1456_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][17] i1=fifo[6][17] q=$abc$91722$new_n1457_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1457_ i1=fifo[7][17] i2=fifo[3][17] q=$abc$91722$new_n1458_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1458_ i1=$abc$91722$new_n1456_ q=$abc$91722$new_n1459_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][17] i1=fifo[12][17] q=$abc$91722$new_n1460_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1460_ i1=fifo[13][17] i2=fifo[9][17] q=$abc$91722$new_n1461_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][17] i1=fifo[4][17] q=$abc$91722$new_n1462_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1462_ i1=fifo[5][17] i2=fifo[1][17] q=$abc$91722$new_n1463_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1463_ i1=$abc$91722$new_n1461_ q=$abc$91722$new_n1464_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][17] i1=$abc$91722$new_n1464_ i2=$abc$91722$new_n1459_ q=$0\data_out[31:0][17]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][18] i1=fifo[7][18] q=$abc$91722$new_n1466_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1466_ i1=fifo[6][18] i2=fifo[2][18] q=$abc$91722$new_n1467_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][18] i1=fifo[14][18] q=$abc$91722$new_n1468_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1468_ i1=fifo[15][18] i2=fifo[11][18] q=$abc$91722$new_n1469_
.subckt mx2_x2 cmd=$abc$91722$new_n1136_ i0=$abc$91722$new_n1469_ i1=$abc$91722$new_n1467_ q=$abc$91722$new_n1470_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][18] i1=fifo[5][18] q=$abc$91722$new_n1471_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1471_ i1=fifo[4][18] i2=fifo[0][18] q=$abc$91722$new_n1472_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][18] i1=fifo[12][18] q=$abc$91722$new_n1473_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1473_ i1=fifo[13][18] i2=fifo[9][18] q=$abc$91722$new_n1474_
.subckt mx2_x2 cmd=$abc$91722$new_n1136_ i0=$abc$91722$new_n1474_ i1=$abc$91722$new_n1472_ q=$abc$91722$new_n1475_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][18] i1=$abc$91722$new_n1475_ i2=$abc$91722$new_n1470_ q=$0\data_out[31:0][18]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][19] i2=read_pointer[0] q=$abc$91722$new_n1477_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][19] i2=$abc$91722$new_n1477_ q=$abc$91722$new_n1478_
.subckt o2_x2 i0=fifo[2][19] i1=read_pointer[2] q=$abc$91722$new_n1479_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][19] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1480_
.subckt oa22_x2 i0=$abc$91722$new_n1480_ i1=$abc$91722$new_n1479_ i2=$abc$91722$new_n1478_ q=$abc$91722$new_n1481_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][19] i1=fifo[4][19] q=$abc$91722$new_n1482_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1482_ i1=fifo[5][19] i2=fifo[1][19] q=$abc$91722$new_n1483_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][19] i1=fifo[13][19] q=$abc$91722$new_n1484_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1484_ i1=fifo[15][19] i2=fifo[11][19] q=$abc$91722$new_n1485_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][19] i1=fifo[12][19] q=$abc$91722$new_n1486_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1486_ i1=fifo[14][19] i2=fifo[10][19] q=$abc$91722$new_n1487_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$91722$new_n1487_ i1=$abc$91722$new_n1485_ q=$abc$91722$new_n1488_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=$abc$91722$new_n1138_ i0=$abc$91722$new_n1488_ i1=$abc$91722$new_n1483_ i2=$abc$91722$new_n1481_ q=$abc$91722$new_n1489_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1489_ i1=fifo[0][19] q=$0\data_out[31:0][19]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][20] i1=fifo[12][20] q=$abc$91722$new_n1491_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1491_ i1=fifo[13][20] i2=fifo[9][20] q=$abc$91722$new_n1492_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][20] i1=fifo[14][20] q=$abc$91722$new_n1493_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1493_ i1=fifo[15][20] i2=fifo[11][20] q=$abc$91722$new_n1494_
.subckt ao22_x2 i0=$abc$91722$new_n1492_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1495_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1494_ i2=$abc$91722$new_n1495_ q=$abc$91722$new_n1496_
.subckt o2_x2 i0=fifo[2][20] i1=read_pointer[2] q=$abc$91722$new_n1497_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][20] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1498_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][20] i2=read_pointer[0] q=$abc$91722$new_n1499_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][20] i2=$abc$91722$new_n1499_ q=$abc$91722$new_n1500_
.subckt oa22_x2 i0=$abc$91722$new_n1497_ i1=$abc$91722$new_n1498_ i2=$abc$91722$new_n1500_ q=$abc$91722$new_n1501_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][20] i1=fifo[4][20] q=$abc$91722$new_n1502_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1502_ i1=fifo[5][20] i2=fifo[1][20] q=$abc$91722$new_n1503_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1503_ i1=$abc$91722$new_n1501_ q=$abc$91722$new_n1504_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1504_ i2=$abc$91722$new_n1496_ q=$abc$91722$new_n1505_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1505_ i1=fifo[0][20] q=$0\data_out[31:0][20]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][21] i2=read_pointer[0] q=$abc$91722$new_n1507_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][21] i2=$abc$91722$new_n1507_ q=$abc$91722$new_n1508_
.subckt o2_x2 i0=fifo[2][21] i1=read_pointer[2] q=$abc$91722$new_n1509_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][21] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1510_
.subckt oa22_x2 i0=$abc$91722$new_n1510_ i1=$abc$91722$new_n1509_ i2=$abc$91722$new_n1508_ q=$abc$91722$new_n1511_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][21] i1=fifo[4][21] q=$abc$91722$new_n1512_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1512_ i1=fifo[5][21] i2=fifo[1][21] q=$abc$91722$new_n1513_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][21] i1=fifo[13][21] q=$abc$91722$new_n1514_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1514_ i1=fifo[15][21] i2=fifo[11][21] q=$abc$91722$new_n1515_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][21] i1=fifo[12][21] q=$abc$91722$new_n1516_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1516_ i1=fifo[14][21] i2=fifo[10][21] q=$abc$91722$new_n1517_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$91722$new_n1517_ i1=$abc$91722$new_n1515_ q=$abc$91722$new_n1518_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=$abc$91722$new_n1138_ i0=$abc$91722$new_n1518_ i1=$abc$91722$new_n1513_ i2=$abc$91722$new_n1511_ q=$abc$91722$new_n1519_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1519_ i1=fifo[0][21] q=$0\data_out[31:0][21]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][22] i1=fifo[6][22] q=$abc$91722$new_n1521_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[3][22] i1=fifo[7][22] q=$abc$91722$new_n1522_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][22] i1=fifo[14][22] q=$abc$91722$new_n1523_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1523_ i1=fifo[15][22] i2=fifo[11][22] q=$abc$91722$new_n1524_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=read_pointer[0] i0=$abc$91722$new_n1524_ i1=$abc$91722$new_n1522_ i2=$abc$91722$new_n1521_ q=$abc$91722$new_n1525_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][22] i1=fifo[12][22] q=$abc$91722$new_n1526_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1526_ i1=fifo[13][22] i2=fifo[9][22] q=$abc$91722$new_n1527_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][22] i1=fifo[5][22] q=$abc$91722$new_n1528_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1528_ i1=fifo[4][22] i2=fifo[0][22] q=$abc$91722$new_n1529_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1529_ i1=$abc$91722$new_n1527_ q=$abc$91722$new_n1530_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][22] i1=$abc$91722$new_n1530_ i2=$abc$91722$new_n1525_ q=$0\data_out[31:0][22]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][23] i2=read_pointer[0] q=$abc$91722$new_n1532_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][23] i2=$abc$91722$new_n1532_ q=$abc$91722$new_n1533_
.subckt o2_x2 i0=fifo[2][23] i1=read_pointer[2] q=$abc$91722$new_n1534_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][23] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1535_
.subckt oa22_x2 i0=$abc$91722$new_n1535_ i1=$abc$91722$new_n1534_ i2=$abc$91722$new_n1533_ q=$abc$91722$new_n1536_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][23] i1=fifo[4][23] q=$abc$91722$new_n1537_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1537_ i1=fifo[5][23] i2=fifo[1][23] q=$abc$91722$new_n1538_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][23] i1=fifo[13][23] q=$abc$91722$new_n1539_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1539_ i1=fifo[15][23] i2=fifo[11][23] q=$abc$91722$new_n1540_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][23] i1=fifo[12][23] q=$abc$91722$new_n1541_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1541_ i1=fifo[14][23] i2=fifo[10][23] q=$abc$91722$new_n1542_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$91722$new_n1542_ i1=$abc$91722$new_n1540_ q=$abc$91722$new_n1543_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=$abc$91722$new_n1138_ i0=$abc$91722$new_n1543_ i1=$abc$91722$new_n1538_ i2=$abc$91722$new_n1536_ q=$abc$91722$new_n1544_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1544_ i1=fifo[0][23] q=$0\data_out[31:0][23]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][24] i1=fifo[12][24] q=$abc$91722$new_n1546_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1546_ i1=fifo[13][24] i2=fifo[9][24] q=$abc$91722$new_n1547_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][24] i1=fifo[14][24] q=$abc$91722$new_n1548_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1548_ i1=fifo[15][24] i2=fifo[11][24] q=$abc$91722$new_n1549_
.subckt ao22_x2 i0=$abc$91722$new_n1547_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1550_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1549_ i2=$abc$91722$new_n1550_ q=$abc$91722$new_n1551_
.subckt o2_x2 i0=fifo[2][24] i1=read_pointer[2] q=$abc$91722$new_n1552_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][24] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1553_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][24] i2=read_pointer[0] q=$abc$91722$new_n1554_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][24] i2=$abc$91722$new_n1554_ q=$abc$91722$new_n1555_
.subckt oa22_x2 i0=$abc$91722$new_n1552_ i1=$abc$91722$new_n1553_ i2=$abc$91722$new_n1555_ q=$abc$91722$new_n1556_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][24] i1=fifo[4][24] q=$abc$91722$new_n1557_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1557_ i1=fifo[5][24] i2=fifo[1][24] q=$abc$91722$new_n1558_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1558_ i1=$abc$91722$new_n1556_ q=$abc$91722$new_n1559_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1559_ i2=$abc$91722$new_n1551_ q=$abc$91722$new_n1560_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1560_ i1=fifo[0][24] q=$0\data_out[31:0][24]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][25] i1=fifo[12][25] q=$abc$91722$new_n1562_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1562_ i1=fifo[13][25] i2=fifo[9][25] q=$abc$91722$new_n1563_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][25] i1=fifo[14][25] q=$abc$91722$new_n1564_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1564_ i1=fifo[15][25] i2=fifo[11][25] q=$abc$91722$new_n1565_
.subckt ao22_x2 i0=$abc$91722$new_n1563_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1566_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1565_ i2=$abc$91722$new_n1566_ q=$abc$91722$new_n1567_
.subckt o2_x2 i0=fifo[2][25] i1=read_pointer[2] q=$abc$91722$new_n1568_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][25] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1569_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][25] i2=read_pointer[0] q=$abc$91722$new_n1570_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][25] i2=$abc$91722$new_n1570_ q=$abc$91722$new_n1571_
.subckt oa22_x2 i0=$abc$91722$new_n1568_ i1=$abc$91722$new_n1569_ i2=$abc$91722$new_n1571_ q=$abc$91722$new_n1572_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][25] i1=fifo[4][25] q=$abc$91722$new_n1573_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1573_ i1=fifo[5][25] i2=fifo[1][25] q=$abc$91722$new_n1574_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1574_ i1=$abc$91722$new_n1572_ q=$abc$91722$new_n1575_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1575_ i2=$abc$91722$new_n1567_ q=$abc$91722$new_n1576_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1576_ i1=fifo[0][25] q=$0\data_out[31:0][25]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][26] i1=fifo[12][26] q=$abc$91722$new_n1578_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1578_ i1=fifo[13][26] i2=fifo[9][26] q=$abc$91722$new_n1579_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][26] i1=fifo[14][26] q=$abc$91722$new_n1580_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1580_ i1=fifo[15][26] i2=fifo[11][26] q=$abc$91722$new_n1581_
.subckt ao22_x2 i0=$abc$91722$new_n1579_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1582_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1581_ i2=$abc$91722$new_n1582_ q=$abc$91722$new_n1583_
.subckt o2_x2 i0=fifo[2][26] i1=read_pointer[2] q=$abc$91722$new_n1584_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][26] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1585_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][26] i2=read_pointer[0] q=$abc$91722$new_n1586_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][26] i2=$abc$91722$new_n1586_ q=$abc$91722$new_n1587_
.subckt oa22_x2 i0=$abc$91722$new_n1584_ i1=$abc$91722$new_n1585_ i2=$abc$91722$new_n1587_ q=$abc$91722$new_n1588_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][26] i1=fifo[4][26] q=$abc$91722$new_n1589_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1589_ i1=fifo[5][26] i2=fifo[1][26] q=$abc$91722$new_n1590_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1590_ i1=$abc$91722$new_n1588_ q=$abc$91722$new_n1591_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1591_ i2=$abc$91722$new_n1583_ q=$abc$91722$new_n1592_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1592_ i1=fifo[0][26] q=$0\data_out[31:0][26]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][27] i1=fifo[14][27] q=$abc$91722$new_n1594_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1594_ i1=fifo[15][27] i2=fifo[11][27] q=$abc$91722$new_n1595_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[2][27] i1=fifo[6][27] q=$abc$91722$new_n1596_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1596_ i1=fifo[7][27] i2=fifo[3][27] q=$abc$91722$new_n1597_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1597_ i1=$abc$91722$new_n1595_ q=$abc$91722$new_n1598_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][27] i1=fifo[12][27] q=$abc$91722$new_n1599_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1599_ i1=fifo[13][27] i2=fifo[9][27] q=$abc$91722$new_n1600_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[1][27] i1=fifo[5][27] q=$abc$91722$new_n1601_
.subckt mx3_x2 cmd0=$abc$91722$new_n1139_ cmd1=read_pointer[2] i0=$abc$91722$new_n1601_ i1=fifo[4][27] i2=fifo[0][27] q=$abc$91722$new_n1602_
.subckt mx2_x2 cmd=read_pointer[3] i0=$abc$91722$new_n1602_ i1=$abc$91722$new_n1600_ q=$abc$91722$new_n1603_
.subckt mx3_x2 cmd0=$abc$91722$new_n1143_ cmd1=$abc$91722$new_n1138_ i0=fifo[0][27] i1=$abc$91722$new_n1603_ i2=$abc$91722$new_n1598_ q=$0\data_out[31:0][27]
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][28] i2=read_pointer[0] q=$abc$91722$new_n1605_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][28] i2=$abc$91722$new_n1605_ q=$abc$91722$new_n1606_
.subckt o2_x2 i0=fifo[2][28] i1=read_pointer[2] q=$abc$91722$new_n1607_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][28] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1608_
.subckt oa22_x2 i0=$abc$91722$new_n1608_ i1=$abc$91722$new_n1607_ i2=$abc$91722$new_n1606_ q=$abc$91722$new_n1609_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][28] i1=fifo[4][28] q=$abc$91722$new_n1610_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1610_ i1=fifo[5][28] i2=fifo[1][28] q=$abc$91722$new_n1611_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[9][28] i1=fifo[13][28] q=$abc$91722$new_n1612_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1612_ i1=fifo[15][28] i2=fifo[11][28] q=$abc$91722$new_n1613_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][28] i1=fifo[12][28] q=$abc$91722$new_n1614_
.subckt mx3_x2 cmd0=read_pointer[1] cmd1=read_pointer[2] i0=$abc$91722$new_n1614_ i1=fifo[14][28] i2=fifo[10][28] q=$abc$91722$new_n1615_
.subckt mx2_x2 cmd=read_pointer[0] i0=$abc$91722$new_n1615_ i1=$abc$91722$new_n1613_ q=$abc$91722$new_n1616_
.subckt mx3_x2 cmd0=$abc$91722$new_n1136_ cmd1=$abc$91722$new_n1138_ i0=$abc$91722$new_n1616_ i1=$abc$91722$new_n1611_ i2=$abc$91722$new_n1609_ q=$abc$91722$new_n1617_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1617_ i1=fifo[0][28] q=$0\data_out[31:0][28]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][29] i1=fifo[12][29] q=$abc$91722$new_n1619_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1619_ i1=fifo[13][29] i2=fifo[9][29] q=$abc$91722$new_n1620_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][29] i1=fifo[14][29] q=$abc$91722$new_n1621_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1621_ i1=fifo[15][29] i2=fifo[11][29] q=$abc$91722$new_n1622_
.subckt ao22_x2 i0=$abc$91722$new_n1620_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1623_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1622_ i2=$abc$91722$new_n1623_ q=$abc$91722$new_n1624_
.subckt o2_x2 i0=fifo[2][29] i1=read_pointer[2] q=$abc$91722$new_n1625_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][29] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1626_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][29] i2=read_pointer[0] q=$abc$91722$new_n1627_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][29] i2=$abc$91722$new_n1627_ q=$abc$91722$new_n1628_
.subckt oa22_x2 i0=$abc$91722$new_n1625_ i1=$abc$91722$new_n1626_ i2=$abc$91722$new_n1628_ q=$abc$91722$new_n1629_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][29] i1=fifo[4][29] q=$abc$91722$new_n1630_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1630_ i1=fifo[5][29] i2=fifo[1][29] q=$abc$91722$new_n1631_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1631_ i1=$abc$91722$new_n1629_ q=$abc$91722$new_n1632_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1632_ i2=$abc$91722$new_n1624_ q=$abc$91722$new_n1633_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1633_ i1=fifo[0][29] q=$0\data_out[31:0][29]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][30] i1=fifo[12][30] q=$abc$91722$new_n1635_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1635_ i1=fifo[13][30] i2=fifo[9][30] q=$abc$91722$new_n1636_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][30] i1=fifo[14][30] q=$abc$91722$new_n1637_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1637_ i1=fifo[15][30] i2=fifo[11][30] q=$abc$91722$new_n1638_
.subckt ao22_x2 i0=$abc$91722$new_n1636_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1639_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1638_ i2=$abc$91722$new_n1639_ q=$abc$91722$new_n1640_
.subckt o2_x2 i0=fifo[2][30] i1=read_pointer[2] q=$abc$91722$new_n1641_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][30] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1642_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][30] i2=read_pointer[0] q=$abc$91722$new_n1643_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][30] i2=$abc$91722$new_n1643_ q=$abc$91722$new_n1644_
.subckt oa22_x2 i0=$abc$91722$new_n1641_ i1=$abc$91722$new_n1642_ i2=$abc$91722$new_n1644_ q=$abc$91722$new_n1645_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][30] i1=fifo[4][30] q=$abc$91722$new_n1646_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1646_ i1=fifo[5][30] i2=fifo[1][30] q=$abc$91722$new_n1647_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1647_ i1=$abc$91722$new_n1645_ q=$abc$91722$new_n1648_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1648_ i2=$abc$91722$new_n1640_ q=$abc$91722$new_n1649_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1649_ i1=fifo[0][30] q=$0\data_out[31:0][30]
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[8][31] i1=fifo[12][31] q=$abc$91722$new_n1651_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1651_ i1=fifo[13][31] i2=fifo[9][31] q=$abc$91722$new_n1652_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[10][31] i1=fifo[14][31] q=$abc$91722$new_n1653_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1653_ i1=fifo[15][31] i2=fifo[11][31] q=$abc$91722$new_n1654_
.subckt ao22_x2 i0=$abc$91722$new_n1652_ i1=read_pointer[1] i2=read_pointer[3] q=$abc$91722$new_n1655_
.subckt ao22_x2 i0=$abc$91722$new_n1138_ i1=$abc$91722$new_n1654_ i2=$abc$91722$new_n1655_ q=$abc$91722$new_n1656_
.subckt o2_x2 i0=fifo[2][31] i1=read_pointer[2] q=$abc$91722$new_n1657_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[6][31] i2=$abc$91722$new_n1139_ q=$abc$91722$new_n1658_
.subckt ao22_x2 i0=read_pointer[2] i1=fifo[3][31] i2=read_pointer[0] q=$abc$91722$new_n1659_
.subckt ao22_x2 i0=$abc$91722$new_n1137_ i1=fifo[7][31] i2=$abc$91722$new_n1659_ q=$abc$91722$new_n1660_
.subckt oa22_x2 i0=$abc$91722$new_n1657_ i1=$abc$91722$new_n1658_ i2=$abc$91722$new_n1660_ q=$abc$91722$new_n1661_
.subckt mx2_x2 cmd=read_pointer[2] i0=fifo[0][31] i1=fifo[4][31] q=$abc$91722$new_n1662_
.subckt mx3_x2 cmd0=read_pointer[0] cmd1=read_pointer[2] i0=$abc$91722$new_n1662_ i1=fifo[5][31] i2=fifo[1][31] q=$abc$91722$new_n1663_
.subckt mx2_x2 cmd=read_pointer[1] i0=$abc$91722$new_n1663_ i1=$abc$91722$new_n1661_ q=$abc$91722$new_n1664_
.subckt oa22_x2 i0=$abc$91722$new_n1136_ i1=$abc$91722$new_n1664_ i2=$abc$91722$new_n1656_ q=$abc$91722$new_n1665_
.subckt mx2_x2 cmd=clear i0=$abc$91722$new_n1665_ i1=fifo[0][31] q=$0\data_out[31:0][31]
.subckt no3_x1 i0=full i1=$abc$91722$new_n1144_ i2=clear nq=$abc$91722$new_n1667_
.subckt na3_x1 i0=$abc$91722$new_n1667_ i1=write_pointer[2] i2=write_pointer[3] nq=$abc$91722$new_n1668_
.subckt na4_x1 i0=$abc$91722$new_n1163_ i1=write i2=$abc$91722$new_n1143_ i3=write_pointer[1] nq=$abc$91722$new_n1669_
.subckt o2_x2 i0=$abc$91722$new_n1669_ i1=write_pointer[0] q=$abc$91722$new_n1670_
.subckt no2_x1 i0=$abc$91722$new_n1670_ i1=$abc$91722$new_n1668_ nq=$abc$91722$new_n1671_
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70439
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70441
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70443
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70445
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70447
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70449
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70451
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70453
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70455
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70457
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70459
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70461
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70463
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70465
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70467
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70469
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70471
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70473
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70475
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70477
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70479
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70481
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70483
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70485
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70487
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70489
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70491
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70493
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70495
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70497
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70499
.subckt mx2_x2 cmd=$abc$91722$new_n1671_ i0=fifo[14][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70501
.subckt na3_x1 i0=$abc$91722$new_n1667_ i1=write_pointer[2] i2=$abc$91722$new_n1140_ nq=$abc$91722$new_n1704_
.subckt no3_x1 i0=$abc$91722$new_n1704_ i1=$abc$91722$new_n1167_ i2=clear nq=$abc$91722$new_n1705_
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70503
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70505
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70507
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70509
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70511
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70513
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70515
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70517
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70519
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70521
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70523
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70525
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70527
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70529
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70531
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70533
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70535
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70537
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70539
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70541
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70543
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70545
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70547
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70549
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70551
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70553
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70555
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70557
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70559
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70561
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70563
.subckt mx2_x2 cmd=$abc$91722$new_n1705_ i0=fifo[7][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70565
.subckt no2_x1 i0=$abc$91722$new_n1704_ i1=$abc$91722$new_n1670_ nq=$abc$91722$new_n1738_
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70567
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70569
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70571
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70573
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70575
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70577
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70579
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70581
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70583
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70585
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70587
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70589
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70591
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70593
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70595
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70597
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70599
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70601
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70603
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70605
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70607
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70609
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70611
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70613
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70615
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70617
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70619
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70621
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70623
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70625
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70627
.subckt mx2_x2 cmd=$abc$91722$new_n1738_ i0=fifo[6][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70629
.subckt o2_x2 i0=$abc$91722$new_n1176_ i1=write_pointer[1] q=$abc$91722$new_n1771_
.subckt no2_x1 i0=$abc$91722$new_n1771_ i1=$abc$91722$new_n1704_ nq=$abc$91722$new_n1772_
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70631
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70633
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70635
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70637
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70639
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70641
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70643
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70645
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70647
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70649
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70651
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70653
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70655
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70657
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70659
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70661
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70663
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70665
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70667
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70669
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70671
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70673
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70675
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70677
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70679
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70681
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70683
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70685
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70687
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70689
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70691
.subckt mx2_x2 cmd=$abc$91722$new_n1772_ i0=fifo[5][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70693
.subckt ao22_x2 i0=write_pointer[3] i1=write_pointer[2] i2=$abc$91722$new_n1667_ q=$abc$91722$new_n1805_
.subckt o3_x2 i0=$abc$91722$new_n1805_ i1=$abc$91722$new_n1167_ i2=clear q=$abc$91722$new_n1806_
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[0] i1=fifo[3][0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70695
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[1] i1=fifo[3][1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70697
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[2] i1=fifo[3][2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70699
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[3] i1=fifo[3][3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70701
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[4] i1=fifo[3][4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70703
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[5] i1=fifo[3][5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70705
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[6] i1=fifo[3][6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70707
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[7] i1=fifo[3][7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70709
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[8] i1=fifo[3][8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70711
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[9] i1=fifo[3][9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70713
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[10] i1=fifo[3][10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70715
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[11] i1=fifo[3][11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70717
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[12] i1=fifo[3][12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70719
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[13] i1=fifo[3][13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70721
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[14] i1=fifo[3][14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70723
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[15] i1=fifo[3][15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70725
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[16] i1=fifo[3][16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70727
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[17] i1=fifo[3][17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70729
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[18] i1=fifo[3][18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70731
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[19] i1=fifo[3][19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70733
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[20] i1=fifo[3][20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70735
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[21] i1=fifo[3][21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70737
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[22] i1=fifo[3][22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70739
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[23] i1=fifo[3][23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70741
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[24] i1=fifo[3][24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70743
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[25] i1=fifo[3][25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70745
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[26] i1=fifo[3][26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70747
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[27] i1=fifo[3][27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70749
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[28] i1=fifo[3][28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70751
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[29] i1=fifo[3][29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70753
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[30] i1=fifo[3][30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70755
.subckt mx2_x2 cmd=$abc$91722$new_n1806_ i0=data_in[31] i1=fifo[3][31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70757
.subckt no2_x1 i0=$abc$91722$new_n1805_ i1=$abc$91722$new_n1670_ nq=$abc$91722$new_n1839_
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70759
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70761
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70763
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70765
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70767
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70769
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70771
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70773
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70775
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70777
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70779
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70781
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70783
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70785
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70787
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70789
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70791
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70793
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70795
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70797
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70799
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70801
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70803
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70805
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70807
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70809
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70811
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70813
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70815
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70817
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70819
.subckt mx2_x2 cmd=$abc$91722$new_n1839_ i0=fifo[2][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70821
.subckt o3_x2 i0=$abc$91722$new_n1668_ i1=$abc$91722$new_n1167_ i2=clear q=$abc$91722$new_n1872_
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[0] i1=fifo[15][0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70823
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[1] i1=fifo[15][1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70825
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[2] i1=fifo[15][2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70827
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[3] i1=fifo[15][3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70829
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[4] i1=fifo[15][4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70831
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[5] i1=fifo[15][5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70833
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[6] i1=fifo[15][6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70835
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[7] i1=fifo[15][7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70837
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[8] i1=fifo[15][8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70839
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[9] i1=fifo[15][9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70841
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[10] i1=fifo[15][10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70843
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[11] i1=fifo[15][11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70845
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[12] i1=fifo[15][12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70847
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[13] i1=fifo[15][13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70849
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[14] i1=fifo[15][14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70851
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[15] i1=fifo[15][15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70853
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[16] i1=fifo[15][16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70855
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[17] i1=fifo[15][17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70857
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[18] i1=fifo[15][18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70859
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[19] i1=fifo[15][19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70861
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[20] i1=fifo[15][20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70863
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[21] i1=fifo[15][21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70865
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[22] i1=fifo[15][22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70867
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[23] i1=fifo[15][23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70869
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[24] i1=fifo[15][24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70871
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[25] i1=fifo[15][25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70873
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[26] i1=fifo[15][26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70875
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[27] i1=fifo[15][27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70877
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[28] i1=fifo[15][28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70879
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[29] i1=fifo[15][29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70881
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[30] i1=fifo[15][30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70883
.subckt mx2_x2 cmd=$abc$91722$new_n1872_ i0=data_in[31] i1=fifo[15][31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70885
.subckt na3_x1 i0=$abc$91722$new_n1667_ i1=$abc$91722$new_n1141_ i2=write_pointer[3] nq=$abc$91722$new_n1905_
.subckt no2_x1 i0=$abc$91722$new_n1905_ i1=$abc$91722$new_n1771_ nq=$abc$91722$new_n1906_
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70887
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70889
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70891
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70893
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70895
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70897
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70899
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70901
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70903
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70905
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70907
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70909
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70911
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70913
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70915
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70917
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70919
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70921
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70923
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70925
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70927
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70929
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70931
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70933
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70935
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70937
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70939
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70941
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70943
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70945
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70947
.subckt mx2_x2 cmd=$abc$91722$new_n1906_ i0=fifo[9][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70949
.subckt na2_x1 i0=$abc$91722$new_n1669_ i1=$abc$91722$new_n1176_ nq=$abc$91722$new_n1939_
.subckt no2_x1 i0=$abc$91722$new_n1939_ i1=$abc$91722$new_n1704_ nq=$abc$91722$new_n1940_
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70951
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70953
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70955
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70957
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70959
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70961
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70963
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70965
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70967
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70969
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70971
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70973
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70975
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70977
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70979
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70981
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70983
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70985
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70987
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70989
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70991
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70993
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70995
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70997
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$70999
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71001
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71003
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71005
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71007
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71009
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71011
.subckt mx2_x2 cmd=$abc$91722$new_n1940_ i0=fifo[4][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71013
.subckt o2_x2 i0=$abc$91722$new_n1805_ i1=$abc$91722$new_n1771_ q=$abc$91722$new_n1973_
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[0] i1=fifo[1][0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71015
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[1] i1=fifo[1][1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71017
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[2] i1=fifo[1][2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71019
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[3] i1=fifo[1][3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71021
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[4] i1=fifo[1][4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71023
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[5] i1=fifo[1][5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71025
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[6] i1=fifo[1][6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71027
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[7] i1=fifo[1][7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71029
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[8] i1=fifo[1][8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71031
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[9] i1=fifo[1][9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71033
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[10] i1=fifo[1][10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71035
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[11] i1=fifo[1][11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71037
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[12] i1=fifo[1][12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71039
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[13] i1=fifo[1][13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71041
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[14] i1=fifo[1][14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71043
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[15] i1=fifo[1][15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71045
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[16] i1=fifo[1][16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71047
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[17] i1=fifo[1][17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71049
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[18] i1=fifo[1][18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71051
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[19] i1=fifo[1][19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71053
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[20] i1=fifo[1][20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71055
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[21] i1=fifo[1][21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71057
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[22] i1=fifo[1][22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71059
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[23] i1=fifo[1][23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71061
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[24] i1=fifo[1][24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71063
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[25] i1=fifo[1][25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71065
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[26] i1=fifo[1][26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71067
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[27] i1=fifo[1][27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71069
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[28] i1=fifo[1][28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71071
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[29] i1=fifo[1][29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71073
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[30] i1=fifo[1][30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71075
.subckt mx2_x2 cmd=$abc$91722$new_n1973_ i0=data_in[31] i1=fifo[1][31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71077
.subckt no3_x1 i0=$abc$91722$new_n1905_ i1=$abc$91722$new_n1167_ i2=clear nq=$abc$91722$new_n2006_
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71079
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71081
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71083
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71085
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71087
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71089
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71091
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71093
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71095
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71097
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71099
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71101
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71103
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71105
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71107
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71109
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71111
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71113
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71115
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71117
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71119
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71121
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71123
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71125
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71127
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71129
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71131
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71133
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71135
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71137
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71139
.subckt mx2_x2 cmd=$abc$91722$new_n2006_ i0=fifo[11][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71141
.subckt no2_x1 i0=$abc$91722$new_n1905_ i1=$abc$91722$new_n1670_ nq=$abc$91722$new_n2039_
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71143
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71145
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71147
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71149
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71151
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71153
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71155
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71157
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71159
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71161
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71163
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71165
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71167
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71169
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71171
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71173
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71175
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71177
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71179
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71181
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71183
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71185
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71187
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71189
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71191
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71193
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71195
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71197
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71199
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71201
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71203
.subckt mx2_x2 cmd=$abc$91722$new_n2039_ i0=fifo[10][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71205
.subckt no2_x1 i0=$abc$91722$new_n1939_ i1=$abc$91722$new_n1905_ nq=$abc$91722$new_n2072_
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71207
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71209
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71211
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71213
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71215
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71217
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71219
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71221
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71223
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71225
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71227
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71229
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71231
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71233
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71235
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71237
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71239
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71241
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71243
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71245
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71247
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71249
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71251
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71253
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71255
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71257
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71259
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71261
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71263
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71265
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71267
.subckt mx2_x2 cmd=$abc$91722$new_n2072_ i0=fifo[8][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71269
.subckt no4_x1 i0=$abc$91722$new_n1939_ i1=$abc$91722$new_n1805_ i2=$abc$91722$new_n1177_ i3=$abc$91722$new_n1144_ nq=$abc$91722$new_n2105_
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][0] i1=data_in[0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71271
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][1] i1=data_in[1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71273
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][2] i1=data_in[2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71275
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][3] i1=data_in[3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71277
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][4] i1=data_in[4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71279
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][5] i1=data_in[5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71281
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][6] i1=data_in[6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71283
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][7] i1=data_in[7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71285
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][8] i1=data_in[8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71287
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][9] i1=data_in[9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71289
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][10] i1=data_in[10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71291
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][11] i1=data_in[11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71293
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][12] i1=data_in[12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71295
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][13] i1=data_in[13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71297
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][14] i1=data_in[14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71299
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][15] i1=data_in[15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71301
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][16] i1=data_in[16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71303
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][17] i1=data_in[17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71305
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][18] i1=data_in[18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71307
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][19] i1=data_in[19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71309
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][20] i1=data_in[20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71311
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][21] i1=data_in[21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71313
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][22] i1=data_in[22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71315
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][23] i1=data_in[23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71317
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][24] i1=data_in[24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71319
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][25] i1=data_in[25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71321
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][26] i1=data_in[26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71323
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][27] i1=data_in[27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71325
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][28] i1=data_in[28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71327
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][29] i1=data_in[29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71329
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][30] i1=data_in[30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71331
.subckt mx2_x2 cmd=$abc$91722$new_n2105_ i0=fifo[0][31] i1=data_in[31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71333
.subckt o2_x2 i0=$abc$91722$new_n1939_ i1=$abc$91722$new_n1668_ q=$abc$91722$new_n2138_
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[0] i1=fifo[12][0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71367
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[1] i1=fifo[12][1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71369
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[2] i1=fifo[12][2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71371
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[3] i1=fifo[12][3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71373
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[4] i1=fifo[12][4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71375
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[5] i1=fifo[12][5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71377
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[6] i1=fifo[12][6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71379
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[7] i1=fifo[12][7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71381
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[8] i1=fifo[12][8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71383
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[9] i1=fifo[12][9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71385
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[10] i1=fifo[12][10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71387
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[11] i1=fifo[12][11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71389
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[12] i1=fifo[12][12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71391
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[13] i1=fifo[12][13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71393
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[14] i1=fifo[12][14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71395
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[15] i1=fifo[12][15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71397
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[16] i1=fifo[12][16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71399
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[17] i1=fifo[12][17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71401
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[18] i1=fifo[12][18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71403
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[19] i1=fifo[12][19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71405
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[20] i1=fifo[12][20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71407
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[21] i1=fifo[12][21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71409
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[22] i1=fifo[12][22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71411
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[23] i1=fifo[12][23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71413
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[24] i1=fifo[12][24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71415
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[25] i1=fifo[12][25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71417
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[26] i1=fifo[12][26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71419
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[27] i1=fifo[12][27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71421
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[28] i1=fifo[12][28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71423
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[29] i1=fifo[12][29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71425
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[30] i1=fifo[12][30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71427
.subckt mx2_x2 cmd=$abc$91722$new_n2138_ i0=data_in[31] i1=fifo[12][31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71429
.subckt o2_x2 i0=$abc$91722$new_n1771_ i1=$abc$91722$new_n1668_ q=$abc$91722$new_n2171_
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[0] i1=fifo[13][0] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71431
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[1] i1=fifo[13][1] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71433
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[2] i1=fifo[13][2] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71435
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[3] i1=fifo[13][3] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71437
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[4] i1=fifo[13][4] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71439
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[5] i1=fifo[13][5] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71441
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[6] i1=fifo[13][6] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71443
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[7] i1=fifo[13][7] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71445
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[8] i1=fifo[13][8] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71447
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[9] i1=fifo[13][9] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71449
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[10] i1=fifo[13][10] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71451
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[11] i1=fifo[13][11] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71453
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[12] i1=fifo[13][12] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71455
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[13] i1=fifo[13][13] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71457
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[14] i1=fifo[13][14] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71459
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[15] i1=fifo[13][15] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71461
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[16] i1=fifo[13][16] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71463
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[17] i1=fifo[13][17] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71465
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[18] i1=fifo[13][18] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71467
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[19] i1=fifo[13][19] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71469
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[20] i1=fifo[13][20] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71471
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[21] i1=fifo[13][21] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71473
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[22] i1=fifo[13][22] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71475
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[23] i1=fifo[13][23] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71477
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[24] i1=fifo[13][24] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71479
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[25] i1=fifo[13][25] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71481
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[26] i1=fifo[13][26] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71483
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[27] i1=fifo[13][27] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71485
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[28] i1=fifo[13][28] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71487
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[29] i1=fifo[13][29] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71489
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[30] i1=fifo[13][30] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71491
.subckt mx2_x2 cmd=$abc$91722$new_n2171_ i0=data_in[31] i1=fifo[13][31] q=$abc$91722$auto$rtlil.cc:2515:MuxGate$71493
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$70425
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$70429
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$70433
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$70437
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71337
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71341
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71345
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71349
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71353
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71357
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71361
.subckt inv_x1 i=reset nq=$abc$91722$auto$rtlil.cc:2506:NotGate$71365
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70419 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$70421 q=cnt[0]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70423 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$70425 q=cnt[1]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70427 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$70429 q=cnt[2]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70431 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$70433 q=cnt[3]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70435 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$70437 q=cnt[4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70439 q=fifo[14][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70441 q=fifo[14][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70443 q=fifo[14][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70445 q=fifo[14][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70447 q=fifo[14][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70449 q=fifo[14][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70451 q=fifo[14][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70453 q=fifo[14][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70455 q=fifo[14][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70457 q=fifo[14][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70459 q=fifo[14][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70461 q=fifo[14][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70463 q=fifo[14][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70465 q=fifo[14][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70467 q=fifo[14][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70469 q=fifo[14][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70471 q=fifo[14][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70473 q=fifo[14][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70475 q=fifo[14][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70477 q=fifo[14][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70479 q=fifo[14][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70481 q=fifo[14][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70483 q=fifo[14][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70485 q=fifo[14][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70487 q=fifo[14][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70489 q=fifo[14][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70491 q=fifo[14][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70493 q=fifo[14][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70495 q=fifo[14][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70497 q=fifo[14][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70499 q=fifo[14][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70501 q=fifo[14][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70503 q=fifo[7][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70505 q=fifo[7][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70507 q=fifo[7][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70509 q=fifo[7][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70511 q=fifo[7][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70513 q=fifo[7][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70515 q=fifo[7][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70517 q=fifo[7][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70519 q=fifo[7][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70521 q=fifo[7][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70523 q=fifo[7][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70525 q=fifo[7][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70527 q=fifo[7][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70529 q=fifo[7][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70531 q=fifo[7][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70533 q=fifo[7][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70535 q=fifo[7][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70537 q=fifo[7][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70539 q=fifo[7][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70541 q=fifo[7][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70543 q=fifo[7][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70545 q=fifo[7][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70547 q=fifo[7][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70549 q=fifo[7][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70551 q=fifo[7][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70553 q=fifo[7][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70555 q=fifo[7][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70557 q=fifo[7][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70559 q=fifo[7][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70561 q=fifo[7][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70563 q=fifo[7][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70565 q=fifo[7][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70567 q=fifo[6][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70569 q=fifo[6][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70571 q=fifo[6][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70573 q=fifo[6][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70575 q=fifo[6][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70577 q=fifo[6][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70579 q=fifo[6][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70581 q=fifo[6][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70583 q=fifo[6][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70585 q=fifo[6][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70587 q=fifo[6][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70589 q=fifo[6][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70591 q=fifo[6][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70593 q=fifo[6][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70595 q=fifo[6][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70597 q=fifo[6][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70599 q=fifo[6][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70601 q=fifo[6][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70603 q=fifo[6][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70605 q=fifo[6][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70607 q=fifo[6][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70609 q=fifo[6][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70611 q=fifo[6][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70613 q=fifo[6][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70615 q=fifo[6][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70617 q=fifo[6][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70619 q=fifo[6][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70621 q=fifo[6][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70623 q=fifo[6][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70625 q=fifo[6][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70627 q=fifo[6][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70629 q=fifo[6][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70631 q=fifo[5][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70633 q=fifo[5][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70635 q=fifo[5][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70637 q=fifo[5][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70639 q=fifo[5][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70641 q=fifo[5][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70643 q=fifo[5][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70645 q=fifo[5][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70647 q=fifo[5][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70649 q=fifo[5][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70651 q=fifo[5][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70653 q=fifo[5][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70655 q=fifo[5][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70657 q=fifo[5][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70659 q=fifo[5][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70661 q=fifo[5][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70663 q=fifo[5][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70665 q=fifo[5][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70667 q=fifo[5][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70669 q=fifo[5][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70671 q=fifo[5][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70673 q=fifo[5][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70675 q=fifo[5][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70677 q=fifo[5][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70679 q=fifo[5][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70681 q=fifo[5][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70683 q=fifo[5][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70685 q=fifo[5][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70687 q=fifo[5][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70689 q=fifo[5][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70691 q=fifo[5][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70693 q=fifo[5][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70695 q=fifo[3][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70697 q=fifo[3][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70699 q=fifo[3][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70701 q=fifo[3][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70703 q=fifo[3][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70705 q=fifo[3][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70707 q=fifo[3][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70709 q=fifo[3][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70711 q=fifo[3][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70713 q=fifo[3][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70715 q=fifo[3][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70717 q=fifo[3][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70719 q=fifo[3][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70721 q=fifo[3][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70723 q=fifo[3][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70725 q=fifo[3][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70727 q=fifo[3][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70729 q=fifo[3][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70731 q=fifo[3][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70733 q=fifo[3][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70735 q=fifo[3][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70737 q=fifo[3][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70739 q=fifo[3][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70741 q=fifo[3][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70743 q=fifo[3][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70745 q=fifo[3][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70747 q=fifo[3][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70749 q=fifo[3][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70751 q=fifo[3][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70753 q=fifo[3][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70755 q=fifo[3][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70757 q=fifo[3][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70759 q=fifo[2][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70761 q=fifo[2][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70763 q=fifo[2][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70765 q=fifo[2][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70767 q=fifo[2][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70769 q=fifo[2][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70771 q=fifo[2][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70773 q=fifo[2][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70775 q=fifo[2][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70777 q=fifo[2][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70779 q=fifo[2][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70781 q=fifo[2][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70783 q=fifo[2][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70785 q=fifo[2][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70787 q=fifo[2][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70789 q=fifo[2][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70791 q=fifo[2][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70793 q=fifo[2][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70795 q=fifo[2][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70797 q=fifo[2][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70799 q=fifo[2][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70801 q=fifo[2][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70803 q=fifo[2][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70805 q=fifo[2][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70807 q=fifo[2][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70809 q=fifo[2][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70811 q=fifo[2][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70813 q=fifo[2][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70815 q=fifo[2][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70817 q=fifo[2][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70819 q=fifo[2][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70821 q=fifo[2][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70823 q=fifo[15][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70825 q=fifo[15][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70827 q=fifo[15][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70829 q=fifo[15][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70831 q=fifo[15][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70833 q=fifo[15][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70835 q=fifo[15][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70837 q=fifo[15][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70839 q=fifo[15][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70841 q=fifo[15][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70843 q=fifo[15][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70845 q=fifo[15][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70847 q=fifo[15][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70849 q=fifo[15][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70851 q=fifo[15][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70853 q=fifo[15][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70855 q=fifo[15][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70857 q=fifo[15][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70859 q=fifo[15][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70861 q=fifo[15][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70863 q=fifo[15][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70865 q=fifo[15][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70867 q=fifo[15][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70869 q=fifo[15][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70871 q=fifo[15][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70873 q=fifo[15][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70875 q=fifo[15][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70877 q=fifo[15][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70879 q=fifo[15][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70881 q=fifo[15][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70883 q=fifo[15][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70885 q=fifo[15][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70887 q=fifo[9][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70889 q=fifo[9][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70891 q=fifo[9][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70893 q=fifo[9][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70895 q=fifo[9][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70897 q=fifo[9][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70899 q=fifo[9][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70901 q=fifo[9][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70903 q=fifo[9][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70905 q=fifo[9][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70907 q=fifo[9][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70909 q=fifo[9][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70911 q=fifo[9][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70913 q=fifo[9][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70915 q=fifo[9][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70917 q=fifo[9][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70919 q=fifo[9][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70921 q=fifo[9][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70923 q=fifo[9][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70925 q=fifo[9][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70927 q=fifo[9][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70929 q=fifo[9][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70931 q=fifo[9][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70933 q=fifo[9][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70935 q=fifo[9][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70937 q=fifo[9][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70939 q=fifo[9][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70941 q=fifo[9][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70943 q=fifo[9][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70945 q=fifo[9][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70947 q=fifo[9][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70949 q=fifo[9][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70951 q=fifo[4][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70953 q=fifo[4][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70955 q=fifo[4][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70957 q=fifo[4][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70959 q=fifo[4][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70961 q=fifo[4][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70963 q=fifo[4][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70965 q=fifo[4][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70967 q=fifo[4][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70969 q=fifo[4][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70971 q=fifo[4][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70973 q=fifo[4][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70975 q=fifo[4][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70977 q=fifo[4][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70979 q=fifo[4][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70981 q=fifo[4][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70983 q=fifo[4][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70985 q=fifo[4][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70987 q=fifo[4][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70989 q=fifo[4][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70991 q=fifo[4][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70993 q=fifo[4][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70995 q=fifo[4][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70997 q=fifo[4][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$70999 q=fifo[4][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71001 q=fifo[4][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71003 q=fifo[4][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71005 q=fifo[4][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71007 q=fifo[4][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71009 q=fifo[4][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71011 q=fifo[4][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71013 q=fifo[4][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71015 q=fifo[1][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71017 q=fifo[1][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71019 q=fifo[1][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71021 q=fifo[1][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71023 q=fifo[1][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71025 q=fifo[1][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71027 q=fifo[1][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71029 q=fifo[1][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71031 q=fifo[1][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71033 q=fifo[1][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71035 q=fifo[1][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71037 q=fifo[1][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71039 q=fifo[1][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71041 q=fifo[1][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71043 q=fifo[1][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71045 q=fifo[1][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71047 q=fifo[1][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71049 q=fifo[1][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71051 q=fifo[1][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71053 q=fifo[1][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71055 q=fifo[1][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71057 q=fifo[1][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71059 q=fifo[1][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71061 q=fifo[1][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71063 q=fifo[1][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71065 q=fifo[1][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71067 q=fifo[1][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71069 q=fifo[1][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71071 q=fifo[1][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71073 q=fifo[1][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71075 q=fifo[1][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71077 q=fifo[1][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71079 q=fifo[11][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71081 q=fifo[11][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71083 q=fifo[11][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71085 q=fifo[11][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71087 q=fifo[11][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71089 q=fifo[11][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71091 q=fifo[11][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71093 q=fifo[11][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71095 q=fifo[11][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71097 q=fifo[11][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71099 q=fifo[11][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71101 q=fifo[11][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71103 q=fifo[11][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71105 q=fifo[11][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71107 q=fifo[11][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71109 q=fifo[11][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71111 q=fifo[11][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71113 q=fifo[11][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71115 q=fifo[11][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71117 q=fifo[11][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71119 q=fifo[11][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71121 q=fifo[11][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71123 q=fifo[11][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71125 q=fifo[11][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71127 q=fifo[11][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71129 q=fifo[11][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71131 q=fifo[11][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71133 q=fifo[11][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71135 q=fifo[11][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71137 q=fifo[11][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71139 q=fifo[11][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71141 q=fifo[11][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71143 q=fifo[10][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71145 q=fifo[10][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71147 q=fifo[10][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71149 q=fifo[10][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71151 q=fifo[10][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71153 q=fifo[10][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71155 q=fifo[10][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71157 q=fifo[10][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71159 q=fifo[10][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71161 q=fifo[10][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71163 q=fifo[10][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71165 q=fifo[10][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71167 q=fifo[10][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71169 q=fifo[10][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71171 q=fifo[10][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71173 q=fifo[10][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71175 q=fifo[10][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71177 q=fifo[10][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71179 q=fifo[10][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71181 q=fifo[10][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71183 q=fifo[10][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71185 q=fifo[10][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71187 q=fifo[10][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71189 q=fifo[10][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71191 q=fifo[10][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71193 q=fifo[10][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71195 q=fifo[10][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71197 q=fifo[10][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71199 q=fifo[10][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71201 q=fifo[10][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71203 q=fifo[10][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71205 q=fifo[10][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71207 q=fifo[8][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71209 q=fifo[8][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71211 q=fifo[8][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71213 q=fifo[8][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71215 q=fifo[8][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71217 q=fifo[8][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71219 q=fifo[8][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71221 q=fifo[8][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71223 q=fifo[8][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71225 q=fifo[8][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71227 q=fifo[8][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71229 q=fifo[8][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71231 q=fifo[8][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71233 q=fifo[8][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71235 q=fifo[8][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71237 q=fifo[8][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71239 q=fifo[8][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71241 q=fifo[8][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71243 q=fifo[8][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71245 q=fifo[8][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71247 q=fifo[8][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71249 q=fifo[8][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71251 q=fifo[8][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71253 q=fifo[8][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71255 q=fifo[8][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71257 q=fifo[8][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71259 q=fifo[8][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71261 q=fifo[8][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71263 q=fifo[8][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71265 q=fifo[8][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71267 q=fifo[8][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71269 q=fifo[8][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71271 q=fifo[0][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71273 q=fifo[0][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71275 q=fifo[0][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71277 q=fifo[0][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71279 q=fifo[0][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71281 q=fifo[0][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71283 q=fifo[0][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71285 q=fifo[0][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71287 q=fifo[0][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71289 q=fifo[0][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71291 q=fifo[0][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71293 q=fifo[0][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71295 q=fifo[0][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71297 q=fifo[0][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71299 q=fifo[0][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71301 q=fifo[0][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71303 q=fifo[0][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71305 q=fifo[0][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71307 q=fifo[0][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71309 q=fifo[0][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71311 q=fifo[0][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71313 q=fifo[0][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71315 q=fifo[0][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71317 q=fifo[0][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71319 q=fifo[0][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71321 q=fifo[0][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71323 q=fifo[0][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71325 q=fifo[0][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71327 q=fifo[0][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71329 q=fifo[0][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71331 q=fifo[0][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71333 q=fifo[0][31]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][0] q=data_out[0]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][1] q=data_out[1]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][2] q=data_out[2]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][3] q=data_out[3]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][4] q=data_out[4]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][5] q=data_out[5]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][6] q=data_out[6]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][7] q=data_out[7]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][8] q=data_out[8]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][9] q=data_out[9]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][10] q=data_out[10]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][11] q=data_out[11]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][12] q=data_out[12]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][13] q=data_out[13]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][14] q=data_out[14]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][15] q=data_out[15]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][16] q=data_out[16]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][17] q=data_out[17]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][18] q=data_out[18]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][19] q=data_out[19]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][20] q=data_out[20]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][21] q=data_out[21]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][22] q=data_out[22]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][23] q=data_out[23]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][24] q=data_out[24]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][25] q=data_out[25]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][26] q=data_out[26]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][27] q=data_out[27]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][28] q=data_out[28]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][29] q=data_out[29]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][30] q=data_out[30]
.subckt sff1_x4 ck=clk i=$0\data_out[31:0][31] q=data_out[31]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71335 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71337 q=write_pointer[0]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71339 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71341 q=write_pointer[1]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71343 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71345 q=write_pointer[2]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71347 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71349 q=write_pointer[3]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71351 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71353 q=read_pointer[0]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71355 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71357 q=read_pointer[1]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71359 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71361 q=read_pointer[2]
.subckt sff1r_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71363 nrst=$abc$91722$auto$rtlil.cc:2506:NotGate$71365 q=read_pointer[3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71367 q=fifo[12][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71369 q=fifo[12][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71371 q=fifo[12][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71373 q=fifo[12][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71375 q=fifo[12][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71377 q=fifo[12][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71379 q=fifo[12][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71381 q=fifo[12][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71383 q=fifo[12][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71385 q=fifo[12][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71387 q=fifo[12][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71389 q=fifo[12][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71391 q=fifo[12][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71393 q=fifo[12][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71395 q=fifo[12][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71397 q=fifo[12][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71399 q=fifo[12][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71401 q=fifo[12][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71403 q=fifo[12][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71405 q=fifo[12][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71407 q=fifo[12][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71409 q=fifo[12][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71411 q=fifo[12][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71413 q=fifo[12][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71415 q=fifo[12][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71417 q=fifo[12][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71419 q=fifo[12][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71421 q=fifo[12][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71423 q=fifo[12][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71425 q=fifo[12][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71427 q=fifo[12][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71429 q=fifo[12][31]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71431 q=fifo[13][0]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71433 q=fifo[13][1]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71435 q=fifo[13][2]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71437 q=fifo[13][3]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71439 q=fifo[13][4]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71441 q=fifo[13][5]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71443 q=fifo[13][6]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71445 q=fifo[13][7]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71447 q=fifo[13][8]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71449 q=fifo[13][9]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71451 q=fifo[13][10]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71453 q=fifo[13][11]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71455 q=fifo[13][12]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71457 q=fifo[13][13]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71459 q=fifo[13][14]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71461 q=fifo[13][15]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71463 q=fifo[13][16]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71465 q=fifo[13][17]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71467 q=fifo[13][18]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71469 q=fifo[13][19]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71471 q=fifo[13][20]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71473 q=fifo[13][21]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71475 q=fifo[13][22]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71477 q=fifo[13][23]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71479 q=fifo[13][24]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71481 q=fifo[13][25]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71483 q=fifo[13][26]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71485 q=fifo[13][27]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71487 q=fifo[13][28]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71489 q=fifo[13][29]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71491 q=fifo[13][30]
.subckt sff1_x4 ck=clk i=$abc$91722$auto$rtlil.cc:2515:MuxGate$71493 q=fifo[13][31]
.end

.model $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register
.inputs DataIn Write Clk Reset SyncReset
.outputs DataOut
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=SyncReset nq=$abc$92803$new_n8_
.subckt inv_x1 i=Reset nq=$abc$92803$auto$rtlil.cc:2506:NotGate$71497
.subckt mx2_x2 cmd=Write i0=DataOut i1=DataIn q=$abc$92803$new_n10_
.subckt a2_x2 i0=$abc$92803$new_n10_ i1=$abc$92803$new_n8_ q=$abc$92803$auto$rtlil.cc:2515:MuxGate$71495
.subckt sff1r_x4 ck=Clk i=$abc$92803$auto$rtlil.cc:2515:MuxGate$71495 nrst=$abc$92803$auto$rtlil.cc:2506:NotGate$71497 q=DataOut
.end

.model $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Write nq=$abc$92808$new_n36_
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71501
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92808$new_n38_
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[7] q=$abc$92808$new_n39_
.subckt no2_x1 i0=$abc$92808$new_n36_ i1=SyncReset nq=$abc$92808$new_n40_
.subckt oa22_x2 i0=DataIn[7] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n39_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71527
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[6] q=$abc$92808$new_n42_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n42_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71523
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[5] q=$abc$92808$new_n44_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n44_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71519
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[4] q=$abc$92808$new_n46_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n46_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71515
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[3] q=$abc$92808$new_n48_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n48_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71511
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[2] q=$abc$92808$new_n50_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n50_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71507
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[1] q=$abc$92808$new_n52_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n52_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71503
.subckt a2_x2 i0=$abc$92808$new_n38_ i1=DataOut[0] q=$abc$92808$new_n54_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$92808$new_n40_ i2=$abc$92808$new_n54_ q=$abc$92808$auto$rtlil.cc:2515:MuxGate$71499
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71505
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71509
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71513
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71517
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71521
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71525
.subckt inv_x1 i=Reset nq=$abc$92808$auto$rtlil.cc:2506:NotGate$71529
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71499 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71501 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71503 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71505 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71507 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71509 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71511 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71513 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71515 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71517 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71519 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71521 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71523 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71525 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$92808$auto$rtlil.cc:2515:MuxGate$71527 nrst=$abc$92808$auto$rtlil.cc:2506:NotGate$71529 q=DataOut[7]
.end

.model $paramod$2757b502afe56996b2690cf37e880b579dae3c29\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71570 nq=DataOut[5]
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71562 nq=DataOut[4]
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71554 nq=DataOut[3]
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71546 nq=DataOut[2]
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71538 nq=DataOut[1]
.subckt inv_x1 i=$abc$92836$auto$ff.cc:678:flip_bits$71530 nq=DataOut[0]
.subckt inv_x1 i=Write nq=$abc$92836$new_n40_
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71537
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92836$new_n42_
.subckt no3_x1 i0=DataIn[5] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n43_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71570 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n43_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71575
.subckt no3_x1 i0=DataIn[4] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n45_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71562 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n45_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71567
.subckt no3_x1 i0=DataIn[3] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n47_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71554 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n47_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71559
.subckt no3_x1 i0=DataIn[2] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n49_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71546 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n49_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71551
.subckt no3_x1 i0=DataIn[1] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n51_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71538 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n51_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71543
.subckt no3_x1 i0=DataIn[0] i1=$abc$92836$new_n40_ i2=SyncReset nq=$abc$92836$new_n53_
.subckt oa22_x2 i0=$abc$92836$auto$ff.cc:678:flip_bits$71530 i1=$abc$92836$new_n42_ i2=$abc$92836$new_n53_ q=$abc$92836$auto$rtlil.cc:2515:MuxGate$71535
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71545
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71553
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71561
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71569
.subckt inv_x1 i=Reset nq=$abc$92836$auto$rtlil.cc:2506:NotGate$71577
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71535 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71537 q=$abc$92836$auto$ff.cc:678:flip_bits$71530
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71543 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71545 q=$abc$92836$auto$ff.cc:678:flip_bits$71538
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71551 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71553 q=$abc$92836$auto$ff.cc:678:flip_bits$71546
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71559 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71561 q=$abc$92836$auto$ff.cc:678:flip_bits$71554
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71567 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71569 q=$abc$92836$auto$ff.cc:678:flip_bits$71562
.subckt sff1r_x4 ck=Clk i=$abc$92836$auto$rtlil.cc:2515:MuxGate$71575 nrst=$abc$92836$auto$rtlil.cc:2506:NotGate$71577 q=$abc$92836$auto$ff.cc:678:flip_bits$71570
.end

.model $paramod$513bebc19e4e4039a73c747194a71b1f11fffde8\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$92863$auto$ff.cc:678:flip_bits$71590 nq=DataOut[2]
.subckt inv_x1 i=$abc$92863$auto$ff.cc:678:flip_bits$71582 nq=DataOut[1]
.subckt inv_x1 i=Write nq=$abc$92863$new_n40_
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71581
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92863$new_n42_
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[7] q=$abc$92863$new_n43_
.subckt no2_x1 i0=$abc$92863$new_n40_ i1=SyncReset nq=$abc$92863$new_n44_
.subckt oa22_x2 i0=DataIn[7] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n43_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71615
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[6] q=$abc$92863$new_n46_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n46_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71611
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[5] q=$abc$92863$new_n48_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n48_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71607
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[4] q=$abc$92863$new_n50_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n50_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71603
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[3] q=$abc$92863$new_n52_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n52_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71599
.subckt no3_x1 i0=DataIn[2] i1=$abc$92863$new_n40_ i2=SyncReset nq=$abc$92863$new_n54_
.subckt oa22_x2 i0=$abc$92863$auto$ff.cc:678:flip_bits$71590 i1=$abc$92863$new_n42_ i2=$abc$92863$new_n54_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71595
.subckt no3_x1 i0=DataIn[1] i1=$abc$92863$new_n40_ i2=SyncReset nq=$abc$92863$new_n56_
.subckt oa22_x2 i0=$abc$92863$auto$ff.cc:678:flip_bits$71582 i1=$abc$92863$new_n42_ i2=$abc$92863$new_n56_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71587
.subckt a2_x2 i0=$abc$92863$new_n42_ i1=DataOut[0] q=$abc$92863$new_n58_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$92863$new_n44_ i2=$abc$92863$new_n58_ q=$abc$92863$auto$rtlil.cc:2515:MuxGate$71579
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71589
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71597
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71601
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71605
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71609
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71613
.subckt inv_x1 i=Reset nq=$abc$92863$auto$rtlil.cc:2506:NotGate$71617
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71579 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71581 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71587 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71589 q=$abc$92863$auto$ff.cc:678:flip_bits$71582
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71595 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71597 q=$abc$92863$auto$ff.cc:678:flip_bits$71590
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71599 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71601 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71603 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71605 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71607 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71609 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71611 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71613 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$92863$auto$rtlil.cc:2515:MuxGate$71615 nrst=$abc$92863$auto$rtlil.cc:2506:NotGate$71617 q=DataOut[7]
.end

.model $paramod$596fd3bc1f09da1473509b6eeda5cbdf01d99f3b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Write nq=$abc$92893$new_n16_
.subckt inv_x1 i=Reset nq=$abc$92893$auto$rtlil.cc:2506:NotGate$71621
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92893$new_n18_
.subckt a2_x2 i0=$abc$92893$new_n18_ i1=DataOut[2] q=$abc$92893$new_n19_
.subckt no2_x1 i0=$abc$92893$new_n16_ i1=SyncReset nq=$abc$92893$new_n20_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$92893$new_n20_ i2=$abc$92893$new_n19_ q=$abc$92893$auto$rtlil.cc:2515:MuxGate$71627
.subckt a2_x2 i0=$abc$92893$new_n18_ i1=DataOut[1] q=$abc$92893$new_n22_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$92893$new_n20_ i2=$abc$92893$new_n22_ q=$abc$92893$auto$rtlil.cc:2515:MuxGate$71623
.subckt a2_x2 i0=$abc$92893$new_n18_ i1=DataOut[0] q=$abc$92893$new_n24_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$92893$new_n20_ i2=$abc$92893$new_n24_ q=$abc$92893$auto$rtlil.cc:2515:MuxGate$71619
.subckt inv_x1 i=Reset nq=$abc$92893$auto$rtlil.cc:2506:NotGate$71625
.subckt inv_x1 i=Reset nq=$abc$92893$auto$rtlil.cc:2506:NotGate$71629
.subckt sff1r_x4 ck=Clk i=$abc$92893$auto$rtlil.cc:2515:MuxGate$71619 nrst=$abc$92893$auto$rtlil.cc:2506:NotGate$71621 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$92893$auto$rtlil.cc:2515:MuxGate$71623 nrst=$abc$92893$auto$rtlil.cc:2506:NotGate$71625 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$92893$auto$rtlil.cc:2515:MuxGate$71627 nrst=$abc$92893$auto$rtlil.cc:2506:NotGate$71629 q=DataOut[2]
.end

.model $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$92906$auto$ff.cc:678:flip_bits$71650 nq=DataOut[4]
.subckt inv_x1 i=$abc$92906$auto$ff.cc:678:flip_bits$71634 nq=DataOut[1]
.subckt inv_x1 i=Write nq=$abc$92906$new_n36_
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71633
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92906$new_n38_
.subckt a2_x2 i0=$abc$92906$new_n38_ i1=DataOut[6] q=$abc$92906$new_n39_
.subckt no2_x1 i0=$abc$92906$new_n36_ i1=SyncReset nq=$abc$92906$new_n40_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$92906$new_n40_ i2=$abc$92906$new_n39_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71663
.subckt a2_x2 i0=$abc$92906$new_n38_ i1=DataOut[5] q=$abc$92906$new_n42_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$92906$new_n40_ i2=$abc$92906$new_n42_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71659
.subckt no3_x1 i0=DataIn[4] i1=$abc$92906$new_n36_ i2=SyncReset nq=$abc$92906$new_n44_
.subckt oa22_x2 i0=$abc$92906$auto$ff.cc:678:flip_bits$71650 i1=$abc$92906$new_n38_ i2=$abc$92906$new_n44_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71655
.subckt a2_x2 i0=$abc$92906$new_n38_ i1=DataOut[3] q=$abc$92906$new_n46_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$92906$new_n40_ i2=$abc$92906$new_n46_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71647
.subckt a2_x2 i0=$abc$92906$new_n38_ i1=DataOut[2] q=$abc$92906$new_n48_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$92906$new_n40_ i2=$abc$92906$new_n48_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71643
.subckt no3_x1 i0=DataIn[1] i1=$abc$92906$new_n36_ i2=SyncReset nq=$abc$92906$new_n50_
.subckt oa22_x2 i0=$abc$92906$auto$ff.cc:678:flip_bits$71634 i1=$abc$92906$new_n38_ i2=$abc$92906$new_n50_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71639
.subckt a2_x2 i0=$abc$92906$new_n38_ i1=DataOut[0] q=$abc$92906$new_n52_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$92906$new_n40_ i2=$abc$92906$new_n52_ q=$abc$92906$auto$rtlil.cc:2515:MuxGate$71631
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71641
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71645
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71649
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71657
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71661
.subckt inv_x1 i=Reset nq=$abc$92906$auto$rtlil.cc:2506:NotGate$71665
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71631 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71633 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71639 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71641 q=$abc$92906$auto$ff.cc:678:flip_bits$71634
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71643 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71645 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71647 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71649 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71655 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71657 q=$abc$92906$auto$ff.cc:678:flip_bits$71650
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71659 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71661 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$92906$auto$rtlil.cc:2515:MuxGate$71663 nrst=$abc$92906$auto$rtlil.cc:2506:NotGate$71665 q=DataOut[6]
.end

.model $paramod$886855be8a42b57caf567a947e95c4044748d3e2\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] DataIn[8] DataIn[9] DataIn[10] DataIn[11] DataIn[12] DataIn[13] DataIn[14] DataIn[15] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7] DataOut[8] DataOut[9] DataOut[10] DataOut[11] DataOut[12] DataOut[13] DataOut[14] DataOut[15]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Write nq=$abc$92933$new_n68_
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71669
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$92933$new_n70_
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[15] q=$abc$92933$new_n71_
.subckt no2_x1 i0=$abc$92933$new_n68_ i1=SyncReset nq=$abc$92933$new_n72_
.subckt oa22_x2 i0=DataIn[15] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n71_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71727
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[14] q=$abc$92933$new_n74_
.subckt oa22_x2 i0=DataIn[14] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n74_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71723
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[13] q=$abc$92933$new_n76_
.subckt oa22_x2 i0=DataIn[13] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n76_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71719
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[12] q=$abc$92933$new_n78_
.subckt oa22_x2 i0=DataIn[12] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n78_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71715
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[11] q=$abc$92933$new_n80_
.subckt oa22_x2 i0=DataIn[11] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n80_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71711
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[10] q=$abc$92933$new_n82_
.subckt oa22_x2 i0=DataIn[10] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n82_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71707
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[9] q=$abc$92933$new_n84_
.subckt oa22_x2 i0=DataIn[9] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n84_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71703
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[8] q=$abc$92933$new_n86_
.subckt oa22_x2 i0=DataIn[8] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n86_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71699
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[7] q=$abc$92933$new_n88_
.subckt oa22_x2 i0=DataIn[7] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n88_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71695
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[6] q=$abc$92933$new_n90_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n90_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71691
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[5] q=$abc$92933$new_n92_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n92_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71687
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[4] q=$abc$92933$new_n94_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n94_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71683
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[3] q=$abc$92933$new_n96_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n96_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71679
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[2] q=$abc$92933$new_n98_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n98_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71675
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[1] q=$abc$92933$new_n100_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n100_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71671
.subckt a2_x2 i0=$abc$92933$new_n70_ i1=DataOut[0] q=$abc$92933$new_n102_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$92933$new_n72_ i2=$abc$92933$new_n102_ q=$abc$92933$auto$rtlil.cc:2515:MuxGate$71667
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71673
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71677
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71681
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71685
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71689
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71693
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71697
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71701
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71705
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71709
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71713
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71717
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71721
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71725
.subckt inv_x1 i=Reset nq=$abc$92933$auto$rtlil.cc:2506:NotGate$71729
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71667 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71669 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71671 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71673 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71675 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71677 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71679 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71681 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71683 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71685 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71687 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71689 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71691 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71693 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71695 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71697 q=DataOut[7]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71699 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71701 q=DataOut[8]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71703 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71705 q=DataOut[9]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71707 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71709 q=DataOut[10]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71711 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71713 q=DataOut[11]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71715 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71717 q=DataOut[12]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71719 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71721 q=DataOut[13]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71723 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71725 q=DataOut[14]
.subckt sff1r_x4 ck=Clk i=$abc$92933$auto$rtlil.cc:2515:MuxGate$71727 nrst=$abc$92933$auto$rtlil.cc:2506:NotGate$71729 q=DataOut[15]
.end

.model $paramod$8a8b45b7eb1cbc4ddab9c094bf37a8ebd8aaf536\eth_wishbone
.inputs WB_CLK_I WB_DAT_I[0] WB_DAT_I[1] WB_DAT_I[2] WB_DAT_I[3] WB_DAT_I[4] WB_DAT_I[5] WB_DAT_I[6] WB_DAT_I[7] WB_DAT_I[8] WB_DAT_I[9] WB_DAT_I[10] WB_DAT_I[11] WB_DAT_I[12] WB_DAT_I[13] WB_DAT_I[14] WB_DAT_I[15] WB_DAT_I[16] WB_DAT_I[17] WB_DAT_I[18] WB_DAT_I[19] WB_DAT_I[20] WB_DAT_I[21] WB_DAT_I[22] WB_DAT_I[23] WB_DAT_I[24] WB_DAT_I[25] WB_DAT_I[26] WB_DAT_I[27] WB_DAT_I[28] WB_DAT_I[29] WB_DAT_I[30] WB_DAT_I[31] WB_ADR_I[2] WB_ADR_I[3] WB_ADR_I[4] WB_ADR_I[5] WB_ADR_I[6] WB_ADR_I[7] WB_ADR_I[8] WB_ADR_I[9] WB_WE_I BDCs[0] BDCs[1] BDCs[2] BDCs[3] Reset m_wb_dat_i[0] m_wb_dat_i[1] m_wb_dat_i[2] m_wb_dat_i[3] m_wb_dat_i[4] m_wb_dat_i[5] m_wb_dat_i[6] m_wb_dat_i[7] m_wb_dat_i[8] m_wb_dat_i[9] m_wb_dat_i[10] m_wb_dat_i[11] m_wb_dat_i[12] m_wb_dat_i[13] m_wb_dat_i[14] m_wb_dat_i[15] m_wb_dat_i[16] m_wb_dat_i[17] m_wb_dat_i[18] m_wb_dat_i[19] m_wb_dat_i[20] m_wb_dat_i[21] m_wb_dat_i[22] m_wb_dat_i[23] m_wb_dat_i[24] m_wb_dat_i[25] m_wb_dat_i[26] m_wb_dat_i[27] m_wb_dat_i[28] m_wb_dat_i[29] m_wb_dat_i[30] m_wb_dat_i[31] m_wb_ack_i m_wb_err_i MTxClk TxUsedData TxRetry TxAbort TxDone MRxClk RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm RxAbort r_TxEn r_RxEn r_TxBDNum[0] r_TxBDNum[1] r_TxBDNum[2] r_TxBDNum[3] r_TxBDNum[4] r_TxBDNum[5] r_TxBDNum[6] r_TxBDNum[7] r_RxFlow r_PassAll InvalidSymbol LatchedCrcError RxLateCollision ShortFrame DribbleNibble ReceivedPacketTooBig RxLength[0] RxLength[1] RxLength[2] RxLength[3] RxLength[4] RxLength[5] RxLength[6] RxLength[7] RxLength[8] RxLength[9] RxLength[10] RxLength[11] RxLength[12] RxLength[13] RxLength[14] RxLength[15] LoadRxStatus ReceivedPacketGood AddressMiss ReceivedPauseFrm RetryCntLatched[0] RetryCntLatched[1] RetryCntLatched[2] RetryCntLatched[3] RetryLimit LateCollLatched DeferLatched CarrierSenseLost
.outputs WB_DAT_O[0] WB_DAT_O[1] WB_DAT_O[2] WB_DAT_O[3] WB_DAT_O[4] WB_DAT_O[5] WB_DAT_O[6] WB_DAT_O[7] WB_DAT_O[8] WB_DAT_O[9] WB_DAT_O[10] WB_DAT_O[11] WB_DAT_O[12] WB_DAT_O[13] WB_DAT_O[14] WB_DAT_O[15] WB_DAT_O[16] WB_DAT_O[17] WB_DAT_O[18] WB_DAT_O[19] WB_DAT_O[20] WB_DAT_O[21] WB_DAT_O[22] WB_DAT_O[23] WB_DAT_O[24] WB_DAT_O[25] WB_DAT_O[26] WB_DAT_O[27] WB_DAT_O[28] WB_DAT_O[29] WB_DAT_O[30] WB_DAT_O[31] WB_ACK_O m_wb_adr_o[0] m_wb_adr_o[1] m_wb_adr_o[2] m_wb_adr_o[3] m_wb_adr_o[4] m_wb_adr_o[5] m_wb_adr_o[6] m_wb_adr_o[7] m_wb_adr_o[8] m_wb_adr_o[9] m_wb_adr_o[10] m_wb_adr_o[11] m_wb_adr_o[12] m_wb_adr_o[13] m_wb_adr_o[14] m_wb_adr_o[15] m_wb_adr_o[16] m_wb_adr_o[17] m_wb_adr_o[18] m_wb_adr_o[19] m_wb_adr_o[20] m_wb_adr_o[21] m_wb_adr_o[22] m_wb_adr_o[23] m_wb_adr_o[24] m_wb_adr_o[25] m_wb_adr_o[26] m_wb_adr_o[27] m_wb_adr_o[28] m_wb_adr_o[29] m_wb_sel_o[0] m_wb_sel_o[1] m_wb_sel_o[2] m_wb_sel_o[3] m_wb_we_o m_wb_dat_o[0] m_wb_dat_o[1] m_wb_dat_o[2] m_wb_dat_o[3] m_wb_dat_o[4] m_wb_dat_o[5] m_wb_dat_o[6] m_wb_dat_o[7] m_wb_dat_o[8] m_wb_dat_o[9] m_wb_dat_o[10] m_wb_dat_o[11] m_wb_dat_o[12] m_wb_dat_o[13] m_wb_dat_o[14] m_wb_dat_o[15] m_wb_dat_o[16] m_wb_dat_o[17] m_wb_dat_o[18] m_wb_dat_o[19] m_wb_dat_o[20] m_wb_dat_o[21] m_wb_dat_o[22] m_wb_dat_o[23] m_wb_dat_o[24] m_wb_dat_o[25] m_wb_dat_o[26] m_wb_dat_o[27] m_wb_dat_o[28] m_wb_dat_o[29] m_wb_dat_o[30] m_wb_dat_o[31] m_wb_cyc_o m_wb_stb_o m_wb_cti_o[0] m_wb_cti_o[1] m_wb_cti_o[2] m_wb_bte_o[0] m_wb_bte_o[1] TxStartFrm TxEndFrm TxData[0] TxData[1] TxData[2] TxData[3] TxData[4] TxData[5] TxData[6] TxData[7] TxUnderRun PerPacketCrcEn PerPacketPad RxStatusWriteLatched_sync2 TxB_IRQ TxE_IRQ RxB_IRQ RxE_IRQ Busy_IRQ RstDeferLatched
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$92985$auto$ff.cc:678:flip_bits$73240 nq=WbEn
.subckt inv_x1 i=Flop nq=$abc$92985$new_n1481_
.subckt inv_x1 i=TxBDReady nq=$abc$92985$new_n1482_
.subckt inv_x1 i=BlockingTxStatusWrite nq=$abc$92985$new_n1483_
.subckt inv_x1 i=TxPointerLSB[1] nq=$abc$92985$new_n1484_
.subckt inv_x1 i=TxPointerLSB[0] nq=$abc$92985$new_n1485_
.subckt inv_x1 i=TxPointerLSB_rst[1] nq=$abc$92985$new_n1486_
.subckt inv_x1 i=TxPointerLSB_rst[0] nq=$abc$92985$new_n1487_
.subckt inv_x1 i=BlockReadTxDataFromMemory nq=$abc$92985$new_n1488_
.subckt inv_x1 i=IncrTxPointer nq=$abc$92985$new_n1489_
.subckt inv_x1 i=MasterWbRX nq=$abc$92985$new_n1490_
.subckt inv_x1 i=MasterWbTX nq=$abc$92985$new_n1491_
.subckt inv_x1 i=rx_burst_en nq=$abc$92985$new_n1492_
.subckt inv_x1 i=$abc$92985$auto$ff.cc:678:flip_bits$72896 nq=$abc$92985$new_n1493_
.subckt inv_x1 i=m_wb_adr_o[28] nq=$abc$92985$new_n1494_
.subckt inv_x1 i=TxStartFrm nq=$abc$92985$new_n1495_
.subckt inv_x1 i=RxBDAddress[5] nq=$abc$92985$new_n1496_
.subckt inv_x1 i=TxByteCnt[0] nq=$abc$92985$new_n1497_
.subckt inv_x1 i=RxBDReady nq=$abc$92985$new_n1498_
.subckt inv_x1 i=RxPointerLSB_rst[1] nq=$abc$92985$new_n1499_
.subckt inv_x1 i=RxEn_needed nq=$abc$92985$new_n1500_
.subckt inv_x1 i=LastByteIn nq=$abc$92985$new_n1501_
.subckt inv_x1 i=RxByteCnt[0] nq=$abc$92985$new_n1502_
.subckt inv_x1 i=RxValidBytes[1] nq=$abc$92985$new_n1503_
.subckt inv_x1 i=ShiftEndedSync3 nq=$abc$92985$new_n1504_
.subckt inv_x1 i=RxEnableWindow nq=$abc$92985$new_n1505_
.subckt inv_x1 i=RxStartFrm nq=$abc$92985$new_n1506_
.subckt inv_x1 i=TxLength[14] nq=$abc$92985$new_n1507_
.subckt inv_x1 i=TxLength[10] nq=$abc$92985$new_n1508_
.subckt inv_x1 i=TxLength[6] nq=$abc$92985$new_n1509_
.subckt inv_x1 i=SyncRxStartFrm_q nq=$abc$92985$new_n1510_
.subckt inv_x1 i=WriteRxDataToFifoSync2 nq=$abc$92985$new_n1511_
.subckt inv_x1 i=ShiftEndedSync2 nq=$abc$92985$new_n1512_
.subckt inv_x1 i=RxBufferFull nq=$abc$92985$new_n1513_
.subckt inv_x1 i=Busy_IRQ_syncb2 nq=$abc$92985$new_n1514_
.subckt inv_x1 i=WbEn_q nq=$abc$92985$new_n1515_
.subckt inv_x1 i=TxEn_q nq=$abc$92985$new_n1516_
.subckt inv_x1 i=TxAbort nq=$abc$92985$new_n1517_
.subckt inv_x1 i=TxRetry_q nq=$abc$92985$new_n1518_
.subckt inv_x1 i=TxDone_wb nq=$abc$92985$new_n1519_
.subckt inv_x1 i=TxAbort_wb nq=$abc$92985$new_n1520_
.subckt inv_x1 i=TxRetry_wb nq=$abc$92985$new_n1521_
.subckt inv_x1 i=r_TxEn nq=$abc$92985$new_n1522_
.subckt inv_x1 i=r_RxEn nq=$abc$92985$new_n1523_
.subckt inv_x1 i=RxAbortSync3 nq=$abc$92985$new_n1524_
.subckt inv_x1 i=ReadTxDataFromFifo_syncb3 nq=$abc$92985$new_n1525_
.subckt inv_x1 i=BlockingTxStatusWrite_sync2 nq=$abc$92985$new_n1526_
.subckt inv_x1 i=LatchValidBytes nq=$abc$92985$new_n1527_
.subckt inv_x1 i=ReadTxDataFromFifo_sync3 nq=$abc$92985$new_n1528_
.subckt inv_x1 i=TxStartFrm_syncb2 nq=$abc$92985$new_n1529_
.subckt inv_x1 i=r_PassAll nq=$abc$92985$new_n1530_
.subckt inv_x1 i=txfifo_cnt[4] nq=$abc$92985$new_n1531_
.subckt inv_x1 i=Busy_IRQ_sync2 nq=$abc$92985$new_n1532_
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71733
.subckt na4_x1 i0=$abc$92985$new_n1516_ i1=$abc$92985$new_n1515_ i2=RxEn_q i3=TxEn_needed nq=$abc$92985$new_n1534_
.subckt no2_x1 i0=TxEn_q i1=RxEn_q nq=$abc$92985$new_n1535_
.subckt na2_x1 i0=$abc$92985$new_n1535_ i1=WbEn_q nq=$abc$92985$new_n1536_
.subckt na4_x1 i0=$abc$92985$new_n1535_ i1=WbEn_q i2=TxEn_needed i3=$abc$92985$new_n1500_ nq=$abc$92985$new_n1537_
.subckt na2_x1 i0=$abc$92985$new_n1537_ i1=$abc$92985$new_n1534_ nq=$abc$92985$new_n1538_
.subckt no2_x1 i0=RxEn_q i1=$abc$92985$new_n1500_ nq=$abc$92985$new_n1539_
.subckt no2_x1 i0=$abc$92985$new_n1516_ i1=RxEn_q nq=$abc$92985$new_n1540_
.subckt no3_x1 i0=$abc$92985$new_n1539_ i1=TxEn_q i2=TxEn_needed nq=$abc$92985$new_n1541_
.subckt ao22_x2 i0=$abc$92985$new_n1541_ i1=$abc$92985$new_n1540_ i2=$abc$92985$new_n1515_ q=$abc$92985$new_n1542_
.subckt no2_x1 i0=$abc$92985$new_n1542_ i1=$abc$92985$new_n1538_ nq=$abc$92985$new_n1543_
.subckt na3_x1 i0=$abc$92985$new_n1535_ i1=WbEn_q i2=RxEn_needed nq=$abc$92985$new_n1544_
.subckt a2_x2 i0=$abc$92985$new_n1544_ i1=$abc$92985$new_n1543_ q=$abc$92985$new_n1545_
.subckt na2_x1 i0=$abc$92985$new_n1544_ i1=$abc$92985$new_n1543_ nq=$abc$92985$new_n1546_
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[15] nq=$abc$92985$new_n1547_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[31] nq=$abc$92985$new_n1548_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[15] nq=$abc$92985$new_n1549_
.subckt na4_x1 i0=$abc$92985$new_n1549_ i1=$abc$92985$new_n1548_ i2=$abc$92985$new_n1547_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1550_
.subckt ao22_x2 i0=ram_di[31] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1550_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73413
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[14] nq=$abc$92985$new_n1552_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[14] nq=$abc$92985$new_n1553_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[30] nq=$abc$92985$new_n1554_
.subckt na4_x1 i0=$abc$92985$new_n1554_ i1=$abc$92985$new_n1553_ i2=$abc$92985$new_n1552_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1555_
.subckt ao22_x2 i0=ram_di[30] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1555_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73409
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[13] nq=$abc$92985$new_n1557_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[29] nq=$abc$92985$new_n1558_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[13] nq=$abc$92985$new_n1559_
.subckt na4_x1 i0=$abc$92985$new_n1559_ i1=$abc$92985$new_n1558_ i2=$abc$92985$new_n1557_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1560_
.subckt ao22_x2 i0=ram_di[29] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1560_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73405
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[12] nq=$abc$92985$new_n1562_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[12] nq=$abc$92985$new_n1563_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[28] nq=$abc$92985$new_n1564_
.subckt na4_x1 i0=$abc$92985$new_n1564_ i1=$abc$92985$new_n1563_ i2=$abc$92985$new_n1562_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1565_
.subckt ao22_x2 i0=ram_di[28] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1565_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73401
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[11] nq=$abc$92985$new_n1567_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[11] nq=$abc$92985$new_n1568_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[27] nq=$abc$92985$new_n1569_
.subckt na4_x1 i0=$abc$92985$new_n1569_ i1=$abc$92985$new_n1568_ i2=$abc$92985$new_n1567_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1570_
.subckt ao22_x2 i0=ram_di[27] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1570_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73397
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[10] nq=$abc$92985$new_n1572_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[26] nq=$abc$92985$new_n1573_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[10] nq=$abc$92985$new_n1574_
.subckt na4_x1 i0=$abc$92985$new_n1574_ i1=$abc$92985$new_n1573_ i2=$abc$92985$new_n1572_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1575_
.subckt ao22_x2 i0=ram_di[26] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1575_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73393
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[9] nq=$abc$92985$new_n1577_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[9] nq=$abc$92985$new_n1578_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[25] nq=$abc$92985$new_n1579_
.subckt na4_x1 i0=$abc$92985$new_n1579_ i1=$abc$92985$new_n1578_ i2=$abc$92985$new_n1577_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1580_
.subckt ao22_x2 i0=ram_di[25] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1580_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73389
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[8] nq=$abc$92985$new_n1582_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[24] nq=$abc$92985$new_n1583_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[8] nq=$abc$92985$new_n1584_
.subckt na4_x1 i0=$abc$92985$new_n1584_ i1=$abc$92985$new_n1583_ i2=$abc$92985$new_n1582_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1585_
.subckt ao22_x2 i0=ram_di[24] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1585_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73385
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[7] nq=$abc$92985$new_n1587_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[23] nq=$abc$92985$new_n1588_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[7] nq=$abc$92985$new_n1589_
.subckt na4_x1 i0=$abc$92985$new_n1589_ i1=$abc$92985$new_n1588_ i2=$abc$92985$new_n1587_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1590_
.subckt ao22_x2 i0=ram_di[23] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1590_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73381
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[6] nq=$abc$92985$new_n1592_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[22] nq=$abc$92985$new_n1593_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[6] nq=$abc$92985$new_n1594_
.subckt na4_x1 i0=$abc$92985$new_n1594_ i1=$abc$92985$new_n1593_ i2=$abc$92985$new_n1592_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1595_
.subckt ao22_x2 i0=ram_di[22] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1595_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73377
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[5] nq=$abc$92985$new_n1597_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[5] nq=$abc$92985$new_n1598_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[21] nq=$abc$92985$new_n1599_
.subckt na4_x1 i0=$abc$92985$new_n1599_ i1=$abc$92985$new_n1598_ i2=$abc$92985$new_n1597_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1600_
.subckt ao22_x2 i0=ram_di[21] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1600_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73373
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[4] nq=$abc$92985$new_n1602_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[4] nq=$abc$92985$new_n1603_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[20] nq=$abc$92985$new_n1604_
.subckt na4_x1 i0=$abc$92985$new_n1604_ i1=$abc$92985$new_n1603_ i2=$abc$92985$new_n1602_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1605_
.subckt ao22_x2 i0=ram_di[20] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1605_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73369
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[3] nq=$abc$92985$new_n1607_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[19] nq=$abc$92985$new_n1608_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[3] nq=$abc$92985$new_n1609_
.subckt na4_x1 i0=$abc$92985$new_n1609_ i1=$abc$92985$new_n1608_ i2=$abc$92985$new_n1607_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1610_
.subckt ao22_x2 i0=ram_di[19] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1610_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73365
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[2] nq=$abc$92985$new_n1612_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[18] nq=$abc$92985$new_n1613_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[2] nq=$abc$92985$new_n1614_
.subckt na4_x1 i0=$abc$92985$new_n1614_ i1=$abc$92985$new_n1613_ i2=$abc$92985$new_n1612_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1615_
.subckt ao22_x2 i0=ram_di[18] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1615_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73361
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[1] nq=$abc$92985$new_n1617_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[1] nq=$abc$92985$new_n1618_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[17] nq=$abc$92985$new_n1619_
.subckt na4_x1 i0=$abc$92985$new_n1619_ i1=$abc$92985$new_n1618_ i2=$abc$92985$new_n1617_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1620_
.subckt ao22_x2 i0=ram_di[17] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1620_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73357
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=LatchedRxLength[0] nq=$abc$92985$new_n1622_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[16] nq=$abc$92985$new_n1623_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LatchedTxLength[0] nq=$abc$92985$new_n1624_
.subckt na4_x1 i0=$abc$92985$new_n1624_ i1=$abc$92985$new_n1623_ i2=$abc$92985$new_n1622_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1625_
.subckt ao22_x2 i0=ram_di[16] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1625_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73353
.subckt a2_x2 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[15] q=$abc$92985$new_n1627_
.subckt oa22_x2 i0=ram_di[15] i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1627_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73349
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatus[14] nq=$abc$92985$new_n1629_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxStatus[14] nq=$abc$92985$new_n1630_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[14] nq=$abc$92985$new_n1631_
.subckt na4_x1 i0=$abc$92985$new_n1631_ i1=$abc$92985$new_n1630_ i2=$abc$92985$new_n1629_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1632_
.subckt ao22_x2 i0=ram_di[14] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1632_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73345
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatus[13] nq=$abc$92985$new_n1634_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[13] nq=$abc$92985$new_n1635_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxStatus[13] nq=$abc$92985$new_n1636_
.subckt na4_x1 i0=$abc$92985$new_n1636_ i1=$abc$92985$new_n1635_ i2=$abc$92985$new_n1634_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1637_
.subckt ao22_x2 i0=ram_di[13] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1637_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73341
.subckt a2_x2 i0=$abc$92985$new_n1538_ i1=TxStatus[12] q=$abc$92985$new_n1639_
.subckt oa22_x2 i0=WB_DAT_I[12] i1=$abc$92985$new_n1542_ i2=$abc$92985$new_n1639_ q=$abc$92985$new_n1640_
.subckt oa22_x2 i0=ram_di[12] i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1640_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73337
.subckt a2_x2 i0=$abc$92985$new_n1538_ i1=TxStatus[11] q=$abc$92985$new_n1642_
.subckt oa22_x2 i0=WB_DAT_I[11] i1=$abc$92985$new_n1542_ i2=$abc$92985$new_n1642_ q=$abc$92985$new_n1643_
.subckt oa22_x2 i0=ram_di[11] i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1643_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73333
.subckt a2_x2 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[10] q=$abc$92985$new_n1645_
.subckt oa22_x2 i0=ram_di[10] i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1645_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73329
.subckt a2_x2 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[9] q=$abc$92985$new_n1647_
.subckt oa22_x2 i0=ram_di[9] i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1647_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73325
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[8] nq=$abc$92985$new_n1649_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxUnderRun nq=$abc$92985$new_n1650_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[8] nq=$abc$92985$new_n1651_
.subckt na4_x1 i0=$abc$92985$new_n1651_ i1=$abc$92985$new_n1650_ i2=$abc$92985$new_n1649_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1652_
.subckt ao22_x2 i0=ram_di[8] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1652_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73321
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[7] nq=$abc$92985$new_n1654_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[7] nq=$abc$92985$new_n1655_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=RetryCntLatched[3] nq=$abc$92985$new_n1656_
.subckt na4_x1 i0=$abc$92985$new_n1656_ i1=$abc$92985$new_n1655_ i2=$abc$92985$new_n1654_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1657_
.subckt ao22_x2 i0=ram_di[7] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1657_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73317
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[6] nq=$abc$92985$new_n1659_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=RetryCntLatched[2] nq=$abc$92985$new_n1660_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[6] nq=$abc$92985$new_n1661_
.subckt na4_x1 i0=$abc$92985$new_n1661_ i1=$abc$92985$new_n1660_ i2=$abc$92985$new_n1659_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1662_
.subckt ao22_x2 i0=ram_di[6] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1662_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73313
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[5] nq=$abc$92985$new_n1664_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=RetryCntLatched[1] nq=$abc$92985$new_n1665_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[5] nq=$abc$92985$new_n1666_
.subckt na4_x1 i0=$abc$92985$new_n1666_ i1=$abc$92985$new_n1665_ i2=$abc$92985$new_n1664_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1667_
.subckt ao22_x2 i0=ram_di[5] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1667_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73309
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[4] nq=$abc$92985$new_n1669_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=RetryCntLatched[0] nq=$abc$92985$new_n1670_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[4] nq=$abc$92985$new_n1671_
.subckt na4_x1 i0=$abc$92985$new_n1671_ i1=$abc$92985$new_n1670_ i2=$abc$92985$new_n1669_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1672_
.subckt ao22_x2 i0=ram_di[4] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1672_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73305
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[3] nq=$abc$92985$new_n1674_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[3] nq=$abc$92985$new_n1675_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=RetryLimit nq=$abc$92985$new_n1676_
.subckt na4_x1 i0=$abc$92985$new_n1676_ i1=$abc$92985$new_n1675_ i2=$abc$92985$new_n1674_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1677_
.subckt ao22_x2 i0=ram_di[3] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1677_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73301
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[2] nq=$abc$92985$new_n1679_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[2] nq=$abc$92985$new_n1680_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=LateCollLatched nq=$abc$92985$new_n1681_
.subckt na4_x1 i0=$abc$92985$new_n1681_ i1=$abc$92985$new_n1680_ i2=$abc$92985$new_n1679_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1682_
.subckt ao22_x2 i0=ram_di[2] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1682_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73297
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[1] nq=$abc$92985$new_n1684_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=DeferLatched nq=$abc$92985$new_n1685_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[1] nq=$abc$92985$new_n1686_
.subckt na4_x1 i0=$abc$92985$new_n1686_ i1=$abc$92985$new_n1685_ i2=$abc$92985$new_n1684_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1687_
.subckt ao22_x2 i0=ram_di[1] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1687_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73293
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxStatusInLatched[0] nq=$abc$92985$new_n1689_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=CarrierSenseLost nq=$abc$92985$new_n1690_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_DAT_I[0] nq=$abc$92985$new_n1691_
.subckt na4_x1 i0=$abc$92985$new_n1691_ i1=$abc$92985$new_n1690_ i2=$abc$92985$new_n1689_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1692_
.subckt ao22_x2 i0=ram_di[0] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1692_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73289
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[7] nq=$abc$92985$new_n1694_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[9] nq=$abc$92985$new_n1695_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[7] nq=$abc$92985$new_n1696_
.subckt na4_x1 i0=$abc$92985$new_n1696_ i1=$abc$92985$new_n1695_ i2=$abc$92985$new_n1694_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1697_
.subckt ao22_x2 i0=ram_addr[7] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1697_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73285
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[6] nq=$abc$92985$new_n1699_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[6] nq=$abc$92985$new_n1700_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[8] nq=$abc$92985$new_n1701_
.subckt na4_x1 i0=$abc$92985$new_n1701_ i1=$abc$92985$new_n1700_ i2=$abc$92985$new_n1699_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1702_
.subckt ao22_x2 i0=ram_addr[6] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1702_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73281
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[5] nq=$abc$92985$new_n1704_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[7] nq=$abc$92985$new_n1705_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[5] nq=$abc$92985$new_n1706_
.subckt na4_x1 i0=$abc$92985$new_n1706_ i1=$abc$92985$new_n1705_ i2=$abc$92985$new_n1704_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1707_
.subckt ao22_x2 i0=ram_addr[5] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1707_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73277
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[4] nq=$abc$92985$new_n1709_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[6] nq=$abc$92985$new_n1710_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[4] nq=$abc$92985$new_n1711_
.subckt na4_x1 i0=$abc$92985$new_n1711_ i1=$abc$92985$new_n1710_ i2=$abc$92985$new_n1709_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1712_
.subckt ao22_x2 i0=ram_addr[4] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1712_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73273
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[3] nq=$abc$92985$new_n1714_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[5] nq=$abc$92985$new_n1715_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[3] nq=$abc$92985$new_n1716_
.subckt na4_x1 i0=$abc$92985$new_n1716_ i1=$abc$92985$new_n1715_ i2=$abc$92985$new_n1714_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1717_
.subckt ao22_x2 i0=ram_addr[3] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1717_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73269
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[2] nq=$abc$92985$new_n1719_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[4] nq=$abc$92985$new_n1720_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[2] nq=$abc$92985$new_n1721_
.subckt na4_x1 i0=$abc$92985$new_n1721_ i1=$abc$92985$new_n1720_ i2=$abc$92985$new_n1719_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1722_
.subckt ao22_x2 i0=ram_addr[2] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1722_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73265
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxBDAddress[1] nq=$abc$92985$new_n1724_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[3] nq=$abc$92985$new_n1725_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxBDAddress[1] nq=$abc$92985$new_n1726_
.subckt na4_x1 i0=$abc$92985$new_n1726_ i1=$abc$92985$new_n1725_ i2=$abc$92985$new_n1724_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1727_
.subckt ao22_x2 i0=ram_addr[1] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1727_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73261
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxPointerRead nq=$abc$92985$new_n1729_
.subckt na2_x1 i0=$abc$92985$new_n1542_ i1=WB_ADR_I[2] nq=$abc$92985$new_n1730_
.subckt na2_x1 i0=$abc$92985$new_n1538_ i1=TxPointerRead nq=$abc$92985$new_n1731_
.subckt na4_x1 i0=$abc$92985$new_n1731_ i1=$abc$92985$new_n1730_ i2=$abc$92985$new_n1729_ i3=$abc$92985$new_n1546_ nq=$abc$92985$new_n1732_
.subckt ao22_x2 i0=ram_addr[0] i1=$abc$92985$new_n1546_ i2=$abc$92985$new_n1732_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73257
.subckt oa22_x2 i0=TxEn i1=$abc$92985$new_n1545_ i2=$abc$92985$new_n1538_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73253
.subckt na2_x1 i0=$abc$92985$new_n1543_ i1=RxEn nq=$abc$92985$new_n1735_
.subckt na2_x1 i0=$abc$92985$new_n1735_ i1=$abc$92985$new_n1544_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73249
.subckt ao22_x2 i0=WbEn i1=$abc$92985$new_n1542_ i2=$abc$92985$new_n1534_ q=$abc$92985$new_n1737_
.subckt na2_x1 i0=$abc$92985$new_n1737_ i1=$abc$92985$new_n1536_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73245
.subckt no4_x1 i0=BDCs[3] i1=BDCs[2] i2=BDCs[1] i3=BDCs[0] nq=$abc$92985$new_n1739_
.subckt no2_x1 i0=$abc$92985$new_n1739_ i1=WB_WE_I nq=$abc$92985$new_n1740_
.subckt mx2_x2 cmd=$abc$92985$new_n1542_ i0=BDRead i1=$abc$92985$new_n1740_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73237
.subckt a2_x2 i0=BDCs[3] i1=WB_WE_I q=$abc$92985$new_n1742_
.subckt mx2_x2 cmd=$abc$92985$new_n1542_ i0=BDWrite[3] i1=$abc$92985$new_n1742_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73233
.subckt a2_x2 i0=BDCs[2] i1=WB_WE_I q=$abc$92985$new_n1744_
.subckt mx2_x2 cmd=$abc$92985$new_n1542_ i0=BDWrite[2] i1=$abc$92985$new_n1744_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73229
.subckt a2_x2 i0=BDCs[1] i1=WB_WE_I q=$abc$92985$new_n1746_
.subckt mx2_x2 cmd=$abc$92985$new_n1542_ i0=BDWrite[1] i1=$abc$92985$new_n1746_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73225
.subckt a2_x2 i0=BDCs[0] i1=WB_WE_I q=$abc$92985$new_n1748_
.subckt mx2_x2 cmd=$abc$92985$new_n1542_ i0=BDWrite[0] i1=$abc$92985$new_n1748_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73221
.subckt a2_x2 i0=TxUsedData i1=Flop q=$abc$92985$new_n1750_
.subckt na2_x1 i0=$abc$92985$new_n1518_ i1=$abc$92985$new_n1517_ nq=$abc$92985$new_n1751_
.subckt no2_x1 i0=TxUsedData i1=Flop nq=$abc$92985$new_n1752_
.subckt no4_x1 i0=$abc$92985$new_n1752_ i1=$abc$92985$new_n1751_ i2=$abc$92985$new_n1750_ i3=TxDone nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73217
.subckt o4_x2 i0=ram_do[26] i1=ram_do[29] i2=ram_do[30] i3=ram_do[31] q=$abc$92985$new_n1754_
.subckt no3_x1 i0=$abc$92985$new_n1754_ i1=ram_do[27] i2=ram_do[28] nq=$abc$92985$new_n1755_
.subckt ao22_x2 i0=ram_do[16] i1=ram_do[17] i2=ram_do[18] q=$abc$92985$new_n1756_
.subckt no4_x1 i0=ram_do[19] i1=ram_do[21] i2=ram_do[22] i3=ram_do[25] nq=$abc$92985$new_n1757_
.subckt no4_x1 i0=$abc$92985$new_n1756_ i1=ram_do[20] i2=ram_do[23] i3=ram_do[24] nq=$abc$92985$new_n1758_
.subckt na3_x1 i0=$abc$92985$new_n1758_ i1=$abc$92985$new_n1757_ i2=$abc$92985$new_n1755_ nq=$abc$92985$new_n1759_
.subckt na2_x1 i0=TxEn_q i1=TxEn nq=$abc$92985$new_n1760_
.subckt no2_x1 i0=$abc$92985$new_n1760_ i1=$abc$92985$auto$ff.cc:678:flip_bits$73194 nq=$abc$92985$new_n1761_
.subckt o2_x2 i0=$abc$92985$new_n1760_ i1=$abc$92985$auto$ff.cc:678:flip_bits$73194 q=$abc$92985$new_n1762_
.subckt na3_x1 i0=$abc$92985$new_n1761_ i1=$abc$92985$new_n1759_ i2=ram_do[15] nq=$abc$92985$new_n1763_
.subckt no2_x1 i0=TxDone_wb_q i1=$abc$92985$new_n1519_ nq=$abc$92985$new_n1764_
.subckt no2_x1 i0=TxRetry_wb_q i1=$abc$92985$new_n1521_ nq=$abc$92985$new_n1765_
.subckt no2_x1 i0=TxAbort_wb_q i1=$abc$92985$new_n1520_ nq=$abc$92985$new_n1766_
.subckt no3_x1 i0=$abc$92985$new_n1766_ i1=$abc$92985$new_n1765_ i2=$abc$92985$new_n1764_ nq=$abc$92985$new_n1767_
.subckt na3_x1 i0=$abc$92985$new_n1767_ i1=$abc$92985$new_n1762_ i2=TxBDReady nq=$abc$92985$new_n1768_
.subckt na2_x1 i0=$abc$92985$new_n1768_ i1=$abc$92985$new_n1763_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73203
.subckt na3_x1 i0=TxEn_q i1=TxAbortPacket_NotCleared i2=TxEn nq=$abc$92985$new_n1770_
.subckt na3_x1 i0=TxEn_q i1=TxDonePacket_NotCleared i2=TxEn nq=$abc$92985$new_n1771_
.subckt a2_x2 i0=$abc$92985$new_n1771_ i1=$abc$92985$new_n1770_ q=$abc$92985$new_n1772_
.subckt no2_x1 i0=$abc$92985$new_n1772_ i1=BlockingTxStatusWrite nq=$abc$92985$new_n1773_
.subckt no2_x1 i0=$abc$92985$new_n1773_ i1=TxRetryPacket_NotCleared nq=$abc$92985$new_n1774_
.subckt o3_x2 i0=$abc$92985$new_n1774_ i1=BlockingTxBDRead i2=TxBDReady q=$abc$92985$new_n1775_
.subckt ao22_x2 i0=TxBDReady i1=$abc$92985$auto$ff.cc:678:flip_bits$73194 i2=$abc$92985$new_n1775_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73199
.subckt no2_x1 i0=$abc$92985$auto$ff.cc:678:flip_bits$73194 i1=$abc$92985$new_n1482_ nq=$abc$92985$new_n1777_
.subckt oa22_x2 i0=TxPointerRead i1=$abc$92985$new_n1516_ i2=$abc$92985$new_n1777_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73191
.subckt na2_x1 i0=$abc$92985$new_n1772_ i1=$abc$92985$new_n1483_ nq=$abc$92985$new_n1779_
.subckt ao22_x2 i0=TxDone_wb i1=TxAbort_wb i2=$abc$92985$new_n1779_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73187
.subckt na2_x1 i0=BlockingTxBDRead i1=TxBDReady nq=$abc$92985$new_n1781_
.subckt na2_x1 i0=$abc$92985$new_n1781_ i1=$abc$92985$new_n1775_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73183
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[14] i1=TxStatus[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73173
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[13] i1=TxStatus[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73169
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[12] i1=TxStatus[12] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73165
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[11] i1=TxStatus[11] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73161
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[31] q=$abc$92985$new_n1787_
.subckt oa22_x2 i0=LatchedTxLength[15] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1787_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73157
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[30] q=$abc$92985$new_n1789_
.subckt oa22_x2 i0=LatchedTxLength[14] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1789_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73153
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[29] q=$abc$92985$new_n1791_
.subckt oa22_x2 i0=LatchedTxLength[13] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1791_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73149
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[28] q=$abc$92985$new_n1793_
.subckt oa22_x2 i0=LatchedTxLength[12] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1793_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73145
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[27] q=$abc$92985$new_n1795_
.subckt oa22_x2 i0=LatchedTxLength[11] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1795_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73141
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[26] q=$abc$92985$new_n1797_
.subckt oa22_x2 i0=LatchedTxLength[10] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1797_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73137
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[25] q=$abc$92985$new_n1799_
.subckt oa22_x2 i0=LatchedTxLength[9] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1799_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73133
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[24] q=$abc$92985$new_n1801_
.subckt oa22_x2 i0=LatchedTxLength[8] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1801_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73129
.subckt na2_x1 i0=$abc$92985$new_n1762_ i1=LatchedTxLength[7] nq=$abc$92985$new_n1803_
.subckt na2_x1 i0=$abc$92985$new_n1761_ i1=ram_do[23] nq=$abc$92985$new_n1804_
.subckt na2_x1 i0=$abc$92985$new_n1804_ i1=$abc$92985$new_n1803_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73125
.subckt na2_x1 i0=$abc$92985$new_n1762_ i1=LatchedTxLength[6] nq=$abc$92985$new_n1806_
.subckt na2_x1 i0=$abc$92985$new_n1761_ i1=ram_do[22] nq=$abc$92985$new_n1807_
.subckt na2_x1 i0=$abc$92985$new_n1807_ i1=$abc$92985$new_n1806_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73121
.subckt a2_x2 i0=$abc$92985$new_n1761_ i1=ram_do[21] q=$abc$92985$new_n1809_
.subckt oa22_x2 i0=LatchedTxLength[5] i1=$abc$92985$new_n1762_ i2=$abc$92985$new_n1809_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73117
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[20] i1=LatchedTxLength[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73113
.subckt na2_x1 i0=$abc$92985$new_n1762_ i1=LatchedTxLength[3] nq=$abc$92985$new_n1812_
.subckt na2_x1 i0=$abc$92985$new_n1761_ i1=ram_do[19] nq=$abc$92985$new_n1813_
.subckt na2_x1 i0=$abc$92985$new_n1813_ i1=$abc$92985$new_n1812_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73109
.subckt na2_x1 i0=$abc$92985$new_n1762_ i1=LatchedTxLength[2] nq=$abc$92985$new_n1815_
.subckt na2_x1 i0=$abc$92985$new_n1761_ i1=ram_do[18] nq=$abc$92985$new_n1816_
.subckt na2_x1 i0=$abc$92985$new_n1816_ i1=$abc$92985$new_n1815_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$73105
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[17] i1=LatchedTxLength[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73101
.subckt mx2_x2 cmd=$abc$92985$new_n1762_ i0=ram_do[16] i1=LatchedTxLength[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73097
.subckt a4_x2 i0=TxPointerMSB[2] i1=TxPointerMSB[3] i2=TxPointerMSB[4] i3=TxPointerMSB[5] q=$abc$92985$new_n1820_
.subckt a4_x2 i0=$abc$92985$new_n1820_ i1=TxPointerMSB[6] i2=TxPointerMSB[7] i3=TxPointerMSB[8] q=$abc$92985$new_n1821_
.subckt a4_x2 i0=$abc$92985$new_n1821_ i1=TxPointerMSB[9] i2=TxPointerMSB[10] i3=TxPointerMSB[11] q=$abc$92985$new_n1822_
.subckt a2_x2 i0=$abc$92985$new_n1822_ i1=TxPointerMSB[12] q=$abc$92985$new_n1823_
.subckt na2_x1 i0=$abc$92985$new_n1823_ i1=TxPointerMSB[13] nq=$abc$92985$new_n1824_
.subckt a4_x2 i0=$abc$92985$new_n1822_ i1=TxPointerMSB[12] i2=TxPointerMSB[13] i3=TxPointerMSB[14] q=$abc$92985$new_n1825_
.subckt a2_x2 i0=$abc$92985$new_n1825_ i1=TxPointerMSB[15] q=$abc$92985$new_n1826_
.subckt na2_x1 i0=$abc$92985$new_n1826_ i1=TxPointerMSB[16] nq=$abc$92985$new_n1827_
.subckt a4_x2 i0=$abc$92985$new_n1825_ i1=TxPointerMSB[15] i2=TxPointerMSB[16] i3=TxPointerMSB[17] q=$abc$92985$new_n1828_
.subckt a2_x2 i0=$abc$92985$new_n1828_ i1=TxPointerMSB[18] q=$abc$92985$new_n1829_
.subckt na2_x1 i0=$abc$92985$new_n1829_ i1=TxPointerMSB[19] nq=$abc$92985$new_n1830_
.subckt a4_x2 i0=$abc$92985$new_n1828_ i1=TxPointerMSB[18] i2=TxPointerMSB[19] i3=TxPointerMSB[20] q=$abc$92985$new_n1831_
.subckt na3_x1 i0=$abc$92985$new_n1831_ i1=TxPointerMSB[21] i2=TxPointerMSB[22] nq=$abc$92985$new_n1832_
.subckt a4_x2 i0=$abc$92985$new_n1831_ i1=TxPointerMSB[21] i2=TxPointerMSB[22] i3=TxPointerMSB[23] q=$abc$92985$new_n1833_
.subckt a2_x2 i0=$abc$92985$new_n1833_ i1=TxPointerMSB[24] q=$abc$92985$new_n1834_
.subckt na2_x1 i0=$abc$92985$new_n1834_ i1=TxPointerMSB[25] nq=$abc$92985$new_n1835_
.subckt a4_x2 i0=$abc$92985$new_n1833_ i1=TxPointerMSB[24] i2=TxPointerMSB[25] i3=TxPointerMSB[26] q=$abc$92985$new_n1836_
.subckt a2_x2 i0=$abc$92985$new_n1836_ i1=TxPointerMSB[27] q=$abc$92985$new_n1837_
.subckt na2_x1 i0=$abc$92985$new_n1837_ i1=TxPointerMSB[28] nq=$abc$92985$new_n1838_
.subckt a4_x2 i0=$abc$92985$new_n1836_ i1=TxPointerMSB[27] i2=TxPointerMSB[28] i3=TxPointerMSB[29] q=$abc$92985$new_n1839_
.subckt na2_x1 i0=$abc$92985$new_n1839_ i1=TxPointerMSB[30] nq=$abc$92985$new_n1840_
.subckt a3_x2 i0=TxEn_q i1=TxPointerRead i2=TxEn q=$abc$92985$new_n1841_
.subckt na3_x1 i0=TxEn_q i1=TxPointerRead i2=TxEn nq=$abc$92985$new_n1842_
.subckt no2_x1 i0=$abc$92985$new_n1489_ i1=BlockingIncrementTxPointer nq=$abc$92985$new_n1843_
.subckt nxr2_x1 i0=$abc$92985$new_n1840_ i1=TxPointerMSB[31] nq=$abc$92985$new_n1844_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[31] i1=$abc$92985$new_n1844_ i2=TxPointerMSB[31] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73093
.subckt xr2_x1 i0=$abc$92985$new_n1839_ i1=TxPointerMSB[30] q=$abc$92985$new_n1846_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[30] i1=$abc$92985$new_n1846_ i2=TxPointerMSB[30] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73089
.subckt nxr2_x1 i0=$abc$92985$new_n1838_ i1=TxPointerMSB[29] nq=$abc$92985$new_n1848_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[29] i1=$abc$92985$new_n1848_ i2=TxPointerMSB[29] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73085
.subckt xr2_x1 i0=$abc$92985$new_n1837_ i1=TxPointerMSB[28] q=$abc$92985$new_n1850_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[28] i1=$abc$92985$new_n1850_ i2=TxPointerMSB[28] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73081
.subckt no2_x1 i0=$abc$92985$new_n1836_ i1=TxPointerMSB[27] nq=$abc$92985$new_n1852_
.subckt no2_x1 i0=$abc$92985$new_n1852_ i1=$abc$92985$new_n1837_ nq=$abc$92985$new_n1853_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[27] i1=$abc$92985$new_n1853_ i2=TxPointerMSB[27] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73077
.subckt nxr2_x1 i0=$abc$92985$new_n1835_ i1=TxPointerMSB[26] nq=$abc$92985$new_n1855_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[26] i1=$abc$92985$new_n1855_ i2=TxPointerMSB[26] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73073
.subckt xr2_x1 i0=$abc$92985$new_n1834_ i1=TxPointerMSB[25] q=$abc$92985$new_n1857_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[25] i1=$abc$92985$new_n1857_ i2=TxPointerMSB[25] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73069
.subckt no2_x1 i0=$abc$92985$new_n1833_ i1=TxPointerMSB[24] nq=$abc$92985$new_n1859_
.subckt no2_x1 i0=$abc$92985$new_n1859_ i1=$abc$92985$new_n1834_ nq=$abc$92985$new_n1860_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[24] i1=$abc$92985$new_n1860_ i2=TxPointerMSB[24] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73065
.subckt nxr2_x1 i0=$abc$92985$new_n1832_ i1=TxPointerMSB[23] nq=$abc$92985$new_n1862_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[23] i1=$abc$92985$new_n1862_ i2=TxPointerMSB[23] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73061
.subckt oa22_x2 i0=$abc$92985$new_n1831_ i1=TxPointerMSB[21] i2=TxPointerMSB[22] q=$abc$92985$new_n1864_
.subckt a2_x2 i0=$abc$92985$new_n1864_ i1=$abc$92985$new_n1832_ q=$abc$92985$new_n1865_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[22] i1=$abc$92985$new_n1865_ i2=TxPointerMSB[22] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73057
.subckt xr2_x1 i0=$abc$92985$new_n1831_ i1=TxPointerMSB[21] q=$abc$92985$new_n1867_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[21] i1=$abc$92985$new_n1867_ i2=TxPointerMSB[21] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73053
.subckt nxr2_x1 i0=$abc$92985$new_n1830_ i1=TxPointerMSB[20] nq=$abc$92985$new_n1869_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[20] i1=$abc$92985$new_n1869_ i2=TxPointerMSB[20] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73049
.subckt xr2_x1 i0=$abc$92985$new_n1829_ i1=TxPointerMSB[19] q=$abc$92985$new_n1871_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[19] i1=$abc$92985$new_n1871_ i2=TxPointerMSB[19] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73045
.subckt no2_x1 i0=$abc$92985$new_n1828_ i1=TxPointerMSB[18] nq=$abc$92985$new_n1873_
.subckt no2_x1 i0=$abc$92985$new_n1873_ i1=$abc$92985$new_n1829_ nq=$abc$92985$new_n1874_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[18] i1=$abc$92985$new_n1874_ i2=TxPointerMSB[18] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73041
.subckt nxr2_x1 i0=$abc$92985$new_n1827_ i1=TxPointerMSB[17] nq=$abc$92985$new_n1876_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[17] i1=$abc$92985$new_n1876_ i2=TxPointerMSB[17] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73037
.subckt xr2_x1 i0=$abc$92985$new_n1826_ i1=TxPointerMSB[16] q=$abc$92985$new_n1878_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[16] i1=$abc$92985$new_n1878_ i2=TxPointerMSB[16] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73033
.subckt no2_x1 i0=$abc$92985$new_n1825_ i1=TxPointerMSB[15] nq=$abc$92985$new_n1880_
.subckt no2_x1 i0=$abc$92985$new_n1880_ i1=$abc$92985$new_n1826_ nq=$abc$92985$new_n1881_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[15] i1=$abc$92985$new_n1881_ i2=TxPointerMSB[15] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73029
.subckt nxr2_x1 i0=$abc$92985$new_n1824_ i1=TxPointerMSB[14] nq=$abc$92985$new_n1883_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[14] i1=$abc$92985$new_n1883_ i2=TxPointerMSB[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73025
.subckt xr2_x1 i0=$abc$92985$new_n1823_ i1=TxPointerMSB[13] q=$abc$92985$new_n1885_
.subckt mx3_x2 cmd0=$abc$92985$new_n1842_ cmd1=$abc$92985$new_n1843_ i0=ram_do[13] i1=$abc$92985$new_n1885_ i2=TxPointerMSB[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73021
.subckt na3_x1 i0=$abc$92985$new_n1843_ i1=TxPointerMSB[2] i2=TxPointerMSB[3] nq=$abc$92985$new_n1887_
.subckt na4_x1 i0=$abc$92985$new_n1843_ i1=TxPointerMSB[2] i2=TxPointerMSB[3] i3=TxPointerMSB[4] nq=$abc$92985$new_n1888_
.subckt a2_x2 i0=$abc$92985$new_n1843_ i1=$abc$92985$new_n1820_ q=$abc$92985$new_n1889_
.subckt na3_x1 i0=$abc$92985$new_n1889_ i1=TxPointerMSB[6] i2=TxPointerMSB[7] nq=$abc$92985$new_n1890_
.subckt a3_x2 i0=$abc$92985$new_n1843_ i1=$abc$92985$new_n1821_ i2=TxPointerMSB[9] q=$abc$92985$new_n1891_
.subckt na2_x1 i0=$abc$92985$new_n1891_ i1=TxPointerMSB[10] nq=$abc$92985$new_n1892_
.subckt na2_x1 i0=$abc$92985$new_n1843_ i1=$abc$92985$new_n1822_ nq=$abc$92985$new_n1893_
.subckt nxr2_x1 i0=$abc$92985$new_n1893_ i1=TxPointerMSB[12] nq=$abc$92985$new_n1894_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1894_ i1=ram_do[12] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73017
.subckt nxr2_x1 i0=$abc$92985$new_n1892_ i1=TxPointerMSB[11] nq=$abc$92985$new_n1896_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1896_ i1=ram_do[11] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73013
.subckt xr2_x1 i0=$abc$92985$new_n1891_ i1=TxPointerMSB[10] q=$abc$92985$new_n1898_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1898_ i1=ram_do[10] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73009
.subckt no2_x1 i0=$abc$92985$new_n1821_ i1=TxPointerMSB[9] nq=$abc$92985$new_n1900_
.subckt no2_x1 i0=$abc$92985$new_n1843_ i1=TxPointerMSB[9] nq=$abc$92985$new_n1901_
.subckt no4_x1 i0=$abc$92985$new_n1901_ i1=$abc$92985$new_n1900_ i2=$abc$92985$new_n1891_ i3=$abc$92985$new_n1841_ nq=$abc$92985$new_n1902_
.subckt oa22_x2 i0=ram_do[9] i1=$abc$92985$new_n1841_ i2=$abc$92985$new_n1902_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73005
.subckt nxr2_x1 i0=$abc$92985$new_n1890_ i1=TxPointerMSB[8] nq=$abc$92985$new_n1904_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1904_ i1=ram_do[8] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$73001
.subckt oa22_x2 i0=$abc$92985$new_n1889_ i1=TxPointerMSB[6] i2=TxPointerMSB[7] q=$abc$92985$new_n1906_
.subckt oa22_x2 i0=$abc$92985$new_n1906_ i1=$abc$92985$new_n1890_ i2=$abc$92985$new_n1841_ q=$abc$92985$new_n1907_
.subckt ao22_x2 i0=ram_do[7] i1=$abc$92985$new_n1842_ i2=$abc$92985$new_n1907_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72997
.subckt xr2_x1 i0=$abc$92985$new_n1889_ i1=TxPointerMSB[6] q=$abc$92985$new_n1909_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1909_ i1=ram_do[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72993
.subckt nxr2_x1 i0=$abc$92985$new_n1888_ i1=TxPointerMSB[5] nq=$abc$92985$new_n1911_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1911_ i1=ram_do[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72989
.subckt nxr2_x1 i0=$abc$92985$new_n1887_ i1=TxPointerMSB[4] nq=$abc$92985$new_n1913_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1913_ i1=ram_do[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72985
.subckt oa22_x2 i0=TxPointerMSB[2] i1=$abc$92985$new_n1843_ i2=$abc$92985$new_n1841_ q=$abc$92985$new_n1915_
.subckt mx2_x2 cmd=$abc$92985$new_n1841_ i0=$abc$92985$new_n1887_ i1=ram_do[3] q=$abc$92985$new_n1916_
.subckt ao22_x2 i0=TxPointerMSB[3] i1=$abc$92985$new_n1915_ i2=$abc$92985$new_n1916_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72981
.subckt na2_x1 i0=$abc$92985$new_n1841_ i1=ram_do[2] nq=$abc$92985$new_n1918_
.subckt a2_x2 i0=$abc$92985$new_n1918_ i1=$abc$92985$new_n1915_ q=$abc$92985$new_n1919_
.subckt no3_x1 i0=$abc$92985$new_n1843_ i1=$abc$92985$new_n1841_ i2=TxPointerMSB[2] nq=$abc$92985$new_n1920_
.subckt no2_x1 i0=$abc$92985$new_n1920_ i1=$abc$92985$new_n1919_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72977
.subckt a2_x2 i0=$abc$92985$new_n1841_ i1=ram_do[1] q=$abc$92985$new_n1922_
.subckt oa22_x2 i0=TxPointerLSB[1] i1=$abc$92985$new_n1842_ i2=$abc$92985$new_n1922_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72973
.subckt a2_x2 i0=$abc$92985$new_n1841_ i1=ram_do[0] q=$abc$92985$new_n1924_
.subckt oa22_x2 i0=TxPointerLSB[0] i1=$abc$92985$new_n1842_ i2=$abc$92985$new_n1924_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72969
.subckt a2_x2 i0=m_wb_ack_i i1=MasterWbTX q=$abc$55182$and$eth_wishbone.v:1071$2217_Y
.subckt no2_x1 i0=$abc$55182$and$eth_wishbone.v:1071$2217_Y i1=$abc$92985$new_n1841_ nq=$abc$92985$new_n1927_
.subckt oa22_x2 i0=TxPointerLSB_rst[1] i1=$abc$92985$new_n1927_ i2=$abc$92985$new_n1922_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72965
.subckt oa22_x2 i0=TxPointerLSB_rst[0] i1=$abc$92985$new_n1927_ i2=$abc$92985$new_n1924_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72961
.subckt no2_x1 i0=m_wb_err_i i1=m_wb_ack_i nq=$abc$92985$new_n1930_
.subckt ao22_x2 i0=BlockingIncrementTxPointer i1=IncrTxPointer i2=$abc$92985$new_n1930_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72957
.subckt no2_x1 i0=TxLength[10] i1=TxLength[11] nq=$abc$92985$new_n1932_
.subckt o2_x2 i0=TxLength[1] i1=TxLength[0] q=$abc$92985$new_n1933_
.subckt o2_x2 i0=TxLength[2] i1=TxLength[3] q=$abc$92985$new_n1934_
.subckt o3_x2 i0=TxLength[2] i1=TxLength[3] i2=TxLength[4] q=$abc$92985$new_n1935_
.subckt o2_x2 i0=$abc$92985$new_n1935_ i1=TxLength[5] q=$abc$92985$new_n1936_
.subckt no3_x1 i0=TxLength[5] i1=TxLength[6] i2=TxLength[7] nq=$abc$92985$new_n1937_
.subckt no3_x1 i0=$abc$92985$new_n1936_ i1=TxLength[6] i2=TxLength[7] nq=$abc$92985$new_n1938_
.subckt o3_x2 i0=$abc$92985$new_n1936_ i1=TxLength[6] i2=TxLength[7] q=$abc$92985$new_n1939_
.subckt no2_x1 i0=TxLength[8] i1=TxLength[9] nq=$abc$92985$new_n1940_
.subckt o2_x2 i0=$abc$92985$new_n1936_ i1=TxLength[6] q=$abc$92985$new_n1941_
.subckt o2_x2 i0=TxLength[1] i1=TxLength[2] q=$abc$92985$new_n1942_
.subckt o2_x2 i0=$abc$92985$new_n1933_ i1=TxLength[2] q=$abc$92985$new_n1943_
.subckt no2_x1 i0=$abc$92985$new_n1935_ i1=$abc$92985$new_n1933_ nq=$abc$92985$new_n1944_
.subckt no2_x1 i0=$abc$92985$new_n1936_ i1=$abc$92985$new_n1933_ nq=$abc$92985$new_n1945_
.subckt no4_x1 i0=$abc$92985$new_n1939_ i1=$abc$92985$new_n1933_ i2=TxLength[8] i3=TxLength[9] nq=$abc$92985$new_n1946_
.subckt na2_x1 i0=$abc$92985$new_n1940_ i1=$abc$92985$new_n1932_ nq=$abc$92985$new_n1947_
.subckt no2_x1 i0=$abc$92985$new_n1947_ i1=$abc$92985$new_n1939_ nq=$abc$92985$new_n1948_
.subckt o2_x2 i0=$abc$92985$new_n1947_ i1=$abc$92985$new_n1939_ q=$abc$92985$new_n1949_
.subckt no2_x1 i0=TxLength[12] i1=TxLength[13] nq=$abc$92985$new_n1950_
.subckt o4_x2 i0=TxLength[12] i1=TxLength[13] i2=TxLength[14] i3=TxLength[15] q=$abc$92985$new_n1951_
.subckt no3_x1 i0=$abc$92985$new_n1951_ i1=$abc$92985$new_n1949_ i2=$abc$92985$new_n1933_ nq=$abc$92985$new_n1952_
.subckt no2_x1 i0=$abc$92985$new_n1841_ i1=ReadTxDataFromMemory nq=$abc$92985$new_n1953_
.subckt no4_x1 i0=$abc$92985$new_n1953_ i1=$abc$92985$new_n1952_ i2=$abc$92985$new_n1766_ i3=$abc$92985$new_n1765_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72953
.subckt na2_x1 i0=$abc$92985$new_n1528_ i1=ReadTxDataFromFifo_sync2 nq=$abc$92985$new_n1955_
.subckt o2_x2 i0=TxRetryPacket i1=TxAbortPacket q=TxFifoClear
.subckt no3_x1 i0=TxFifoClear i1=TxDonePacket i2=$abc$92985$new_n1488_ nq=$abc$92985$new_n1957_
.subckt no2_x1 i0=$abc$92985$new_n1951_ i1=$abc$92985$new_n1947_ nq=$abc$92985$new_n1958_
.subckt na2_x1 i0=$abc$92985$new_n1958_ i1=$abc$92985$new_n1937_ nq=$abc$92985$new_n1959_
.subckt na2_x1 i0=$abc$92985$new_n1933_ i1=TxLength[2] nq=$abc$92985$new_n1960_
.subckt oa22_x2 i0=$abc$92985$new_n1933_ i1=TxLength[2] i2=TxLength[3] q=$abc$92985$new_n1961_
.subckt no3_x1 i0=$abc$92985$new_n1961_ i1=$abc$92985$new_n1959_ i2=TxLength[4] nq=$abc$92985$new_n1962_
.subckt no4_x1 i0=TxRetryPacket_NotCleared i1=TxAbortPacket_NotCleared i2=$abc$92985$new_n1491_ i3=cyc_cleared nq=$abc$92985$new_n1963_
.subckt ao22_x2 i0=TxBufferAlmostFull i1=$abc$92985$new_n1962_ i2=$abc$92985$new_n1963_ q=$abc$92985$new_n1964_
.subckt oa22_x2 i0=$abc$92985$new_n1955_ i1=$abc$92985$new_n1957_ i2=$abc$92985$new_n1964_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72949
.subckt na2_x1 i0=$abc$92985$new_n1488_ i1=ReadTxDataFromMemory nq=$abc$92985$new_n1966_
.subckt na3_x1 i0=RxBufferEmpty i1=$abc$92985$new_n1488_ i2=ReadTxDataFromMemory nq=$abc$92985$new_n1967_
.subckt o4_x2 i0=m_wb_err_i i1=m_wb_ack_i i2=MasterWbTX i3=MasterWbRX q=$abc$92985$new_n1968_
.subckt no2_x1 i0=$abc$92985$new_n1968_ i1=cyc_cleared nq=$abc$92985$new_n1969_
.subckt o2_x2 i0=$abc$92985$new_n1968_ i1=cyc_cleared q=$abc$92985$new_n1970_
.subckt a2_x2 i0=$abc$92985$new_n1930_ i1=cyc_cleared q=$abc$92985$new_n1971_
.subckt na2_x1 i0=$abc$92985$new_n1930_ i1=cyc_cleared nq=$abc$92985$new_n1972_
.subckt na2_x1 i0=MasterWbTX i1=$abc$92985$new_n1490_ nq=$abc$92985$new_n1973_
.subckt na4_x1 i0=$abc$92985$new_n1930_ i1=MasterWbTX i2=$abc$92985$new_n1490_ i3=cyc_cleared nq=$abc$92985$new_n1974_
.subckt no2_x1 i0=$abc$92985$new_n1973_ i1=$abc$92985$new_n1967_ nq=$abc$92985$new_n1975_
.subckt oa22_x2 i0=$abc$92985$new_n1974_ i1=$abc$92985$new_n1970_ i2=$abc$92985$new_n1967_ q=$abc$92985$new_n1976_
.subckt no2_x1 i0=$abc$92985$new_n1966_ i1=$abc$92985$auto$ff.cc:678:flip_bits$72896 nq=$abc$92985$new_n1977_
.subckt no2_x1 i0=RxBufferEmpty i1=$abc$92985$new_n1492_ nq=$abc$92985$new_n1978_
.subckt o2_x2 i0=RxBufferEmpty i1=$abc$92985$new_n1492_ q=$abc$92985$new_n1979_
.subckt o2_x2 i0=$abc$92985$new_n1976_ i1=$abc$92985$new_n1493_ q=$abc$92985$new_n1980_
.subckt na2_x1 i0=$abc$92985$new_n1491_ i1=MasterWbRX nq=$abc$92985$new_n1981_
.subckt o2_x2 i0=$abc$92985$new_n1981_ i1=$abc$92985$new_n1972_ q=$abc$92985$new_n1982_
.subckt o3_x2 i0=$abc$92985$new_n1982_ i1=$abc$92985$new_n1966_ i2=$abc$92985$new_n1493_ q=$abc$92985$new_n1983_
.subckt na2_x1 i0=$abc$92985$new_n1983_ i1=$abc$92985$new_n1980_ nq=$abc$92985$new_n1984_
.subckt o3_x2 i0=$abc$92985$new_n1973_ i1=$abc$92985$new_n1930_ i2=cyc_cleared q=$abc$92985$new_n1985_
.subckt na3_x1 i0=$abc$92985$new_n1985_ i1=$abc$92985$new_n1982_ i2=$abc$92985$new_n1976_ nq=$abc$92985$new_n1986_
.subckt a2_x2 i0=$abc$92985$new_n1986_ i1=$abc$92985$new_n1977_ q=$abc$92985$new_n1987_
.subckt no2_x1 i0=$abc$92985$new_n1987_ i1=$abc$92985$new_n1984_ nq=$abc$92985$new_n1988_
.subckt no3_x1 i0=RxBufferEmpty i1=MasterWbTX i2=$abc$92985$new_n1490_ nq=$abc$92985$new_n1989_
.subckt a2_x2 i0=$abc$92985$new_n1989_ i1=$abc$92985$new_n1966_ q=$abc$92985$new_n1990_
.subckt no3_x1 i0=$abc$92985$new_n1978_ i1=$abc$92985$new_n1977_ i2=$abc$92985$new_n1972_ nq=$abc$92985$new_n1991_
.subckt na4_x1 i0=$abc$92985$new_n1989_ i1=$abc$92985$new_n1979_ i2=$abc$92985$new_n1971_ i3=$abc$92985$new_n1966_ nq=$abc$92985$new_n1992_
.subckt o4_x2 i0=$abc$92985$new_n1973_ i1=$abc$92985$new_n1972_ i2=RxBufferEmpty i3=rx_burst_en q=$abc$92985$new_n1993_
.subckt na2_x1 i0=$abc$92985$new_n1993_ i1=$abc$92985$new_n1992_ nq=$abc$92985$new_n1994_
.subckt o2_x2 i0=$abc$92985$new_n1968_ i1=RxBufferEmpty q=$abc$92985$new_n1995_
.subckt o3_x2 i0=$abc$92985$new_n1995_ i1=$abc$92985$new_n1978_ i2=cyc_cleared q=$abc$92985$new_n1996_
.subckt na3_x1 i0=$abc$92985$new_n1996_ i1=$abc$92985$new_n1993_ i2=$abc$92985$new_n1992_ nq=$abc$92985$new_n1997_
.subckt o4_x2 i0=$abc$92985$new_n1930_ i1=RxBufferEmpty i2=MasterWbTX i3=$abc$92985$new_n1490_ q=$abc$92985$new_n1998_
.subckt oa22_x2 i0=$abc$92985$new_n1998_ i1=$abc$92985$new_n1995_ i2=cyc_cleared q=$abc$92985$new_n1999_
.subckt na3_x1 i0=$abc$92985$new_n1989_ i1=$abc$92985$new_n1971_ i2=$abc$92985$new_n1966_ nq=$abc$92985$new_n2000_
.subckt na3_x1 i0=$abc$92985$new_n2000_ i1=$abc$92985$new_n1999_ i2=$abc$92985$new_n1974_ nq=$abc$92985$new_n2001_
.subckt a2_x2 i0=$abc$92985$new_n2001_ i1=$abc$92985$new_n1978_ q=$abc$92985$new_n2002_
.subckt na2_x1 i0=$abc$92985$new_n2001_ i1=$abc$92985$new_n1978_ nq=$abc$92985$new_n2003_
.subckt oa22_x2 i0=$abc$92985$new_n1978_ i1=$abc$92985$new_n2001_ i2=$abc$92985$new_n1997_ q=$abc$92985$new_n2004_
.subckt inv_x1 i=$abc$92985$new_n2004_ nq=$abc$92985$new_n2005_
.subckt no4_x1 i0=$abc$92985$new_n1978_ i1=$abc$92985$new_n1977_ i2=$abc$92985$new_n1930_ i3=cyc_cleared nq=$abc$92985$new_n2006_
.subckt ao22_x2 i0=$abc$92985$new_n1975_ i1=$abc$92985$new_n1990_ i2=$abc$92985$new_n2006_ q=$abc$92985$new_n2007_
.subckt no3_x1 i0=$abc$92985$new_n1985_ i1=$abc$92985$new_n1977_ i2=RxBufferEmpty nq=$abc$92985$new_n2008_
.subckt o3_x2 i0=$abc$92985$new_n1978_ i1=$abc$92985$new_n1966_ i2=cyc_cleared q=$abc$92985$new_n2009_
.subckt no3_x1 i0=$abc$92985$new_n2009_ i1=$abc$92985$new_n1981_ i2=$abc$92985$new_n1930_ nq=$abc$92985$new_n2010_
.subckt o3_x2 i0=$abc$92985$new_n2010_ i1=$abc$92985$new_n2008_ i2=$abc$92985$new_n2007_ q=$abc$92985$new_n2011_
.subckt a2_x2 i0=$abc$92985$new_n1966_ i1=RxBufferEmpty q=$abc$92985$new_n2012_
.subckt ao22_x2 i0=$abc$92985$new_n1991_ i1=$abc$92985$new_n2006_ i2=$abc$92985$new_n2012_ q=$abc$92985$new_n2013_
.subckt no2_x1 i0=$abc$92985$new_n2013_ i1=$abc$92985$new_n2011_ nq=$abc$92985$new_n2014_
.subckt o2_x2 i0=$abc$92985$new_n2013_ i1=$abc$92985$new_n2011_ q=$abc$92985$new_n2015_
.subckt na3_x1 i0=$abc$92985$new_n2014_ i1=$abc$92985$new_n2005_ i2=IncrTxPointer nq=$abc$92985$new_n2016_
.subckt na2_x1 i0=$abc$92985$new_n2005_ i1=$abc$92985$new_n1988_ nq=$abc$92985$new_n2017_
.subckt na2_x1 i0=$abc$92985$new_n2016_ i1=$abc$92985$new_n1988_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72945
.subckt o2_x2 i0=$abc$92985$new_n2002_ i1=$abc$92985$new_n1987_ q=$abc$92985$new_n2019_
.subckt na2_x1 i0=$abc$92985$new_n1991_ i1=$abc$92985$new_n1975_ nq=$abc$92985$new_n2020_
.subckt na2_x1 i0=$abc$92985$new_n2020_ i1=$abc$92985$new_n1983_ nq=$abc$92985$new_n2021_
.subckt no4_x1 i0=$abc$92985$new_n2021_ i1=$abc$92985$new_n2019_ i2=$abc$92985$new_n2013_ i3=$abc$92985$new_n1994_ nq=$abc$92985$new_n2022_
.subckt oa22_x2 i0=cyc_cleared i1=$abc$92985$new_n2022_ i2=$abc$92985$new_n2011_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72941
.subckt no2_x1 i0=$abc$92985$new_n2013_ i1=$abc$92985$new_n1490_ nq=$abc$92985$new_n2024_
.subckt oa22_x2 i0=$abc$92985$new_n1988_ i1=$abc$92985$new_n2024_ i2=$abc$92985$new_n2004_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72937
.subckt o3_x2 i0=$abc$92985$new_n2013_ i1=$abc$92985$new_n2004_ i2=$abc$92985$new_n1491_ q=$abc$92985$new_n2026_
.subckt na2_x1 i0=$abc$92985$new_n2026_ i1=$abc$92985$new_n1988_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72933
.subckt a2_x2 i0=$abc$92985$new_n2002_ i1=rx_burst_cnt[0] q=$abc$92985$new_n2028_
.subckt na2_x1 i0=$abc$92985$new_n2028_ i1=rx_burst_cnt[1] nq=$abc$92985$new_n2029_
.subckt no2_x1 i0=$abc$92985$new_n2029_ i1=rx_burst_cnt[2] nq=$abc$92985$new_n2030_
.subckt a2_x2 i0=$abc$92985$new_n2029_ i1=rx_burst_cnt[2] q=$abc$92985$new_n2031_
.subckt ao22_x2 i0=$abc$92985$new_n2031_ i1=$abc$92985$new_n2030_ i2=$abc$92985$new_n2014_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72929
.subckt a2_x2 i0=$abc$92985$new_n2029_ i1=$abc$92985$new_n2014_ q=$abc$92985$new_n2033_
.subckt ao22_x2 i0=rx_burst_cnt[1] i1=$abc$92985$new_n2028_ i2=$abc$92985$new_n2033_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72925
.subckt no2_x1 i0=$abc$92985$new_n2002_ i1=rx_burst_cnt[0] nq=$abc$92985$new_n2035_
.subckt no3_x1 i0=$abc$92985$new_n2035_ i1=$abc$92985$new_n2028_ i2=$abc$92985$new_n2015_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72921
.subckt oa22_x2 i0=$abc$92985$new_n1969_ i1=$abc$92985$new_n2012_ i2=$abc$92985$new_n2011_ q=$abc$92985$new_n2037_
.subckt a2_x2 i0=$abc$92985$new_n1987_ i1=tx_burst_cnt[0] q=$abc$92985$new_n2038_
.subckt na2_x1 i0=tx_burst_cnt[0] i1=tx_burst_cnt[1] nq=$abc$92985$new_n2039_
.subckt na2_x1 i0=$abc$92985$new_n2038_ i1=tx_burst_cnt[1] nq=$abc$92985$new_n2040_
.subckt no2_x1 i0=$abc$92985$new_n2040_ i1=tx_burst_cnt[2] nq=$abc$92985$new_n2041_
.subckt xr2_x1 i0=$abc$92985$new_n2040_ i1=tx_burst_cnt[2] q=$abc$92985$new_n2042_
.subckt no2_x1 i0=$abc$92985$new_n2042_ i1=$abc$92985$new_n2037_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72917
.subckt nxr2_x1 i0=$abc$92985$new_n2038_ i1=tx_burst_cnt[1] nq=$abc$92985$new_n2044_
.subckt no2_x1 i0=$abc$92985$new_n2044_ i1=$abc$92985$new_n2037_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72913
.subckt no2_x1 i0=$abc$92985$new_n1987_ i1=tx_burst_cnt[0] nq=$abc$92985$new_n2046_
.subckt no3_x1 i0=$abc$92985$new_n2046_ i1=$abc$92985$new_n2038_ i2=$abc$92985$new_n2037_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72909
.subckt o3_x2 i0=rxfifo_cnt[0] i1=rxfifo_cnt[1] i2=$abc$92985$new_n1490_ q=$abc$92985$new_n2048_
.subckt oa22_x2 i0=rxfifo_cnt[2] i1=$abc$92985$new_n2048_ i2=rxfifo_cnt[4] q=$abc$92985$new_n2049_
.subckt ao22_x2 i0=rxfifo_cnt[3] i1=$abc$92985$new_n2049_ i2=$abc$92985$new_n2015_ q=$abc$92985$new_n2050_
.subckt no3_x1 i0=$abc$92985$new_n2030_ i1=$abc$92985$new_n2015_ i2=$abc$92985$new_n1492_ nq=$abc$92985$new_n2051_
.subckt o2_x2 i0=$abc$92985$new_n2051_ i1=$abc$92985$new_n2050_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72905
.subckt oa22_x2 i0=TxLength[4] i1=$abc$92985$new_n1961_ i2=$abc$92985$new_n1959_ q=$abc$92985$new_n2053_
.subckt na2_x1 i0=txfifo_cnt[2] i1=txfifo_cnt[3] nq=$abc$92985$new_n2054_
.subckt a4_x2 i0=$abc$92985$new_n2054_ i1=$abc$92985$new_n2053_ i2=$abc$92985$new_n2037_ i3=$abc$92985$new_n1531_ q=$abc$92985$new_n2055_
.subckt no3_x1 i0=$abc$92985$new_n2041_ i1=$abc$92985$new_n2037_ i2=$abc$92985$auto$ff.cc:678:flip_bits$72896 nq=$abc$92985$new_n2056_
.subckt no2_x1 i0=$abc$92985$new_n2056_ i1=$abc$92985$new_n2055_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72901
.subckt oa22_x2 i0=m_wb_cti_o[1] i1=$abc$92985$new_n2014_ i2=$abc$92985$new_n2019_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72893
.subckt ao22_x2 i0=tx_burst_cnt[2] i1=$abc$92985$new_n2039_ i2=$abc$92985$new_n1987_ q=$abc$92985$new_n2059_
.subckt no3_x1 i0=$abc$92985$new_n2059_ i1=$abc$92985$new_n2015_ i2=$abc$92985$new_n2002_ nq=$abc$92985$new_n2060_
.subckt o3_x2 i0=$abc$92985$new_n2019_ i1=$abc$92985$new_n2015_ i2=m_wb_cti_o[0] q=$abc$92985$new_n2061_
.subckt ao22_x2 i0=$abc$92985$new_n2030_ i1=$abc$92985$new_n2060_ i2=$abc$92985$new_n2061_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72889
.subckt oa22_x2 i0=m_wb_cyc_o i1=$abc$92985$new_n2014_ i2=$abc$92985$new_n2017_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72885
.subckt oa22_x2 i0=m_wb_we_o i1=$abc$92985$new_n1988_ i2=$abc$92985$new_n2004_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72881
.subckt o2_x2 i0=RxPointerLSB_rst[0] i1=RxPointerLSB_rst[1] q=$abc$92985$new_n2065_
.subckt na2_x1 i0=$abc$92985$new_n2065_ i1=$abc$92985$new_n2004_ nq=$abc$92985$new_n2066_
.subckt ao22_x2 i0=m_wb_sel_o[3] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2066_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72877
.subckt na2_x1 i0=$abc$92985$new_n2004_ i1=RxPointerLSB_rst[1] nq=$abc$92985$new_n2068_
.subckt ao22_x2 i0=m_wb_sel_o[2] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2068_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72873
.subckt na2_x1 i0=RxPointerLSB_rst[0] i1=RxPointerLSB_rst[1] nq=$abc$92985$new_n2070_
.subckt na3_x1 i0=$abc$92985$new_n2004_ i1=RxPointerLSB_rst[0] i2=RxPointerLSB_rst[1] nq=$abc$92985$new_n2071_
.subckt ao22_x2 i0=m_wb_sel_o[1] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2071_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72869
.subckt o2_x2 i0=$abc$92985$new_n2017_ i1=m_wb_sel_o[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72865
.subckt o2_x2 i0=$abc$92985$new_n2017_ i1=m_wb_adr_o[29] q=$abc$92985$new_n2074_
.subckt no3_x1 i0=rx_burst_cnt[0] i1=rx_burst_cnt[1] i2=rx_burst_cnt[2] nq=$abc$92985$new_n2075_
.subckt no2_x1 i0=$abc$92985$new_n2075_ i1=$abc$92985$new_n2003_ nq=$abc$92985$new_n2076_
.subckt no3_x1 i0=tx_burst_cnt[0] i1=tx_burst_cnt[1] i2=tx_burst_cnt[2] nq=$abc$92985$new_n2077_
.subckt no3_x1 i0=$abc$92985$new_n2077_ i1=$abc$92985$new_n2004_ i2=$abc$92985$new_n1984_ nq=$abc$92985$new_n2078_
.subckt no2_x1 i0=$abc$92985$new_n2078_ i1=$abc$92985$new_n2076_ nq=$abc$92985$new_n2079_
.subckt o2_x2 i0=$abc$92985$new_n2078_ i1=$abc$92985$new_n2076_ q=$abc$92985$new_n2080_
.subckt a2_x2 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] q=$abc$92985$new_n2081_
.subckt a2_x2 i0=$abc$92985$new_n2081_ i1=m_wb_adr_o[2] q=$abc$92985$new_n2082_
.subckt a4_x2 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] i2=m_wb_adr_o[2] i3=m_wb_adr_o[3] q=$abc$92985$new_n2083_
.subckt a2_x2 i0=$abc$92985$new_n2083_ i1=m_wb_adr_o[4] q=$abc$92985$new_n2084_
.subckt a2_x2 i0=$abc$92985$new_n2084_ i1=m_wb_adr_o[5] q=$abc$92985$new_n2085_
.subckt a4_x2 i0=$abc$92985$new_n2083_ i1=m_wb_adr_o[4] i2=m_wb_adr_o[5] i3=m_wb_adr_o[6] q=$abc$92985$new_n2086_
.subckt a2_x2 i0=$abc$92985$new_n2086_ i1=m_wb_adr_o[7] q=$abc$92985$new_n2087_
.subckt a2_x2 i0=$abc$92985$new_n2087_ i1=m_wb_adr_o[8] q=$abc$92985$new_n2088_
.subckt a4_x2 i0=$abc$92985$new_n2086_ i1=m_wb_adr_o[7] i2=m_wb_adr_o[8] i3=m_wb_adr_o[9] q=$abc$92985$new_n2089_
.subckt a2_x2 i0=$abc$92985$new_n2089_ i1=m_wb_adr_o[10] q=$abc$92985$new_n2090_
.subckt a2_x2 i0=$abc$92985$new_n2090_ i1=m_wb_adr_o[11] q=$abc$92985$new_n2091_
.subckt a4_x2 i0=$abc$92985$new_n2089_ i1=m_wb_adr_o[10] i2=m_wb_adr_o[11] i3=m_wb_adr_o[12] q=$abc$92985$new_n2092_
.subckt a2_x2 i0=$abc$92985$new_n2092_ i1=m_wb_adr_o[13] q=$abc$92985$new_n2093_
.subckt a2_x2 i0=$abc$92985$new_n2093_ i1=m_wb_adr_o[14] q=$abc$92985$new_n2094_
.subckt a4_x2 i0=$abc$92985$new_n2092_ i1=m_wb_adr_o[13] i2=m_wb_adr_o[14] i3=m_wb_adr_o[15] q=$abc$92985$new_n2095_
.subckt a3_x2 i0=$abc$92985$new_n2095_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] q=$abc$92985$new_n2096_
.subckt a4_x2 i0=$abc$92985$new_n2095_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] i3=m_wb_adr_o[18] q=$abc$92985$new_n2097_
.subckt a2_x2 i0=$abc$92985$new_n2097_ i1=m_wb_adr_o[19] q=$abc$92985$new_n2098_
.subckt na2_x1 i0=$abc$92985$new_n2098_ i1=m_wb_adr_o[20] nq=$abc$92985$new_n2099_
.subckt a4_x2 i0=$abc$92985$new_n2097_ i1=m_wb_adr_o[19] i2=m_wb_adr_o[20] i3=m_wb_adr_o[21] q=$abc$92985$new_n2100_
.subckt a2_x2 i0=$abc$92985$new_n2100_ i1=m_wb_adr_o[22] q=$abc$92985$new_n2101_
.subckt na2_x1 i0=$abc$92985$new_n2101_ i1=m_wb_adr_o[23] nq=$abc$92985$new_n2102_
.subckt a4_x2 i0=$abc$92985$new_n2100_ i1=m_wb_adr_o[22] i2=m_wb_adr_o[23] i3=m_wb_adr_o[24] q=$abc$92985$new_n2103_
.subckt na2_x1 i0=$abc$92985$new_n2103_ i1=m_wb_adr_o[25] nq=$abc$92985$new_n2104_
.subckt a3_x2 i0=$abc$92985$new_n2103_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] q=$abc$92985$new_n2105_
.subckt na4_x1 i0=$abc$92985$new_n2103_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] i3=m_wb_adr_o[27] nq=$abc$92985$new_n2106_
.subckt ao22_x2 i0=$abc$92985$new_n2106_ i1=$abc$92985$new_n1494_ i2=m_wb_adr_o[29] q=$abc$92985$new_n2107_
.subckt no3_x1 i0=$abc$92985$new_n2106_ i1=$abc$92985$new_n1494_ i2=m_wb_adr_o[29] nq=$abc$92985$new_n2108_
.subckt ao22_x2 i0=$abc$92985$new_n2108_ i1=$abc$92985$new_n2107_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2109_
.subckt oa22_x2 i0=$abc$92985$new_n2077_ i1=$abc$92985$new_n2005_ i2=$abc$92985$new_n1984_ q=$abc$92985$new_n2110_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[31] nq=$abc$92985$new_n2111_
.subckt ao22_x2 i0=$abc$92985$new_n1997_ i1=$abc$92985$new_n2075_ i2=$abc$92985$new_n2004_ q=$abc$92985$new_n2112_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[31] nq=$abc$92985$new_n2113_
.subckt na3_x1 i0=$abc$92985$new_n2113_ i1=$abc$92985$new_n2111_ i2=$abc$92985$new_n2017_ nq=$abc$92985$new_n2114_
.subckt ao22_x2 i0=$abc$92985$new_n2114_ i1=$abc$92985$new_n2109_ i2=$abc$92985$new_n2074_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72861
.subckt na2_x1 i0=$abc$92985$new_n2106_ i1=$abc$92985$new_n1494_ nq=$abc$92985$new_n2116_
.subckt ao22_x2 i0=$abc$92985$new_n1494_ i1=$abc$92985$new_n2106_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2117_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[30] nq=$abc$92985$new_n2118_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[30] nq=$abc$92985$new_n2119_
.subckt na3_x1 i0=$abc$92985$new_n2119_ i1=$abc$92985$new_n2118_ i2=$abc$92985$new_n2017_ nq=$abc$92985$new_n2120_
.subckt oa22_x2 i0=$abc$92985$new_n2116_ i1=$abc$92985$new_n2117_ i2=$abc$92985$new_n2120_ q=$abc$92985$new_n2121_
.subckt ao22_x2 i0=m_wb_adr_o[28] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2121_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72857
.subckt ao22_x2 i0=m_wb_adr_o[27] i1=$abc$92985$new_n2105_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2123_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[29] nq=$abc$92985$new_n2124_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[29] nq=$abc$92985$new_n2125_
.subckt na3_x1 i0=$abc$92985$new_n2125_ i1=$abc$92985$new_n2124_ i2=$abc$92985$new_n2017_ nq=$abc$92985$new_n2126_
.subckt oa22_x2 i0=$abc$92985$new_n2106_ i1=$abc$92985$new_n2123_ i2=$abc$92985$new_n2126_ q=$abc$92985$new_n2127_
.subckt ao22_x2 i0=m_wb_adr_o[27] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2127_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72853
.subckt oa22_x2 i0=$abc$92985$new_n2103_ i1=m_wb_adr_o[25] i2=m_wb_adr_o[26] q=$abc$92985$new_n2129_
.subckt no2_x1 i0=$abc$92985$new_n2105_ i1=$abc$92985$new_n2079_ nq=$abc$92985$new_n2130_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[28] nq=$abc$92985$new_n2131_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[28] nq=$abc$92985$new_n2132_
.subckt na3_x1 i0=$abc$92985$new_n2132_ i1=$abc$92985$new_n2131_ i2=$abc$92985$new_n2017_ nq=$abc$92985$new_n2133_
.subckt oa22_x2 i0=$abc$92985$new_n2129_ i1=$abc$92985$new_n2130_ i2=$abc$92985$new_n2133_ q=$abc$92985$new_n2134_
.subckt ao22_x2 i0=m_wb_adr_o[26] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2134_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72849
.subckt ao22_x2 i0=m_wb_adr_o[25] i1=$abc$92985$new_n2103_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2136_
.subckt na2_x1 i0=$abc$92985$new_n2136_ i1=$abc$92985$new_n2104_ nq=$abc$92985$new_n2137_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[27] nq=$abc$92985$new_n2138_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[27] nq=$abc$92985$new_n2139_
.subckt na4_x1 i0=$abc$92985$new_n2139_ i1=$abc$92985$new_n2138_ i2=$abc$92985$new_n2137_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2140_
.subckt ao22_x2 i0=m_wb_adr_o[25] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2140_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72845
.subckt oa22_x2 i0=$abc$92985$new_n2101_ i1=m_wb_adr_o[23] i2=m_wb_adr_o[24] q=$abc$92985$new_n2142_
.subckt no2_x1 i0=$abc$92985$new_n2103_ i1=$abc$92985$new_n2079_ nq=$abc$92985$new_n2143_
.subckt na2_x1 i0=$abc$92985$new_n2143_ i1=$abc$92985$new_n2142_ nq=$abc$92985$new_n2144_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[26] nq=$abc$92985$new_n2145_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[26] nq=$abc$92985$new_n2146_
.subckt na4_x1 i0=$abc$92985$new_n2146_ i1=$abc$92985$new_n2145_ i2=$abc$92985$new_n2144_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2147_
.subckt ao22_x2 i0=m_wb_adr_o[24] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2147_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72841
.subckt ao22_x2 i0=m_wb_adr_o[23] i1=$abc$92985$new_n2101_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2149_
.subckt na2_x1 i0=$abc$92985$new_n2149_ i1=$abc$92985$new_n2102_ nq=$abc$92985$new_n2150_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[25] nq=$abc$92985$new_n2151_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[25] nq=$abc$92985$new_n2152_
.subckt na4_x1 i0=$abc$92985$new_n2152_ i1=$abc$92985$new_n2151_ i2=$abc$92985$new_n2150_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2153_
.subckt ao22_x2 i0=m_wb_adr_o[23] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2153_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72837
.subckt no2_x1 i0=$abc$92985$new_n2100_ i1=m_wb_adr_o[22] nq=$abc$92985$new_n2155_
.subckt o3_x2 i0=$abc$92985$new_n2155_ i1=$abc$92985$new_n2101_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2156_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[24] nq=$abc$92985$new_n2157_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[24] nq=$abc$92985$new_n2158_
.subckt na4_x1 i0=$abc$92985$new_n2158_ i1=$abc$92985$new_n2157_ i2=$abc$92985$new_n2156_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2159_
.subckt ao22_x2 i0=m_wb_adr_o[22] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2159_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72833
.subckt oa22_x2 i0=$abc$92985$new_n2098_ i1=m_wb_adr_o[20] i2=m_wb_adr_o[21] q=$abc$92985$new_n2161_
.subckt no2_x1 i0=$abc$92985$new_n2100_ i1=$abc$92985$new_n2079_ nq=$abc$92985$new_n2162_
.subckt na2_x1 i0=$abc$92985$new_n2162_ i1=$abc$92985$new_n2161_ nq=$abc$92985$new_n2163_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[23] nq=$abc$92985$new_n2164_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[23] nq=$abc$92985$new_n2165_
.subckt na4_x1 i0=$abc$92985$new_n2165_ i1=$abc$92985$new_n2164_ i2=$abc$92985$new_n2163_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2166_
.subckt ao22_x2 i0=m_wb_adr_o[21] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2166_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72829
.subckt ao22_x2 i0=m_wb_adr_o[20] i1=$abc$92985$new_n2098_ i2=$abc$92985$new_n2080_ q=$abc$92985$new_n2168_
.subckt na2_x1 i0=$abc$92985$new_n2168_ i1=$abc$92985$new_n2099_ nq=$abc$92985$new_n2169_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[22] nq=$abc$92985$new_n2170_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[22] nq=$abc$92985$new_n2171_
.subckt na4_x1 i0=$abc$92985$new_n2171_ i1=$abc$92985$new_n2170_ i2=$abc$92985$new_n2169_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2172_
.subckt ao22_x2 i0=m_wb_adr_o[20] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2172_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72825
.subckt no2_x1 i0=$abc$92985$new_n2097_ i1=m_wb_adr_o[19] nq=$abc$92985$new_n2174_
.subckt o3_x2 i0=$abc$92985$new_n2174_ i1=$abc$92985$new_n2098_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2175_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[21] nq=$abc$92985$new_n2176_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[21] nq=$abc$92985$new_n2177_
.subckt na4_x1 i0=$abc$92985$new_n2177_ i1=$abc$92985$new_n2176_ i2=$abc$92985$new_n2175_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2178_
.subckt ao22_x2 i0=m_wb_adr_o[19] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2178_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72821
.subckt no2_x1 i0=$abc$92985$new_n2096_ i1=m_wb_adr_o[18] nq=$abc$92985$new_n2180_
.subckt o3_x2 i0=$abc$92985$new_n2180_ i1=$abc$92985$new_n2097_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2181_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[20] nq=$abc$92985$new_n2182_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[20] nq=$abc$92985$new_n2183_
.subckt na4_x1 i0=$abc$92985$new_n2183_ i1=$abc$92985$new_n2182_ i2=$abc$92985$new_n2181_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2184_
.subckt ao22_x2 i0=m_wb_adr_o[18] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2184_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72817
.subckt oa22_x2 i0=$abc$92985$new_n2095_ i1=m_wb_adr_o[16] i2=m_wb_adr_o[17] q=$abc$92985$new_n2186_
.subckt no2_x1 i0=$abc$92985$new_n2096_ i1=$abc$92985$new_n2079_ nq=$abc$92985$new_n2187_
.subckt na2_x1 i0=$abc$92985$new_n2187_ i1=$abc$92985$new_n2186_ nq=$abc$92985$new_n2188_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[19] nq=$abc$92985$new_n2189_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[19] nq=$abc$92985$new_n2190_
.subckt na4_x1 i0=$abc$92985$new_n2190_ i1=$abc$92985$new_n2189_ i2=$abc$92985$new_n2188_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2191_
.subckt ao22_x2 i0=m_wb_adr_o[17] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2191_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72813
.subckt no2_x1 i0=$abc$92985$new_n2095_ i1=m_wb_adr_o[16] nq=$abc$92985$new_n2193_
.subckt ao22_x2 i0=$abc$92985$new_n2095_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2194_
.subckt o2_x2 i0=$abc$92985$new_n2079_ i1=m_wb_adr_o[16] q=$abc$92985$new_n2195_
.subckt oa22_x2 i0=$abc$92985$new_n2195_ i1=$abc$92985$new_n2194_ i2=$abc$92985$new_n2193_ q=$abc$92985$new_n2196_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[18] nq=$abc$92985$new_n2197_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[18] nq=$abc$92985$new_n2198_
.subckt na3_x1 i0=$abc$92985$new_n2198_ i1=$abc$92985$new_n2197_ i2=$abc$92985$new_n2196_ nq=$abc$92985$new_n2199_
.subckt ao22_x2 i0=m_wb_adr_o[16] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2199_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72809
.subckt no2_x1 i0=$abc$92985$new_n2094_ i1=m_wb_adr_o[15] nq=$abc$92985$new_n2201_
.subckt no2_x1 i0=$abc$92985$new_n2201_ i1=$abc$92985$new_n2194_ nq=$abc$92985$new_n2202_
.subckt oa22_x2 i0=TxPointerMSB[17] i1=$abc$92985$new_n2110_ i2=$abc$92985$new_n2202_ q=$abc$92985$new_n2203_
.subckt oa22_x2 i0=RxPointerMSB[17] i1=$abc$92985$new_n2112_ i2=$abc$92985$new_n2203_ q=$abc$92985$new_n2204_
.subckt ao22_x2 i0=m_wb_adr_o[15] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2204_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72805
.subckt no2_x1 i0=$abc$92985$new_n2093_ i1=m_wb_adr_o[14] nq=$abc$92985$new_n2206_
.subckt ao22_x2 i0=$abc$92985$new_n2093_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2207_
.subckt o2_x2 i0=$abc$92985$new_n2079_ i1=m_wb_adr_o[14] q=$abc$92985$new_n2208_
.subckt oa22_x2 i0=$abc$92985$new_n2208_ i1=$abc$92985$new_n2207_ i2=$abc$92985$new_n2206_ q=$abc$92985$new_n2209_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[16] nq=$abc$92985$new_n2210_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[16] nq=$abc$92985$new_n2211_
.subckt na3_x1 i0=$abc$92985$new_n2211_ i1=$abc$92985$new_n2210_ i2=$abc$92985$new_n2209_ nq=$abc$92985$new_n2212_
.subckt ao22_x2 i0=m_wb_adr_o[14] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2212_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72801
.subckt no2_x1 i0=$abc$92985$new_n2092_ i1=m_wb_adr_o[13] nq=$abc$92985$new_n2214_
.subckt o2_x2 i0=$abc$92985$new_n2214_ i1=$abc$92985$new_n2207_ q=$abc$92985$new_n2215_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[15] nq=$abc$92985$new_n2216_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[15] nq=$abc$92985$new_n2217_
.subckt na3_x1 i0=$abc$92985$new_n2217_ i1=$abc$92985$new_n2216_ i2=$abc$92985$new_n2215_ nq=$abc$92985$new_n2218_
.subckt ao22_x2 i0=m_wb_adr_o[13] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2218_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72797
.subckt no2_x1 i0=$abc$92985$new_n2091_ i1=m_wb_adr_o[12] nq=$abc$92985$new_n2220_
.subckt ao22_x2 i0=$abc$92985$new_n2091_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2221_
.subckt o2_x2 i0=$abc$92985$new_n2079_ i1=m_wb_adr_o[12] q=$abc$92985$new_n2222_
.subckt oa22_x2 i0=$abc$92985$new_n2222_ i1=$abc$92985$new_n2221_ i2=$abc$92985$new_n2220_ q=$abc$92985$new_n2223_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[14] nq=$abc$92985$new_n2224_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[14] nq=$abc$92985$new_n2225_
.subckt na3_x1 i0=$abc$92985$new_n2225_ i1=$abc$92985$new_n2224_ i2=$abc$92985$new_n2223_ nq=$abc$92985$new_n2226_
.subckt ao22_x2 i0=m_wb_adr_o[12] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2226_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72793
.subckt no2_x1 i0=$abc$92985$new_n2090_ i1=m_wb_adr_o[11] nq=$abc$92985$new_n2228_
.subckt no2_x1 i0=$abc$92985$new_n2228_ i1=$abc$92985$new_n2221_ nq=$abc$92985$new_n2229_
.subckt oa22_x2 i0=TxPointerMSB[13] i1=$abc$92985$new_n2110_ i2=$abc$92985$new_n2229_ q=$abc$92985$new_n2230_
.subckt oa22_x2 i0=RxPointerMSB[13] i1=$abc$92985$new_n2112_ i2=$abc$92985$new_n2230_ q=$abc$92985$new_n2231_
.subckt ao22_x2 i0=m_wb_adr_o[11] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2231_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72789
.subckt no2_x1 i0=$abc$92985$new_n2089_ i1=m_wb_adr_o[10] nq=$abc$92985$new_n2233_
.subckt ao22_x2 i0=$abc$92985$new_n2089_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2234_
.subckt o2_x2 i0=$abc$92985$new_n2079_ i1=m_wb_adr_o[10] q=$abc$92985$new_n2235_
.subckt oa22_x2 i0=$abc$92985$new_n2235_ i1=$abc$92985$new_n2234_ i2=$abc$92985$new_n2233_ q=$abc$92985$new_n2236_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[12] nq=$abc$92985$new_n2237_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[12] nq=$abc$92985$new_n2238_
.subckt na3_x1 i0=$abc$92985$new_n2238_ i1=$abc$92985$new_n2237_ i2=$abc$92985$new_n2236_ nq=$abc$92985$new_n2239_
.subckt ao22_x2 i0=m_wb_adr_o[10] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2239_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72785
.subckt no2_x1 i0=$abc$92985$new_n2088_ i1=m_wb_adr_o[9] nq=$abc$92985$new_n2241_
.subckt no2_x1 i0=$abc$92985$new_n2241_ i1=$abc$92985$new_n2234_ nq=$abc$92985$new_n2242_
.subckt oa22_x2 i0=TxPointerMSB[11] i1=$abc$92985$new_n2110_ i2=$abc$92985$new_n2242_ q=$abc$92985$new_n2243_
.subckt oa22_x2 i0=RxPointerMSB[11] i1=$abc$92985$new_n2112_ i2=$abc$92985$new_n2243_ q=$abc$92985$new_n2244_
.subckt ao22_x2 i0=m_wb_adr_o[9] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2244_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72781
.subckt no2_x1 i0=$abc$92985$new_n2087_ i1=m_wb_adr_o[8] nq=$abc$92985$new_n2246_
.subckt ao22_x2 i0=$abc$92985$new_n2087_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2247_
.subckt o2_x2 i0=$abc$92985$new_n2079_ i1=m_wb_adr_o[8] q=$abc$92985$new_n2248_
.subckt oa22_x2 i0=$abc$92985$new_n2248_ i1=$abc$92985$new_n2247_ i2=$abc$92985$new_n2246_ q=$abc$92985$new_n2249_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[10] nq=$abc$92985$new_n2250_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[10] nq=$abc$92985$new_n2251_
.subckt na3_x1 i0=$abc$92985$new_n2251_ i1=$abc$92985$new_n2250_ i2=$abc$92985$new_n2249_ nq=$abc$92985$new_n2252_
.subckt ao22_x2 i0=m_wb_adr_o[8] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2252_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72777
.subckt no2_x1 i0=$abc$92985$new_n2086_ i1=m_wb_adr_o[7] nq=$abc$92985$new_n2254_
.subckt o2_x2 i0=$abc$92985$new_n2254_ i1=$abc$92985$new_n2247_ q=$abc$92985$new_n2255_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[9] nq=$abc$92985$new_n2256_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[9] nq=$abc$92985$new_n2257_
.subckt na3_x1 i0=$abc$92985$new_n2257_ i1=$abc$92985$new_n2256_ i2=$abc$92985$new_n2255_ nq=$abc$92985$new_n2258_
.subckt ao22_x2 i0=m_wb_adr_o[7] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2258_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72773
.subckt no2_x1 i0=$abc$92985$new_n2085_ i1=m_wb_adr_o[6] nq=$abc$92985$new_n2260_
.subckt ao22_x2 i0=$abc$92985$new_n2086_ i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2261_
.subckt o2_x2 i0=$abc$92985$new_n2261_ i1=$abc$92985$new_n2260_ q=$abc$92985$new_n2262_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[8] nq=$abc$92985$new_n2263_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[8] nq=$abc$92985$new_n2264_
.subckt na3_x1 i0=$abc$92985$new_n2264_ i1=$abc$92985$new_n2263_ i2=$abc$92985$new_n2262_ nq=$abc$92985$new_n2265_
.subckt ao22_x2 i0=m_wb_adr_o[6] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2265_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72769
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[7] nq=$abc$92985$new_n2267_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[7] nq=$abc$92985$new_n2268_
.subckt no2_x1 i0=$abc$92985$new_n2084_ i1=m_wb_adr_o[5] nq=$abc$92985$new_n2269_
.subckt o3_x2 i0=$abc$92985$new_n2269_ i1=$abc$92985$new_n2085_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2270_
.subckt na4_x1 i0=$abc$92985$new_n2270_ i1=$abc$92985$new_n2268_ i2=$abc$92985$new_n2267_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2271_
.subckt ao22_x2 i0=m_wb_adr_o[5] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2271_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72765
.subckt no2_x1 i0=$abc$92985$new_n2083_ i1=m_wb_adr_o[4] nq=$abc$92985$new_n2273_
.subckt o3_x2 i0=$abc$92985$new_n2273_ i1=$abc$92985$new_n2084_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2274_
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[6] nq=$abc$92985$new_n2275_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[6] nq=$abc$92985$new_n2276_
.subckt na4_x1 i0=$abc$92985$new_n2276_ i1=$abc$92985$new_n2275_ i2=$abc$92985$new_n2274_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2277_
.subckt ao22_x2 i0=m_wb_adr_o[4] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2277_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72761
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[5] nq=$abc$92985$new_n2279_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[5] nq=$abc$92985$new_n2280_
.subckt no2_x1 i0=$abc$92985$new_n2082_ i1=m_wb_adr_o[3] nq=$abc$92985$new_n2281_
.subckt o3_x2 i0=$abc$92985$new_n2281_ i1=$abc$92985$new_n2083_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2282_
.subckt na4_x1 i0=$abc$92985$new_n2282_ i1=$abc$92985$new_n2280_ i2=$abc$92985$new_n2279_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2283_
.subckt ao22_x2 i0=m_wb_adr_o[3] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2283_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72757
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[4] nq=$abc$92985$new_n2285_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[4] nq=$abc$92985$new_n2286_
.subckt no2_x1 i0=$abc$92985$new_n2081_ i1=m_wb_adr_o[2] nq=$abc$92985$new_n2287_
.subckt o3_x2 i0=$abc$92985$new_n2287_ i1=$abc$92985$new_n2082_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2288_
.subckt na4_x1 i0=$abc$92985$new_n2288_ i1=$abc$92985$new_n2286_ i2=$abc$92985$new_n2285_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2289_
.subckt ao22_x2 i0=m_wb_adr_o[2] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2289_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72753
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[3] nq=$abc$92985$new_n2291_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[3] nq=$abc$92985$new_n2292_
.subckt no2_x1 i0=m_wb_adr_o[0] i1=m_wb_adr_o[1] nq=$abc$92985$new_n2293_
.subckt o3_x2 i0=$abc$92985$new_n2293_ i1=$abc$92985$new_n2081_ i2=$abc$92985$new_n2079_ q=$abc$92985$new_n2294_
.subckt na4_x1 i0=$abc$92985$new_n2294_ i1=$abc$92985$new_n2292_ i2=$abc$92985$new_n2291_ i3=$abc$92985$new_n2017_ nq=$abc$92985$new_n2295_
.subckt ao22_x2 i0=m_wb_adr_o[1] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2295_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72749
.subckt na2_x1 i0=$abc$92985$new_n2110_ i1=TxPointerMSB[2] nq=$abc$92985$new_n2297_
.subckt na2_x1 i0=$abc$92985$new_n2112_ i1=RxPointerMSB[2] nq=$abc$92985$new_n2298_
.subckt ao22_x2 i0=m_wb_adr_o[0] i1=$abc$92985$new_n2079_ i2=$abc$92985$new_n2017_ q=$abc$92985$new_n2299_
.subckt na3_x1 i0=$abc$92985$new_n2299_ i1=$abc$92985$new_n2298_ i2=$abc$92985$new_n2297_ nq=$abc$92985$new_n2300_
.subckt ao22_x2 i0=m_wb_adr_o[0] i1=$abc$92985$new_n2017_ i2=$abc$92985$new_n2300_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72745
.subckt no2_x1 i0=$abc$92985$new_n1952_ i1=TxBufferFull nq=$abc$92985$new_n2302_
.subckt no3_x1 i0=$abc$92985$new_n2302_ i1=StartOccured i2=$abc$92985$new_n1482_ nq=$abc$92985$new_n2303_
.subckt oa22_x2 i0=TxStartFrm_wb i1=$abc$92985$new_n1529_ i2=$abc$92985$new_n2303_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72741
.subckt oa22_x2 i0=$abc$92985$new_n1767_ i1=StartOccured i2=TxStartFrm_wb q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72737
.subckt no2_x1 i0=TxAbort_q i1=$abc$92985$new_n1517_ nq=$abc$92985$new_n2306_
.subckt na2_x1 i0=TxRetry i1=$abc$92985$new_n1518_ nq=$abc$92985$new_n2307_
.subckt no3_x1 i0=$abc$92985$new_n2306_ i1=TxUsedData_q i2=$abc$92985$new_n1495_ nq=$abc$92985$new_n2308_
.subckt oa22_x2 i0=$abc$92985$new_n2308_ i1=$abc$92985$new_n2307_ i2=TxStartFrm_sync2 q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72733
.subckt a3_x2 i0=$abc$92985$new_n1952_ i1=TxBufferAlmostEmpty i2=TxUsedData q=$abc$92985$new_n2310_
.subckt oa22_x2 i0=TxEndFrm_wb i1=$abc$92985$new_n1767_ i2=$abc$92985$new_n2310_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72721
.subckt no2_x1 i0=LatchValidBytes_q i1=$abc$92985$new_n1527_ nq=$abc$92985$new_n2312_
.subckt no4_x1 i0=$abc$92985$new_n2312_ i1=$abc$92985$new_n1766_ i2=$abc$92985$new_n1765_ i3=$abc$92985$new_n1764_ nq=$abc$92985$new_n2313_
.subckt a3_x2 i0=$abc$92985$new_n2312_ i1=$abc$92985$new_n1962_ i2=TxLength[1] q=$abc$92985$new_n2314_
.subckt oa22_x2 i0=TxValidBytesLatched[1] i1=$abc$92985$new_n2313_ i2=$abc$92985$new_n2314_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72717
.subckt a3_x2 i0=$abc$92985$new_n2312_ i1=$abc$92985$new_n1962_ i2=TxLength[0] q=$abc$92985$new_n2316_
.subckt oa22_x2 i0=TxValidBytesLatched[0] i1=$abc$92985$new_n2313_ i2=$abc$92985$new_n2316_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72713
.subckt no2_x1 i0=r_TxEn_q i1=$abc$92985$new_n1522_ nq=$abc$92985$new_n2318_
.subckt o4_x2 i0=$abc$92985$new_n2318_ i1=$abc$92985$new_n1772_ i2=TxStatus[13] i3=BlockingTxStatusWrite q=$abc$92985$new_n2319_
.subckt inv_x1 i=$abc$92985$new_n2319_ nq=$abc$92985$new_n2320_
.subckt a2_x2 i0=TxBDAddress[1] i1=TxBDAddress[2] q=$abc$92985$new_n2321_
.subckt a2_x2 i0=$abc$92985$new_n2321_ i1=TxBDAddress[3] q=$abc$92985$new_n2322_
.subckt a2_x2 i0=$abc$92985$new_n2322_ i1=TxBDAddress[4] q=$abc$92985$new_n2323_
.subckt na2_x1 i0=$abc$92985$new_n2323_ i1=TxBDAddress[5] nq=$abc$92985$new_n2324_
.subckt na3_x1 i0=$abc$92985$new_n2323_ i1=TxBDAddress[5] i2=TxBDAddress[6] nq=$abc$92985$new_n2325_
.subckt no2_x1 i0=$abc$92985$new_n2318_ i1=$abc$92985$new_n1773_ nq=$abc$92985$new_n2326_
.subckt oa22_x2 i0=$abc$92985$new_n2320_ i1=$abc$92985$new_n2325_ i2=$abc$92985$new_n2326_ q=$abc$92985$new_n2327_
.subckt no3_x1 i0=$abc$92985$new_n2325_ i1=$abc$92985$new_n2319_ i2=TxBDAddress[7] nq=$abc$92985$new_n2328_
.subckt oa22_x2 i0=TxBDAddress[7] i1=$abc$92985$new_n2327_ i2=$abc$92985$new_n2328_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72705
.subckt no2_x1 i0=$abc$92985$new_n2324_ i1=$abc$92985$new_n2319_ nq=$abc$92985$new_n2330_
.subckt ao22_x2 i0=TxBDAddress[6] i1=$abc$92985$new_n2330_ i2=$abc$92985$new_n2327_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72701
.subckt o2_x2 i0=$abc$92985$new_n2323_ i1=TxBDAddress[5] q=$abc$92985$new_n2332_
.subckt a3_x2 i0=$abc$92985$new_n2332_ i1=$abc$92985$new_n2324_ i2=$abc$92985$new_n2320_ q=$abc$92985$new_n2333_
.subckt oa22_x2 i0=TxBDAddress[5] i1=$abc$92985$new_n2326_ i2=$abc$92985$new_n2333_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72697
.subckt no2_x1 i0=$abc$92985$new_n2322_ i1=TxBDAddress[4] nq=$abc$92985$new_n2335_
.subckt no3_x1 i0=$abc$92985$new_n2335_ i1=$abc$92985$new_n2323_ i2=$abc$92985$new_n2319_ nq=$abc$92985$new_n2336_
.subckt oa22_x2 i0=TxBDAddress[4] i1=$abc$92985$new_n2326_ i2=$abc$92985$new_n2336_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72693
.subckt no2_x1 i0=$abc$92985$new_n2321_ i1=TxBDAddress[3] nq=$abc$92985$new_n2338_
.subckt no3_x1 i0=$abc$92985$new_n2338_ i1=$abc$92985$new_n2322_ i2=$abc$92985$new_n2319_ nq=$abc$92985$new_n2339_
.subckt oa22_x2 i0=TxBDAddress[3] i1=$abc$92985$new_n2326_ i2=$abc$92985$new_n2339_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72689
.subckt no2_x1 i0=TxBDAddress[1] i1=TxBDAddress[2] nq=$abc$92985$new_n2341_
.subckt no3_x1 i0=$abc$92985$new_n2341_ i1=$abc$92985$new_n2321_ i2=$abc$92985$new_n2319_ nq=$abc$92985$new_n2342_
.subckt oa22_x2 i0=TxBDAddress[2] i1=$abc$92985$new_n2326_ i2=$abc$92985$new_n2342_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72685
.subckt mx2_x2 cmd=TxBDAddress[1] i0=$abc$92985$new_n2320_ i1=$abc$92985$new_n2326_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72681
.subckt no2_x1 i0=r_RxEn_q i1=$abc$92985$new_n1523_ nq=$abc$92985$new_n2345_
.subckt a2_x2 i0=RxEn_q i1=RxEn q=$abc$92985$new_n2346_
.subckt na2_x1 i0=RxEn_q i1=RxEn nq=$abc$92985$new_n2347_
.subckt a2_x2 i0=$abc$92985$new_n2346_ i1=ShiftEnded q=$abc$92985$new_n2348_
.subckt no2_x1 i0=$abc$92985$new_n2348_ i1=$abc$92985$new_n2345_ nq=$abc$92985$new_n2349_
.subckt o2_x2 i0=$abc$92985$new_n2348_ i1=$abc$92985$new_n2345_ q=$abc$92985$new_n2350_
.subckt no2_x1 i0=$abc$92985$new_n2345_ i1=RxStatus[13] nq=$abc$92985$new_n2351_
.subckt o2_x2 i0=$abc$92985$new_n2345_ i1=RxStatus[13] q=$abc$92985$new_n2352_
.subckt a2_x2 i0=RxBDAddress[1] i1=RxBDAddress[2] q=$abc$92985$new_n2353_
.subckt a2_x2 i0=$abc$92985$new_n2353_ i1=RxBDAddress[3] q=$abc$92985$new_n2354_
.subckt a3_x2 i0=$abc$92985$new_n2354_ i1=RxBDAddress[4] i2=RxBDAddress[5] q=$abc$92985$new_n2355_
.subckt a2_x2 i0=$abc$92985$new_n2355_ i1=RxBDAddress[6] q=$abc$92985$new_n2356_
.subckt ao22_x2 i0=$abc$92985$new_n2356_ i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2350_ q=$abc$92985$new_n2357_
.subckt o2_x2 i0=$abc$92985$new_n2351_ i1=r_TxBDNum[6] q=$abc$92985$new_n2358_
.subckt na3_x1 i0=$abc$92985$new_n2356_ i1=$abc$92985$new_n2351_ i2=RxBDAddress[7] nq=$abc$92985$new_n2359_
.subckt oa22_x2 i0=$abc$92985$new_n2359_ i1=$abc$92985$new_n2358_ i2=$abc$92985$new_n2349_ q=$abc$92985$new_n2360_
.subckt ao22_x2 i0=RxBDAddress[7] i1=$abc$92985$new_n2357_ i2=$abc$92985$new_n2360_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72677
.subckt ao22_x2 i0=$abc$92985$new_n2355_ i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2350_ q=$abc$92985$new_n2362_
.subckt na2_x1 i0=$abc$92985$new_n2352_ i1=r_TxBDNum[5] nq=$abc$92985$new_n2363_
.subckt na2_x1 i0=$abc$92985$new_n2363_ i1=$abc$92985$new_n2357_ nq=$abc$92985$new_n2364_
.subckt ao22_x2 i0=RxBDAddress[6] i1=$abc$92985$new_n2362_ i2=$abc$92985$new_n2364_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72673
.subckt no2_x1 i0=$abc$92985$new_n2362_ i1=$abc$92985$new_n1496_ nq=$abc$92985$new_n2366_
.subckt na3_x1 i0=$abc$92985$new_n2354_ i1=$abc$92985$new_n2351_ i2=RxBDAddress[4] nq=$abc$92985$new_n2367_
.subckt no2_x1 i0=$abc$92985$new_n2367_ i1=RxBDAddress[5] nq=$abc$92985$new_n2368_
.subckt oa22_x2 i0=r_TxBDNum[4] i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2368_ q=$abc$92985$new_n2369_
.subckt oa22_x2 i0=$abc$92985$new_n2350_ i1=$abc$92985$new_n2369_ i2=$abc$92985$new_n2366_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72669
.subckt ao22_x2 i0=$abc$92985$new_n2354_ i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2350_ q=$abc$92985$new_n2371_
.subckt o2_x2 i0=$abc$92985$new_n2351_ i1=r_TxBDNum[3] q=$abc$92985$new_n2372_
.subckt oa22_x2 i0=$abc$92985$new_n2372_ i1=$abc$92985$new_n2367_ i2=$abc$92985$new_n2349_ q=$abc$92985$new_n2373_
.subckt ao22_x2 i0=RxBDAddress[4] i1=$abc$92985$new_n2371_ i2=$abc$92985$new_n2373_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72665
.subckt ao22_x2 i0=$abc$92985$new_n2353_ i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2350_ q=$abc$92985$new_n2375_
.subckt na2_x1 i0=$abc$92985$new_n2352_ i1=r_TxBDNum[2] nq=$abc$92985$new_n2376_
.subckt na2_x1 i0=$abc$92985$new_n2376_ i1=$abc$92985$new_n2371_ nq=$abc$92985$new_n2377_
.subckt ao22_x2 i0=RxBDAddress[3] i1=$abc$92985$new_n2375_ i2=$abc$92985$new_n2377_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72661
.subckt ao22_x2 i0=RxBDAddress[1] i1=$abc$92985$new_n2352_ i2=$abc$92985$new_n2350_ q=$abc$92985$new_n2379_
.subckt na2_x1 i0=$abc$92985$new_n2352_ i1=r_TxBDNum[1] nq=$abc$92985$new_n2380_
.subckt na2_x1 i0=$abc$92985$new_n2380_ i1=$abc$92985$new_n2375_ nq=$abc$92985$new_n2381_
.subckt ao22_x2 i0=RxBDAddress[2] i1=$abc$92985$new_n2379_ i2=$abc$92985$new_n2381_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72657
.subckt na2_x1 i0=$abc$92985$new_n2352_ i1=r_TxBDNum[0] nq=$abc$92985$new_n2383_
.subckt na2_x1 i0=$abc$92985$new_n2383_ i1=$abc$92985$new_n2379_ nq=$abc$92985$new_n2384_
.subckt ao22_x2 i0=RxBDAddress[1] i1=$abc$92985$new_n2350_ i2=$abc$92985$new_n2384_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72653
.subckt ao22_x2 i0=$abc$92985$new_n1930_ i1=$abc$92985$new_n1493_ i2=MasterWbTX q=$abc$92985$new_n2386_
.subckt no3_x1 i0=$abc$92985$new_n2386_ i1=$abc$92985$new_n1520_ i2=TxAbortPacketBlocked nq=$0\TxAbortPacket[0:0]
.subckt ao22_x2 i0=TxAbortPacket_NotCleared i1=$0\TxAbortPacket[0:0] i2=$abc$92985$new_n1770_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72649
.subckt na2_x1 i0=TxAbort_wb_q i1=$abc$92985$new_n1520_ nq=$abc$92985$new_n2389_
.subckt ao22_x2 i0=TxAbortPacketBlocked i1=TxAbortPacket i2=$abc$92985$new_n2389_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72631
.subckt no3_x1 i0=$abc$92985$new_n2386_ i1=$abc$92985$new_n1521_ i2=TxRetryPacketBlocked nq=$0\TxRetryPacket[0:0]
.subckt ao22_x2 i0=TxRetryPacket_NotCleared i1=$0\TxRetryPacket[0:0] i2=$abc$92985$new_n1775_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72627
.subckt na2_x1 i0=TxRetry_wb_q i1=$abc$92985$new_n1521_ nq=$abc$92985$new_n2393_
.subckt ao22_x2 i0=TxRetryPacketBlocked i1=TxRetryPacket i2=$abc$92985$new_n2393_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72621
.subckt no3_x1 i0=$abc$92985$new_n2386_ i1=$abc$92985$new_n1519_ i2=TxDonePacketBlocked nq=$0\TxDonePacket[0:0]
.subckt ao22_x2 i0=TxDonePacket_NotCleared i1=$0\TxDonePacket[0:0] i2=$abc$92985$new_n1771_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72617
.subckt na2_x1 i0=TxDone_wb_q i1=$abc$92985$new_n1519_ nq=$abc$92985$new_n2397_
.subckt ao22_x2 i0=TxDonePacketBlocked i1=TxDonePacket i2=$abc$92985$new_n2397_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72611
.subckt a2_x2 i0=TxByteCnt[0] i1=TxByteCnt[1] q=$abc$92985$new_n2399_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=$abc$92985$new_n1750_ nq=$abc$92985$new_n2400_
.subckt no3_x1 i0=TxRetry i1=TxAbort i2=TxEndFrm nq=$abc$92985$new_n2401_
.subckt mx2_x2 cmd=$abc$92985$new_n2400_ i0=TxEndFrm_wb i1=LastWord q=$abc$92985$new_n2402_
.subckt ao22_x2 i0=$abc$92985$new_n1481_ i1=$abc$92985$new_n2401_ i2=$abc$92985$new_n2402_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72607
.subckt a4_x2 i0=$abc$92985$new_n1518_ i1=$abc$92985$new_n1517_ i2=TxEndFrm i3=$abc$92985$new_n1481_ q=$abc$92985$new_n2404_
.subckt nxr2_x1 i0=TxByteCnt[1] i1=TxValidBytesLatched[1] nq=$abc$92985$new_n2405_
.subckt na2_x1 i0=LastWord i1=Flop nq=$abc$92985$new_n2406_
.subckt a2_x2 i0=TxByteCnt[0] i1=TxValidBytesLatched[0] q=$abc$92985$new_n2407_
.subckt no4_x1 i0=$abc$92985$new_n2407_ i1=$abc$92985$new_n2406_ i2=$abc$92985$new_n1751_ i3=TxEndFrm nq=$abc$92985$new_n2408_
.subckt mx2_x2 cmd=$abc$92985$new_n2405_ i0=TxByteCnt[0] i1=TxValidBytesLatched[0] q=$abc$92985$new_n2409_
.subckt oa22_x2 i0=$abc$92985$new_n2409_ i1=$abc$92985$new_n2408_ i2=$abc$92985$new_n2404_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72603
.subckt a2_x2 i0=TxStartFrm_sync2 i1=$abc$92985$new_n1495_ q=$abc$92985$new_n2411_
.subckt na2_x1 i0=TxStartFrm_sync2 i1=$abc$92985$new_n1495_ nq=$abc$92985$new_n2412_
.subckt no2_x1 i0=$abc$92985$new_n1485_ i1=TxPointerLSB[1] nq=$abc$92985$new_n2413_
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[23] nq=$abc$92985$new_n2414_
.subckt no2_x1 i0=TxPointerLSB[0] i1=TxPointerLSB[1] nq=$abc$92985$new_n2415_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[31] nq=$abc$92985$new_n2416_
.subckt no2_x1 i0=TxPointerLSB[0] i1=$abc$92985$new_n1484_ nq=$abc$92985$new_n2417_
.subckt no2_x1 i0=$abc$92985$new_n1485_ i1=$abc$92985$new_n1484_ nq=$abc$92985$new_n2418_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[7] nq=$abc$92985$new_n2419_
.subckt na4_x1 i0=$abc$92985$new_n2419_ i1=$abc$92985$new_n2416_ i2=$abc$92985$new_n2414_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2420_
.subckt oa22_x2 i0=TxData_wb[15] i1=$abc$92985$new_n2417_ i2=$abc$92985$new_n2420_ q=$abc$92985$new_n2421_
.subckt a3_x2 i0=$abc$92985$new_n2418_ i1=TxUsedData i2=TxStartFrm q=$abc$92985$new_n2422_
.subckt na3_x1 i0=$abc$92985$new_n2418_ i1=TxUsedData i2=TxStartFrm nq=$abc$92985$new_n2423_
.subckt no2_x1 i0=$abc$92985$new_n1497_ i1=TxByteCnt[1] nq=$abc$92985$new_n2424_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[23] nq=$abc$92985$new_n2425_
.subckt a2_x2 i0=$abc$92985$new_n1497_ i1=TxByteCnt[1] q=$abc$92985$new_n2426_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[15] nq=$abc$92985$new_n2427_
.subckt no2_x1 i0=TxByteCnt[0] i1=TxByteCnt[1] nq=$abc$92985$new_n2428_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[31] nq=$abc$92985$new_n2429_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[7] nq=$abc$92985$new_n2430_
.subckt no3_x1 i0=$abc$92985$new_n2422_ i1=$abc$92985$new_n2411_ i2=$abc$92985$new_n1750_ nq=$abc$92985$new_n2431_
.subckt na4_x1 i0=$abc$92985$new_n2430_ i1=$abc$92985$new_n2429_ i2=$abc$92985$new_n2427_ i3=$abc$92985$new_n2425_ nq=$abc$92985$new_n2432_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2432_ i1=TxData_wb[31] q=$abc$92985$new_n2433_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2433_ i2=$abc$92985$new_n2421_ q=$abc$92985$new_n2434_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2434_ i1=TxData[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72599
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[22] nq=$abc$92985$new_n2436_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[6] nq=$abc$92985$new_n2437_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[30] nq=$abc$92985$new_n2438_
.subckt na4_x1 i0=$abc$92985$new_n2438_ i1=$abc$92985$new_n2437_ i2=$abc$92985$new_n2436_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2439_
.subckt oa22_x2 i0=TxData_wb[14] i1=$abc$92985$new_n2417_ i2=$abc$92985$new_n2439_ q=$abc$92985$new_n2440_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[22] nq=$abc$92985$new_n2441_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[14] nq=$abc$92985$new_n2442_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[30] nq=$abc$92985$new_n2443_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[6] nq=$abc$92985$new_n2444_
.subckt na4_x1 i0=$abc$92985$new_n2444_ i1=$abc$92985$new_n2443_ i2=$abc$92985$new_n2442_ i3=$abc$92985$new_n2441_ nq=$abc$92985$new_n2445_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2445_ i1=TxData_wb[30] q=$abc$92985$new_n2446_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2446_ i2=$abc$92985$new_n2440_ q=$abc$92985$new_n2447_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2447_ i1=TxData[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72595
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[21] nq=$abc$92985$new_n2449_
.subckt na2_x1 i0=$abc$92985$new_n2417_ i1=TxData_wb[13] nq=$abc$92985$new_n2450_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[5] nq=$abc$92985$new_n2451_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[29] nq=$abc$92985$new_n2452_
.subckt na4_x1 i0=$abc$92985$new_n2452_ i1=$abc$92985$new_n2451_ i2=$abc$92985$new_n2450_ i3=$abc$92985$new_n2449_ nq=$abc$92985$new_n2453_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[21] nq=$abc$92985$new_n2454_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[13] nq=$abc$92985$new_n2455_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[29] nq=$abc$92985$new_n2456_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[5] nq=$abc$92985$new_n2457_
.subckt na4_x1 i0=$abc$92985$new_n2457_ i1=$abc$92985$new_n2456_ i2=$abc$92985$new_n2455_ i3=$abc$92985$new_n2454_ nq=$abc$92985$new_n2458_
.subckt mx3_x2 cmd0=$abc$92985$new_n2412_ cmd1=$abc$92985$new_n2423_ i0=$abc$92985$new_n2453_ i1=$abc$92985$new_n2458_ i2=TxData_wb[29] q=$abc$92985$new_n2459_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2459_ i1=TxData[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72591
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[20] nq=$abc$92985$new_n2461_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[28] nq=$abc$92985$new_n2462_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[4] nq=$abc$92985$new_n2463_
.subckt na4_x1 i0=$abc$92985$new_n2463_ i1=$abc$92985$new_n2462_ i2=$abc$92985$new_n2461_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2464_
.subckt oa22_x2 i0=TxData_wb[12] i1=$abc$92985$new_n2417_ i2=$abc$92985$new_n2464_ q=$abc$92985$new_n2465_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[20] nq=$abc$92985$new_n2466_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[12] nq=$abc$92985$new_n2467_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[28] nq=$abc$92985$new_n2468_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[4] nq=$abc$92985$new_n2469_
.subckt na4_x1 i0=$abc$92985$new_n2469_ i1=$abc$92985$new_n2468_ i2=$abc$92985$new_n2467_ i3=$abc$92985$new_n2466_ nq=$abc$92985$new_n2470_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2470_ i1=TxData_wb[28] q=$abc$92985$new_n2471_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2471_ i2=$abc$92985$new_n2465_ q=$abc$92985$new_n2472_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2472_ i1=TxData[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72587
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[19] nq=$abc$92985$new_n2474_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[3] nq=$abc$92985$new_n2475_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[27] nq=$abc$92985$new_n2476_
.subckt na4_x1 i0=$abc$92985$new_n2476_ i1=$abc$92985$new_n2475_ i2=$abc$92985$new_n2474_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2477_
.subckt oa22_x2 i0=TxData_wb[11] i1=$abc$92985$new_n2417_ i2=$abc$92985$new_n2477_ q=$abc$92985$new_n2478_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[19] nq=$abc$92985$new_n2479_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[11] nq=$abc$92985$new_n2480_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[27] nq=$abc$92985$new_n2481_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[3] nq=$abc$92985$new_n2482_
.subckt na4_x1 i0=$abc$92985$new_n2482_ i1=$abc$92985$new_n2481_ i2=$abc$92985$new_n2480_ i3=$abc$92985$new_n2479_ nq=$abc$92985$new_n2483_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2483_ i1=TxData_wb[27] q=$abc$92985$new_n2484_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2484_ i2=$abc$92985$new_n2478_ q=$abc$92985$new_n2485_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2485_ i1=TxData[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72583
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[18] nq=$abc$92985$new_n2487_
.subckt na2_x1 i0=$abc$92985$new_n2417_ i1=TxData_wb[10] nq=$abc$92985$new_n2488_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[26] nq=$abc$92985$new_n2489_
.subckt na4_x1 i0=$abc$92985$new_n2489_ i1=$abc$92985$new_n2488_ i2=$abc$92985$new_n2487_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2490_
.subckt oa22_x2 i0=TxData_wb[2] i1=$abc$92985$new_n2418_ i2=$abc$92985$new_n2490_ q=$abc$92985$new_n2491_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[18] nq=$abc$92985$new_n2492_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[10] nq=$abc$92985$new_n2493_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[26] nq=$abc$92985$new_n2494_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[2] nq=$abc$92985$new_n2495_
.subckt na4_x1 i0=$abc$92985$new_n2495_ i1=$abc$92985$new_n2494_ i2=$abc$92985$new_n2493_ i3=$abc$92985$new_n2492_ nq=$abc$92985$new_n2496_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2496_ i1=TxData_wb[26] q=$abc$92985$new_n2497_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2497_ i2=$abc$92985$new_n2491_ q=$abc$92985$new_n2498_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2498_ i1=TxData[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72579
.subckt oa22_x2 i0=TxData_wb[17] i1=$abc$92985$new_n2413_ i2=$abc$92985$new_n2412_ q=$abc$92985$new_n2500_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[25] nq=$abc$92985$new_n2501_
.subckt na2_x1 i0=$abc$92985$new_n2417_ i1=TxData_wb[9] nq=$abc$92985$new_n2502_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[1] nq=$abc$92985$new_n2503_
.subckt na3_x1 i0=$abc$92985$new_n2503_ i1=$abc$92985$new_n2502_ i2=$abc$92985$new_n2501_ nq=$abc$92985$new_n2504_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[17] nq=$abc$92985$new_n2505_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[9] nq=$abc$92985$new_n2506_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[25] nq=$abc$92985$new_n2507_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[1] nq=$abc$92985$new_n2508_
.subckt na4_x1 i0=$abc$92985$new_n2508_ i1=$abc$92985$new_n2507_ i2=$abc$92985$new_n2506_ i3=$abc$92985$new_n2505_ nq=$abc$92985$new_n2509_
.subckt oa22_x2 i0=TxData_wb[25] i1=$abc$92985$new_n2422_ i2=$abc$92985$new_n2411_ q=$abc$92985$new_n2510_
.subckt oa22_x2 i0=$abc$92985$new_n2423_ i1=$abc$92985$new_n2509_ i2=$abc$92985$new_n2510_ q=$abc$92985$new_n2511_
.subckt ao22_x2 i0=$abc$92985$new_n2500_ i1=$abc$92985$new_n2504_ i2=$abc$92985$new_n2511_ q=$abc$92985$new_n2512_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2512_ i1=TxData[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72575
.subckt na2_x1 i0=$abc$92985$new_n2413_ i1=TxData_wb[16] nq=$abc$92985$new_n2514_
.subckt na2_x1 i0=$abc$92985$new_n2415_ i1=TxData_wb[24] nq=$abc$92985$new_n2515_
.subckt na2_x1 i0=$abc$92985$new_n2418_ i1=TxData_wb[0] nq=$abc$92985$new_n2516_
.subckt na4_x1 i0=$abc$92985$new_n2516_ i1=$abc$92985$new_n2515_ i2=$abc$92985$new_n2514_ i3=$abc$92985$new_n2411_ nq=$abc$92985$new_n2517_
.subckt oa22_x2 i0=TxData_wb[8] i1=$abc$92985$new_n2417_ i2=$abc$92985$new_n2517_ q=$abc$92985$new_n2518_
.subckt na2_x1 i0=$abc$92985$new_n2424_ i1=TxDataLatched[16] nq=$abc$92985$new_n2519_
.subckt na2_x1 i0=$abc$92985$new_n2426_ i1=TxDataLatched[8] nq=$abc$92985$new_n2520_
.subckt na2_x1 i0=$abc$92985$new_n2428_ i1=TxDataLatched[24] nq=$abc$92985$new_n2521_
.subckt na2_x1 i0=$abc$92985$new_n2399_ i1=TxDataLatched[0] nq=$abc$92985$new_n2522_
.subckt na4_x1 i0=$abc$92985$new_n2522_ i1=$abc$92985$new_n2521_ i2=$abc$92985$new_n2520_ i3=$abc$92985$new_n2519_ nq=$abc$92985$new_n2523_
.subckt mx2_x2 cmd=$abc$92985$new_n2422_ i0=$abc$92985$new_n2523_ i1=TxData_wb[24] q=$abc$92985$new_n2524_
.subckt ao22_x2 i0=$abc$92985$new_n2411_ i1=$abc$92985$new_n2524_ i2=$abc$92985$new_n2518_ q=$abc$92985$new_n2525_
.subckt mx2_x2 cmd=$abc$92985$new_n2431_ i0=$abc$92985$new_n2525_ i1=TxData[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72571
.subckt na3_x1 i0=$abc$92985$new_n2428_ i1=$abc$92985$new_n1750_ i2=TxStartFrm nq=$abc$92985$new_n2527_
.subckt na3_x1 i0=$abc$92985$new_n2527_ i1=$abc$92985$new_n2412_ i2=$abc$92985$new_n2400_ nq=$abc$92985$new_n2528_
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[31] i1=TxData_wb[31] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72567
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[30] i1=TxData_wb[30] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72563
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[29] i1=TxData_wb[29] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72559
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[28] i1=TxData_wb[28] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72555
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[27] i1=TxData_wb[27] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72551
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[26] i1=TxData_wb[26] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72547
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[25] i1=TxData_wb[25] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72543
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[24] i1=TxData_wb[24] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72539
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[23] i1=TxData_wb[23] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72535
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[22] i1=TxData_wb[22] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72531
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[21] i1=TxData_wb[21] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72527
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[20] i1=TxData_wb[20] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72523
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[19] i1=TxData_wb[19] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72519
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[18] i1=TxData_wb[18] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72515
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[17] i1=TxData_wb[17] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72511
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[16] i1=TxData_wb[16] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72507
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[15] i1=TxData_wb[15] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72503
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[14] i1=TxData_wb[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72499
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[13] i1=TxData_wb[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72495
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[12] i1=TxData_wb[12] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72491
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[11] i1=TxData_wb[11] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72487
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[10] i1=TxData_wb[10] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72483
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[9] i1=TxData_wb[9] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72479
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[8] i1=TxData_wb[8] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72475
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[7] i1=TxData_wb[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72471
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[6] i1=TxData_wb[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72467
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[5] i1=TxData_wb[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72463
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[4] i1=TxData_wb[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72459
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[3] i1=TxData_wb[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72455
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[2] i1=TxData_wb[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72451
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[1] i1=TxData_wb[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72447
.subckt mx2_x2 cmd=$abc$92985$new_n2528_ i0=TxDataLatched[0] i1=TxData_wb[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72443
.subckt a3_x2 i0=TxBufferEmpty i1=$abc$92985$new_n1528_ i2=ReadTxDataFromFifo_sync2 q=$abc$92985$new_n2561_
.subckt no2_x1 i0=$abc$92985$new_n2561_ i1=TxUnderRun_wb nq=$abc$92985$new_n2562_
.subckt no2_x1 i0=$abc$92985$new_n2562_ i1=$abc$92985$new_n1766_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72439
.subckt oa22_x2 i0=$abc$92985$new_n1526_ i1=TxUnderRun_sync1 i2=TxUnderRun_wb q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72435
.subckt ao22_x2 i0=TxUnderRun_sync1 i1=TxUnderRun i2=$abc$92985$new_n1526_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72431
.subckt no2_x1 i0=TxUsedData i1=$abc$92985$new_n1495_ nq=$abc$92985$new_n2566_
.subckt no4_x1 i0=$abc$92985$new_n2566_ i1=$abc$92985$new_n1750_ i2=TxAbort_q i3=TxRetry_q nq=$abc$92985$new_n2567_
.subckt o3_x2 i0=$abc$92985$new_n2567_ i1=TxAbort_q i2=TxRetry_q q=$abc$92985$new_n2568_
.subckt no3_x1 i0=$abc$92985$new_n2566_ i1=$abc$92985$new_n2426_ i2=$abc$92985$new_n2424_ nq=$abc$92985$new_n2569_
.subckt ao22_x2 i0=$abc$92985$new_n2415_ i1=$abc$92985$new_n2418_ i2=$abc$92985$new_n2566_ q=$abc$92985$new_n2570_
.subckt no3_x1 i0=$abc$92985$new_n2570_ i1=$abc$92985$new_n2569_ i2=$abc$92985$new_n2568_ nq=$abc$92985$new_n2571_
.subckt oa22_x2 i0=TxByteCnt[1] i1=$abc$92985$new_n2567_ i2=$abc$92985$new_n2571_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72427
.subckt mx2_x2 cmd=$abc$92985$new_n2566_ i0=TxByteCnt[0] i1=TxPointerLSB[0] q=$abc$92985$new_n2573_
.subckt no2_x1 i0=$abc$92985$new_n2573_ i1=$abc$92985$new_n2568_ nq=$abc$92985$new_n2574_
.subckt oa22_x2 i0=TxByteCnt[0] i1=$abc$92985$new_n2567_ i2=$abc$92985$new_n2574_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72423
.subckt na2_x1 i0=$abc$92985$new_n1525_ i1=ReadTxDataFromFifo_syncb2 nq=$abc$92985$new_n2576_
.subckt na2_x1 i0=$abc$92985$new_n2576_ i1=ReadTxDataFromFifo_tck nq=$abc$92985$new_n2577_
.subckt ao22_x2 i0=LastWord i1=$abc$92985$new_n2400_ i2=$abc$92985$new_n2527_ q=$abc$92985$new_n2578_
.subckt na3_x1 i0=$abc$92985$new_n2578_ i1=$abc$92985$new_n2577_ i2=$abc$92985$new_n2412_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72419
.subckt ao22_x2 i0=$abc$92985$new_n1524_ i1=RxAbortSync4 i2=$abc$92985$new_n2349_ q=$abc$92985$new_n2580_
.subckt no2_x1 i0=$abc$92985$new_n2580_ i1=RxReady nq=$abc$92985$new_n2581_
.subckt oa22_x2 i0=RxBDRead i1=$abc$92985$new_n1498_ i2=$abc$92985$new_n2581_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72415
.subckt na2_x1 i0=$abc$92985$new_n2346_ i1=RxBDRead nq=$abc$92985$new_n2583_
.subckt mx2_x2 cmd=$abc$92985$new_n2583_ i0=ram_do[15] i1=RxBDReady q=$abc$92985$new_n2584_
.subckt inv_x1 i=$abc$92985$new_n2584_ nq=$abc$92985$new_n2585_
.subckt no2_x1 i0=$abc$92985$new_n2585_ i1=RxPointerRead nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72387
.subckt mx2_x2 cmd=$abc$92985$new_n2583_ i0=ram_do[14] i1=RxStatus[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72383
.subckt mx2_x2 cmd=$abc$92985$new_n2583_ i0=ram_do[13] i1=RxStatus[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72379
.subckt a2_x2 i0=$abc$92985$new_n2346_ i1=RxPointerRead q=$abc$92985$new_n2589_
.subckt na2_x1 i0=$abc$92985$new_n2346_ i1=RxPointerRead nq=$abc$92985$new_n2590_
.subckt no2_x1 i0=$abc$92985$new_n2589_ i1=RxReady nq=$abc$92985$new_n2591_
.subckt oa22_x2 i0=r_RxEn_q i1=$abc$92985$new_n1523_ i2=ShiftEnded q=$abc$92985$new_n2592_
.subckt oa22_x2 i0=RxAbortSync2 i1=$abc$92985$new_n1524_ i2=$abc$92985$new_n2592_ q=$abc$92985$new_n2593_
.subckt no2_x1 i0=$abc$92985$new_n2593_ i1=$abc$92985$new_n2591_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72375
.subckt a2_x2 i0=RxBDReady i1=RxBDRead q=$abc$92985$new_n2595_
.subckt oa22_x2 i0=RxPointerRead i1=$abc$92985$new_n2347_ i2=$abc$92985$new_n2595_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72371
.subckt a4_x2 i0=RxPointerMSB[2] i1=RxPointerMSB[3] i2=RxPointerMSB[4] i3=RxPointerMSB[5] q=$abc$92985$new_n2597_
.subckt a4_x2 i0=$abc$92985$new_n2597_ i1=RxPointerMSB[6] i2=RxPointerMSB[7] i3=RxPointerMSB[8] q=$abc$92985$new_n2598_
.subckt a4_x2 i0=$abc$92985$new_n2598_ i1=RxPointerMSB[9] i2=RxPointerMSB[10] i3=RxPointerMSB[11] q=$abc$92985$new_n2599_
.subckt a2_x2 i0=$abc$92985$new_n2599_ i1=RxPointerMSB[12] q=$abc$92985$new_n2600_
.subckt na2_x1 i0=$abc$92985$new_n2600_ i1=RxPointerMSB[13] nq=$abc$92985$new_n2601_
.subckt a4_x2 i0=$abc$92985$new_n2599_ i1=RxPointerMSB[12] i2=RxPointerMSB[13] i3=RxPointerMSB[14] q=$abc$92985$new_n2602_
.subckt a2_x2 i0=$abc$92985$new_n2602_ i1=RxPointerMSB[15] q=$abc$92985$new_n2603_
.subckt na2_x1 i0=$abc$92985$new_n2603_ i1=RxPointerMSB[16] nq=$abc$92985$new_n2604_
.subckt a4_x2 i0=$abc$92985$new_n2602_ i1=RxPointerMSB[15] i2=RxPointerMSB[16] i3=RxPointerMSB[17] q=$abc$92985$new_n2605_
.subckt a2_x2 i0=$abc$92985$new_n2605_ i1=RxPointerMSB[18] q=$abc$92985$new_n2606_
.subckt na2_x1 i0=$abc$92985$new_n2606_ i1=RxPointerMSB[19] nq=$abc$92985$new_n2607_
.subckt a4_x2 i0=$abc$92985$new_n2605_ i1=RxPointerMSB[18] i2=RxPointerMSB[19] i3=RxPointerMSB[20] q=$abc$92985$new_n2608_
.subckt na3_x1 i0=$abc$92985$new_n2608_ i1=RxPointerMSB[21] i2=RxPointerMSB[22] nq=$abc$92985$new_n2609_
.subckt a4_x2 i0=$abc$92985$new_n2608_ i1=RxPointerMSB[21] i2=RxPointerMSB[22] i3=RxPointerMSB[23] q=$abc$92985$new_n2610_
.subckt a2_x2 i0=$abc$92985$new_n2610_ i1=RxPointerMSB[24] q=$abc$92985$new_n2611_
.subckt na2_x1 i0=$abc$92985$new_n2611_ i1=RxPointerMSB[25] nq=$abc$92985$new_n2612_
.subckt a4_x2 i0=$abc$92985$new_n2610_ i1=RxPointerMSB[24] i2=RxPointerMSB[25] i3=RxPointerMSB[26] q=$abc$92985$new_n2613_
.subckt a2_x2 i0=$abc$92985$new_n2613_ i1=RxPointerMSB[27] q=$abc$92985$new_n2614_
.subckt na2_x1 i0=$abc$92985$new_n2614_ i1=RxPointerMSB[28] nq=$abc$92985$new_n2615_
.subckt a4_x2 i0=$abc$92985$new_n2613_ i1=RxPointerMSB[27] i2=RxPointerMSB[28] i3=RxPointerMSB[29] q=$abc$92985$new_n2616_
.subckt na2_x1 i0=$abc$92985$new_n2616_ i1=RxPointerMSB[30] nq=$abc$92985$new_n2617_
.subckt na2_x1 i0=m_wb_ack_i i1=MasterWbRX nq=$abc$92985$new_n2618_
.subckt inv_x1 i=$abc$92985$new_n2618_ nq=$abc$55182$and$eth_wishbone.v:2021$2507_Y
.subckt nxr2_x1 i0=$abc$92985$new_n2617_ i1=RxPointerMSB[31] nq=$abc$92985$new_n2620_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[31] i1=$abc$92985$new_n2620_ i2=RxPointerMSB[31] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72367
.subckt xr2_x1 i0=$abc$92985$new_n2616_ i1=RxPointerMSB[30] q=$abc$92985$new_n2622_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[30] i1=$abc$92985$new_n2622_ i2=RxPointerMSB[30] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72363
.subckt nxr2_x1 i0=$abc$92985$new_n2615_ i1=RxPointerMSB[29] nq=$abc$92985$new_n2624_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[29] i1=$abc$92985$new_n2624_ i2=RxPointerMSB[29] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72359
.subckt xr2_x1 i0=$abc$92985$new_n2614_ i1=RxPointerMSB[28] q=$abc$92985$new_n2626_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[28] i1=$abc$92985$new_n2626_ i2=RxPointerMSB[28] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72355
.subckt no2_x1 i0=$abc$92985$new_n2613_ i1=RxPointerMSB[27] nq=$abc$92985$new_n2628_
.subckt no2_x1 i0=$abc$92985$new_n2628_ i1=$abc$92985$new_n2614_ nq=$abc$92985$new_n2629_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[27] i1=$abc$92985$new_n2629_ i2=RxPointerMSB[27] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72351
.subckt nxr2_x1 i0=$abc$92985$new_n2612_ i1=RxPointerMSB[26] nq=$abc$92985$new_n2631_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[26] i1=$abc$92985$new_n2631_ i2=RxPointerMSB[26] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72347
.subckt xr2_x1 i0=$abc$92985$new_n2611_ i1=RxPointerMSB[25] q=$abc$92985$new_n2633_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[25] i1=$abc$92985$new_n2633_ i2=RxPointerMSB[25] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72343
.subckt no2_x1 i0=$abc$92985$new_n2610_ i1=RxPointerMSB[24] nq=$abc$92985$new_n2635_
.subckt no2_x1 i0=$abc$92985$new_n2635_ i1=$abc$92985$new_n2611_ nq=$abc$92985$new_n2636_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[24] i1=$abc$92985$new_n2636_ i2=RxPointerMSB[24] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72339
.subckt nxr2_x1 i0=$abc$92985$new_n2609_ i1=RxPointerMSB[23] nq=$abc$92985$new_n2638_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[23] i1=$abc$92985$new_n2638_ i2=RxPointerMSB[23] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72335
.subckt oa22_x2 i0=$abc$92985$new_n2608_ i1=RxPointerMSB[21] i2=RxPointerMSB[22] q=$abc$92985$new_n2640_
.subckt a2_x2 i0=$abc$92985$new_n2640_ i1=$abc$92985$new_n2609_ q=$abc$92985$new_n2641_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[22] i1=$abc$92985$new_n2641_ i2=RxPointerMSB[22] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72331
.subckt xr2_x1 i0=$abc$92985$new_n2608_ i1=RxPointerMSB[21] q=$abc$92985$new_n2643_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[21] i1=$abc$92985$new_n2643_ i2=RxPointerMSB[21] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72327
.subckt nxr2_x1 i0=$abc$92985$new_n2607_ i1=RxPointerMSB[20] nq=$abc$92985$new_n2645_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[20] i1=$abc$92985$new_n2645_ i2=RxPointerMSB[20] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72323
.subckt xr2_x1 i0=$abc$92985$new_n2606_ i1=RxPointerMSB[19] q=$abc$92985$new_n2647_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[19] i1=$abc$92985$new_n2647_ i2=RxPointerMSB[19] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72319
.subckt no2_x1 i0=$abc$92985$new_n2605_ i1=RxPointerMSB[18] nq=$abc$92985$new_n2649_
.subckt no2_x1 i0=$abc$92985$new_n2649_ i1=$abc$92985$new_n2606_ nq=$abc$92985$new_n2650_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[18] i1=$abc$92985$new_n2650_ i2=RxPointerMSB[18] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72315
.subckt nxr2_x1 i0=$abc$92985$new_n2604_ i1=RxPointerMSB[17] nq=$abc$92985$new_n2652_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[17] i1=$abc$92985$new_n2652_ i2=RxPointerMSB[17] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72311
.subckt xr2_x1 i0=$abc$92985$new_n2603_ i1=RxPointerMSB[16] q=$abc$92985$new_n2654_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[16] i1=$abc$92985$new_n2654_ i2=RxPointerMSB[16] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72307
.subckt no2_x1 i0=$abc$92985$new_n2602_ i1=RxPointerMSB[15] nq=$abc$92985$new_n2656_
.subckt no2_x1 i0=$abc$92985$new_n2656_ i1=$abc$92985$new_n2603_ nq=$abc$92985$new_n2657_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[15] i1=$abc$92985$new_n2657_ i2=RxPointerMSB[15] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72303
.subckt nxr2_x1 i0=$abc$92985$new_n2601_ i1=RxPointerMSB[14] nq=$abc$92985$new_n2659_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[14] i1=$abc$92985$new_n2659_ i2=RxPointerMSB[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72299
.subckt xr2_x1 i0=$abc$92985$new_n2600_ i1=RxPointerMSB[13] q=$abc$92985$new_n2661_
.subckt mx3_x2 cmd0=$abc$92985$new_n2590_ cmd1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i0=ram_do[13] i1=$abc$92985$new_n2661_ i2=RxPointerMSB[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72295
.subckt na3_x1 i0=$abc$55182$and$eth_wishbone.v:2021$2507_Y i1=RxPointerMSB[2] i2=RxPointerMSB[3] nq=$abc$92985$new_n2663_
.subckt na4_x1 i0=$abc$55182$and$eth_wishbone.v:2021$2507_Y i1=RxPointerMSB[2] i2=RxPointerMSB[3] i3=RxPointerMSB[4] nq=$abc$92985$new_n2664_
.subckt a2_x2 i0=$abc$55182$and$eth_wishbone.v:2021$2507_Y i1=$abc$92985$new_n2597_ q=$abc$92985$new_n2665_
.subckt na2_x1 i0=$abc$92985$new_n2665_ i1=RxPointerMSB[6] nq=$abc$92985$new_n2666_
.subckt a3_x2 i0=$abc$92985$new_n2665_ i1=RxPointerMSB[6] i2=RxPointerMSB[7] q=$abc$92985$new_n2667_
.subckt a2_x2 i0=$abc$92985$new_n2667_ i1=RxPointerMSB[8] q=$abc$92985$new_n2668_
.subckt na3_x1 i0=$abc$92985$new_n2668_ i1=RxPointerMSB[9] i2=RxPointerMSB[10] nq=$abc$92985$new_n2669_
.subckt na2_x1 i0=$abc$55182$and$eth_wishbone.v:2021$2507_Y i1=$abc$92985$new_n2599_ nq=$abc$92985$new_n2670_
.subckt nxr2_x1 i0=$abc$92985$new_n2670_ i1=RxPointerMSB[12] nq=$abc$92985$new_n2671_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2671_ i1=ram_do[12] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72291
.subckt nxr2_x1 i0=$abc$92985$new_n2669_ i1=RxPointerMSB[11] nq=$abc$92985$new_n2673_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2673_ i1=ram_do[11] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72287
.subckt oa22_x2 i0=$abc$92985$new_n2668_ i1=RxPointerMSB[9] i2=RxPointerMSB[10] q=$abc$92985$new_n2675_
.subckt a2_x2 i0=$abc$92985$new_n2675_ i1=$abc$92985$new_n2669_ q=$abc$92985$new_n2676_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2676_ i1=ram_do[10] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72283
.subckt xr2_x1 i0=$abc$92985$new_n2668_ i1=RxPointerMSB[9] q=$abc$92985$new_n2678_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2678_ i1=ram_do[9] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72279
.subckt no2_x1 i0=$abc$92985$new_n2667_ i1=RxPointerMSB[8] nq=$abc$92985$new_n2680_
.subckt no3_x1 i0=$abc$92985$new_n2680_ i1=$abc$92985$new_n2668_ i2=$abc$92985$new_n2589_ nq=$abc$92985$new_n2681_
.subckt oa22_x2 i0=ram_do[8] i1=$abc$92985$new_n2589_ i2=$abc$92985$new_n2681_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72275
.subckt nxr2_x1 i0=$abc$92985$new_n2666_ i1=RxPointerMSB[7] nq=$abc$92985$new_n2683_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2683_ i1=ram_do[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72271
.subckt xr2_x1 i0=$abc$92985$new_n2665_ i1=RxPointerMSB[6] q=$abc$92985$new_n2685_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2685_ i1=ram_do[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72267
.subckt nxr2_x1 i0=$abc$92985$new_n2664_ i1=RxPointerMSB[5] nq=$abc$92985$new_n2687_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2687_ i1=ram_do[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72263
.subckt nxr2_x1 i0=$abc$92985$new_n2663_ i1=RxPointerMSB[4] nq=$abc$92985$new_n2689_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2689_ i1=ram_do[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72259
.subckt oa22_x2 i0=RxPointerMSB[2] i1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i2=$abc$92985$new_n2589_ q=$abc$92985$new_n2691_
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=$abc$92985$new_n2663_ i1=ram_do[3] q=$abc$92985$new_n2692_
.subckt ao22_x2 i0=RxPointerMSB[3] i1=$abc$92985$new_n2691_ i2=$abc$92985$new_n2692_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72255
.subckt na2_x1 i0=$abc$92985$new_n2589_ i1=ram_do[2] nq=$abc$92985$new_n2694_
.subckt a2_x2 i0=$abc$92985$new_n2694_ i1=$abc$92985$new_n2691_ q=$abc$92985$new_n2695_
.subckt no3_x1 i0=$abc$55182$and$eth_wishbone.v:2021$2507_Y i1=$abc$92985$new_n2589_ i2=RxPointerMSB[2] nq=$abc$92985$new_n2696_
.subckt no2_x1 i0=$abc$92985$new_n2696_ i1=$abc$92985$new_n2695_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72251
.subckt ao22_x2 i0=ram_do[1] i1=$abc$92985$new_n2590_ i2=$abc$92985$new_n2618_ q=$abc$92985$new_n2698_
.subckt ao22_x2 i0=RxPointerLSB_rst[1] i1=$abc$92985$new_n2589_ i2=$abc$92985$new_n2698_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72247
.subckt mx2_x2 cmd=$abc$92985$new_n2589_ i0=RxPointerLSB_rst[0] i1=ram_do[0] q=$abc$92985$new_n2700_
.subckt a2_x2 i0=$abc$92985$new_n2700_ i1=$abc$92985$new_n2618_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72243
.subckt no2_x1 i0=WbEn_q i1=$abc$92985$auto$ff.cc:678:flip_bits$73240 nq=$abc$92985$new_n2702_
.subckt no4_x1 i0=$abc$92985$new_n1523_ i1=WbEn_q i2=RxReady i3=$abc$92985$auto$ff.cc:678:flip_bits$73240 nq=$abc$92985$new_n2703_
.subckt oa22_x2 i0=RxEn_needed i1=$abc$92985$new_n2590_ i2=$abc$92985$new_n2703_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72239
.subckt na2_x1 i0=RxValid i1=RxEnableWindow nq=$abc$92985$new_n2705_
.subckt a2_x2 i0=RxValid i1=RxReady q=$abc$92985$new_n2706_
.subckt a2_x2 i0=RxByteCnt[0] i1=RxByteCnt[1] q=$abc$92985$new_n2707_
.subckt na3_x1 i0=$abc$92985$new_n2706_ i1=RxEndFrm i2=RxEnableWindow nq=$abc$92985$new_n2708_
.subckt ao22_x2 i0=$abc$92985$new_n2708_ i1=$abc$92985$new_n2707_ i2=$abc$92985$new_n1501_ q=$abc$92985$new_n2709_
.subckt a2_x2 i0=$abc$92985$new_n2707_ i1=ShiftWillEnd q=$abc$92985$new_n2710_
.subckt no3_x1 i0=$abc$92985$new_n2710_ i1=$abc$92985$new_n2709_ i2=RxAbort nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72235
.subckt a4_x2 i0=$abc$92985$new_n2707_ i1=RxEndFrm i2=RxValid i3=RxEnableWindow q=$abc$92985$new_n2712_
.subckt no2_x1 i0=$abc$92985$new_n2712_ i1=LastByteIn nq=$abc$92985$new_n2713_
.subckt no3_x1 i0=$abc$92985$new_n2712_ i1=ShiftWillEnd i2=LastByteIn nq=$abc$92985$new_n2714_
.subckt no3_x1 i0=$abc$92985$new_n2714_ i1=RxAbort i2=ShiftEnded_rck nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72231
.subckt na2_x1 i0=RxValid i1=RxStartFrm nq=$abc$92985$new_n2716_
.subckt na2_x1 i0=$abc$92985$new_n2706_ i1=RxStartFrm nq=$abc$92985$new_n2717_
.subckt ao22_x2 i0=RxEnableWindow i1=RxStartFrm i2=$abc$92985$new_n2706_ q=$abc$92985$new_n2718_
.subckt no4_x1 i0=$abc$92985$new_n2718_ i1=RxAbort i2=ShiftEnded_rck i3=LastByteIn nq=$abc$92985$new_n2719_
.subckt o3_x2 i0=$abc$92985$new_n2719_ i1=RxAbort i2=ShiftEnded_rck q=$abc$92985$new_n2720_
.subckt no2_x1 i0=RxByteCnt[0] i1=RxByteCnt[1] nq=$abc$92985$new_n2721_
.subckt na2_x1 i0=$abc$92985$new_n1502_ i1=RxByteCnt[1] nq=$abc$92985$new_n2722_
.subckt o2_x2 i0=$abc$92985$new_n2721_ i1=$abc$92985$new_n2707_ q=$abc$92985$new_n2723_
.subckt na2_x1 i0=$abc$92985$new_n2070_ i1=$abc$92985$new_n2065_ nq=$abc$92985$new_n2724_
.subckt a2_x2 i0=$abc$92985$new_n2065_ i1=RxStartFrm q=$abc$92985$new_n2725_
.subckt no2_x1 i0=$abc$92985$new_n2724_ i1=$abc$92985$new_n2716_ nq=$abc$92985$new_n2726_
.subckt mx2_x2 cmd=$abc$92985$new_n2717_ i0=$abc$92985$new_n2724_ i1=$abc$92985$new_n2723_ q=$abc$92985$new_n2727_
.subckt no2_x1 i0=$abc$92985$new_n2727_ i1=$abc$92985$new_n2720_ nq=$abc$92985$new_n2728_
.subckt oa22_x2 i0=RxByteCnt[1] i1=$abc$92985$new_n2719_ i2=$abc$92985$new_n2728_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72227
.subckt mx2_x2 cmd=$abc$92985$new_n2717_ i0=RxPointerLSB_rst[0] i1=RxByteCnt[0] q=$abc$92985$new_n2730_
.subckt no2_x1 i0=$abc$92985$new_n2730_ i1=$abc$92985$new_n2720_ nq=$abc$92985$new_n2731_
.subckt oa22_x2 i0=RxByteCnt[0] i1=$abc$92985$new_n2719_ i2=$abc$92985$new_n2731_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72223
.subckt ao22_x2 i0=LastByteIn i1=$abc$92985$new_n2705_ i2=$abc$92985$new_n2716_ q=$abc$92985$new_n2733_
.subckt no2_x1 i0=$abc$92985$auto$ff.cc:678:flip_bits$72210 i1=$abc$92985$new_n1503_ nq=$abc$92985$new_n2734_
.subckt nxr2_x1 i0=$abc$92985$auto$ff.cc:678:flip_bits$72210 i1=RxValidBytes[1] nq=$abc$92985$new_n2735_
.subckt oa22_x2 i0=$abc$92985$new_n2716_ i1=$abc$92985$new_n2735_ i2=$abc$92985$new_n2726_ q=$abc$92985$new_n2736_
.subckt mx2_x2 cmd=$abc$92985$new_n2733_ i0=$abc$92985$new_n2736_ i1=RxValidBytes[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72219
.subckt na2_x1 i0=$abc$92985$new_n2716_ i1=$abc$92985$auto$ff.cc:678:flip_bits$72210 nq=$abc$92985$new_n2738_
.subckt ao22_x2 i0=RxPointerLSB_rst[0] i1=$abc$92985$new_n2716_ i2=$abc$92985$new_n2738_ q=$abc$92985$new_n2739_
.subckt mx2_x2 cmd=$abc$92985$new_n2733_ i0=$abc$92985$new_n2739_ i1=$abc$92985$auto$ff.cc:678:flip_bits$72210 q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72215
.subckt na2_x1 i0=$abc$92985$new_n1506_ i1=RxEnableWindow nq=$abc$92985$new_n2741_
.subckt o3_x2 i0=$abc$92985$new_n2741_ i1=$abc$92985$new_n1502_ i2=RxByteCnt[1] q=$abc$92985$new_n2742_
.subckt na3_x1 i0=RxStartFrm i1=RxPointerLSB_rst[0] i2=$abc$92985$new_n1499_ nq=$abc$92985$new_n2743_
.subckt na2_x1 i0=$abc$92985$new_n2743_ i1=$abc$92985$new_n2742_ nq=$abc$92985$new_n2744_
.subckt a3_x2 i0=$abc$92985$new_n2744_ i1=$abc$92985$new_n2706_ i2=$abc$92985$new_n1501_ q=$abc$92985$new_n2745_
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[23] i1=RxData[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72207
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[22] i1=RxData[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72203
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[21] i1=RxData[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72199
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[20] i1=RxData[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72195
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[19] i1=RxData[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72191
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[18] i1=RxData[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72187
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[17] i1=RxData[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72183
.subckt mx2_x2 cmd=$abc$92985$new_n2745_ i0=RxDataLatched1[16] i1=RxData[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72179
.subckt na4_x1 i0=$abc$92985$new_n2707_ i1=$abc$92985$new_n2706_ i2=$abc$92985$new_n1506_ i3=RxEnableWindow nq=$abc$92985$new_n2754_
.subckt o2_x2 i0=$abc$92985$new_n2717_ i1=$abc$92985$new_n2070_ q=$abc$92985$new_n2755_
.subckt na2_x1 i0=$abc$92985$new_n2710_ i1=LastByteIn nq=$abc$92985$new_n2756_
.subckt a3_x2 i0=$abc$92985$new_n2756_ i1=$abc$92985$new_n2755_ i2=$abc$92985$new_n2754_ q=$abc$92985$new_n2757_
.subckt na3_x1 i0=$abc$92985$new_n2756_ i1=$abc$92985$new_n2755_ i2=$abc$92985$new_n2754_ nq=$abc$92985$new_n2758_
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[31] i1=RxDataLatched2[31] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72175
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[30] i1=RxDataLatched2[30] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72171
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[29] i1=RxDataLatched2[29] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72167
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[28] i1=RxDataLatched2[28] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72163
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[27] i1=RxDataLatched2[27] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72159
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[26] i1=RxDataLatched2[26] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72155
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[25] i1=RxDataLatched2[25] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72151
.subckt mx2_x2 cmd=$abc$92985$new_n2757_ i0=RxDataLatched1[24] i1=RxDataLatched2[24] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72147
.subckt no2_x1 i0=$abc$92985$new_n2757_ i1=ShiftWillEnd nq=$abc$92985$new_n2767_
.subckt o3_x2 i0=$abc$92985$new_n2767_ i1=$abc$92985$auto$ff.cc:678:flip_bits$72210 i2=RxValidBytes[1] q=$abc$92985$new_n2768_
.subckt oa22_x2 i0=RxDataLatched1[23] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2769_
.subckt ao22_x2 i0=RxDataLatched2[23] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2769_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72143
.subckt oa22_x2 i0=RxDataLatched1[22] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2771_
.subckt ao22_x2 i0=RxDataLatched2[22] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2771_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72139
.subckt oa22_x2 i0=RxDataLatched1[21] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2773_
.subckt ao22_x2 i0=RxDataLatched2[21] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2773_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72135
.subckt oa22_x2 i0=RxDataLatched1[20] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2775_
.subckt ao22_x2 i0=RxDataLatched2[20] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2775_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72131
.subckt oa22_x2 i0=RxDataLatched1[19] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2777_
.subckt ao22_x2 i0=RxDataLatched2[19] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2777_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72127
.subckt oa22_x2 i0=RxDataLatched1[18] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2779_
.subckt ao22_x2 i0=RxDataLatched2[18] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2779_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72123
.subckt oa22_x2 i0=RxDataLatched1[17] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2781_
.subckt ao22_x2 i0=RxDataLatched2[17] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2781_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72119
.subckt oa22_x2 i0=RxDataLatched1[16] i1=$abc$92985$new_n2768_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2783_
.subckt ao22_x2 i0=RxDataLatched2[16] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2783_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72115
.subckt oa22_x2 i0=$abc$92985$new_n1503_ i1=$abc$92985$auto$ff.cc:678:flip_bits$72210 i2=$abc$92985$new_n2767_ q=$abc$92985$new_n2785_
.subckt o2_x2 i0=$abc$92985$new_n2785_ i1=$abc$92985$new_n2734_ q=$abc$92985$new_n2786_
.subckt oa22_x2 i0=RxDataLatched1[15] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2787_
.subckt ao22_x2 i0=RxDataLatched2[15] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2787_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72111
.subckt oa22_x2 i0=RxDataLatched1[14] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2789_
.subckt ao22_x2 i0=RxDataLatched2[14] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2789_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72107
.subckt oa22_x2 i0=RxDataLatched1[13] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2791_
.subckt ao22_x2 i0=RxDataLatched2[13] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2791_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72103
.subckt oa22_x2 i0=RxDataLatched1[12] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2793_
.subckt ao22_x2 i0=RxDataLatched2[12] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2793_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72099
.subckt oa22_x2 i0=RxDataLatched1[11] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2795_
.subckt ao22_x2 i0=RxDataLatched2[11] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2795_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72095
.subckt oa22_x2 i0=RxDataLatched1[10] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2797_
.subckt ao22_x2 i0=RxDataLatched2[10] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2797_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72091
.subckt oa22_x2 i0=RxDataLatched1[9] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2799_
.subckt ao22_x2 i0=RxDataLatched2[9] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2799_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72087
.subckt oa22_x2 i0=RxDataLatched1[8] i1=$abc$92985$new_n2786_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2801_
.subckt ao22_x2 i0=RxDataLatched2[8] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2801_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72083
.subckt oa22_x2 i0=RxData[7] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2803_
.subckt ao22_x2 i0=RxDataLatched2[7] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2803_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72079
.subckt oa22_x2 i0=RxData[6] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2805_
.subckt ao22_x2 i0=RxDataLatched2[6] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2805_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72075
.subckt oa22_x2 i0=RxData[5] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2807_
.subckt ao22_x2 i0=RxDataLatched2[5] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2807_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72071
.subckt oa22_x2 i0=RxData[4] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2809_
.subckt ao22_x2 i0=RxDataLatched2[4] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2809_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72067
.subckt oa22_x2 i0=RxData[3] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2811_
.subckt ao22_x2 i0=RxDataLatched2[3] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2811_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72063
.subckt oa22_x2 i0=RxData[2] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2813_
.subckt ao22_x2 i0=RxDataLatched2[2] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2813_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72059
.subckt oa22_x2 i0=RxData[1] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2815_
.subckt ao22_x2 i0=RxDataLatched2[1] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2815_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72055
.subckt oa22_x2 i0=RxData[0] i1=$abc$92985$new_n2785_ i2=$abc$92985$new_n2757_ q=$abc$92985$new_n2817_
.subckt ao22_x2 i0=RxDataLatched2[0] i1=$abc$92985$new_n2758_ i2=$abc$92985$new_n2817_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72051
.subckt na2_x1 i0=$abc$92985$new_n1511_ i1=WriteRxDataToFifo nq=$abc$92985$new_n2819_
.subckt a2_x2 i0=$abc$92985$new_n2819_ i1=$abc$92985$new_n2757_ q=$abc$92985$new_n2820_
.subckt no2_x1 i0=$abc$92985$new_n2820_ i1=RxAbort nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72047
.subckt ao22_x2 i0=LatchedRxStartFrm i1=RxStartFrm i2=$abc$92985$new_n1510_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72043
.subckt na2_x1 i0=ShiftEndedSync_c1 i1=ShiftEndedSync_c2 nq=$abc$92985$new_n2823_
.subckt na2_x1 i0=$abc$92985$new_n2823_ i1=ShiftEnded_rck nq=$abc$92985$new_n2824_
.subckt ao22_x2 i0=$abc$92985$new_n2713_ i1=$abc$92985$new_n2757_ i2=$abc$92985$new_n2824_ q=$abc$92985$new_n2825_
.subckt no2_x1 i0=$abc$92985$new_n2825_ i1=RxAbort nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72033
.subckt no2_x1 i0=ShiftEnded i1=$abc$92985$new_n1504_ nq=$abc$92985$new_n2827_
.subckt oa22_x2 i0=ShiftEndedSync1 i1=$abc$92985$new_n1512_ i2=$abc$92985$new_n2827_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72023
.subckt a3_x2 i0=$abc$92985$new_n2827_ i1=$abc$55182$and$eth_wishbone.v:2021$2507_Y i2=RxBufferAlmostEmpty q=$abc$92985$new_n2829_
.subckt oa22_x2 i0=ShiftEnded i1=$abc$92985$new_n2347_ i2=$abc$92985$new_n2829_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$72015
.subckt o3_x2 i0=RxEndFrm i1=RxAbort i2=$abc$92985$new_n1505_ q=$abc$92985$new_n2831_
.subckt na2_x1 i0=$abc$92985$new_n2831_ i1=$abc$92985$new_n1506_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72011
.subckt no2_x1 i0=RxAbort i1=RxAbortLatched nq=$abc$92985$new_n2833_
.subckt no2_x1 i0=$abc$92985$new_n2833_ i1=RxAbortSyncb2 nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$72003
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[15] i1=RxLength[15] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71987
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[14] i1=RxLength[14] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71983
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[13] i1=RxLength[13] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71979
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[12] i1=RxLength[12] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71975
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[11] i1=RxLength[11] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71971
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[10] i1=RxLength[10] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71967
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[9] i1=RxLength[9] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71963
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[8] i1=RxLength[8] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71959
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[7] i1=RxLength[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71955
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[6] i1=RxLength[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71951
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[5] i1=RxLength[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71947
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[4] i1=RxLength[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71943
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[3] i1=RxLength[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71939
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[2] i1=RxLength[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71935
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[1] i1=RxLength[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71931
.subckt mx2_x2 cmd=LoadRxStatus i0=LatchedRxLength[0] i1=RxLength[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71927
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[8] i1=ReceivedPauseFrm q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71923
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[7] i1=AddressMiss q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71919
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[6] i1=RxOverrun q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71915
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[5] i1=InvalidSymbol q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71911
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[4] i1=DribbleNibble q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71907
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[3] i1=ReceivedPacketTooBig q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71903
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[2] i1=ShortFrame q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71899
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[1] i1=LatchedCrcError q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71895
.subckt mx2_x2 cmd=LoadRxStatus i0=RxStatusInLatched[0] i1=RxLateCollision q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71891
.subckt no3_x1 i0=$abc$92985$new_n1513_ i1=WriteRxDataToFifoSync3 i2=$abc$92985$new_n1511_ nq=$abc$92985$new_n2860_
.subckt no2_x1 i0=$abc$92985$new_n2860_ i1=RxOverrun nq=$abc$92985$new_n2861_
.subckt no2_x1 i0=$abc$92985$new_n2861_ i1=$abc$92985$new_n2348_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71887
.subckt no2_x1 i0=$abc$92985$new_n2348_ i1=RxStatusWriteLatched nq=$abc$92985$new_n2863_
.subckt no2_x1 i0=$abc$92985$new_n2863_ i1=RxStatusWriteLatched_syncb2 nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71883
.subckt no2_x1 i0=$abc$92985$new_n2716_ i1=RxReady nq=$abc$92985$new_n2865_
.subckt oa22_x2 i0=Busy_IRQ_rck i1=$abc$92985$new_n1514_ i2=$abc$92985$new_n2865_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71879
.subckt a3_x2 i0=$abc$92985$new_n2702_ i1=r_TxEn i2=$abc$92985$new_n1482_ q=$abc$92985$new_n2867_
.subckt oa22_x2 i0=TxEn_needed i1=$abc$92985$new_n1842_ i2=$abc$92985$new_n2867_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71859
.subckt no2_x1 i0=TxPointerLSB_rst[0] i1=$abc$92985$new_n1486_ nq=$abc$92985$new_n2869_
.subckt na2_x1 i0=$abc$92985$new_n1487_ i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2870_
.subckt o2_x2 i0=$abc$92985$new_n1939_ i1=TxLength[8] q=$abc$92985$new_n2871_
.subckt no3_x1 i0=$abc$92985$new_n2871_ i1=TxLength[1] i2=TxLength[9] nq=$abc$92985$new_n2872_
.subckt a2_x2 i0=$abc$92985$new_n2872_ i1=$abc$92985$new_n1932_ q=$abc$92985$new_n2873_
.subckt na3_x1 i0=$abc$92985$new_n2873_ i1=$abc$92985$new_n1950_ i2=$abc$92985$new_n1507_ nq=$abc$92985$new_n2874_
.subckt na2_x1 i0=$abc$92985$new_n1950_ i1=$abc$92985$new_n1948_ nq=$abc$92985$new_n2875_
.subckt o2_x2 i0=$abc$92985$new_n2875_ i1=$abc$92985$new_n1933_ q=$abc$92985$new_n2876_
.subckt ao22_x2 i0=TxLength[14] i1=$abc$92985$new_n2876_ i2=$abc$92985$new_n2870_ q=$abc$92985$new_n2877_
.subckt oa22_x2 i0=$abc$92985$new_n2869_ i1=$abc$92985$new_n2874_ i2=$abc$92985$new_n2877_ q=$abc$92985$new_n2878_
.subckt na2_x1 i0=$abc$92985$new_n2878_ i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2879_
.subckt no2_x1 i0=TxPointerLSB_rst[0] i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2880_
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n1949_ nq=$abc$92985$new_n2881_
.subckt ao22_x2 i0=TxLength[14] i1=$abc$92985$new_n2875_ i2=$abc$92985$new_n2880_ q=$abc$92985$new_n2882_
.subckt no2_x1 i0=$abc$92985$new_n1487_ i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2883_
.subckt na2_x1 i0=TxPointerLSB_rst[0] i1=$abc$92985$new_n1486_ nq=$abc$92985$new_n2884_
.subckt na2_x1 i0=$abc$92985$new_n2883_ i1=$abc$92985$new_n1947_ nq=$abc$92985$new_n2885_
.subckt a2_x2 i0=TxLength[1] i1=TxLength[0] q=$abc$92985$new_n2886_
.subckt na2_x1 i0=TxLength[1] i1=TxLength[0] nq=$abc$92985$new_n2887_
.subckt o2_x2 i0=$abc$92985$new_n2886_ i1=TxLength[2] q=$abc$92985$new_n2888_
.subckt o2_x2 i0=$abc$92985$new_n2886_ i1=$abc$92985$new_n1934_ q=$abc$92985$new_n2889_
.subckt o2_x2 i0=$abc$92985$new_n2886_ i1=$abc$92985$new_n1935_ q=$abc$92985$new_n2890_
.subckt na2_x1 i0=$abc$92985$new_n2890_ i1=$abc$92985$new_n2883_ nq=$abc$92985$new_n2891_
.subckt oa22_x2 i0=$abc$92985$new_n1938_ i1=$abc$92985$new_n2887_ i2=$abc$92985$new_n2884_ q=$abc$92985$new_n2892_
.subckt na3_x1 i0=$abc$92985$new_n2887_ i1=$abc$92985$new_n1950_ i2=$abc$92985$new_n1948_ nq=$abc$92985$new_n2893_
.subckt ao22_x2 i0=TxLength[14] i1=$abc$92985$new_n2893_ i2=$abc$92985$new_n2883_ q=$abc$92985$new_n2894_
.subckt no2_x1 i0=$abc$92985$new_n2894_ i1=$abc$92985$new_n2882_ nq=$abc$92985$new_n2895_
.subckt na2_x1 i0=$abc$92985$new_n2895_ i1=$abc$92985$new_n2879_ nq=$abc$92985$new_n2896_
.subckt a2_x2 i0=$abc$92985$new_n1958_ i1=$abc$92985$new_n1938_ q=$abc$92985$new_n2897_
.subckt no2_x1 i0=$abc$92985$new_n2897_ i1=$abc$92985$new_n1761_ nq=$abc$92985$new_n2898_
.subckt inv_x1 i=$abc$92985$new_n2898_ nq=$abc$92985$new_n2899_
.subckt a2_x2 i0=$abc$92985$new_n2898_ i1=$abc$55182$and$eth_wishbone.v:1071$2217_Y q=$abc$92985$new_n2900_
.subckt nxr2_x1 i0=$abc$92985$new_n2896_ i1=TxLength[15] nq=$abc$92985$new_n2901_
.subckt no2_x1 i0=$abc$55182$and$eth_wishbone.v:1071$2217_Y i1=$abc$92985$new_n1761_ nq=$abc$92985$new_n2902_
.subckt oa22_x2 i0=TxLength[15] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1787_ q=$abc$92985$new_n2903_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2901_ i2=$abc$92985$new_n2903_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71855
.subckt na4_x1 i0=$abc$92985$new_n2873_ i1=$abc$92985$new_n2869_ i2=$abc$92985$new_n1950_ i3=TxLength[14] nq=$abc$92985$new_n2905_
.subckt na2_x1 i0=$abc$92985$new_n2893_ i1=TxLength[14] nq=$abc$92985$new_n2906_
.subckt na2_x1 i0=$abc$92985$new_n2906_ i1=$abc$92985$new_n2894_ nq=$abc$92985$new_n2907_
.subckt na2_x1 i0=$abc$92985$new_n2875_ i1=TxLength[14] nq=$abc$92985$new_n2908_
.subckt na2_x1 i0=$abc$92985$new_n2908_ i1=$abc$92985$new_n2882_ nq=$abc$92985$new_n2909_
.subckt o4_x2 i0=$abc$92985$new_n2876_ i1=$abc$92985$new_n1507_ i2=$abc$92985$new_n1487_ i3=$abc$92985$new_n1486_ q=$abc$92985$new_n2910_
.subckt a4_x2 i0=$abc$92985$new_n2910_ i1=$abc$92985$new_n2909_ i2=$abc$92985$new_n2907_ i3=$abc$92985$new_n2900_ q=$abc$92985$new_n2911_
.subckt ao22_x2 i0=TxLength[14] i1=$abc$92985$new_n2879_ i2=$abc$92985$new_n2911_ q=$abc$92985$new_n2912_
.subckt oa22_x2 i0=TxLength[14] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1789_ q=$abc$92985$new_n2913_
.subckt oa22_x2 i0=$abc$92985$new_n2905_ i1=$abc$92985$new_n2912_ i2=$abc$92985$new_n2913_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71851
.subckt no3_x1 i0=$abc$92985$new_n1949_ i1=$abc$92985$new_n1933_ i2=$abc$92985$new_n1487_ nq=$abc$92985$new_n2915_
.subckt oa22_x2 i0=$abc$92985$new_n2873_ i1=$abc$92985$new_n1487_ i2=$abc$92985$new_n1486_ q=$abc$92985$new_n2916_
.subckt o2_x2 i0=$abc$92985$new_n2916_ i1=$abc$92985$new_n2915_ q=$abc$92985$new_n2917_
.subckt na4_x1 i0=$abc$92985$new_n2917_ i1=$abc$92985$new_n2892_ i2=$abc$92985$new_n2885_ i3=$abc$92985$new_n2881_ nq=$abc$92985$new_n2918_
.subckt o2_x2 i0=$abc$92985$new_n2918_ i1=TxLength[12] q=$abc$92985$new_n2919_
.subckt nxr2_x1 i0=$abc$92985$new_n2919_ i1=TxLength[13] nq=$abc$92985$new_n2920_
.subckt oa22_x2 i0=TxLength[13] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1791_ q=$abc$92985$new_n2921_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2920_ i2=$abc$92985$new_n2921_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71847
.subckt na2_x1 i0=$abc$92985$new_n2918_ i1=TxLength[12] nq=$abc$92985$new_n2923_
.subckt na2_x1 i0=$abc$92985$new_n2923_ i1=$abc$92985$new_n2919_ nq=$abc$92985$new_n2924_
.subckt oa22_x2 i0=TxLength[12] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1793_ q=$abc$92985$new_n2925_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2924_ i2=$abc$92985$new_n2925_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71843
.subckt no2_x1 i0=$abc$92985$new_n2872_ i1=TxPointerLSB_rst[0] nq=$abc$92985$new_n2927_
.subckt no3_x1 i0=$abc$92985$new_n2883_ i1=$abc$92985$new_n2869_ i2=$abc$92985$new_n1946_ nq=$abc$92985$new_n2928_
.subckt o2_x2 i0=$abc$92985$new_n1940_ i1=TxPointerLSB_rst[1] q=$abc$92985$new_n2929_
.subckt na2_x1 i0=$abc$92985$new_n2929_ i1=$abc$92985$new_n2892_ nq=$abc$92985$new_n2930_
.subckt a3_x2 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n1940_ i2=$abc$92985$new_n1938_ q=$abc$92985$new_n2931_
.subckt no4_x1 i0=$abc$92985$new_n2930_ i1=$abc$92985$new_n2928_ i2=$abc$92985$new_n2927_ i3=$abc$92985$new_n2880_ nq=$abc$92985$new_n2932_
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n1939_ nq=$abc$92985$new_n2933_
.subckt o2_x2 i0=$abc$92985$new_n2932_ i1=$abc$92985$new_n2931_ q=$abc$92985$new_n2934_
.subckt a2_x2 i0=$abc$92985$new_n2934_ i1=$abc$92985$new_n1508_ q=$abc$92985$new_n2935_
.subckt xr2_x1 i0=$abc$92985$new_n2935_ i1=TxLength[11] q=$abc$92985$new_n2936_
.subckt oa22_x2 i0=TxLength[11] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1795_ q=$abc$92985$new_n2937_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2936_ i2=$abc$92985$new_n2937_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71839
.subckt nxr2_x1 i0=$abc$92985$new_n2934_ i1=$abc$92985$new_n1508_ nq=$abc$92985$new_n2939_
.subckt oa22_x2 i0=TxLength[10] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1797_ q=$abc$92985$new_n2940_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2939_ i2=$abc$92985$new_n2940_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71835
.subckt o3_x2 i0=$abc$92985$new_n2871_ i1=TxLength[1] i2=TxPointerLSB_rst[0] q=$abc$92985$new_n2942_
.subckt no4_x1 i0=$abc$92985$new_n2869_ i1=TxLength[6] i2=TxLength[7] i3=TxLength[8] nq=$abc$92985$new_n2943_
.subckt na2_x1 i0=$abc$92985$new_n2943_ i1=$abc$92985$new_n1945_ nq=$abc$92985$new_n2944_
.subckt na3_x1 i0=$abc$92985$new_n2944_ i1=$abc$92985$new_n2942_ i2=TxPointerLSB_rst[1] nq=$abc$92985$new_n2945_
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n2871_ nq=$abc$92985$new_n2946_
.subckt na2_x1 i0=$abc$92985$new_n2883_ i1=TxLength[8] nq=$abc$92985$new_n2947_
.subckt na4_x1 i0=$abc$92985$new_n2947_ i1=$abc$92985$new_n2946_ i2=$abc$92985$new_n2945_ i3=$abc$92985$new_n2892_ nq=$abc$92985$new_n2948_
.subckt nxr2_x1 i0=$abc$92985$new_n2948_ i1=TxLength[9] nq=$abc$92985$new_n2949_
.subckt oa22_x2 i0=TxLength[9] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1799_ q=$abc$92985$new_n2950_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2949_ i2=$abc$92985$new_n2950_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71831
.subckt o2_x2 i0=$abc$92985$new_n1935_ i1=TxLength[1] q=$abc$92985$new_n2952_
.subckt ao22_x2 i0=TxLength[1] i1=$abc$92985$new_n1941_ i2=$abc$92985$new_n2869_ q=$abc$92985$new_n2953_
.subckt ao22_x2 i0=$abc$92985$new_n1933_ i1=$abc$92985$new_n1941_ i2=$abc$92985$new_n2870_ q=$abc$92985$new_n2954_
.subckt o2_x2 i0=$abc$92985$new_n2954_ i1=$abc$92985$new_n2953_ q=$abc$92985$new_n2955_
.subckt na2_x1 i0=$abc$92985$new_n2955_ i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2956_
.subckt na2_x1 i0=TxLength[7] i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2957_
.subckt na4_x1 i0=$abc$92985$new_n2957_ i1=$abc$92985$new_n2956_ i2=$abc$92985$new_n2933_ i3=$abc$92985$new_n2892_ nq=$abc$92985$new_n2958_
.subckt nxr2_x1 i0=$abc$92985$new_n2958_ i1=TxLength[8] nq=$abc$92985$new_n2959_
.subckt oa22_x2 i0=TxLength[8] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1801_ q=$abc$92985$new_n2960_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2959_ i2=$abc$92985$new_n2960_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71827
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n1941_ nq=$abc$92985$new_n2962_
.subckt no2_x1 i0=$abc$92985$new_n2886_ i1=$abc$92985$new_n1941_ nq=$abc$92985$new_n2963_
.subckt ao22_x2 i0=$abc$92985$new_n2884_ i1=$abc$92985$new_n2963_ i2=$abc$92985$new_n2962_ q=$abc$92985$new_n2964_
.subckt na3_x1 i0=$abc$92985$new_n2964_ i1=$abc$92985$new_n2956_ i2=TxLength[7] nq=$abc$92985$new_n2965_
.subckt oa22_x2 i0=$abc$92985$new_n2964_ i1=$abc$92985$new_n2956_ i2=TxLength[7] q=$abc$92985$new_n2966_
.subckt na3_x1 i0=$abc$92985$new_n2966_ i1=$abc$92985$new_n2965_ i2=$abc$92985$new_n2900_ nq=$abc$92985$new_n2967_
.subckt na2_x1 i0=$abc$92985$new_n2902_ i1=TxLength[7] nq=$abc$92985$new_n2968_
.subckt na3_x1 i0=$abc$92985$new_n2968_ i1=$abc$92985$new_n2967_ i2=$abc$92985$new_n1804_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71823
.subckt no4_x1 i0=$abc$92985$new_n2870_ i1=$abc$92985$new_n1936_ i2=TxLength[1] i3=$abc$92985$new_n1509_ nq=$abc$92985$new_n2970_
.subckt oa22_x2 i0=$abc$92985$new_n1945_ i1=$abc$92985$new_n2954_ i2=$abc$92985$new_n2970_ q=$abc$92985$new_n2971_
.subckt oa22_x2 i0=$abc$92985$new_n1509_ i1=$abc$92985$new_n2955_ i2=$abc$92985$new_n2971_ q=$abc$92985$new_n2972_
.subckt na2_x1 i0=$abc$92985$new_n2972_ i1=TxPointerLSB_rst[1] nq=$abc$92985$new_n2973_
.subckt oa22_x2 i0=$abc$92985$new_n2962_ i1=$abc$92985$new_n2886_ i2=$abc$92985$new_n1936_ q=$abc$92985$new_n2974_
.subckt oa22_x2 i0=TxLength[6] i1=$abc$92985$new_n2974_ i2=$abc$92985$new_n2964_ q=$abc$92985$new_n2975_
.subckt na3_x1 i0=$abc$92985$new_n2975_ i1=$abc$92985$new_n2973_ i2=$abc$92985$new_n2900_ nq=$abc$92985$new_n2976_
.subckt na2_x1 i0=$abc$92985$new_n2902_ i1=TxLength[6] nq=$abc$92985$new_n2977_
.subckt na3_x1 i0=$abc$92985$new_n2977_ i1=$abc$92985$new_n2976_ i2=$abc$92985$new_n1807_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71819
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n1935_ nq=$abc$92985$new_n2979_
.subckt o3_x2 i0=$abc$92985$new_n2883_ i1=$abc$92985$new_n2869_ i2=$abc$92985$new_n1944_ q=$abc$92985$new_n2980_
.subckt na2_x1 i0=$abc$92985$new_n2952_ i1=$abc$92985$new_n2869_ nq=$abc$92985$new_n2981_
.subckt a3_x2 i0=$abc$92985$new_n2981_ i1=$abc$92985$new_n2980_ i2=$abc$92985$new_n2891_ q=$abc$92985$new_n2982_
.subckt ao22_x2 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n2982_ i2=$abc$92985$new_n2979_ q=$abc$92985$new_n2983_
.subckt xr2_x1 i0=$abc$92985$new_n2983_ i1=TxLength[5] q=$abc$92985$new_n2984_
.subckt oa22_x2 i0=TxLength[5] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n1809_ q=$abc$92985$new_n2985_
.subckt oa22_x2 i0=$abc$92985$new_n2900_ i1=$abc$92985$new_n2984_ i2=$abc$92985$new_n2985_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71815
.subckt ao22_x2 i0=$abc$92985$new_n1934_ i1=TxLength[1] i2=TxLength[4] q=$abc$92985$new_n2987_
.subckt ao22_x2 i0=$abc$92985$new_n1934_ i1=$abc$92985$new_n1933_ i2=TxLength[4] q=$abc$92985$new_n2988_
.subckt o3_x2 i0=$abc$92985$new_n2988_ i1=$abc$92985$new_n2869_ i2=$abc$92985$new_n1944_ q=$abc$92985$new_n2989_
.subckt ao22_x2 i0=$abc$92985$new_n2981_ i1=$abc$92985$new_n2987_ i2=$abc$92985$new_n2989_ q=$abc$92985$new_n2990_
.subckt o2_x2 i0=$abc$92985$new_n2990_ i1=$abc$92985$new_n1486_ q=$abc$92985$new_n2991_
.subckt oa22_x2 i0=TxLength[4] i1=$abc$92985$new_n2889_ i2=$abc$92985$new_n2891_ q=$abc$92985$new_n2992_
.subckt oa22_x2 i0=TxLength[4] i1=$abc$92985$new_n1934_ i2=$abc$92985$new_n2979_ q=$abc$92985$new_n2993_
.subckt a4_x2 i0=$abc$92985$new_n2993_ i1=$abc$92985$new_n2992_ i2=$abc$92985$new_n2991_ i3=$abc$92985$new_n2900_ q=$abc$92985$new_n2994_
.subckt oa22_x2 i0=ram_do[20] i1=$abc$92985$new_n1761_ i2=$abc$92985$new_n2994_ q=$abc$92985$new_n2995_
.subckt oa22_x2 i0=TxLength[4] i1=$abc$92985$new_n2902_ i2=$abc$92985$new_n2995_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71811
.subckt oa22_x2 i0=TxLength[0] i1=$abc$92985$new_n2870_ i2=$abc$92985$new_n1942_ q=$abc$92985$new_n2997_
.subckt nxr2_x1 i0=$abc$92985$new_n2997_ i1=TxLength[3] nq=$abc$92985$new_n2998_
.subckt no2_x1 i0=$abc$92985$new_n2998_ i1=$abc$92985$new_n1486_ nq=$abc$92985$new_n2999_
.subckt na2_x1 i0=$abc$92985$new_n2888_ i1=TxLength[3] nq=$abc$92985$new_n3000_
.subckt na3_x1 i0=$abc$92985$new_n3000_ i1=$abc$92985$new_n2889_ i2=$abc$92985$new_n2883_ nq=$abc$92985$new_n3001_
.subckt na2_x1 i0=TxLength[2] i1=TxLength[3] nq=$abc$92985$new_n3002_
.subckt na3_x1 i0=$abc$92985$new_n3002_ i1=$abc$92985$new_n2880_ i2=$abc$92985$new_n1934_ nq=$abc$92985$new_n3003_
.subckt no2_x1 i0=$abc$92985$new_n2999_ i1=$abc$92985$new_n2902_ nq=$abc$92985$new_n3004_
.subckt na4_x1 i0=$abc$92985$new_n3004_ i1=$abc$92985$new_n3003_ i2=$abc$92985$new_n3001_ i3=$abc$92985$new_n2898_ nq=$abc$92985$new_n3005_
.subckt na2_x1 i0=$abc$92985$new_n2902_ i1=TxLength[3] nq=$abc$92985$new_n3006_
.subckt na3_x1 i0=$abc$92985$new_n3006_ i1=$abc$92985$new_n3005_ i2=$abc$92985$new_n1813_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71807
.subckt na3_x1 i0=$abc$92985$new_n2870_ i1=$abc$92985$new_n1960_ i2=$abc$92985$new_n1943_ nq=$abc$92985$new_n3008_
.subckt na2_x1 i0=TxLength[1] i1=TxLength[2] nq=$abc$92985$new_n3009_
.subckt na3_x1 i0=$abc$92985$new_n3009_ i1=$abc$92985$new_n2869_ i2=$abc$92985$new_n1942_ nq=$abc$92985$new_n3010_
.subckt oa22_x2 i0=$abc$92985$new_n3010_ i1=$abc$92985$new_n3008_ i2=$abc$92985$new_n1486_ q=$abc$92985$new_n3011_
.subckt na2_x1 i0=$abc$92985$new_n2880_ i1=TxLength[2] nq=$abc$92985$new_n3012_
.subckt na2_x1 i0=$abc$92985$new_n2886_ i1=TxLength[2] nq=$abc$92985$new_n3013_
.subckt na3_x1 i0=$abc$92985$new_n3013_ i1=$abc$92985$new_n2888_ i2=$abc$92985$new_n2883_ nq=$abc$92985$new_n3014_
.subckt na4_x1 i0=$abc$92985$new_n3014_ i1=$abc$92985$new_n3012_ i2=$abc$92985$new_n3011_ i3=$abc$92985$new_n2900_ nq=$abc$92985$new_n3015_
.subckt na2_x1 i0=$abc$92985$new_n2902_ i1=TxLength[2] nq=$abc$92985$new_n3016_
.subckt na3_x1 i0=$abc$92985$new_n3016_ i1=$abc$92985$new_n3015_ i2=$abc$92985$new_n1816_ nq=$abc$92985$auto$rtlil.cc:2515:MuxGate$71803
.subckt no2_x1 i0=$abc$92985$new_n2899_ i1=TxPointerLSB_rst[0] nq=$abc$92985$new_n3018_
.subckt no2_x1 i0=$abc$92985$new_n3018_ i1=$abc$92985$new_n2902_ nq=$abc$92985$new_n3019_
.subckt na2_x1 i0=TxLength[0] i1=TxPointerLSB_rst[0] nq=$abc$92985$new_n3020_
.subckt oa22_x2 i0=ram_do[16] i1=$abc$92985$new_n1761_ i2=$abc$92985$new_n2902_ q=$abc$92985$new_n3021_
.subckt oa22_x2 i0=$abc$92985$new_n2898_ i1=$abc$92985$new_n3020_ i2=$abc$92985$new_n3021_ q=$abc$92985$new_n3022_
.subckt ao22_x2 i0=TxLength[0] i1=$abc$92985$new_n3019_ i2=$abc$92985$new_n3022_ q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71799
.subckt oa22_x2 i0=$abc$92985$new_n2880_ i1=$abc$92985$new_n2898_ i2=$abc$92985$new_n2902_ q=$abc$92985$new_n3024_
.subckt xr2_x1 i0=$abc$92985$new_n3020_ i1=TxLength[1] q=$abc$92985$new_n3025_
.subckt mx2_x2 cmd=$abc$92985$new_n3025_ i0=$abc$92985$new_n2884_ i1=$abc$92985$new_n1486_ q=$abc$92985$new_n3026_
.subckt no2_x1 i0=$abc$92985$new_n3026_ i1=$abc$92985$new_n2899_ nq=$abc$92985$new_n3027_
.subckt oa22_x2 i0=ram_do[17] i1=$abc$92985$new_n1761_ i2=$abc$92985$new_n3027_ q=$abc$92985$new_n3028_
.subckt mx2_x2 cmd=$abc$92985$new_n3024_ i0=$abc$92985$new_n3028_ i1=TxLength[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71795
.subckt na2_x1 i0=$abc$92985$new_n2718_ i1=$abc$92985$new_n1501_ nq=$abc$92985$new_n3030_
.subckt a3_x2 i0=$abc$92985$new_n2722_ i1=$abc$92985$new_n1506_ i2=RxEnableWindow q=$abc$92985$new_n3031_
.subckt ao22_x2 i0=$abc$92985$new_n1499_ i1=RxPointerLSB_rst[0] i2=RxStartFrm q=$abc$92985$new_n3032_
.subckt no3_x1 i0=$abc$92985$new_n3032_ i1=$abc$92985$new_n3031_ i2=$abc$92985$new_n3030_ nq=$abc$92985$new_n3033_
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[15] i1=RxData[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71791
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[14] i1=RxData[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71787
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[13] i1=RxData[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71783
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[12] i1=RxData[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71779
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[11] i1=RxData[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71775
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[10] i1=RxData[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71771
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[9] i1=RxData[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71767
.subckt mx2_x2 cmd=$abc$92985$new_n3033_ i0=RxDataLatched1[8] i1=RxData[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71763
.subckt no2_x1 i0=$abc$92985$new_n2741_ i1=$abc$92985$new_n2721_ nq=$abc$92985$new_n3042_
.subckt no3_x1 i0=$abc$92985$new_n3042_ i1=$abc$92985$new_n3030_ i2=$abc$92985$new_n2725_ nq=$abc$92985$new_n3043_
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[31] i1=RxData[7] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71759
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[30] i1=RxData[6] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71755
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[29] i1=RxData[5] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71751
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[28] i1=RxData[4] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71747
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[27] i1=RxData[3] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71743
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[26] i1=RxData[2] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71739
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[25] i1=RxData[1] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71735
.subckt mx2_x2 cmd=$abc$92985$new_n3043_ i0=RxDataLatched1[24] i1=RxData[0] q=$abc$92985$auto$rtlil.cc:2515:MuxGate$71731
.subckt no4_x1 i0=RetryLimit i1=LateCollLatched i2=CarrierSenseLost i3=TxUnderRun nq=$abc$92985$new_n3052_
.subckt na2_x1 i0=$abc$92985$new_n1773_ i1=TxStatus[14] nq=$abc$92985$new_n3053_
.subckt a3_x2 i0=$abc$92985$new_n3052_ i1=$abc$92985$new_n1773_ i2=TxStatus[14] q=$0\TxB_IRQ[0:0]
.subckt no2_x1 i0=$abc$92985$new_n3053_ i1=$abc$92985$new_n3052_ nq=$0\TxE_IRQ[0:0]
.subckt ao22_x2 i0=r_RxFlow i1=$abc$92985$new_n1530_ i2=ReceivedPauseFrm q=$abc$92985$new_n3056_
.subckt na2_x1 i0=$abc$92985$new_n2348_ i1=RxStatus[14] nq=$abc$92985$new_n3057_
.subckt no2_x1 i0=$abc$92985$new_n3057_ i1=$abc$92985$new_n3056_ nq=$abc$92985$new_n3058_
.subckt no2_x1 i0=RxStatusInLatched[1] i1=RxStatusInLatched[3] nq=$abc$92985$new_n3059_
.subckt no4_x1 i0=RxStatusInLatched[0] i1=RxStatusInLatched[4] i2=RxStatusInLatched[5] i3=RxStatusInLatched[6] nq=$abc$92985$new_n3060_
.subckt na2_x1 i0=$abc$92985$new_n3060_ i1=$abc$92985$new_n3059_ nq=$abc$92985$new_n3061_
.subckt a4_x2 i0=$abc$92985$new_n3060_ i1=$abc$92985$new_n3059_ i2=$abc$92985$new_n3058_ i3=ReceivedPacketGood q=$0\RxB_IRQ[0:0]
.subckt a2_x2 i0=$abc$92985$new_n3061_ i1=$abc$92985$new_n3058_ q=$0\RxE_IRQ[0:0]
.subckt no2_x1 i0=$abc$92985$new_n1515_ i1=$abc$92985$auto$ff.cc:678:flip_bits$73240 nq=$abc$92985$new_n3064_
.subckt o3_x2 i0=BDWrite[0] i1=BDWrite[1] i2=BDWrite[2] q=$abc$92985$new_n3065_
.subckt ao22_x2 i0=BDWrite[3] i1=$abc$92985$new_n3065_ i2=$abc$92985$new_n3064_ q=$abc$92985$new_n3066_
.subckt oa22_x2 i0=BDRead i1=$abc$92985$new_n2702_ i2=$abc$92985$new_n3066_ q=$0\WB_ACK_O[0:0]
.subckt o2_x2 i0=$abc$92985$new_n2348_ i1=$abc$92985$new_n1773_ q=$abc$92985$new_n3068_
.subckt oa22_x2 i0=BDWrite[0] i1=$abc$92985$new_n3064_ i2=$abc$92985$new_n3068_ q=ram_we[0]
.subckt oa22_x2 i0=BDWrite[1] i1=$abc$92985$new_n3064_ i2=$abc$92985$new_n3068_ q=ram_we[1]
.subckt oa22_x2 i0=BDWrite[2] i1=$abc$92985$new_n3064_ i2=$abc$92985$new_n3068_ q=ram_we[2]
.subckt oa22_x2 i0=BDWrite[3] i1=$abc$92985$new_n3064_ i2=$abc$92985$new_n3068_ q=ram_we[3]
.subckt no2_x1 i0=$abc$92985$new_n1841_ i1=$abc$92985$new_n1761_ nq=$abc$92985$new_n3073_
.subckt na2_x1 i0=$abc$92985$new_n3064_ i1=BDRead nq=$abc$92985$new_n3074_
.subckt na4_x1 i0=$abc$92985$new_n3074_ i1=$abc$92985$new_n3073_ i2=$abc$92985$new_n2590_ i3=$abc$92985$new_n2583_ nq=ram_oe
.subckt no2_x1 i0=BlockingTxStatusWrite_sync3 i1=$abc$92985$new_n1526_ nq=RstDeferLatched
.subckt no2_x1 i0=$abc$92985$new_n1955_ i1=TxBufferEmpty nq=$abc$55182$and$eth_wishbone.v:1321$2260_Y
.subckt a2_x2 i0=$abc$92985$new_n2897_ i1=TxBDReady q=$0\LatchValidBytes[0:0]
.subckt no2_x1 i0=SyncRxStartFrm_q2 i1=$abc$92985$new_n1510_ nq=RxFifoReset
.subckt no3_x1 i0=RxBufferFull i1=WriteRxDataToFifoSync3 i2=$abc$92985$new_n1511_ nq=$abc$55182$and$eth_wishbone.v:2295$2598_Y
.subckt no2_x1 i0=Busy_IRQ_sync3 i1=$abc$92985$new_n1532_ nq=Busy_IRQ
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71737
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71741
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71745
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71749
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71753
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71757
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71761
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71765
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71769
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71773
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71777
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71781
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71785
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71789
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71793
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71797
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71801
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71805
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71809
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71813
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71817
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71821
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71825
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71829
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71833
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71837
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71841
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71845
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71849
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71853
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71857
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71861
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71863
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71865
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71867
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71869
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71871
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71873
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71875
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71877
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71881
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71885
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71889
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71893
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71897
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71901
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71905
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71909
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71913
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71917
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71921
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71925
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71929
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71933
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71937
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71941
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71945
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71949
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71953
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71957
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71961
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71965
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71969
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71973
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71977
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71981
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71985
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71989
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71991
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71993
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71995
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71997
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$71999
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72001
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72005
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72007
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72009
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72013
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72017
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72019
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72021
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72025
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72027
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72029
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72031
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72035
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72037
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72039
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72041
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72045
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72049
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72053
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72057
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72061
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72065
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72069
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72073
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72077
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72081
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72085
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72089
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72093
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72097
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72101
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72105
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72109
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72113
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72117
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72121
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72125
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72129
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72133
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72137
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72141
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72145
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72149
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72153
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72157
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72161
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72165
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72169
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72173
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72177
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72181
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72185
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72189
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72193
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72197
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72201
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72205
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72209
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72217
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72221
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72225
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72229
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72233
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72237
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72241
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72245
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72249
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72253
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72257
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72261
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72265
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72269
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72273
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72277
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72281
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72285
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72289
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72293
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72297
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72301
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72305
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72309
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72313
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72317
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72321
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72325
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72329
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72333
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72337
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72341
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72345
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72349
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72353
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72357
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72361
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72365
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72369
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72373
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72377
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72381
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72385
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72389
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72391
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72393
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72395
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72397
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72399
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72401
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72403
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72405
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72407
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72409
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72411
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72413
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72417
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72421
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72425
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72429
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72433
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72437
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72441
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72445
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72449
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72453
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72457
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72461
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72465
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72469
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72473
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72477
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72481
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72485
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72489
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72493
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72497
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72501
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72505
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72509
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72513
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72517
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72521
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72525
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72529
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72533
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72537
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72541
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72545
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72549
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72553
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72557
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72561
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72565
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72569
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72573
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72577
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72581
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72585
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72589
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72593
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72597
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72601
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72605
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72609
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72613
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72615
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72619
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72623
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72625
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72629
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72633
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72635
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72637
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72639
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72641
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72643
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72645
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72647
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72651
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72655
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72659
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72663
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72667
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72671
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72675
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72679
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72683
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72687
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72691
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72695
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72699
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72703
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72707
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72709
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72711
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72715
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72719
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72723
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72725
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72727
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72729
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72731
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72735
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72739
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72743
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72747
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72751
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72755
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72759
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72763
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72767
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72771
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72775
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72779
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72783
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72787
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72791
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72795
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72799
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72803
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72807
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72811
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72815
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72819
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72823
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72827
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72831
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72835
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72839
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72843
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72847
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72851
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72855
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72859
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72863
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72867
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72871
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72875
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72879
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72883
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72887
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72891
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72895
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72903
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72907
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72911
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72915
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72919
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72923
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72927
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72931
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72935
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72939
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72943
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72947
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72951
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72955
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72959
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72963
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72967
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72971
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72975
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72979
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72983
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72987
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72991
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72995
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$72999
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73003
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73007
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73011
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73015
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73019
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73023
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73027
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73031
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73035
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73039
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73043
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73047
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73051
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73055
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73059
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73063
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73067
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73071
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73075
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73079
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73083
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73087
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73091
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73095
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73099
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73103
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73107
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73111
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73115
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73119
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73123
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73127
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73131
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73135
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73139
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73143
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73147
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73151
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73155
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73159
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73163
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73167
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73171
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73175
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73177
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73179
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73181
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73185
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73189
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73193
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73201
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73205
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73207
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73209
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73211
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73213
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73215
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73219
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73223
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73227
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73231
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73235
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73239
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73247
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73251
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73255
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73259
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73263
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73267
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73271
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73275
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73279
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73283
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73287
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73291
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73295
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73299
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73303
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73307
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73311
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73315
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73319
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73323
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73327
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73331
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73335
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73339
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73343
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73347
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73351
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73355
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73359
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73363
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73367
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73371
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73375
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73379
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73383
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73387
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73391
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73395
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73399
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73403
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73407
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73411
.subckt inv_x1 i=Reset nq=$abc$92985$auto$rtlil.cc:2506:NotGate$73415
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71731 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71733 q=RxDataLatched1[24]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71735 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71737 q=RxDataLatched1[25]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71739 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71741 q=RxDataLatched1[26]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71743 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71745 q=RxDataLatched1[27]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71747 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71749 q=RxDataLatched1[28]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71751 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71753 q=RxDataLatched1[29]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71755 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71757 q=RxDataLatched1[30]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71759 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71761 q=RxDataLatched1[31]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71763 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71765 q=RxDataLatched1[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71767 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71769 q=RxDataLatched1[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71771 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71773 q=RxDataLatched1[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71775 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71777 q=RxDataLatched1[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71779 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71781 q=RxDataLatched1[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71783 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71785 q=RxDataLatched1[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71787 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71789 q=RxDataLatched1[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71791 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71793 q=RxDataLatched1[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71795 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71797 q=TxLength[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71799 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71801 q=TxLength[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71803 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71805 q=TxLength[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71807 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71809 q=TxLength[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71811 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71813 q=TxLength[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71815 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71817 q=TxLength[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71819 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71821 q=TxLength[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71823 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71825 q=TxLength[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71827 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71829 q=TxLength[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71831 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71833 q=TxLength[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71835 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71837 q=TxLength[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71839 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71841 q=TxLength[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71843 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71845 q=TxLength[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71847 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71849 q=TxLength[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71851 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71853 q=TxLength[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71855 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71857 q=TxLength[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71859 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71861 q=TxEn_needed
.subckt sff1_x4 ck=MRxClk i=Busy_IRQ_sync2 q=Busy_IRQ_syncb1
.subckt sff1_x4 ck=MRxClk i=Busy_IRQ_syncb1 q=Busy_IRQ_syncb2
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_rck q=Busy_IRQ_sync1
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_sync1 q=Busy_IRQ_sync2
.subckt sff1_x4 ck=WB_CLK_I i=Busy_IRQ_sync2 q=Busy_IRQ_sync3
.subckt sff1r_x4 ck=WB_CLK_I i=$0\RxE_IRQ[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71863 q=RxE_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\RxB_IRQ[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71865 q=RxB_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxE_IRQ[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71867 q=TxE_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxB_IRQ[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71869 q=TxB_IRQ
.subckt sff1r_x4 ck=WB_CLK_I i=RxStatusWriteLatched_sync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71871 q=RxStatusWriteLatched_syncb1
.subckt sff1r_x4 ck=WB_CLK_I i=RxStatusWriteLatched_syncb1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71873 q=RxStatusWriteLatched_syncb2
.subckt sff1r_x4 ck=MRxClk i=RxStatusWriteLatched_sync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71875 q=RxStatusWriteLatched_sync2
.subckt sff1r_x4 ck=MRxClk i=RxStatusWriteLatched nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71877 q=RxStatusWriteLatched_sync1
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71879 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71881 q=Busy_IRQ_rck
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71883 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71885 q=RxStatusWriteLatched
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71887 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71889 q=RxOverrun
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71891 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71893 q=RxStatusInLatched[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71895 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71897 q=RxStatusInLatched[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71899 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71901 q=RxStatusInLatched[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71903 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71905 q=RxStatusInLatched[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71907 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71909 q=RxStatusInLatched[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71911 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71913 q=RxStatusInLatched[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71915 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71917 q=RxStatusInLatched[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71919 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71921 q=RxStatusInLatched[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71923 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71925 q=RxStatusInLatched[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71927 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71929 q=LatchedRxLength[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71931 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71933 q=LatchedRxLength[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71935 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71937 q=LatchedRxLength[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71939 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71941 q=LatchedRxLength[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71943 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71945 q=LatchedRxLength[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71947 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71949 q=LatchedRxLength[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71951 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71953 q=LatchedRxLength[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71955 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71957 q=LatchedRxLength[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71959 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71961 q=LatchedRxLength[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71963 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71965 q=LatchedRxLength[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71967 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71969 q=LatchedRxLength[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71971 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71973 q=LatchedRxLength[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71975 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71977 q=LatchedRxLength[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71979 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71981 q=LatchedRxLength[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71983 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71985 q=LatchedRxLength[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$71987 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71989 q=LatchedRxLength[15]
.subckt sff1r_x4 ck=MRxClk i=RxAbortSyncb1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71991 q=RxAbortSyncb2
.subckt sff1r_x4 ck=MRxClk i=RxAbortSync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71993 q=RxAbortSyncb1
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync3 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71995 q=RxAbortSync4
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71997 q=RxAbortSync3
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortSync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$71999 q=RxAbortSync2
.subckt sff1r_x4 ck=WB_CLK_I i=RxAbortLatched nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72001 q=RxAbortSync1
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72003 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72005 q=RxAbortLatched
.subckt sff1r_x4 ck=MRxClk i=ShiftEndedSync_c1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72007 q=ShiftEndedSync_c2
.subckt sff1r_x4 ck=MRxClk i=ShiftEndedSync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72009 q=ShiftEndedSync_c1
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72011 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72013 q=RxEnableWindow
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72015 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72017 q=ShiftEnded
.subckt sff1r_x4 ck=WB_CLK_I i=ShiftEndedSync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72019 q=ShiftEndedSync2
.subckt sff1r_x4 ck=WB_CLK_I i=ShiftEnded_rck nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72021 q=ShiftEndedSync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72023 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72025 q=ShiftEndedSync3
.subckt sff1r_x4 ck=WB_CLK_I i=SyncRxStartFrm_q nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72027 q=SyncRxStartFrm_q2
.subckt sff1r_x4 ck=WB_CLK_I i=SyncRxStartFrm nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72029 q=SyncRxStartFrm_q
.subckt sff1r_x4 ck=WB_CLK_I i=LatchedRxStartFrm nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72031 q=SyncRxStartFrm
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72033 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72035 q=ShiftEnded_rck
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifoSync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72037 q=WriteRxDataToFifoSync3
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifoSync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72039 q=WriteRxDataToFifoSync2
.subckt sff1r_x4 ck=WB_CLK_I i=WriteRxDataToFifo nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72041 q=WriteRxDataToFifoSync1
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72043 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72045 q=LatchedRxStartFrm
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72047 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72049 q=WriteRxDataToFifo
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72051 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72053 q=RxDataLatched2[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72055 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72057 q=RxDataLatched2[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72059 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72061 q=RxDataLatched2[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72063 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72065 q=RxDataLatched2[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72067 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72069 q=RxDataLatched2[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72071 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72073 q=RxDataLatched2[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72075 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72077 q=RxDataLatched2[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72079 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72081 q=RxDataLatched2[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72083 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72085 q=RxDataLatched2[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72087 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72089 q=RxDataLatched2[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72091 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72093 q=RxDataLatched2[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72095 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72097 q=RxDataLatched2[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72099 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72101 q=RxDataLatched2[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72103 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72105 q=RxDataLatched2[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72107 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72109 q=RxDataLatched2[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72111 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72113 q=RxDataLatched2[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72115 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72117 q=RxDataLatched2[16]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72119 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72121 q=RxDataLatched2[17]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72123 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72125 q=RxDataLatched2[18]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72127 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72129 q=RxDataLatched2[19]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72131 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72133 q=RxDataLatched2[20]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72135 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72137 q=RxDataLatched2[21]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72139 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72141 q=RxDataLatched2[22]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72143 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72145 q=RxDataLatched2[23]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72147 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72149 q=RxDataLatched2[24]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72151 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72153 q=RxDataLatched2[25]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72155 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72157 q=RxDataLatched2[26]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72159 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72161 q=RxDataLatched2[27]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72163 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72165 q=RxDataLatched2[28]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72167 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72169 q=RxDataLatched2[29]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72171 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72173 q=RxDataLatched2[30]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72175 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72177 q=RxDataLatched2[31]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72179 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72181 q=RxDataLatched1[16]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72183 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72185 q=RxDataLatched1[17]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72187 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72189 q=RxDataLatched1[18]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72191 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72193 q=RxDataLatched1[19]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72195 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72197 q=RxDataLatched1[20]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72199 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72201 q=RxDataLatched1[21]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72203 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72205 q=RxDataLatched1[22]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72207 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72209 q=RxDataLatched1[23]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72215 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72217 q=$abc$92985$auto$ff.cc:678:flip_bits$72210
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72219 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72221 q=RxValidBytes[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72223 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72225 q=RxByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72227 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72229 q=RxByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72231 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72233 q=ShiftWillEnd
.subckt sff1r_x4 ck=MRxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72235 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72237 q=LastByteIn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72239 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72241 q=RxEn_needed
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72243 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72245 q=RxPointerLSB_rst[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72247 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72249 q=RxPointerLSB_rst[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72251 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72253 q=RxPointerMSB[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72255 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72257 q=RxPointerMSB[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72259 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72261 q=RxPointerMSB[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72263 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72265 q=RxPointerMSB[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72267 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72269 q=RxPointerMSB[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72271 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72273 q=RxPointerMSB[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72275 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72277 q=RxPointerMSB[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72279 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72281 q=RxPointerMSB[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72283 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72285 q=RxPointerMSB[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72287 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72289 q=RxPointerMSB[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72291 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72293 q=RxPointerMSB[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72295 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72297 q=RxPointerMSB[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72299 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72301 q=RxPointerMSB[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72303 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72305 q=RxPointerMSB[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72307 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72309 q=RxPointerMSB[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72311 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72313 q=RxPointerMSB[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72315 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72317 q=RxPointerMSB[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72319 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72321 q=RxPointerMSB[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72323 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72325 q=RxPointerMSB[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72327 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72329 q=RxPointerMSB[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72331 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72333 q=RxPointerMSB[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72335 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72337 q=RxPointerMSB[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72339 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72341 q=RxPointerMSB[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72343 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72345 q=RxPointerMSB[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72347 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72349 q=RxPointerMSB[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72351 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72353 q=RxPointerMSB[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72355 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72357 q=RxPointerMSB[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72359 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72361 q=RxPointerMSB[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72363 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72365 q=RxPointerMSB[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72367 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72369 q=RxPointerMSB[31]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72371 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72373 q=RxPointerRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72375 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72377 q=RxReady
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72379 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72381 q=RxStatus[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72383 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72385 q=RxStatus[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72387 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72389 q=RxBDReady
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbortSync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72391 q=TxAbort_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbort nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72393 q=TxAbortSync1
.subckt sff1r_x4 ck=WB_CLK_I i=TxDoneSync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72395 q=TxDone_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxDone nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72397 q=TxDoneSync1
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetrySync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72399 q=TxRetry_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetry nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72401 q=TxRetrySync1
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_sync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72403 q=ReadTxDataFromFifo_sync3
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_syncb2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72405 q=ReadTxDataFromFifo_syncb3
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_syncb1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72407 q=ReadTxDataFromFifo_syncb2
.subckt sff1r_x4 ck=MTxClk i=ReadTxDataFromFifo_sync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72409 q=ReadTxDataFromFifo_syncb1
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_sync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72411 q=ReadTxDataFromFifo_sync2
.subckt sff1r_x4 ck=WB_CLK_I i=ReadTxDataFromFifo_tck nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72413 q=ReadTxDataFromFifo_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72415 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72417 q=RxBDRead
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72419 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72421 q=ReadTxDataFromFifo_tck
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72423 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72425 q=TxByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72427 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72429 q=TxByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72431 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72433 q=TxUnderRun
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72435 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72437 q=TxUnderRun_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72439 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72441 q=TxUnderRun_wb
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72443 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72445 q=TxDataLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72447 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72449 q=TxDataLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72451 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72453 q=TxDataLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72455 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72457 q=TxDataLatched[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72459 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72461 q=TxDataLatched[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72463 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72465 q=TxDataLatched[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72467 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72469 q=TxDataLatched[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72471 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72473 q=TxDataLatched[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72475 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72477 q=TxDataLatched[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72479 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72481 q=TxDataLatched[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72483 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72485 q=TxDataLatched[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72487 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72489 q=TxDataLatched[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72491 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72493 q=TxDataLatched[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72495 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72497 q=TxDataLatched[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72499 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72501 q=TxDataLatched[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72503 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72505 q=TxDataLatched[15]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72507 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72509 q=TxDataLatched[16]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72511 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72513 q=TxDataLatched[17]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72515 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72517 q=TxDataLatched[18]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72519 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72521 q=TxDataLatched[19]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72523 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72525 q=TxDataLatched[20]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72527 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72529 q=TxDataLatched[21]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72531 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72533 q=TxDataLatched[22]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72535 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72537 q=TxDataLatched[23]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72539 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72541 q=TxDataLatched[24]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72543 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72545 q=TxDataLatched[25]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72547 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72549 q=TxDataLatched[26]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72551 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72553 q=TxDataLatched[27]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72555 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72557 q=TxDataLatched[28]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72559 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72561 q=TxDataLatched[29]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72563 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72565 q=TxDataLatched[30]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72567 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72569 q=TxDataLatched[31]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72571 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72573 q=TxData[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72575 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72577 q=TxData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72579 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72581 q=TxData[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72583 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72585 q=TxData[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72587 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72589 q=TxData[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72591 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72593 q=TxData[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72595 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72597 q=TxData[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72599 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72601 q=TxData[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72603 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72605 q=TxEndFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72607 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72609 q=LastWord
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72611 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72613 q=TxDonePacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxDonePacket[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72615 q=TxDonePacket
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72617 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72619 q=TxDonePacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72621 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72623 q=TxRetryPacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxRetryPacket[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72625 q=TxRetryPacket
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72627 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72629 q=TxRetryPacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72631 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72633 q=TxAbortPacketBlocked
.subckt sff1r_x4 ck=WB_CLK_I i=$0\TxAbortPacket[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72635 q=TxAbortPacket
.subckt sff1r_x4 ck=WB_CLK_I i=TxDone_wb nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72637 q=TxDone_wb_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxAbort_wb nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72639 q=TxAbort_wb_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxRetry_wb nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72641 q=TxRetry_wb_q
.subckt sff1r_x4 ck=MTxClk i=TxAbort nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72643 q=TxAbort_q
.subckt sff1r_x4 ck=MTxClk i=TxRetry nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72645 q=TxRetry_q
.subckt sff1r_x4 ck=MTxClk i=TxUsedData nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72647 q=TxUsedData_q
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72649 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72651 q=TxAbortPacket_NotCleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72653 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72655 q=RxBDAddress[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72657 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72659 q=RxBDAddress[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72661 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72663 q=RxBDAddress[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72665 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72667 q=RxBDAddress[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72669 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72671 q=RxBDAddress[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72673 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72675 q=RxBDAddress[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72677 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72679 q=RxBDAddress[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72681 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72683 q=TxBDAddress[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72685 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72687 q=TxBDAddress[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72689 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72691 q=TxBDAddress[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72693 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72695 q=TxBDAddress[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72697 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72699 q=TxBDAddress[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72701 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72703 q=TxBDAddress[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72705 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72707 q=TxBDAddress[7]
.subckt sff1r_x4 ck=WB_CLK_I i=LatchValidBytes nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72709 q=LatchValidBytes_q
.subckt sff1r_x4 ck=WB_CLK_I i=$0\LatchValidBytes[0:0] nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72711 q=LatchValidBytes
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72713 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72715 q=TxValidBytesLatched[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72717 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72719 q=TxValidBytesLatched[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72721 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72723 q=TxEndFrm_wb
.subckt sff1r_x4 ck=WB_CLK_I i=TxStartFrm_syncb1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72725 q=TxStartFrm_syncb2
.subckt sff1r_x4 ck=WB_CLK_I i=TxStartFrm_sync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72727 q=TxStartFrm_syncb1
.subckt sff1r_x4 ck=MTxClk i=TxStartFrm_sync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72729 q=TxStartFrm_sync2
.subckt sff1r_x4 ck=MTxClk i=TxStartFrm_wb nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72731 q=TxStartFrm_sync1
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72733 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72735 q=TxStartFrm
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72737 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72739 q=StartOccured
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72741 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72743 q=TxStartFrm_wb
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72745 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72747 q=m_wb_adr_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72749 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72751 q=m_wb_adr_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72753 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72755 q=m_wb_adr_o[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72757 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72759 q=m_wb_adr_o[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72761 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72763 q=m_wb_adr_o[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72765 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72767 q=m_wb_adr_o[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72769 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72771 q=m_wb_adr_o[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72773 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72775 q=m_wb_adr_o[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72777 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72779 q=m_wb_adr_o[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72781 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72783 q=m_wb_adr_o[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72785 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72787 q=m_wb_adr_o[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72789 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72791 q=m_wb_adr_o[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72793 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72795 q=m_wb_adr_o[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72797 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72799 q=m_wb_adr_o[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72801 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72803 q=m_wb_adr_o[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72805 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72807 q=m_wb_adr_o[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72809 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72811 q=m_wb_adr_o[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72813 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72815 q=m_wb_adr_o[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72817 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72819 q=m_wb_adr_o[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72821 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72823 q=m_wb_adr_o[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72825 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72827 q=m_wb_adr_o[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72829 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72831 q=m_wb_adr_o[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72833 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72835 q=m_wb_adr_o[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72837 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72839 q=m_wb_adr_o[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72841 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72843 q=m_wb_adr_o[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72845 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72847 q=m_wb_adr_o[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72849 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72851 q=m_wb_adr_o[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72853 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72855 q=m_wb_adr_o[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72857 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72859 q=m_wb_adr_o[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72861 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72863 q=m_wb_adr_o[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72865 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72867 q=m_wb_sel_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72869 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72871 q=m_wb_sel_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72873 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72875 q=m_wb_sel_o[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72877 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72879 q=m_wb_sel_o[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72881 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72883 q=m_wb_we_o
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72885 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72887 q=m_wb_cyc_o
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72889 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72891 q=m_wb_cti_o[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72893 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72895 q=m_wb_cti_o[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72901 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72903 q=$abc$92985$auto$ff.cc:678:flip_bits$72896
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72905 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72907 q=rx_burst_en
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72909 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72911 q=tx_burst_cnt[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72913 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72915 q=tx_burst_cnt[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72917 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72919 q=tx_burst_cnt[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72921 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72923 q=rx_burst_cnt[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72925 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72927 q=rx_burst_cnt[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72929 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72931 q=rx_burst_cnt[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72933 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72935 q=MasterWbTX
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72937 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72939 q=MasterWbRX
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72941 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72943 q=cyc_cleared
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72945 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72947 q=IncrTxPointer
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72949 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72951 q=BlockReadTxDataFromMemory
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72953 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72955 q=ReadTxDataFromMemory
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72957 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72959 q=BlockingIncrementTxPointer
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72961 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72963 q=TxPointerLSB_rst[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72965 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72967 q=TxPointerLSB_rst[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72969 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72971 q=TxPointerLSB[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72973 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72975 q=TxPointerLSB[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72977 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72979 q=TxPointerMSB[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72981 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72983 q=TxPointerMSB[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72985 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72987 q=TxPointerMSB[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72989 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72991 q=TxPointerMSB[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72993 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72995 q=TxPointerMSB[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$72997 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$72999 q=TxPointerMSB[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73001 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73003 q=TxPointerMSB[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73005 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73007 q=TxPointerMSB[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73009 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73011 q=TxPointerMSB[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73013 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73015 q=TxPointerMSB[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73017 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73019 q=TxPointerMSB[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73021 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73023 q=TxPointerMSB[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73025 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73027 q=TxPointerMSB[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73029 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73031 q=TxPointerMSB[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73033 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73035 q=TxPointerMSB[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73037 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73039 q=TxPointerMSB[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73041 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73043 q=TxPointerMSB[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73045 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73047 q=TxPointerMSB[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73049 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73051 q=TxPointerMSB[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73053 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73055 q=TxPointerMSB[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73057 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73059 q=TxPointerMSB[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73061 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73063 q=TxPointerMSB[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73065 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73067 q=TxPointerMSB[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73069 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73071 q=TxPointerMSB[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73073 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73075 q=TxPointerMSB[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73077 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73079 q=TxPointerMSB[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73081 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73083 q=TxPointerMSB[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73085 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73087 q=TxPointerMSB[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73089 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73091 q=TxPointerMSB[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73093 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73095 q=TxPointerMSB[31]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73097 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73099 q=LatchedTxLength[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73101 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73103 q=LatchedTxLength[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73105 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73107 q=LatchedTxLength[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73109 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73111 q=LatchedTxLength[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73113 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73115 q=LatchedTxLength[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73117 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73119 q=LatchedTxLength[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73121 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73123 q=LatchedTxLength[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73125 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73127 q=LatchedTxLength[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73129 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73131 q=LatchedTxLength[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73133 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73135 q=LatchedTxLength[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73137 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73139 q=LatchedTxLength[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73141 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73143 q=LatchedTxLength[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73145 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73147 q=LatchedTxLength[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73149 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73151 q=LatchedTxLength[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73153 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73155 q=LatchedTxLength[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73157 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73159 q=LatchedTxLength[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73161 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73163 q=TxStatus[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73165 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73167 q=TxStatus[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73169 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73171 q=TxStatus[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73173 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73175 q=TxStatus[14]
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite_sync2 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73177 q=BlockingTxStatusWrite_sync3
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite_sync1 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73179 q=BlockingTxStatusWrite_sync2
.subckt sff1r_x4 ck=MTxClk i=BlockingTxStatusWrite nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73181 q=BlockingTxStatusWrite_sync1
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73183 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73185 q=BlockingTxBDRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73187 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73189 q=BlockingTxStatusWrite
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73191 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73193 q=TxPointerRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73199 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73201 q=$abc$92985$auto$ff.cc:678:flip_bits$73194
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73203 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73205 q=TxBDReady
.subckt sff1r_x4 ck=WB_CLK_I i=WbEn nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73207 q=WbEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=RxEn nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73209 q=RxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=TxEn nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73211 q=TxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=r_TxEn nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73213 q=r_TxEn_q
.subckt sff1r_x4 ck=WB_CLK_I i=r_RxEn nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73215 q=r_RxEn_q
.subckt sff1r_x4 ck=MTxClk i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73217 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73219 q=Flop
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73221 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73223 q=BDWrite[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73225 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73227 q=BDWrite[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73229 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73231 q=BDWrite[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73233 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73235 q=BDWrite[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73237 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73239 q=BDRead
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73245 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73247 q=$abc$92985$auto$ff.cc:678:flip_bits$73240
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73249 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73251 q=RxEn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73253 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73255 q=TxEn
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73257 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73259 q=ram_addr[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73261 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73263 q=ram_addr[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73265 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73267 q=ram_addr[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73269 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73271 q=ram_addr[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73273 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73275 q=ram_addr[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73277 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73279 q=ram_addr[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73281 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73283 q=ram_addr[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73285 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73287 q=ram_addr[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73289 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73291 q=ram_di[0]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73293 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73295 q=ram_di[1]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73297 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73299 q=ram_di[2]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73301 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73303 q=ram_di[3]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73305 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73307 q=ram_di[4]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73309 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73311 q=ram_di[5]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73313 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73315 q=ram_di[6]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73317 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73319 q=ram_di[7]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73321 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73323 q=ram_di[8]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73325 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73327 q=ram_di[9]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73329 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73331 q=ram_di[10]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73333 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73335 q=ram_di[11]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73337 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73339 q=ram_di[12]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73341 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73343 q=ram_di[13]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73345 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73347 q=ram_di[14]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73349 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73351 q=ram_di[15]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73353 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73355 q=ram_di[16]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73357 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73359 q=ram_di[17]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73361 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73363 q=ram_di[18]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73365 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73367 q=ram_di[19]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73369 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73371 q=ram_di[20]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73373 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73375 q=ram_di[21]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73377 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73379 q=ram_di[22]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73381 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73383 q=ram_di[23]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73385 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73387 q=ram_di[24]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73389 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73391 q=ram_di[25]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73393 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73395 q=ram_di[26]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73397 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73399 q=ram_di[27]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73401 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73403 q=ram_di[28]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73405 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73407 q=ram_di[29]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73409 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73411 q=ram_di[30]
.subckt sff1r_x4 ck=WB_CLK_I i=$abc$92985$auto$rtlil.cc:2515:MuxGate$73413 nrst=$abc$92985$auto$rtlil.cc:2506:NotGate$73415 q=ram_di[31]
.subckt sff1_x4 ck=WB_CLK_I i=$0\WB_ACK_O[0:0] q=WB_ACK_O
.subckt eth_spram_256x32 addr[0]=ram_addr[0] addr[1]=ram_addr[1] addr[2]=ram_addr[2] addr[3]=ram_addr[3] addr[4]=ram_addr[4] addr[5]=ram_addr[5] addr[6]=ram_addr[6] addr[7]=ram_addr[7] ce=$true clk=WB_CLK_I dato[0]=ram_do[0] dato[1]=ram_do[1] dato[2]=ram_do[2] dato[3]=ram_do[3] dato[4]=ram_do[4] dato[5]=ram_do[5] dato[6]=ram_do[6] dato[7]=ram_do[7] dato[8]=ram_do[8] dato[9]=ram_do[9] dato[10]=ram_do[10] dato[11]=ram_do[11] dato[12]=ram_do[12] dato[13]=ram_do[13] dato[14]=ram_do[14] dato[15]=ram_do[15] dato[16]=ram_do[16] dato[17]=ram_do[17] dato[18]=ram_do[18] dato[19]=ram_do[19] dato[20]=ram_do[20] dato[21]=ram_do[21] dato[22]=ram_do[22] dato[23]=ram_do[23] dato[24]=ram_do[24] dato[25]=ram_do[25] dato[26]=ram_do[26] dato[27]=ram_do[27] dato[28]=ram_do[28] dato[29]=ram_do[29] dato[30]=ram_do[30] dato[31]=ram_do[31] di[0]=ram_di[0] di[1]=ram_di[1] di[2]=ram_di[2] di[3]=ram_di[3] di[4]=ram_di[4] di[5]=ram_di[5] di[6]=ram_di[6] di[7]=ram_di[7] di[8]=ram_di[8] di[9]=ram_di[9] di[10]=ram_di[10] di[11]=ram_di[11] di[12]=ram_di[12] di[13]=ram_di[13] di[14]=ram_di[14] di[15]=ram_di[15] di[16]=ram_di[16] di[17]=ram_di[17] di[18]=ram_di[18] di[19]=ram_di[19] di[20]=ram_di[20] di[21]=ram_di[21] di[22]=ram_di[22] di[23]=ram_di[23] di[24]=ram_di[24] di[25]=ram_di[25] di[26]=ram_di[26] di[27]=ram_di[27] di[28]=ram_di[28] di[29]=ram_di[29] di[30]=ram_di[30] di[31]=ram_di[31] oe=ram_oe rst=Reset we[0]=ram_we[0] we[1]=ram_we[1] we[2]=ram_we[2] we[3]=ram_we[3]
.subckt $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo almost_empty=RxBufferAlmostEmpty clear=RxFifoReset clk=WB_CLK_I cnt[0]=rxfifo_cnt[0] cnt[1]=rxfifo_cnt[1] cnt[2]=rxfifo_cnt[2] cnt[3]=rxfifo_cnt[3] cnt[4]=rxfifo_cnt[4] data_in[0]=RxDataLatched2[0] data_in[1]=RxDataLatched2[1] data_in[2]=RxDataLatched2[2] data_in[3]=RxDataLatched2[3] data_in[4]=RxDataLatched2[4] data_in[5]=RxDataLatched2[5] data_in[6]=RxDataLatched2[6] data_in[7]=RxDataLatched2[7] data_in[8]=RxDataLatched2[8] data_in[9]=RxDataLatched2[9] data_in[10]=RxDataLatched2[10] data_in[11]=RxDataLatched2[11] data_in[12]=RxDataLatched2[12] data_in[13]=RxDataLatched2[13] data_in[14]=RxDataLatched2[14] data_in[15]=RxDataLatched2[15] data_in[16]=RxDataLatched2[16] data_in[17]=RxDataLatched2[17] data_in[18]=RxDataLatched2[18] data_in[19]=RxDataLatched2[19] data_in[20]=RxDataLatched2[20] data_in[21]=RxDataLatched2[21] data_in[22]=RxDataLatched2[22] data_in[23]=RxDataLatched2[23] data_in[24]=RxDataLatched2[24] data_in[25]=RxDataLatched2[25] data_in[26]=RxDataLatched2[26] data_in[27]=RxDataLatched2[27] data_in[28]=RxDataLatched2[28] data_in[29]=RxDataLatched2[29] data_in[30]=RxDataLatched2[30] data_in[31]=RxDataLatched2[31] data_out[0]=m_wb_dat_o[0] data_out[1]=m_wb_dat_o[1] data_out[2]=m_wb_dat_o[2] data_out[3]=m_wb_dat_o[3] data_out[4]=m_wb_dat_o[4] data_out[5]=m_wb_dat_o[5] data_out[6]=m_wb_dat_o[6] data_out[7]=m_wb_dat_o[7] data_out[8]=m_wb_dat_o[8] data_out[9]=m_wb_dat_o[9] data_out[10]=m_wb_dat_o[10] data_out[11]=m_wb_dat_o[11] data_out[12]=m_wb_dat_o[12] data_out[13]=m_wb_dat_o[13] data_out[14]=m_wb_dat_o[14] data_out[15]=m_wb_dat_o[15] data_out[16]=m_wb_dat_o[16] data_out[17]=m_wb_dat_o[17] data_out[18]=m_wb_dat_o[18] data_out[19]=m_wb_dat_o[19] data_out[20]=m_wb_dat_o[20] data_out[21]=m_wb_dat_o[21] data_out[22]=m_wb_dat_o[22] data_out[23]=m_wb_dat_o[23] data_out[24]=m_wb_dat_o[24] data_out[25]=m_wb_dat_o[25] data_out[26]=m_wb_dat_o[26] data_out[27]=m_wb_dat_o[27] data_out[28]=m_wb_dat_o[28] data_out[29]=m_wb_dat_o[29] data_out[30]=m_wb_dat_o[30] data_out[31]=m_wb_dat_o[31] empty=RxBufferEmpty full=RxBufferFull read=$abc$55182$and$eth_wishbone.v:2021$2507_Y reset=Reset write=$abc$55182$and$eth_wishbone.v:2295$2598_Y
.subckt $paramod$0c2657bd5c5455bdd610d1f801789b00c2352910\eth_fifo almost_empty=TxBufferAlmostEmpty almost_full=TxBufferAlmostFull clear=TxFifoClear clk=WB_CLK_I cnt[0]=txfifo_cnt[0] cnt[1]=txfifo_cnt[1] cnt[2]=txfifo_cnt[2] cnt[3]=txfifo_cnt[3] cnt[4]=txfifo_cnt[4] data_in[0]=m_wb_dat_i[0] data_in[1]=m_wb_dat_i[1] data_in[2]=m_wb_dat_i[2] data_in[3]=m_wb_dat_i[3] data_in[4]=m_wb_dat_i[4] data_in[5]=m_wb_dat_i[5] data_in[6]=m_wb_dat_i[6] data_in[7]=m_wb_dat_i[7] data_in[8]=m_wb_dat_i[8] data_in[9]=m_wb_dat_i[9] data_in[10]=m_wb_dat_i[10] data_in[11]=m_wb_dat_i[11] data_in[12]=m_wb_dat_i[12] data_in[13]=m_wb_dat_i[13] data_in[14]=m_wb_dat_i[14] data_in[15]=m_wb_dat_i[15] data_in[16]=m_wb_dat_i[16] data_in[17]=m_wb_dat_i[17] data_in[18]=m_wb_dat_i[18] data_in[19]=m_wb_dat_i[19] data_in[20]=m_wb_dat_i[20] data_in[21]=m_wb_dat_i[21] data_in[22]=m_wb_dat_i[22] data_in[23]=m_wb_dat_i[23] data_in[24]=m_wb_dat_i[24] data_in[25]=m_wb_dat_i[25] data_in[26]=m_wb_dat_i[26] data_in[27]=m_wb_dat_i[27] data_in[28]=m_wb_dat_i[28] data_in[29]=m_wb_dat_i[29] data_in[30]=m_wb_dat_i[30] data_in[31]=m_wb_dat_i[31] data_out[0]=TxData_wb[0] data_out[1]=TxData_wb[1] data_out[2]=TxData_wb[2] data_out[3]=TxData_wb[3] data_out[4]=TxData_wb[4] data_out[5]=TxData_wb[5] data_out[6]=TxData_wb[6] data_out[7]=TxData_wb[7] data_out[8]=TxData_wb[8] data_out[9]=TxData_wb[9] data_out[10]=TxData_wb[10] data_out[11]=TxData_wb[11] data_out[12]=TxData_wb[12] data_out[13]=TxData_wb[13] data_out[14]=TxData_wb[14] data_out[15]=TxData_wb[15] data_out[16]=TxData_wb[16] data_out[17]=TxData_wb[17] data_out[18]=TxData_wb[18] data_out[19]=TxData_wb[19] data_out[20]=TxData_wb[20] data_out[21]=TxData_wb[21] data_out[22]=TxData_wb[22] data_out[23]=TxData_wb[23] data_out[24]=TxData_wb[24] data_out[25]=TxData_wb[25] data_out[26]=TxData_wb[26] data_out[27]=TxData_wb[27] data_out[28]=TxData_wb[28] data_out[29]=TxData_wb[29] data_out[30]=TxData_wb[30] data_out[31]=TxData_wb[31] empty=TxBufferEmpty full=TxBufferFull read=$abc$55182$and$eth_wishbone.v:1321$2260_Y reset=Reset write=$abc$55182$and$eth_wishbone.v:1071$2217_Y
.names TxStatus[11] PerPacketCrcEn
1 1
.names TxStatus[12] PerPacketPad
1 1
.names RxStatusInLatched[0] RxBDDataIn[0]
1 1
.names RxStatusInLatched[1] RxBDDataIn[1]
1 1
.names RxStatusInLatched[2] RxBDDataIn[2]
1 1
.names RxStatusInLatched[3] RxBDDataIn[3]
1 1
.names RxStatusInLatched[4] RxBDDataIn[4]
1 1
.names RxStatusInLatched[5] RxBDDataIn[5]
1 1
.names RxStatusInLatched[6] RxBDDataIn[6]
1 1
.names RxStatusInLatched[7] RxBDDataIn[7]
1 1
.names RxStatusInLatched[8] RxBDDataIn[8]
1 1
.names $false RxBDDataIn[9]
1 1
.names $false RxBDDataIn[10]
1 1
.names $false RxBDDataIn[11]
1 1
.names $false RxBDDataIn[12]
1 1
.names RxStatus[13] RxBDDataIn[13]
1 1
.names RxStatus[14] RxBDDataIn[14]
1 1
.names $false RxBDDataIn[15]
1 1
.names LatchedRxLength[0] RxBDDataIn[16]
1 1
.names LatchedRxLength[1] RxBDDataIn[17]
1 1
.names LatchedRxLength[2] RxBDDataIn[18]
1 1
.names LatchedRxLength[3] RxBDDataIn[19]
1 1
.names LatchedRxLength[4] RxBDDataIn[20]
1 1
.names LatchedRxLength[5] RxBDDataIn[21]
1 1
.names LatchedRxLength[6] RxBDDataIn[22]
1 1
.names LatchedRxLength[7] RxBDDataIn[23]
1 1
.names LatchedRxLength[8] RxBDDataIn[24]
1 1
.names LatchedRxLength[9] RxBDDataIn[25]
1 1
.names LatchedRxLength[10] RxBDDataIn[26]
1 1
.names LatchedRxLength[11] RxBDDataIn[27]
1 1
.names LatchedRxLength[12] RxBDDataIn[28]
1 1
.names LatchedRxLength[13] RxBDDataIn[29]
1 1
.names LatchedRxLength[14] RxBDDataIn[30]
1 1
.names LatchedRxLength[15] RxBDDataIn[31]
1 1
.names $true RxByteSel[0]
1 1
.names RxStatus[14] RxIRQEn
1 1
.names RxLateCollision RxStatusIn[0]
1 1
.names LatchedCrcError RxStatusIn[1]
1 1
.names ShortFrame RxStatusIn[2]
1 1
.names ReceivedPacketTooBig RxStatusIn[3]
1 1
.names DribbleNibble RxStatusIn[4]
1 1
.names InvalidSymbol RxStatusIn[5]
1 1
.names RxOverrun RxStatusIn[6]
1 1
.names AddressMiss RxStatusIn[7]
1 1
.names ReceivedPauseFrm RxStatusIn[8]
1 1
.names CarrierSenseLost TxBDDataIn[0]
1 1
.names DeferLatched TxBDDataIn[1]
1 1
.names LateCollLatched TxBDDataIn[2]
1 1
.names RetryLimit TxBDDataIn[3]
1 1
.names RetryCntLatched[0] TxBDDataIn[4]
1 1
.names RetryCntLatched[1] TxBDDataIn[5]
1 1
.names RetryCntLatched[2] TxBDDataIn[6]
1 1
.names RetryCntLatched[3] TxBDDataIn[7]
1 1
.names TxUnderRun TxBDDataIn[8]
1 1
.names $false TxBDDataIn[9]
1 1
.names $false TxBDDataIn[10]
1 1
.names TxStatus[11] TxBDDataIn[11]
1 1
.names TxStatus[12] TxBDDataIn[12]
1 1
.names TxStatus[13] TxBDDataIn[13]
1 1
.names TxStatus[14] TxBDDataIn[14]
1 1
.names $false TxBDDataIn[15]
1 1
.names LatchedTxLength[0] TxBDDataIn[16]
1 1
.names LatchedTxLength[1] TxBDDataIn[17]
1 1
.names LatchedTxLength[2] TxBDDataIn[18]
1 1
.names LatchedTxLength[3] TxBDDataIn[19]
1 1
.names LatchedTxLength[4] TxBDDataIn[20]
1 1
.names LatchedTxLength[5] TxBDDataIn[21]
1 1
.names LatchedTxLength[6] TxBDDataIn[22]
1 1
.names LatchedTxLength[7] TxBDDataIn[23]
1 1
.names LatchedTxLength[8] TxBDDataIn[24]
1 1
.names LatchedTxLength[9] TxBDDataIn[25]
1 1
.names LatchedTxLength[10] TxBDDataIn[26]
1 1
.names LatchedTxLength[11] TxBDDataIn[27]
1 1
.names LatchedTxLength[12] TxBDDataIn[28]
1 1
.names LatchedTxLength[13] TxBDDataIn[29]
1 1
.names LatchedTxLength[14] TxBDDataIn[30]
1 1
.names LatchedTxLength[15] TxBDDataIn[31]
1 1
.names TxStatus[14] TxIRQEn
1 1
.names CarrierSenseLost TxStatusInLatched[0]
1 1
.names DeferLatched TxStatusInLatched[1]
1 1
.names LateCollLatched TxStatusInLatched[2]
1 1
.names RetryLimit TxStatusInLatched[3]
1 1
.names RetryCntLatched[0] TxStatusInLatched[4]
1 1
.names RetryCntLatched[1] TxStatusInLatched[5]
1 1
.names RetryCntLatched[2] TxStatusInLatched[6]
1 1
.names RetryCntLatched[3] TxStatusInLatched[7]
1 1
.names TxUnderRun TxStatusInLatched[8]
1 1
.names ram_do[0] WB_DAT_O[0]
1 1
.names ram_do[1] WB_DAT_O[1]
1 1
.names ram_do[2] WB_DAT_O[2]
1 1
.names ram_do[3] WB_DAT_O[3]
1 1
.names ram_do[4] WB_DAT_O[4]
1 1
.names ram_do[5] WB_DAT_O[5]
1 1
.names ram_do[6] WB_DAT_O[6]
1 1
.names ram_do[7] WB_DAT_O[7]
1 1
.names ram_do[8] WB_DAT_O[8]
1 1
.names ram_do[9] WB_DAT_O[9]
1 1
.names ram_do[10] WB_DAT_O[10]
1 1
.names ram_do[11] WB_DAT_O[11]
1 1
.names ram_do[12] WB_DAT_O[12]
1 1
.names ram_do[13] WB_DAT_O[13]
1 1
.names ram_do[14] WB_DAT_O[14]
1 1
.names ram_do[15] WB_DAT_O[15]
1 1
.names ram_do[16] WB_DAT_O[16]
1 1
.names ram_do[17] WB_DAT_O[17]
1 1
.names ram_do[18] WB_DAT_O[18]
1 1
.names ram_do[19] WB_DAT_O[19]
1 1
.names ram_do[20] WB_DAT_O[20]
1 1
.names ram_do[21] WB_DAT_O[21]
1 1
.names ram_do[22] WB_DAT_O[22]
1 1
.names ram_do[23] WB_DAT_O[23]
1 1
.names ram_do[24] WB_DAT_O[24]
1 1
.names ram_do[25] WB_DAT_O[25]
1 1
.names ram_do[26] WB_DAT_O[26]
1 1
.names ram_do[27] WB_DAT_O[27]
1 1
.names ram_do[28] WB_DAT_O[28]
1 1
.names ram_do[29] WB_DAT_O[29]
1 1
.names ram_do[30] WB_DAT_O[30]
1 1
.names ram_do[31] WB_DAT_O[31]
1 1
.names RxStatus[13] WrapRxStatusBit
1 1
.names TxStatus[13] WrapTxStatusBit
1 1
.names $false m_wb_bte_o[0]
1 1
.names $false m_wb_bte_o[1]
1 1
.names m_wb_cti_o[0] m_wb_cti_o[2]
1 1
.names m_wb_cyc_o m_wb_stb_o
1 1
.names $true ram_ce
1 1
.end

.model $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95034$auto$ff.cc:678:flip_bits$73440 nq=DataOut[6]
.subckt inv_x1 i=Write nq=$abc$95034$new_n38_
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73419
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95034$new_n40_
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[7] q=$abc$95034$new_n41_
.subckt no2_x1 i0=$abc$95034$new_n38_ i1=SyncReset nq=$abc$95034$new_n42_
.subckt oa22_x2 i0=DataIn[7] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n41_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73449
.subckt no3_x1 i0=DataIn[6] i1=$abc$95034$new_n38_ i2=SyncReset nq=$abc$95034$new_n44_
.subckt oa22_x2 i0=$abc$95034$auto$ff.cc:678:flip_bits$73440 i1=$abc$95034$new_n40_ i2=$abc$95034$new_n44_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73445
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[5] q=$abc$95034$new_n46_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n46_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73437
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[4] q=$abc$95034$new_n48_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n48_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73433
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[3] q=$abc$95034$new_n50_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n50_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73429
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[2] q=$abc$95034$new_n52_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n52_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73425
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[1] q=$abc$95034$new_n54_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n54_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73421
.subckt a2_x2 i0=$abc$95034$new_n40_ i1=DataOut[0] q=$abc$95034$new_n56_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95034$new_n42_ i2=$abc$95034$new_n56_ q=$abc$95034$auto$rtlil.cc:2515:MuxGate$73417
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73423
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73427
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73431
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73435
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73439
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73447
.subckt inv_x1 i=Reset nq=$abc$95034$auto$rtlil.cc:2506:NotGate$73451
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73417 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73419 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73421 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73423 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73425 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73427 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73429 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73431 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73433 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73435 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73437 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73439 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73445 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73447 q=$abc$95034$auto$ff.cc:678:flip_bits$73440
.subckt sff1r_x4 ck=Clk i=$abc$95034$auto$rtlil.cc:2515:MuxGate$73449 nrst=$abc$95034$auto$rtlil.cc:2506:NotGate$73451 q=DataOut[7]
.end

.model $paramod$96205ade039d091fd3014df48540b62d4308c5ba\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95063$auto$ff.cc:678:flip_bits$73484 nq=DataOut[7]
.subckt inv_x1 i=$abc$95063$auto$ff.cc:678:flip_bits$73472 nq=DataOut[5]
.subckt inv_x1 i=Write nq=$abc$95063$new_n40_
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73455
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95063$new_n42_
.subckt no2_x1 i0=$abc$95063$new_n40_ i1=SyncReset nq=$abc$95063$new_n43_
.subckt no3_x1 i0=DataIn[7] i1=$abc$95063$new_n40_ i2=SyncReset nq=$abc$95063$new_n44_
.subckt oa22_x2 i0=$abc$95063$auto$ff.cc:678:flip_bits$73484 i1=$abc$95063$new_n42_ i2=$abc$95063$new_n44_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73489
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[6] q=$abc$95063$new_n46_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n46_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73481
.subckt no3_x1 i0=DataIn[5] i1=$abc$95063$new_n40_ i2=SyncReset nq=$abc$95063$new_n48_
.subckt oa22_x2 i0=$abc$95063$auto$ff.cc:678:flip_bits$73472 i1=$abc$95063$new_n42_ i2=$abc$95063$new_n48_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73477
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[4] q=$abc$95063$new_n50_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n50_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73469
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[3] q=$abc$95063$new_n52_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n52_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73465
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[2] q=$abc$95063$new_n54_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n54_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73461
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[1] q=$abc$95063$new_n56_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n56_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73457
.subckt a2_x2 i0=$abc$95063$new_n42_ i1=DataOut[0] q=$abc$95063$new_n58_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95063$new_n43_ i2=$abc$95063$new_n58_ q=$abc$95063$auto$rtlil.cc:2515:MuxGate$73453
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73459
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73463
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73467
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73471
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73479
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73483
.subckt inv_x1 i=Reset nq=$abc$95063$auto$rtlil.cc:2506:NotGate$73491
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73453 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73455 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73457 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73459 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73461 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73463 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73465 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73467 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73469 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73471 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73477 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73479 q=$abc$95063$auto$ff.cc:678:flip_bits$73472
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73481 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73483 q=DataOut[6]
.subckt sff1r_x4 ck=Clk i=$abc$95063$auto$rtlil.cc:2515:MuxGate$73489 nrst=$abc$95063$auto$rtlil.cc:2506:NotGate$73491 q=$abc$95063$auto$ff.cc:678:flip_bits$73484
.end

.model $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Write nq=$abc$95093$new_n24_
.subckt inv_x1 i=Reset nq=$abc$95093$auto$rtlil.cc:2506:NotGate$73495
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95093$new_n26_
.subckt a2_x2 i0=$abc$95093$new_n26_ i1=DataOut[4] q=$abc$95093$new_n27_
.subckt no2_x1 i0=$abc$95093$new_n24_ i1=SyncReset nq=$abc$95093$new_n28_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95093$new_n28_ i2=$abc$95093$new_n27_ q=$abc$95093$auto$rtlil.cc:2515:MuxGate$73509
.subckt a2_x2 i0=$abc$95093$new_n26_ i1=DataOut[3] q=$abc$95093$new_n30_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$95093$new_n28_ i2=$abc$95093$new_n30_ q=$abc$95093$auto$rtlil.cc:2515:MuxGate$73505
.subckt a2_x2 i0=$abc$95093$new_n26_ i1=DataOut[2] q=$abc$95093$new_n32_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$95093$new_n28_ i2=$abc$95093$new_n32_ q=$abc$95093$auto$rtlil.cc:2515:MuxGate$73501
.subckt a2_x2 i0=$abc$95093$new_n26_ i1=DataOut[1] q=$abc$95093$new_n34_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95093$new_n28_ i2=$abc$95093$new_n34_ q=$abc$95093$auto$rtlil.cc:2515:MuxGate$73497
.subckt a2_x2 i0=$abc$95093$new_n26_ i1=DataOut[0] q=$abc$95093$new_n36_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95093$new_n28_ i2=$abc$95093$new_n36_ q=$abc$95093$auto$rtlil.cc:2515:MuxGate$73493
.subckt inv_x1 i=Reset nq=$abc$95093$auto$rtlil.cc:2506:NotGate$73499
.subckt inv_x1 i=Reset nq=$abc$95093$auto$rtlil.cc:2506:NotGate$73503
.subckt inv_x1 i=Reset nq=$abc$95093$auto$rtlil.cc:2506:NotGate$73507
.subckt inv_x1 i=Reset nq=$abc$95093$auto$rtlil.cc:2506:NotGate$73511
.subckt sff1r_x4 ck=Clk i=$abc$95093$auto$rtlil.cc:2515:MuxGate$73493 nrst=$abc$95093$auto$rtlil.cc:2506:NotGate$73495 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95093$auto$rtlil.cc:2515:MuxGate$73497 nrst=$abc$95093$auto$rtlil.cc:2506:NotGate$73499 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95093$auto$rtlil.cc:2515:MuxGate$73501 nrst=$abc$95093$auto$rtlil.cc:2506:NotGate$73503 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$95093$auto$rtlil.cc:2515:MuxGate$73505 nrst=$abc$95093$auto$rtlil.cc:2506:NotGate$73507 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$95093$auto$rtlil.cc:2515:MuxGate$73509 nrst=$abc$95093$auto$rtlil.cc:2506:NotGate$73511 q=DataOut[4]
.end

.model $paramod$d088fdf98117c509c2a00cb58ab27b642113fe8a\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95112$auto$ff.cc:678:flip_bits$73544 nq=DataOut[6]
.subckt inv_x1 i=$abc$95112$auto$ff.cc:678:flip_bits$73536 nq=DataOut[5]
.subckt inv_x1 i=$abc$95112$auto$ff.cc:678:flip_bits$73520 nq=DataOut[2]
.subckt inv_x1 i=Write nq=$abc$95112$new_n42_
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73515
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95112$new_n44_
.subckt a2_x2 i0=$abc$95112$new_n44_ i1=DataOut[7] q=$abc$95112$new_n45_
.subckt no2_x1 i0=$abc$95112$new_n42_ i1=SyncReset nq=$abc$95112$new_n46_
.subckt oa22_x2 i0=DataIn[7] i1=$abc$95112$new_n46_ i2=$abc$95112$new_n45_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73553
.subckt no3_x1 i0=DataIn[6] i1=$abc$95112$new_n42_ i2=SyncReset nq=$abc$95112$new_n48_
.subckt oa22_x2 i0=$abc$95112$auto$ff.cc:678:flip_bits$73544 i1=$abc$95112$new_n44_ i2=$abc$95112$new_n48_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73549
.subckt no3_x1 i0=DataIn[5] i1=$abc$95112$new_n42_ i2=SyncReset nq=$abc$95112$new_n50_
.subckt oa22_x2 i0=$abc$95112$auto$ff.cc:678:flip_bits$73536 i1=$abc$95112$new_n44_ i2=$abc$95112$new_n50_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73541
.subckt a2_x2 i0=$abc$95112$new_n44_ i1=DataOut[4] q=$abc$95112$new_n52_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95112$new_n46_ i2=$abc$95112$new_n52_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73533
.subckt a2_x2 i0=$abc$95112$new_n44_ i1=DataOut[3] q=$abc$95112$new_n54_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$95112$new_n46_ i2=$abc$95112$new_n54_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73529
.subckt no3_x1 i0=DataIn[2] i1=$abc$95112$new_n42_ i2=SyncReset nq=$abc$95112$new_n56_
.subckt oa22_x2 i0=$abc$95112$auto$ff.cc:678:flip_bits$73520 i1=$abc$95112$new_n44_ i2=$abc$95112$new_n56_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73525
.subckt a2_x2 i0=$abc$95112$new_n44_ i1=DataOut[1] q=$abc$95112$new_n58_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95112$new_n46_ i2=$abc$95112$new_n58_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73517
.subckt a2_x2 i0=$abc$95112$new_n44_ i1=DataOut[0] q=$abc$95112$new_n60_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95112$new_n46_ i2=$abc$95112$new_n60_ q=$abc$95112$auto$rtlil.cc:2515:MuxGate$73513
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73519
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73527
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73531
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73535
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73543
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73551
.subckt inv_x1 i=Reset nq=$abc$95112$auto$rtlil.cc:2506:NotGate$73555
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73513 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73515 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73517 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73519 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73525 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73527 q=$abc$95112$auto$ff.cc:678:flip_bits$73520
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73529 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73531 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73533 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73535 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73541 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73543 q=$abc$95112$auto$ff.cc:678:flip_bits$73536
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73549 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73551 q=$abc$95112$auto$ff.cc:678:flip_bits$73544
.subckt sff1r_x4 ck=Clk i=$abc$95112$auto$rtlil.cc:2515:MuxGate$73553 nrst=$abc$95112$auto$rtlil.cc:2506:NotGate$73555 q=DataOut[7]
.end

.model $paramod$d8fb4b5f87d39245d346babb18c4f0ae0394abeb\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95143$auto$ff.cc:678:flip_bits$73572 nq=DataOut[3]
.subckt inv_x1 i=$abc$95143$auto$ff.cc:678:flip_bits$73564 nq=DataOut[2]
.subckt inv_x1 i=Write nq=$abc$95143$new_n36_
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73559
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95143$new_n38_
.subckt a2_x2 i0=$abc$95143$new_n38_ i1=DataOut[6] q=$abc$95143$new_n39_
.subckt no2_x1 i0=$abc$95143$new_n36_ i1=SyncReset nq=$abc$95143$new_n40_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$95143$new_n40_ i2=$abc$95143$new_n39_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73589
.subckt a2_x2 i0=$abc$95143$new_n38_ i1=DataOut[5] q=$abc$95143$new_n42_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$95143$new_n40_ i2=$abc$95143$new_n42_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73585
.subckt a2_x2 i0=$abc$95143$new_n38_ i1=DataOut[4] q=$abc$95143$new_n44_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95143$new_n40_ i2=$abc$95143$new_n44_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73581
.subckt no3_x1 i0=DataIn[3] i1=$abc$95143$new_n36_ i2=SyncReset nq=$abc$95143$new_n46_
.subckt oa22_x2 i0=$abc$95143$auto$ff.cc:678:flip_bits$73572 i1=$abc$95143$new_n38_ i2=$abc$95143$new_n46_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73577
.subckt no3_x1 i0=DataIn[2] i1=$abc$95143$new_n36_ i2=SyncReset nq=$abc$95143$new_n48_
.subckt oa22_x2 i0=$abc$95143$auto$ff.cc:678:flip_bits$73564 i1=$abc$95143$new_n38_ i2=$abc$95143$new_n48_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73569
.subckt a2_x2 i0=$abc$95143$new_n38_ i1=DataOut[1] q=$abc$95143$new_n50_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95143$new_n40_ i2=$abc$95143$new_n50_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73561
.subckt a2_x2 i0=$abc$95143$new_n38_ i1=DataOut[0] q=$abc$95143$new_n52_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95143$new_n40_ i2=$abc$95143$new_n52_ q=$abc$95143$auto$rtlil.cc:2515:MuxGate$73557
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73563
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73571
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73579
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73583
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73587
.subckt inv_x1 i=Reset nq=$abc$95143$auto$rtlil.cc:2506:NotGate$73591
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73557 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73559 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73561 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73563 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73569 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73571 q=$abc$95143$auto$ff.cc:678:flip_bits$73564
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73577 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73579 q=$abc$95143$auto$ff.cc:678:flip_bits$73572
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73581 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73583 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73585 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73587 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$95143$auto$rtlil.cc:2515:MuxGate$73589 nrst=$abc$95143$auto$rtlil.cc:2506:NotGate$73591 q=DataOut[6]
.end

.model $paramod$f4d06cb214d598892732cd8a661c1c5b14902feb\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Write nq=$abc$95170$new_n32_
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73595
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95170$new_n34_
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[6] q=$abc$95170$new_n35_
.subckt no2_x1 i0=$abc$95170$new_n32_ i1=SyncReset nq=$abc$95170$new_n36_
.subckt oa22_x2 i0=DataIn[6] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n35_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73617
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[5] q=$abc$95170$new_n38_
.subckt oa22_x2 i0=DataIn[5] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n38_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73613
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[4] q=$abc$95170$new_n40_
.subckt oa22_x2 i0=DataIn[4] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n40_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73609
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[3] q=$abc$95170$new_n42_
.subckt oa22_x2 i0=DataIn[3] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n42_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73605
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[2] q=$abc$95170$new_n44_
.subckt oa22_x2 i0=DataIn[2] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n44_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73601
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[1] q=$abc$95170$new_n46_
.subckt oa22_x2 i0=DataIn[1] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n46_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73597
.subckt a2_x2 i0=$abc$95170$new_n34_ i1=DataOut[0] q=$abc$95170$new_n48_
.subckt oa22_x2 i0=DataIn[0] i1=$abc$95170$new_n36_ i2=$abc$95170$new_n48_ q=$abc$95170$auto$rtlil.cc:2515:MuxGate$73593
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73599
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73603
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73607
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73611
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73615
.subckt inv_x1 i=Reset nq=$abc$95170$auto$rtlil.cc:2506:NotGate$73619
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73593 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73595 q=DataOut[0]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73597 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73599 q=DataOut[1]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73601 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73603 q=DataOut[2]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73605 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73607 q=DataOut[3]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73609 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73611 q=DataOut[4]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73613 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73615 q=DataOut[5]
.subckt sff1r_x4 ck=Clk i=$abc$95170$auto$rtlil.cc:2515:MuxGate$73617 nrst=$abc$95170$auto$rtlil.cc:2506:NotGate$73619 q=DataOut[6]
.end

.model $paramod$f8d42545ccfe5aeae56c684756678ac9a071ec82\eth_register
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] Write Clk Reset SyncReset
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95195$auto$ff.cc:678:flip_bits$73644 nq=DataOut[3]
.subckt inv_x1 i=$abc$95195$auto$ff.cc:678:flip_bits$73636 nq=DataOut[2]
.subckt inv_x1 i=$abc$95195$auto$ff.cc:678:flip_bits$73628 nq=DataOut[1]
.subckt inv_x1 i=$abc$95195$auto$ff.cc:678:flip_bits$73620 nq=DataOut[0]
.subckt inv_x1 i=Write nq=$abc$95195$new_n28_
.subckt inv_x1 i=Reset nq=$abc$95195$auto$rtlil.cc:2506:NotGate$73627
.subckt no2_x1 i0=Write i1=SyncReset nq=$abc$95195$new_n30_
.subckt no3_x1 i0=DataIn[3] i1=$abc$95195$new_n28_ i2=SyncReset nq=$abc$95195$new_n31_
.subckt oa22_x2 i0=$abc$95195$auto$ff.cc:678:flip_bits$73644 i1=$abc$95195$new_n30_ i2=$abc$95195$new_n31_ q=$abc$95195$auto$rtlil.cc:2515:MuxGate$73649
.subckt no3_x1 i0=DataIn[2] i1=$abc$95195$new_n28_ i2=SyncReset nq=$abc$95195$new_n33_
.subckt oa22_x2 i0=$abc$95195$auto$ff.cc:678:flip_bits$73636 i1=$abc$95195$new_n30_ i2=$abc$95195$new_n33_ q=$abc$95195$auto$rtlil.cc:2515:MuxGate$73641
.subckt no3_x1 i0=DataIn[1] i1=$abc$95195$new_n28_ i2=SyncReset nq=$abc$95195$new_n35_
.subckt oa22_x2 i0=$abc$95195$auto$ff.cc:678:flip_bits$73628 i1=$abc$95195$new_n30_ i2=$abc$95195$new_n35_ q=$abc$95195$auto$rtlil.cc:2515:MuxGate$73633
.subckt no3_x1 i0=DataIn[0] i1=$abc$95195$new_n28_ i2=SyncReset nq=$abc$95195$new_n37_
.subckt oa22_x2 i0=$abc$95195$auto$ff.cc:678:flip_bits$73620 i1=$abc$95195$new_n30_ i2=$abc$95195$new_n37_ q=$abc$95195$auto$rtlil.cc:2515:MuxGate$73625
.subckt inv_x1 i=Reset nq=$abc$95195$auto$rtlil.cc:2506:NotGate$73635
.subckt inv_x1 i=Reset nq=$abc$95195$auto$rtlil.cc:2506:NotGate$73643
.subckt inv_x1 i=Reset nq=$abc$95195$auto$rtlil.cc:2506:NotGate$73651
.subckt sff1r_x4 ck=Clk i=$abc$95195$auto$rtlil.cc:2515:MuxGate$73625 nrst=$abc$95195$auto$rtlil.cc:2506:NotGate$73627 q=$abc$95195$auto$ff.cc:678:flip_bits$73620
.subckt sff1r_x4 ck=Clk i=$abc$95195$auto$rtlil.cc:2515:MuxGate$73633 nrst=$abc$95195$auto$rtlil.cc:2506:NotGate$73635 q=$abc$95195$auto$ff.cc:678:flip_bits$73628
.subckt sff1r_x4 ck=Clk i=$abc$95195$auto$rtlil.cc:2515:MuxGate$73641 nrst=$abc$95195$auto$rtlil.cc:2506:NotGate$73643 q=$abc$95195$auto$ff.cc:678:flip_bits$73636
.subckt sff1r_x4 ck=Clk i=$abc$95195$auto$rtlil.cc:2515:MuxGate$73649 nrst=$abc$95195$auto$rtlil.cc:2506:NotGate$73651 q=$abc$95195$auto$ff.cc:678:flip_bits$73644
.end

.model $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0
.inputs DataIn Write Clk Reset SyncReset
.outputs DataOut
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=SyncReset nq=$abc$95214$new_n8_
.subckt inv_x1 i=Reset nq=$abc$95214$auto$rtlil.cc:2506:NotGate$73655
.subckt mx2_x2 cmd=Write i0=DataOut i1=DataIn q=$abc$95214$new_n10_
.subckt a2_x2 i0=$abc$95214$new_n10_ i1=$abc$95214$new_n8_ q=$abc$95214$auto$rtlil.cc:2515:MuxGate$73653
.subckt sff1r_x4 ck=Clk i=$abc$95214$auto$rtlil.cc:2515:MuxGate$73653 nrst=$abc$95214$auto$rtlil.cc:2506:NotGate$73655 q=DataOut
.end

.model eth_clockgen
.inputs Clk Reset Divider[0] Divider[1] Divider[2] Divider[3] Divider[4] Divider[5] Divider[6] Divider[7]
.outputs MdcEn MdcEn_n Mdc
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95219$auto$ff.cc:678:flip_bits$73660 nq=$abc$95219$new_n39_
.subckt inv_x1 i=Divider[3] nq=$abc$95219$new_n40_
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73659
.subckt o4_x2 i0=Counter[6] i1=Counter[4] i2=Counter[5] i3=Counter[3] q=$abc$95219$new_n42_
.subckt no3_x1 i0=$abc$95219$new_n42_ i1=Counter[1] i2=$abc$95219$new_n39_ nq=$abc$95219$new_n43_
.subckt o2_x2 i0=Counter[7] i1=Counter[2] q=$abc$95219$new_n44_
.subckt no4_x1 i0=$abc$95219$new_n44_ i1=$abc$95219$new_n42_ i2=Counter[1] i3=$abc$95219$new_n39_ nq=$abc$95219$new_n45_
.subckt inv_x1 i=$abc$95219$new_n45_ nq=$abc$95219$new_n46_
.subckt no2_x1 i0=Divider[2] i1=Divider[7] nq=$abc$95219$new_n47_
.subckt no4_x1 i0=Divider[3] i1=Divider[6] i2=Divider[4] i3=Divider[5] nq=$abc$95219$new_n48_
.subckt oa22_x2 i0=$abc$95219$new_n48_ i1=$abc$95219$new_n47_ i2=Divider[1] q=$abc$95219$new_n49_
.subckt oa22_x2 i0=$abc$95219$new_n49_ i1=$abc$95219$new_n45_ i2=$abc$95219$new_n39_ q=$abc$95219$auto$rtlil.cc:2506:NotGate$73662
.subckt no2_x1 i0=$abc$95219$new_n46_ i1=Mdc nq=MdcEn
.subckt xr2_x1 i0=$abc$95219$new_n45_ i1=Mdc q=$abc$95219$auto$rtlil.cc:2515:MuxGate$73657
.subckt a2_x2 i0=$abc$95219$new_n45_ i1=Mdc q=MdcEn_n
.subckt oa22_x2 i0=Divider[2] i1=$abc$95219$new_n45_ i2=Counter[1] q=$abc$95219$new_n54_
.subckt nxr2_x1 i0=$abc$95219$new_n54_ i1=$abc$95219$auto$rtlil.cc:2506:NotGate$73662 nq=$auto$alumacc.cc:485:replace_alu$5439.Y[1]
.subckt no2_x1 i0=Counter[7] i1=$abc$95219$new_n40_ nq=$abc$95219$new_n56_
.subckt oa22_x2 i0=$abc$95219$new_n56_ i1=$abc$95219$new_n43_ i2=Counter[2] q=$abc$95219$new_n57_
.subckt ao22_x2 i0=$abc$95219$auto$rtlil.cc:2506:NotGate$73662 i1=$abc$95219$new_n54_ i2=$abc$95219$new_n57_ q=$abc$95219$new_n58_
.subckt no3_x1 i0=$abc$95219$new_n57_ i1=$abc$95219$new_n54_ i2=$abc$95219$auto$rtlil.cc:2506:NotGate$73662 nq=$abc$95219$new_n59_
.subckt o2_x2 i0=$abc$95219$new_n59_ i1=$abc$95219$new_n58_ q=$auto$alumacc.cc:485:replace_alu$5439.Y[2]
.subckt oa22_x2 i0=Divider[4] i1=$abc$95219$new_n45_ i2=Counter[3] q=$abc$95219$new_n61_
.subckt no4_x1 i0=$abc$95219$new_n61_ i1=$abc$95219$new_n57_ i2=$abc$95219$new_n54_ i3=$abc$95219$auto$rtlil.cc:2506:NotGate$73662 nq=$abc$95219$new_n62_
.subckt xr2_x1 i0=$abc$95219$new_n61_ i1=$abc$95219$new_n59_ q=$auto$alumacc.cc:485:replace_alu$5439.Y[3]
.subckt a2_x2 i0=$abc$95219$new_n45_ i1=Divider[5] q=$abc$95219$new_n64_
.subckt no2_x1 i0=$abc$95219$new_n64_ i1=Counter[4] nq=$abc$95219$new_n65_
.subckt nxr2_x1 i0=$abc$95219$new_n65_ i1=$abc$95219$new_n62_ nq=$auto$alumacc.cc:485:replace_alu$5439.Y[4]
.subckt oa22_x2 i0=Divider[6] i1=$abc$95219$new_n45_ i2=Counter[5] q=$abc$95219$new_n67_
.subckt inv_x1 i=$abc$95219$new_n67_ nq=$abc$95219$new_n68_
.subckt na3_x1 i0=$abc$95219$new_n68_ i1=$abc$95219$new_n65_ i2=$abc$95219$new_n62_ nq=$abc$95219$new_n69_
.subckt oa22_x2 i0=$abc$95219$new_n62_ i1=$abc$95219$new_n65_ i2=$abc$95219$new_n68_ q=$abc$95219$new_n70_
.subckt na2_x1 i0=$abc$95219$new_n70_ i1=$abc$95219$new_n69_ nq=$auto$alumacc.cc:485:replace_alu$5439.Y[5]
.subckt oa22_x2 i0=Divider[7] i1=$abc$95219$new_n45_ i2=Counter[6] q=$abc$95219$new_n72_
.subckt nxr2_x1 i0=$abc$95219$new_n72_ i1=$abc$95219$new_n69_ nq=$auto$alumacc.cc:485:replace_alu$5439.Y[6]
.subckt ao22_x2 i0=$abc$95219$new_n69_ i1=Counter[6] i2=Counter[7] q=$auto$alumacc.cc:485:replace_alu$5439.Y[7]
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73665
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73667
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73669
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73671
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73673
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73675
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73677
.subckt inv_x1 i=Reset nq=$abc$95219$auto$rtlil.cc:2506:NotGate$73679
.subckt sff1r_x4 ck=Clk i=$abc$95219$auto$rtlil.cc:2515:MuxGate$73657 nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73659 q=Mdc
.subckt sff1r_x4 ck=Clk i=$abc$95219$auto$rtlil.cc:2506:NotGate$73662 nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73665 q=$abc$95219$auto$ff.cc:678:flip_bits$73660
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[1] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73667 q=Counter[1]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[2] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73669 q=Counter[2]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[3] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73671 q=Counter[3]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[4] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73673 q=Counter[4]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[5] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73675 q=Counter[5]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[6] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73677 q=Counter[6]
.subckt sff1r_x4 ck=Clk i=$auto$alumacc.cc:485:replace_alu$5439.Y[7] nrst=$abc$95219$auto$rtlil.cc:2506:NotGate$73679 q=Counter[7]
.end

.model eth_crc
.inputs Clk Reset Data[0] Data[1] Data[2] Data[3] Enable Initialize
.outputs Crc[0] Crc[1] Crc[2] Crc[3] Crc[4] Crc[5] Crc[6] Crc[7] Crc[8] Crc[9] Crc[10] Crc[11] Crc[12] Crc[13] Crc[14] Crc[15] Crc[16] Crc[17] Crc[18] Crc[19] Crc[20] Crc[21] Crc[22] Crc[23] Crc[24] Crc[25] Crc[26] Crc[27] Crc[28] Crc[29] Crc[30] Crc[31] CrcError
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73866 nq=Crc[31]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73860 nq=Crc[30]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73854 nq=Crc[29]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73848 nq=Crc[28]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73842 nq=Crc[27]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73836 nq=Crc[26]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73830 nq=Crc[25]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73824 nq=Crc[24]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73818 nq=Crc[23]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73812 nq=Crc[22]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73806 nq=Crc[21]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73800 nq=Crc[20]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73794 nq=Crc[19]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73788 nq=Crc[18]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73782 nq=Crc[17]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73776 nq=Crc[16]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73770 nq=Crc[15]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73764 nq=Crc[14]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73758 nq=Crc[13]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73752 nq=Crc[12]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73746 nq=Crc[11]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73740 nq=Crc[10]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73734 nq=Crc[9]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73728 nq=Crc[8]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73722 nq=Crc[7]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73716 nq=Crc[6]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73710 nq=Crc[5]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73704 nq=Crc[4]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73698 nq=Crc[3]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73692 nq=Crc[2]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73686 nq=Crc[1]
.subckt inv_x1 i=$abc$95264$auto$ff.cc:678:flip_bits$73680 nq=Crc[0]
.subckt inv_x1 i=Enable nq=$abc$95264$new_n169_
.subckt inv_x1 i=Initialize nq=$abc$95264$new_n170_
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73685
.subckt no2_x1 i0=Initialize i1=Crc[27] nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73868
.subckt no2_x1 i0=Initialize i1=Crc[26] nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73862
.subckt nxr2_x1 i0=Data[3] i1=$abc$95264$auto$ff.cc:678:flip_bits$73866 nq=$abc$95264$new_n174_
.subckt na2_x1 i0=$abc$95264$new_n174_ i1=Enable nq=$abc$95264$new_n175_
.subckt nxr2_x1 i0=$abc$95264$new_n175_ i1=Crc[25] nq=$abc$95264$new_n176_
.subckt no2_x1 i0=$abc$95264$new_n176_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73856
.subckt nxr2_x1 i0=Data[2] i1=$abc$95264$auto$ff.cc:678:flip_bits$73860 nq=$abc$95264$new_n178_
.subckt na2_x1 i0=$abc$95264$new_n178_ i1=Enable nq=$abc$95264$new_n179_
.subckt nxr2_x1 i0=$abc$95264$new_n179_ i1=Crc[24] nq=$abc$95264$new_n180_
.subckt no2_x1 i0=$abc$95264$new_n180_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73850
.subckt nxr2_x1 i0=Data[1] i1=$abc$95264$auto$ff.cc:678:flip_bits$73854 nq=$abc$95264$new_n182_
.subckt a2_x2 i0=$abc$95264$new_n182_ i1=Enable q=$abc$95264$new_n183_
.subckt na2_x1 i0=$abc$95264$new_n182_ i1=Enable nq=$abc$95264$new_n184_
.subckt nxr2_x1 i0=$abc$95264$new_n183_ i1=$abc$95264$auto$ff.cc:678:flip_bits$73818 nq=$abc$95264$new_n185_
.subckt no2_x1 i0=$abc$95264$new_n185_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73844
.subckt nxr2_x1 i0=Data[0] i1=$abc$95264$auto$ff.cc:678:flip_bits$73848 nq=$abc$95264$new_n187_
.subckt xr2_x1 i0=$abc$95264$new_n187_ i1=$abc$95264$new_n174_ q=$abc$95264$new_n188_
.subckt a2_x2 i0=$abc$95264$new_n187_ i1=Enable q=$abc$95264$new_n189_
.subckt na3_x1 i0=$abc$95264$new_n188_ i1=Enable i2=$abc$95264$auto$ff.cc:678:flip_bits$73812 nq=$abc$95264$new_n190_
.subckt oa22_x2 i0=$abc$95264$new_n188_ i1=Enable i2=$abc$95264$auto$ff.cc:678:flip_bits$73812 q=$abc$95264$new_n191_
.subckt a3_x2 i0=$abc$95264$new_n191_ i1=$abc$95264$new_n190_ i2=$abc$95264$new_n170_ q=$abc$95264$auto$rtlil.cc:2506:NotGate$73838
.subckt nxr2_x1 i0=$abc$95264$auto$ff.cc:678:flip_bits$73860 i1=$abc$95264$auto$ff.cc:678:flip_bits$73866 nq=$abc$95264$new_n193_
.subckt xr2_x1 i0=Data[3] i1=Data[2] q=$abc$95264$new_n194_
.subckt xr2_x1 i0=$abc$95264$new_n194_ i1=$abc$95264$new_n193_ q=$abc$95264$new_n195_
.subckt nxr2_x1 i0=$abc$95264$new_n194_ i1=$abc$95264$new_n193_ nq=$abc$95264$new_n196_
.subckt na2_x1 i0=$abc$95264$new_n196_ i1=Enable nq=$abc$95264$new_n197_
.subckt nxr2_x1 i0=$abc$95264$new_n197_ i1=Crc[21] nq=$abc$95264$new_n198_
.subckt no2_x1 i0=$abc$95264$new_n198_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73832
.subckt xr2_x1 i0=Data[2] i1=Data[1] q=$abc$95264$new_n200_
.subckt nxr2_x1 i0=$abc$95264$auto$ff.cc:678:flip_bits$73854 i1=$abc$95264$auto$ff.cc:678:flip_bits$73860 nq=$abc$95264$new_n201_
.subckt nxr2_x1 i0=$abc$95264$new_n201_ i1=$abc$95264$new_n200_ nq=$abc$95264$new_n202_
.subckt na2_x1 i0=$abc$95264$new_n202_ i1=Enable nq=$abc$95264$new_n203_
.subckt nxr2_x1 i0=$abc$95264$new_n203_ i1=Crc[20] nq=$abc$95264$new_n204_
.subckt no2_x1 i0=$abc$95264$new_n204_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73826
.subckt na2_x1 i0=$abc$95264$new_n187_ i1=$abc$95264$new_n182_ nq=$abc$95264$new_n206_
.subckt ao22_x2 i0=$abc$95264$new_n183_ i1=$abc$95264$new_n189_ i2=$abc$95264$new_n206_ q=$abc$95264$new_n207_
.subckt nxr2_x1 i0=$abc$95264$new_n207_ i1=$abc$95264$auto$ff.cc:678:flip_bits$73794 nq=$abc$95264$new_n208_
.subckt no2_x1 i0=$abc$95264$new_n208_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73820
.subckt nxr2_x1 i0=$abc$95264$new_n189_ i1=$abc$95264$auto$ff.cc:678:flip_bits$73788 nq=$abc$95264$new_n210_
.subckt no2_x1 i0=$abc$95264$new_n210_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73814
.subckt no2_x1 i0=Initialize i1=Crc[17] nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73808
.subckt no2_x1 i0=Initialize i1=Crc[16] nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73802
.subckt nxr2_x1 i0=$abc$95264$new_n175_ i1=Crc[15] nq=$abc$95264$new_n214_
.subckt no2_x1 i0=$abc$95264$new_n214_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73796
.subckt nxr2_x1 i0=$abc$95264$new_n179_ i1=Crc[14] nq=$abc$95264$new_n216_
.subckt no2_x1 i0=$abc$95264$new_n216_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73790
.subckt nxr2_x1 i0=$abc$95264$new_n183_ i1=$abc$95264$auto$ff.cc:678:flip_bits$73758 nq=$abc$95264$new_n218_
.subckt no2_x1 i0=$abc$95264$new_n218_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73784
.subckt nxr2_x1 i0=$abc$95264$new_n189_ i1=$abc$95264$auto$ff.cc:678:flip_bits$73752 nq=$abc$95264$new_n220_
.subckt no2_x1 i0=$abc$95264$new_n220_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73778
.subckt nxr2_x1 i0=$abc$95264$new_n175_ i1=Crc[11] nq=$abc$95264$new_n222_
.subckt no2_x1 i0=$abc$95264$new_n222_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73772
.subckt nxr2_x1 i0=$abc$95264$new_n197_ i1=Crc[10] nq=$abc$95264$new_n224_
.subckt no2_x1 i0=$abc$95264$new_n224_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73766
.subckt a2_x2 i0=$abc$95264$new_n196_ i1=$abc$95264$new_n182_ q=$abc$95264$new_n226_
.subckt ao22_x2 i0=$abc$95264$new_n169_ i1=$abc$95264$new_n195_ i2=$abc$95264$new_n184_ q=$abc$95264$new_n227_
.subckt no3_x1 i0=$abc$95264$new_n227_ i1=$abc$95264$new_n226_ i2=Crc[9] nq=$abc$95264$new_n228_
.subckt ao22_x2 i0=$abc$95264$new_n227_ i1=$abc$95264$new_n226_ i2=Crc[9] q=$abc$95264$new_n229_
.subckt no3_x1 i0=$abc$95264$new_n229_ i1=$abc$95264$new_n228_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73760
.subckt nxr2_x1 i0=$abc$95264$new_n202_ i1=$abc$95264$new_n187_ nq=$abc$95264$new_n231_
.subckt no3_x1 i0=$abc$95264$new_n231_ i1=$abc$95264$new_n169_ i2=Crc[8] nq=$abc$95264$new_n232_
.subckt ao22_x2 i0=$abc$95264$new_n231_ i1=$abc$95264$new_n169_ i2=Crc[8] q=$abc$95264$new_n233_
.subckt no3_x1 i0=$abc$95264$new_n233_ i1=$abc$95264$new_n232_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73754
.subckt nxr2_x1 i0=$abc$95264$new_n188_ i1=$abc$95264$new_n182_ nq=$abc$95264$new_n235_
.subckt no3_x1 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[7] nq=$abc$95264$new_n236_
.subckt ao22_x2 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[7] q=$abc$95264$new_n237_
.subckt no3_x1 i0=$abc$95264$new_n237_ i1=$abc$95264$new_n236_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73748
.subckt nxr2_x1 i0=$abc$95264$new_n196_ i1=$abc$95264$new_n187_ nq=$abc$95264$new_n239_
.subckt no3_x1 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[6] nq=$abc$95264$new_n240_
.subckt ao22_x2 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[6] q=$abc$95264$new_n241_
.subckt no3_x1 i0=$abc$95264$new_n241_ i1=$abc$95264$new_n240_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73742
.subckt nxr2_x1 i0=$abc$95264$new_n203_ i1=Crc[5] nq=$abc$95264$new_n243_
.subckt no2_x1 i0=$abc$95264$new_n243_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73736
.subckt no3_x1 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[4] nq=$abc$95264$new_n245_
.subckt ao22_x2 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[4] q=$abc$95264$new_n246_
.subckt no3_x1 i0=$abc$95264$new_n246_ i1=$abc$95264$new_n245_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73730
.subckt no3_x1 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[3] nq=$abc$95264$new_n248_
.subckt ao22_x2 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[3] q=$abc$95264$new_n249_
.subckt no3_x1 i0=$abc$95264$new_n249_ i1=$abc$95264$new_n248_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73724
.subckt nxr2_x1 i0=$abc$95264$new_n203_ i1=Crc[2] nq=$abc$95264$new_n251_
.subckt no2_x1 i0=$abc$95264$new_n251_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73718
.subckt no3_x1 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[1] nq=$abc$95264$new_n253_
.subckt ao22_x2 i0=$abc$95264$new_n235_ i1=$abc$95264$new_n169_ i2=Crc[1] q=$abc$95264$new_n254_
.subckt no3_x1 i0=$abc$95264$new_n254_ i1=$abc$95264$new_n253_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73712
.subckt no3_x1 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[0] nq=$abc$95264$new_n256_
.subckt ao22_x2 i0=$abc$95264$new_n239_ i1=$abc$95264$new_n169_ i2=Crc[0] q=$abc$95264$new_n257_
.subckt no3_x1 i0=$abc$95264$new_n257_ i1=$abc$95264$new_n256_ i2=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73706
.subckt ao22_x2 i0=$abc$95264$new_n227_ i1=$abc$95264$new_n226_ i2=$abc$95264$new_n170_ q=$abc$95264$auto$rtlil.cc:2506:NotGate$73700
.subckt ao22_x2 i0=$abc$95264$new_n169_ i1=$abc$95264$new_n231_ i2=$abc$95264$new_n170_ q=$abc$95264$auto$rtlil.cc:2506:NotGate$73694
.subckt no2_x1 i0=$abc$95264$new_n207_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73688
.subckt no2_x1 i0=$abc$95264$new_n189_ i1=Initialize nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73682
.subckt na4_x1 i0=Crc[8] i1=$abc$95264$auto$ff.cc:678:flip_bits$73734 i2=Crc[10] i3=Crc[11] nq=$abc$95264$new_n263_
.subckt na4_x1 i0=Crc[12] i1=$abc$95264$auto$ff.cc:678:flip_bits$73758 i2=Crc[14] i3=Crc[15] nq=$abc$95264$new_n264_
.subckt na4_x1 i0=Crc[0] i1=Crc[1] i2=$abc$95264$auto$ff.cc:678:flip_bits$73692 i3=Crc[3] nq=$abc$95264$new_n265_
.subckt na4_x1 i0=Crc[4] i1=Crc[5] i2=Crc[6] i3=$abc$95264$auto$ff.cc:678:flip_bits$73722 nq=$abc$95264$new_n266_
.subckt no4_x1 i0=$abc$95264$new_n266_ i1=$abc$95264$new_n265_ i2=$abc$95264$new_n264_ i3=$abc$95264$new_n263_ nq=$abc$95264$new_n267_
.subckt na4_x1 i0=Crc[24] i1=Crc[25] i2=Crc[26] i3=$abc$95264$auto$ff.cc:678:flip_bits$73842 nq=$abc$95264$new_n268_
.subckt na4_x1 i0=$abc$95264$auto$ff.cc:678:flip_bits$73848 i1=$abc$95264$auto$ff.cc:678:flip_bits$73854 i2=Crc[30] i3=Crc[31] nq=$abc$95264$new_n269_
.subckt na4_x1 i0=$abc$95264$auto$ff.cc:678:flip_bits$73776 i1=$abc$95264$auto$ff.cc:678:flip_bits$73782 i2=Crc[18] i3=$abc$95264$auto$ff.cc:678:flip_bits$73794 nq=$abc$95264$new_n270_
.subckt na4_x1 i0=$abc$95264$auto$ff.cc:678:flip_bits$73800 i1=$abc$95264$auto$ff.cc:678:flip_bits$73806 i2=$abc$95264$auto$ff.cc:678:flip_bits$73812 i3=$abc$95264$auto$ff.cc:678:flip_bits$73818 nq=$abc$95264$new_n271_
.subckt no4_x1 i0=$abc$95264$new_n271_ i1=$abc$95264$new_n270_ i2=$abc$95264$new_n269_ i3=$abc$95264$new_n268_ nq=$abc$95264$new_n272_
.subckt na2_x1 i0=$abc$95264$new_n272_ i1=$abc$95264$new_n267_ nq=CrcError
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73691
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73697
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73703
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73709
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73715
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73721
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73727
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73733
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73739
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73745
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73751
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73757
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73763
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73769
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73775
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73781
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73787
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73793
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73799
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73805
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73811
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73817
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73823
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73829
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73835
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73841
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73847
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73853
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73859
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73865
.subckt inv_x1 i=Reset nq=$abc$95264$auto$rtlil.cc:2506:NotGate$73871
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73682 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73685 q=$abc$95264$auto$ff.cc:678:flip_bits$73680
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73688 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73691 q=$abc$95264$auto$ff.cc:678:flip_bits$73686
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73694 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73697 q=$abc$95264$auto$ff.cc:678:flip_bits$73692
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73700 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73703 q=$abc$95264$auto$ff.cc:678:flip_bits$73698
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73706 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73709 q=$abc$95264$auto$ff.cc:678:flip_bits$73704
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73712 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73715 q=$abc$95264$auto$ff.cc:678:flip_bits$73710
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73718 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73721 q=$abc$95264$auto$ff.cc:678:flip_bits$73716
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73724 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73727 q=$abc$95264$auto$ff.cc:678:flip_bits$73722
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73730 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73733 q=$abc$95264$auto$ff.cc:678:flip_bits$73728
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73736 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73739 q=$abc$95264$auto$ff.cc:678:flip_bits$73734
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73742 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73745 q=$abc$95264$auto$ff.cc:678:flip_bits$73740
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73748 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73751 q=$abc$95264$auto$ff.cc:678:flip_bits$73746
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73754 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73757 q=$abc$95264$auto$ff.cc:678:flip_bits$73752
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73760 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73763 q=$abc$95264$auto$ff.cc:678:flip_bits$73758
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73766 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73769 q=$abc$95264$auto$ff.cc:678:flip_bits$73764
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73772 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73775 q=$abc$95264$auto$ff.cc:678:flip_bits$73770
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73778 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73781 q=$abc$95264$auto$ff.cc:678:flip_bits$73776
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73784 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73787 q=$abc$95264$auto$ff.cc:678:flip_bits$73782
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73790 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73793 q=$abc$95264$auto$ff.cc:678:flip_bits$73788
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73796 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73799 q=$abc$95264$auto$ff.cc:678:flip_bits$73794
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73802 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73805 q=$abc$95264$auto$ff.cc:678:flip_bits$73800
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73808 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73811 q=$abc$95264$auto$ff.cc:678:flip_bits$73806
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73814 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73817 q=$abc$95264$auto$ff.cc:678:flip_bits$73812
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73820 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73823 q=$abc$95264$auto$ff.cc:678:flip_bits$73818
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73826 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73829 q=$abc$95264$auto$ff.cc:678:flip_bits$73824
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73832 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73835 q=$abc$95264$auto$ff.cc:678:flip_bits$73830
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73838 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73841 q=$abc$95264$auto$ff.cc:678:flip_bits$73836
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73844 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73847 q=$abc$95264$auto$ff.cc:678:flip_bits$73842
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73850 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73853 q=$abc$95264$auto$ff.cc:678:flip_bits$73848
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73856 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73859 q=$abc$95264$auto$ff.cc:678:flip_bits$73854
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73862 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73865 q=$abc$95264$auto$ff.cc:678:flip_bits$73860
.subckt sff1r_x4 ck=Clk i=$abc$95264$auto$rtlil.cc:2506:NotGate$73868 nrst=$abc$95264$auto$rtlil.cc:2506:NotGate$73871 q=$abc$95264$auto$ff.cc:678:flip_bits$73866
.names Crc[16] CrcNext[20]
1 1
.names Crc[17] CrcNext[21]
1 1
.names Crc[26] CrcNext[30]
1 1
.names Crc[27] CrcNext[31]
1 1
.end

.model eth_maccontrol
.inputs MTxClk MRxClk TxReset RxReset TPauseRq TxDataIn[0] TxDataIn[1] TxDataIn[2] TxDataIn[3] TxDataIn[4] TxDataIn[5] TxDataIn[6] TxDataIn[7] TxStartFrmIn TxUsedDataIn TxEndFrmIn TxDoneIn TxAbortIn RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm ReceiveEnd ReceivedPacketGood ReceivedLengthOK TxFlow RxFlow DlyCrcEn TxPauseTV[0] TxPauseTV[1] TxPauseTV[2] TxPauseTV[3] TxPauseTV[4] TxPauseTV[5] TxPauseTV[6] TxPauseTV[7] TxPauseTV[8] TxPauseTV[9] TxPauseTV[10] TxPauseTV[11] TxPauseTV[12] TxPauseTV[13] TxPauseTV[14] TxPauseTV[15] MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] PadIn CrcEnIn r_PassAll RxStatusWriteLatched_sync2
.outputs PadOut CrcEnOut TxDataOut[0] TxDataOut[1] TxDataOut[2] TxDataOut[3] TxDataOut[4] TxDataOut[5] TxDataOut[6] TxDataOut[7] TxStartFrmOut TxEndFrmOut TxDoneOut TxAbortOut TxUsedDataOut WillSendControlFrame TxCtrlEndFrm ReceivedPauseFrm ControlFrmAddressOK SetPauseTimer
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=TxUsedDataOutDetected nq=$abc$95433$new_n59_
.subckt inv_x1 i=TxAbortIn nq=$abc$95433$new_n60_
.subckt inv_x1 i=TxStartFrmIn nq=$abc$95433$new_n61_
.subckt inv_x1 i=TxUsedDataIn nq=$abc$95433$new_n62_
.subckt inv_x1 i=TxDoneIn nq=$abc$95433$new_n63_
.subckt inv_x1 i=TxReset nq=$abc$95433$auto$rtlil.cc:2506:NotGate$73875
.subckt no2_x1 i0=CtrlMux i1=$abc$95433$new_n62_ nq=TxUsedDataOut
.subckt no2_x1 i0=TxDoneIn i1=TxAbortIn nq=$abc$95433$new_n66_
.subckt ao22_x2 i0=TxUsedDataOutDetected i1=TxUsedDataOut i2=$abc$95433$new_n66_ q=$abc$95433$auto$rtlil.cc:2515:MuxGate$73885
.subckt no3_x1 i0=$abc$95433$new_n60_ i1=TxAbortInLatched i2=$abc$95433$new_n59_ nq=$abc$95433$new_n68_
.subckt ao22_x2 i0=MuxedAbort i1=$abc$95433$new_n68_ i2=$abc$95433$new_n61_ q=$abc$95433$auto$rtlil.cc:2515:MuxGate$73881
.subckt no3_x1 i0=TxDoneInLatched i1=$abc$95433$new_n63_ i2=$abc$95433$new_n59_ nq=$abc$95433$new_n70_
.subckt ao22_x2 i0=MuxedDone i1=$abc$95433$new_n70_ i2=$abc$95433$new_n61_ q=$abc$95433$auto$rtlil.cc:2515:MuxGate$73873
.subckt no3_x1 i0=Pause i1=CtrlMux i2=$abc$95433$new_n61_ nq=$abc$95433$new_n72_
.subckt oa22_x2 i0=CtrlMux i1=TxCtrlStartFrm i2=$abc$95433$new_n72_ q=TxStartFrmOut
.subckt mx2_x2 cmd=CtrlMux i0=TxEndFrmIn i1=TxCtrlEndFrm q=TxEndFrmOut
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[0] i1=ControlData[0] q=TxDataOut[0]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[1] i1=ControlData[1] q=TxDataOut[1]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[2] i1=ControlData[2] q=TxDataOut[2]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[3] i1=ControlData[3] q=TxDataOut[3]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[4] i1=ControlData[4] q=TxDataOut[4]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[5] i1=ControlData[5] q=TxDataOut[5]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[6] i1=ControlData[6] q=TxDataOut[6]
.subckt mx2_x2 cmd=CtrlMux i0=TxDataIn[7] i1=ControlData[7] q=TxDataOut[7]
.subckt no2_x1 i0=BlockTxDone i1=TxStartFrmIn nq=$abc$95433$new_n83_
.subckt mx2_x2 cmd=CtrlMux i0=TxDoneIn i1=MuxedDone q=$abc$95433$new_n84_
.subckt a2_x2 i0=$abc$95433$new_n84_ i1=$abc$95433$new_n83_ q=TxDoneOut
.subckt mx2_x2 cmd=CtrlMux i0=TxAbortIn i1=MuxedAbort q=$abc$95433$new_n86_
.subckt a2_x2 i0=$abc$95433$new_n86_ i1=$abc$95433$new_n83_ q=TxAbortOut
.subckt o2_x2 i0=PadIn i1=SendingCtrlFrm q=PadOut
.subckt o2_x2 i0=CrcEnIn i1=SendingCtrlFrm q=CrcEnOut
.subckt inv_x1 i=TxReset nq=$abc$95433$auto$rtlil.cc:2506:NotGate$73877
.subckt inv_x1 i=TxReset nq=$abc$95433$auto$rtlil.cc:2506:NotGate$73879
.subckt inv_x1 i=TxReset nq=$abc$95433$auto$rtlil.cc:2506:NotGate$73883
.subckt inv_x1 i=TxReset nq=$abc$95433$auto$rtlil.cc:2506:NotGate$73887
.subckt sff1r_x4 ck=MTxClk i=$abc$95433$auto$rtlil.cc:2515:MuxGate$73873 nrst=$abc$95433$auto$rtlil.cc:2506:NotGate$73875 q=MuxedDone
.subckt sff1r_x4 ck=MTxClk i=TxAbortIn nrst=$abc$95433$auto$rtlil.cc:2506:NotGate$73877 q=TxAbortInLatched
.subckt sff1r_x4 ck=MTxClk i=TxDoneIn nrst=$abc$95433$auto$rtlil.cc:2506:NotGate$73879 q=TxDoneInLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$95433$auto$rtlil.cc:2515:MuxGate$73881 nrst=$abc$95433$auto$rtlil.cc:2506:NotGate$73883 q=MuxedAbort
.subckt sff1r_x4 ck=MTxClk i=$abc$95433$auto$rtlil.cc:2515:MuxGate$73885 nrst=$abc$95433$auto$rtlil.cc:2506:NotGate$73887 q=TxUsedDataOutDetected
.subckt eth_receivecontrol AddressOK=ControlFrmAddressOK DlyCrcEn=DlyCrcEn MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MRxClk=MRxClk MTxClk=MTxClk Pause=Pause ReceiveEnd=ReceiveEnd ReceivedLengthOK=ReceivedLengthOK ReceivedPacketGood=ReceivedPacketGood ReceivedPauseFrm=ReceivedPauseFrm RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm RxFlow=RxFlow RxReset=RxReset RxStartFrm=RxStartFrm RxStatusWriteLatched_sync2=RxStatusWriteLatched_sync2 RxValid=RxValid SetPauseTimer=SetPauseTimer TxAbortIn=TxAbortIn TxDoneIn=TxDoneIn TxReset=TxReset TxStartFrmOut=TxStartFrmOut TxUsedDataOutDetected=TxUsedDataOutDetected r_PassAll=r_PassAll
.subckt eth_transmitcontrol BlockTxDone=BlockTxDone ControlData[0]=ControlData[0] ControlData[1]=ControlData[1] ControlData[2]=ControlData[2] ControlData[3]=ControlData[3] ControlData[4]=ControlData[4] ControlData[5]=ControlData[5] ControlData[6]=ControlData[6] ControlData[7]=ControlData[7] CtrlMux=CtrlMux DlyCrcEn=DlyCrcEn MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MTxClk=MTxClk SendingCtrlFrm=SendingCtrlFrm TPauseRq=TPauseRq TxAbortIn=TxAbortIn TxCtrlEndFrm=TxCtrlEndFrm TxCtrlStartFrm=TxCtrlStartFrm TxDoneIn=TxDoneIn TxFlow=TxFlow TxPauseTV[0]=TxPauseTV[0] TxPauseTV[1]=TxPauseTV[1] TxPauseTV[2]=TxPauseTV[2] TxPauseTV[3]=TxPauseTV[3] TxPauseTV[4]=TxPauseTV[4] TxPauseTV[5]=TxPauseTV[5] TxPauseTV[6]=TxPauseTV[6] TxPauseTV[7]=TxPauseTV[7] TxPauseTV[8]=TxPauseTV[8] TxPauseTV[9]=TxPauseTV[9] TxPauseTV[10]=TxPauseTV[10] TxPauseTV[11]=TxPauseTV[11] TxPauseTV[12]=TxPauseTV[12] TxPauseTV[13]=TxPauseTV[13] TxPauseTV[14]=TxPauseTV[14] TxPauseTV[15]=TxPauseTV[15] TxReset=TxReset TxStartFrmIn=TxStartFrmIn TxUsedDataIn=TxUsedDataIn TxUsedDataOut=TxUsedDataOut TxUsedDataOutDetected=TxUsedDataOutDetected WillSendControlFrame=WillSendControlFrame
.end

.model eth_macstatus
.inputs MRxClk Reset RxCrcError MRxErr MRxDV RxStateSFD RxStateData[0] RxStateData[1] RxStatePreamble RxStateIdle Transmitting RxByteCnt[0] RxByteCnt[1] RxByteCnt[2] RxByteCnt[3] RxByteCnt[4] RxByteCnt[5] RxByteCnt[6] RxByteCnt[7] RxByteCnt[8] RxByteCnt[9] RxByteCnt[10] RxByteCnt[11] RxByteCnt[12] RxByteCnt[13] RxByteCnt[14] RxByteCnt[15] RxByteCntEq0 RxByteCntGreat2 RxByteCntMaxFrame MRxD[0] MRxD[1] MRxD[2] MRxD[3] Collision CollValid[0] CollValid[1] CollValid[2] CollValid[3] CollValid[4] CollValid[5] r_RecSmall r_MinFL[0] r_MinFL[1] r_MinFL[2] r_MinFL[3] r_MinFL[4] r_MinFL[5] r_MinFL[6] r_MinFL[7] r_MinFL[8] r_MinFL[9] r_MinFL[10] r_MinFL[11] r_MinFL[12] r_MinFL[13] r_MinFL[14] r_MinFL[15] r_MaxFL[0] r_MaxFL[1] r_MaxFL[2] r_MaxFL[3] r_MaxFL[4] r_MaxFL[5] r_MaxFL[6] r_MaxFL[7] r_MaxFL[8] r_MaxFL[9] r_MaxFL[10] r_MaxFL[11] r_MaxFL[12] r_MaxFL[13] r_MaxFL[14] r_MaxFL[15] r_HugEn StartTxDone StartTxAbort RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] MTxClk MaxCollisionOccured LateCollision DeferIndication RstDeferLatched TxStartFrm StatePreamble StateData[0] StateData[1] CarrierSense TxUsedData Loopback r_FullD
.outputs ReceivedLengthOK ReceiveEnd ReceivedPacketGood InvalidSymbol LatchedCrcError RxLateCollision ShortFrame DribbleNibble ReceivedPacketTooBig LoadRxStatus RetryCntLatched[0] RetryCntLatched[1] RetryCntLatched[2] RetryCntLatched[3] RetryLimit LateCollLatched DeferLatched CarrierSenseLost LatchedMRxErr
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=LatchedCrcError nq=ReceivedPacketGood
.subckt inv_x1 i=MRxDV nq=$abc$95469$new_n145_
.subckt inv_x1 i=MRxD[2] nq=$abc$95469$new_n146_
.subckt inv_x1 i=LoadRxStatus nq=$abc$95469$new_n147_
.subckt inv_x1 i=RxByteCnt[0] nq=$abc$95469$new_n148_
.subckt inv_x1 i=RxByteCnt[1] nq=$abc$95469$new_n149_
.subckt inv_x1 i=RxByteCnt[2] nq=$abc$95469$new_n150_
.subckt inv_x1 i=RxByteCnt[3] nq=$abc$95469$new_n151_
.subckt inv_x1 i=RxByteCnt[4] nq=$abc$95469$new_n152_
.subckt inv_x1 i=CollValid[5] nq=$abc$95469$new_n153_
.subckt inv_x1 i=RxByteCnt[5] nq=$abc$95469$new_n154_
.subckt inv_x1 i=Collision nq=$abc$95469$new_n155_
.subckt inv_x1 i=RxStateData[1] nq=$abc$95469$new_n156_
.subckt inv_x1 i=RxStateIdle nq=$abc$95469$new_n157_
.subckt inv_x1 i=RstDeferLatched nq=$abc$95469$new_n158_
.subckt inv_x1 i=TxStartFrm nq=$abc$95469$new_n159_
.subckt inv_x1 i=RxByteCnt[15] nq=$abc$95469$new_n160_
.subckt inv_x1 i=r_MaxFL[14] nq=$abc$95469$new_n161_
.subckt inv_x1 i=RxByteCnt[13] nq=$abc$95469$new_n162_
.subckt inv_x1 i=RxByteCnt[12] nq=$abc$95469$new_n163_
.subckt inv_x1 i=RxByteCnt[11] nq=$abc$95469$new_n164_
.subckt inv_x1 i=RxByteCnt[10] nq=$abc$95469$new_n165_
.subckt inv_x1 i=RxByteCnt[9] nq=$abc$95469$new_n166_
.subckt inv_x1 i=RxByteCnt[8] nq=$abc$95469$new_n167_
.subckt inv_x1 i=RxByteCnt[7] nq=$abc$95469$new_n168_
.subckt inv_x1 i=RxByteCnt[6] nq=$abc$95469$new_n169_
.subckt inv_x1 i=r_MaxFL[1] nq=$abc$95469$new_n170_
.subckt inv_x1 i=r_MinFL[0] nq=$abc$95469$new_n171_
.subckt inv_x1 i=r_MinFL[5] nq=$abc$95469$new_n172_
.subckt inv_x1 i=r_MinFL[14] nq=$abc$95469$new_n173_
.subckt inv_x1 i=r_MinFL[9] nq=$abc$95469$new_n174_
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73891
.subckt no2_x1 i0=RxStateSFD i1=RxStateData[0] nq=$abc$95469$new_n176_
.subckt no2_x1 i0=RxByteCntEq0 i1=RxStateSFD nq=$abc$95469$new_n177_
.subckt oa22_x2 i0=RxCrcError i1=$abc$95469$new_n177_ i2=$abc$95469$new_n176_ q=$abc$95469$new_n178_
.subckt ao22_x2 i0=LatchedCrcError i1=RxStateData[0] i2=$abc$95469$new_n178_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73955
.subckt na2_x1 i0=MRxDV i1=MRxErr nq=$abc$95469$new_n180_
.subckt na2_x1 i0=MRxD[3] i1=MRxD[1] nq=$abc$95469$new_n181_
.subckt no4_x1 i0=$abc$95469$new_n181_ i1=$abc$95469$new_n180_ i2=$abc$95469$new_n146_ i3=MRxD[0] nq=$abc$95469$new_n182_
.subckt oa22_x2 i0=InvalidSymbol i1=$abc$95469$new_n147_ i2=$abc$95469$new_n182_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73951
.subckt no2_x1 i0=r_RecSmall i1=$abc$95469$auto$ff.cc:678:flip_bits$73932 nq=$abc$95469$new_n184_
.subckt no3_x1 i0=$abc$95469$new_n184_ i1=r_FullD i2=$abc$95469$new_n155_ nq=$abc$95469$new_n185_
.subckt ao22_x2 i0=RxLateCollision i1=$abc$95469$new_n185_ i2=$abc$95469$new_n147_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73941
.subckt no2_x1 i0=$abc$95469$new_n149_ i1=CollValid[1] nq=$abc$95469$new_n187_
.subckt na2_x1 i0=RxByteCnt[5] i1=$abc$95469$new_n153_ nq=$abc$95469$new_n188_
.subckt na2_x1 i0=$abc$95469$new_n149_ i1=CollValid[1] nq=$abc$95469$new_n189_
.subckt na2_x1 i0=$abc$95469$new_n150_ i1=CollValid[2] nq=$abc$95469$new_n190_
.subckt na2_x1 i0=$abc$95469$new_n148_ i1=CollValid[0] nq=$abc$95469$new_n191_
.subckt nxr2_x1 i0=RxByteCnt[3] i1=CollValid[3] nq=$abc$95469$new_n192_
.subckt ao22_x2 i0=CollValid[2] i1=$abc$95469$new_n150_ i2=$abc$95469$new_n192_ q=$abc$95469$new_n193_
.subckt ao22_x2 i0=$abc$95469$new_n153_ i1=RxByteCnt[5] i2=$abc$95469$new_n193_ q=$abc$95469$new_n194_
.subckt nxr2_x1 i0=RxByteCnt[4] i1=CollValid[4] nq=$abc$95469$new_n195_
.subckt na3_x1 i0=$abc$95469$new_n195_ i1=$abc$95469$new_n191_ i2=$abc$95469$new_n188_ nq=$abc$95469$new_n196_
.subckt no4_x1 i0=$abc$95469$new_n196_ i1=$abc$95469$new_n187_ i2=$abc$95469$new_n156_ i3=Collision nq=$abc$95469$new_n197_
.subckt ao22_x2 i0=CollValid[0] i1=$abc$95469$new_n148_ i2=$abc$95469$new_n189_ q=$abc$95469$new_n198_
.subckt a4_x2 i0=$abc$95469$new_n198_ i1=$abc$95469$new_n197_ i2=$abc$95469$new_n194_ i3=$abc$95469$new_n190_ q=$abc$95469$new_n199_
.subckt oa22_x2 i0=$abc$95469$auto$ff.cc:678:flip_bits$73932 i1=$abc$95469$new_n157_ i2=$abc$95469$new_n199_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73937
.subckt no2_x1 i0=$abc$95469$new_n156_ i1=MRxDV nq=$abc$95469$new_n201_
.subckt ao22_x2 i0=$abc$95469$new_n145_ i1=RxByteCntMaxFrame i2=RxStateData[0] q=$abc$95469$new_n202_
.subckt no2_x1 i0=$abc$95469$new_n202_ i1=$abc$95469$new_n201_ nq=$abc$95469$new_n203_
.subckt inv_x1 i=$abc$95469$new_n203_ nq=TakeSample
.subckt no2_x1 i0=TakeSample i1=LoadRxStatus nq=$abc$95469$new_n205_
.subckt na2_x1 i0=r_MinFL[15] i1=$abc$95469$new_n160_ nq=$abc$95469$new_n206_
.subckt ao22_x2 i0=RxByteCnt[14] i1=$abc$95469$new_n173_ i2=$abc$95469$new_n206_ q=$abc$95469$new_n207_
.subckt no2_x1 i0=r_MinFL[15] i1=$abc$95469$new_n160_ nq=$abc$95469$new_n208_
.subckt na2_x1 i0=$abc$95469$new_n173_ i1=RxByteCnt[14] nq=$abc$95469$new_n209_
.subckt ao22_x2 i0=$abc$95469$new_n160_ i1=r_MinFL[15] i2=$abc$95469$new_n209_ q=$abc$95469$new_n210_
.subckt na2_x1 i0=$abc$95469$new_n210_ i1=$abc$95469$new_n207_ nq=$abc$95469$new_n211_
.subckt na2_x1 i0=r_MinFL[13] i1=$abc$95469$new_n162_ nq=$abc$95469$new_n212_
.subckt na2_x1 i0=r_MinFL[12] i1=$abc$95469$new_n163_ nq=$abc$95469$new_n213_
.subckt a2_x2 i0=$abc$95469$new_n213_ i1=$abc$95469$new_n212_ q=$abc$95469$new_n214_
.subckt inv_x1 i=$abc$95469$new_n214_ nq=$abc$95469$new_n215_
.subckt no2_x1 i0=r_MinFL[13] i1=$abc$95469$new_n162_ nq=$abc$95469$new_n216_
.subckt no2_x1 i0=r_MinFL[12] i1=$abc$95469$new_n163_ nq=$abc$95469$new_n217_
.subckt no4_x1 i0=$abc$95469$new_n217_ i1=$abc$95469$new_n216_ i2=$abc$95469$new_n215_ i3=$abc$95469$new_n211_ nq=$abc$95469$new_n218_
.subckt na2_x1 i0=r_MinFL[11] i1=$abc$95469$new_n164_ nq=$abc$95469$new_n219_
.subckt na2_x1 i0=r_MinFL[10] i1=$abc$95469$new_n165_ nq=$abc$95469$new_n220_
.subckt na2_x1 i0=$abc$95469$new_n220_ i1=$abc$95469$new_n219_ nq=$abc$95469$new_n221_
.subckt no2_x1 i0=r_MinFL[11] i1=$abc$95469$new_n164_ nq=$abc$95469$new_n222_
.subckt no2_x1 i0=r_MinFL[10] i1=$abc$95469$new_n165_ nq=$abc$95469$new_n223_
.subckt na2_x1 i0=$abc$95469$new_n174_ i1=RxByteCnt[9] nq=$abc$95469$new_n224_
.subckt no3_x1 i0=$abc$95469$new_n223_ i1=$abc$95469$new_n222_ i2=$abc$95469$new_n221_ nq=$abc$95469$new_n225_
.subckt na3_x1 i0=$abc$95469$new_n225_ i1=$abc$95469$new_n224_ i2=$abc$95469$new_n218_ nq=$abc$95469$new_n226_
.subckt no2_x1 i0=r_MinFL[8] i1=$abc$95469$new_n167_ nq=$abc$95469$new_n227_
.subckt no2_x1 i0=$abc$95469$new_n174_ i1=RxByteCnt[9] nq=$abc$95469$new_n228_
.subckt oa22_x2 i0=$abc$95469$new_n167_ i1=r_MinFL[8] i2=$abc$95469$new_n228_ q=$abc$95469$new_n229_
.subckt na2_x1 i0=r_MinFL[6] i1=$abc$95469$new_n169_ nq=$abc$95469$new_n230_
.subckt xr2_x1 i0=r_MinFL[6] i1=RxByteCnt[6] q=$abc$95469$new_n231_
.subckt no2_x1 i0=r_MinFL[7] i1=$abc$95469$new_n168_ nq=$abc$95469$new_n232_
.subckt xr2_x1 i0=r_MinFL[7] i1=RxByteCnt[7] q=$abc$95469$new_n233_
.subckt oa22_x2 i0=RxByteCnt[5] i1=$abc$95469$new_n172_ i2=$abc$95469$new_n233_ q=$abc$95469$new_n234_
.subckt no2_x1 i0=$abc$95469$new_n234_ i1=$abc$95469$new_n231_ nq=$abc$95469$new_n235_
.subckt no2_x1 i0=$abc$95469$new_n172_ i1=RxByteCnt[5] nq=$abc$95469$new_n236_
.subckt oa22_x2 i0=$abc$95469$new_n152_ i1=r_MinFL[4] i2=$abc$95469$new_n236_ q=$abc$95469$new_n237_
.subckt no2_x1 i0=r_MinFL[4] i1=$abc$95469$new_n152_ nq=$abc$95469$new_n238_
.subckt no4_x1 i0=$abc$95469$new_n238_ i1=$abc$95469$new_n237_ i2=$abc$95469$new_n234_ i3=$abc$95469$new_n231_ nq=$abc$95469$new_n239_
.subckt na2_x1 i0=r_MinFL[3] i1=$abc$95469$new_n151_ nq=$abc$95469$new_n240_
.subckt na2_x1 i0=r_MinFL[2] i1=$abc$95469$new_n150_ nq=$abc$95469$new_n241_
.subckt na2_x1 i0=$abc$95469$new_n241_ i1=$abc$95469$new_n240_ nq=$abc$95469$new_n242_
.subckt o2_x2 i0=r_MinFL[3] i1=$abc$95469$new_n151_ q=$abc$95469$new_n243_
.subckt o2_x2 i0=r_MinFL[2] i1=$abc$95469$new_n150_ q=$abc$95469$new_n244_
.subckt a4_x2 i0=$abc$95469$new_n244_ i1=$abc$95469$new_n243_ i2=$abc$95469$new_n241_ i3=$abc$95469$new_n240_ q=$abc$95469$new_n245_
.subckt a2_x2 i0=r_MinFL[1] i1=$abc$95469$new_n149_ q=$abc$95469$new_n246_
.subckt na2_x1 i0=$abc$95469$new_n171_ i1=RxByteCnt[0] nq=$abc$95469$new_n247_
.subckt ao22_x2 i0=$abc$95469$new_n149_ i1=r_MinFL[1] i2=$abc$95469$new_n247_ q=$abc$95469$new_n248_
.subckt ao22_x2 i0=$abc$95469$new_n248_ i1=$abc$95469$new_n246_ i2=$abc$95469$new_n245_ q=$abc$95469$new_n249_
.subckt a2_x2 i0=$abc$95469$new_n243_ i1=$abc$95469$new_n242_ q=$abc$95469$new_n250_
.subckt ao22_x2 i0=$abc$95469$new_n250_ i1=$abc$95469$new_n249_ i2=$abc$95469$new_n239_ q=$abc$95469$new_n251_
.subckt no2_x1 i0=$abc$95469$new_n232_ i1=$abc$95469$new_n230_ nq=$abc$95469$new_n252_
.subckt oa22_x2 i0=$abc$95469$new_n168_ i1=r_MinFL[7] i2=$abc$95469$new_n252_ q=$abc$95469$new_n253_
.subckt oa22_x2 i0=$abc$95469$new_n235_ i1=$abc$95469$new_n237_ i2=$abc$95469$new_n253_ q=$abc$95469$new_n254_
.subckt no2_x1 i0=$abc$95469$new_n254_ i1=$abc$95469$new_n251_ nq=$abc$95469$new_n255_
.subckt no4_x1 i0=$abc$95469$new_n255_ i1=$abc$95469$new_n229_ i2=$abc$95469$new_n227_ i3=$abc$95469$new_n226_ nq=$abc$95469$new_n256_
.subckt ao22_x2 i0=$abc$95469$new_n222_ i1=$abc$95469$new_n220_ i2=$abc$95469$new_n219_ q=$abc$95469$new_n257_
.subckt no2_x1 i0=$abc$95469$new_n208_ i1=$abc$95469$new_n207_ nq=$abc$95469$new_n258_
.subckt no3_x1 i0=$abc$95469$new_n216_ i1=$abc$95469$new_n214_ i2=$abc$95469$new_n211_ nq=$abc$95469$new_n259_
.subckt na3_x1 i0=$abc$95469$new_n229_ i1=$abc$95469$new_n225_ i2=$abc$95469$new_n224_ nq=$abc$95469$new_n260_
.subckt na2_x1 i0=$abc$95469$new_n260_ i1=$abc$95469$new_n257_ nq=$abc$95469$new_n261_
.subckt oa22_x2 i0=$abc$95469$new_n218_ i1=$abc$95469$new_n261_ i2=$abc$95469$new_n259_ q=$abc$95469$new_n262_
.subckt no3_x1 i0=$abc$95469$new_n262_ i1=$abc$95469$new_n258_ i2=$abc$95469$new_n256_ nq=$abc$95469$new_n263_
.subckt no2_x1 i0=$abc$95469$new_n171_ i1=RxByteCnt[0] nq=$abc$95469$new_n264_
.subckt no2_x1 i0=$abc$95469$new_n264_ i1=$abc$95469$new_n246_ nq=$abc$95469$new_n265_
.subckt na4_x1 i0=$abc$95469$new_n265_ i1=$abc$95469$new_n248_ i2=$abc$95469$new_n245_ i3=$abc$95469$new_n239_ nq=$abc$95469$new_n266_
.subckt no4_x1 i0=$abc$95469$new_n266_ i1=$abc$95469$new_n229_ i2=$abc$95469$new_n227_ i3=$abc$95469$new_n226_ nq=$abc$95469$new_n267_
.subckt no2_x1 i0=$abc$95469$new_n267_ i1=$abc$95469$new_n263_ nq=$abc$95469$new_n268_
.subckt no4_x1 i0=$abc$95469$new_n267_ i1=$abc$95469$new_n263_ i2=$abc$95469$new_n203_ i3=LoadRxStatus nq=$abc$95469$new_n269_
.subckt oa22_x2 i0=ShortFrame i1=$abc$95469$new_n205_ i2=$abc$95469$new_n269_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73929
.subckt no2_x1 i0=$abc$95469$new_n201_ i1=DribbleNibble nq=$abc$95469$new_n271_
.subckt no2_x1 i0=$abc$95469$new_n271_ i1=RxStateSFD nq=$abc$95469$auto$rtlil.cc:2515:MuxGate$73925
.subckt a2_x2 i0=$abc$95469$new_n205_ i1=ReceivedPacketTooBig q=$abc$95469$new_n273_
.subckt na2_x1 i0=r_MaxFL[7] i1=$abc$95469$new_n168_ nq=$abc$95469$new_n274_
.subckt no2_x1 i0=r_MaxFL[6] i1=$abc$95469$new_n169_ nq=$abc$95469$new_n275_
.subckt na2_x1 i0=r_MaxFL[4] i1=$abc$95469$new_n152_ nq=$abc$95469$new_n276_
.subckt no2_x1 i0=r_MaxFL[3] i1=$abc$95469$new_n151_ nq=$abc$95469$new_n277_
.subckt no2_x1 i0=$abc$95469$new_n170_ i1=RxByteCnt[1] nq=$abc$95469$new_n278_
.subckt no3_x1 i0=$abc$95469$new_n278_ i1=r_MaxFL[0] i2=$abc$95469$new_n148_ nq=$abc$95469$new_n279_
.subckt no2_x1 i0=r_MaxFL[2] i1=$abc$95469$new_n150_ nq=$abc$95469$new_n280_
.subckt oa22_x2 i0=RxByteCnt[1] i1=$abc$95469$new_n170_ i2=$abc$95469$new_n280_ q=$abc$95469$new_n281_
.subckt na2_x1 i0=r_MaxFL[3] i1=$abc$95469$new_n151_ nq=$abc$95469$new_n282_
.subckt na2_x1 i0=r_MaxFL[2] i1=$abc$95469$new_n150_ nq=$abc$95469$new_n283_
.subckt a2_x2 i0=$abc$95469$new_n283_ i1=$abc$95469$new_n282_ q=$abc$95469$new_n284_
.subckt ao22_x2 i0=$abc$95469$new_n279_ i1=$abc$95469$new_n281_ i2=$abc$95469$new_n284_ q=$abc$95469$new_n285_
.subckt ao22_x2 i0=$abc$95469$new_n285_ i1=$abc$95469$new_n277_ i2=$abc$95469$new_n276_ q=$abc$95469$new_n286_
.subckt no2_x1 i0=r_MaxFL[5] i1=$abc$95469$new_n154_ nq=$abc$95469$new_n287_
.subckt no2_x1 i0=r_MaxFL[4] i1=$abc$95469$new_n152_ nq=$abc$95469$new_n288_
.subckt o2_x2 i0=$abc$95469$new_n288_ i1=$abc$95469$new_n287_ q=$abc$95469$new_n289_
.subckt na2_x1 i0=r_MaxFL[5] i1=$abc$95469$new_n154_ nq=$abc$95469$new_n290_
.subckt na2_x1 i0=r_MaxFL[6] i1=$abc$95469$new_n169_ nq=$abc$95469$new_n291_
.subckt a2_x2 i0=$abc$95469$new_n291_ i1=$abc$95469$new_n290_ q=$abc$95469$new_n292_
.subckt ao22_x2 i0=$abc$95469$new_n286_ i1=$abc$95469$new_n289_ i2=$abc$95469$new_n292_ q=$abc$95469$new_n293_
.subckt ao22_x2 i0=$abc$95469$new_n293_ i1=$abc$95469$new_n275_ i2=$abc$95469$new_n274_ q=$abc$95469$new_n294_
.subckt o2_x2 i0=r_MaxFL[11] i1=$abc$95469$new_n164_ q=$abc$95469$new_n295_
.subckt na2_x1 i0=r_MaxFL[11] i1=$abc$95469$new_n164_ nq=$abc$95469$new_n296_
.subckt nxr2_x1 i0=r_MaxFL[10] i1=RxByteCnt[10] nq=$abc$95469$new_n297_
.subckt na3_x1 i0=$abc$95469$new_n297_ i1=$abc$95469$new_n296_ i2=$abc$95469$new_n295_ nq=$abc$95469$new_n298_
.subckt na2_x1 i0=r_MaxFL[9] i1=$abc$95469$new_n166_ nq=$abc$95469$new_n299_
.subckt na2_x1 i0=$abc$95469$new_n167_ i1=r_MaxFL[8] nq=$abc$95469$new_n300_
.subckt a2_x2 i0=$abc$95469$new_n300_ i1=$abc$95469$new_n299_ q=$abc$95469$new_n301_
.subckt no2_x1 i0=r_MaxFL[7] i1=$abc$95469$new_n168_ nq=$abc$95469$new_n302_
.subckt no2_x1 i0=r_MaxFL[9] i1=$abc$95469$new_n166_ nq=$abc$95469$new_n303_
.subckt no2_x1 i0=$abc$95469$new_n167_ i1=r_MaxFL[8] nq=$abc$95469$new_n304_
.subckt ao22_x2 i0=$abc$95469$new_n166_ i1=r_MaxFL[9] i2=$abc$95469$new_n301_ q=$abc$95469$new_n305_
.subckt no3_x1 i0=$abc$95469$new_n304_ i1=$abc$95469$new_n302_ i2=$abc$95469$new_n298_ nq=$abc$95469$new_n306_
.subckt na2_x1 i0=$abc$95469$new_n306_ i1=$abc$95469$new_n305_ nq=$abc$95469$new_n307_
.subckt o3_x2 i0=$abc$95469$new_n303_ i1=$abc$95469$new_n301_ i2=$abc$95469$new_n298_ q=$abc$95469$new_n308_
.subckt na3_x1 i0=$abc$95469$new_n295_ i1=r_MaxFL[10] i2=$abc$95469$new_n165_ nq=$abc$95469$new_n309_
.subckt a3_x2 i0=$abc$95469$new_n309_ i1=$abc$95469$new_n308_ i2=$abc$95469$new_n296_ q=$abc$95469$new_n310_
.subckt ao22_x2 i0=$abc$95469$new_n294_ i1=$abc$95469$new_n307_ i2=$abc$95469$new_n310_ q=$abc$95469$new_n311_
.subckt no2_x1 i0=r_MaxFL[15] i1=$abc$95469$new_n160_ nq=$abc$95469$new_n312_
.subckt a2_x2 i0=r_MaxFL[15] i1=$abc$95469$new_n160_ q=$abc$95469$new_n313_
.subckt o2_x2 i0=$abc$95469$new_n313_ i1=$abc$95469$new_n312_ q=$abc$95469$new_n314_
.subckt xr2_x1 i0=r_MaxFL[14] i1=RxByteCnt[14] q=$abc$95469$new_n315_
.subckt na2_x1 i0=r_MaxFL[13] i1=$abc$95469$new_n162_ nq=$abc$95469$new_n316_
.subckt na2_x1 i0=$abc$95469$new_n163_ i1=r_MaxFL[12] nq=$abc$95469$new_n317_
.subckt a2_x2 i0=$abc$95469$new_n317_ i1=$abc$95469$new_n316_ q=$abc$95469$new_n318_
.subckt no2_x1 i0=r_MaxFL[13] i1=$abc$95469$new_n162_ nq=$abc$95469$new_n319_
.subckt no2_x1 i0=$abc$95469$new_n163_ i1=r_MaxFL[12] nq=$abc$95469$new_n320_
.subckt no4_x1 i0=$abc$95469$new_n320_ i1=$abc$95469$new_n319_ i2=$abc$95469$new_n315_ i3=$abc$95469$new_n314_ nq=$abc$95469$new_n321_
.subckt na2_x1 i0=$abc$95469$new_n321_ i1=$abc$95469$new_n318_ nq=$abc$95469$new_n322_
.subckt no4_x1 i0=$abc$95469$new_n319_ i1=$abc$95469$new_n318_ i2=$abc$95469$new_n315_ i3=$abc$95469$new_n314_ nq=$abc$95469$new_n323_
.subckt no3_x1 i0=$abc$95469$new_n312_ i1=$abc$95469$new_n161_ i2=RxByteCnt[14] nq=$abc$95469$new_n324_
.subckt no3_x1 i0=$abc$95469$new_n324_ i1=$abc$95469$new_n323_ i2=$abc$95469$new_n313_ nq=$abc$95469$new_n325_
.subckt ao22_x2 i0=$abc$95469$new_n311_ i1=$abc$95469$new_n322_ i2=$abc$95469$new_n325_ q=$abc$95469$new_n326_
.subckt no3_x1 i0=$abc$95469$new_n203_ i1=r_HugEn i2=LoadRxStatus nq=$abc$95469$new_n327_
.subckt oa22_x2 i0=$abc$95469$new_n327_ i1=$abc$95469$new_n326_ i2=$abc$95469$new_n273_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73921
.subckt no2_x1 i0=StartTxDone i1=StartTxAbort nq=$abc$95469$new_n329_
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=RetryCnt[3] i1=RetryCntLatched[3] q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73917
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=RetryCnt[2] i1=RetryCntLatched[2] q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73913
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=RetryCnt[1] i1=RetryCntLatched[1] q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73909
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=RetryCnt[0] i1=RetryCntLatched[0] q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73905
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=MaxCollisionOccured i1=RetryLimit q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73901
.subckt mx2_x2 cmd=$abc$95469$new_n329_ i0=LateCollision i1=LateCollLatched q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73897
.subckt oa22_x2 i0=DeferLatched i1=$abc$95469$new_n158_ i2=DeferIndication q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73893
.subckt no3_x1 i0=StatePreamble i1=StateData[0] i2=StateData[1] nq=$abc$95469$new_n337_
.subckt o4_x2 i0=Loopback i1=CarrierSense i2=r_FullD i3=Collision q=$abc$95469$new_n338_
.subckt no2_x1 i0=$abc$95469$new_n338_ i1=$abc$95469$new_n337_ nq=$abc$95469$new_n339_
.subckt oa22_x2 i0=CarrierSenseLost i1=$abc$95469$new_n159_ i2=$abc$95469$new_n339_ q=$abc$95469$auto$rtlil.cc:2515:MuxGate$73889
.subckt no4_x1 i0=RxStatePreamble i1=RxStateSFD i2=RxStateData[0] i3=RxStateData[1] nq=$abc$95469$new_n341_
.subckt ao22_x2 i0=$abc$95469$new_n157_ i1=Transmitting i2=$abc$95469$new_n341_ q=$abc$95469$new_n342_
.subckt no2_x1 i0=$abc$95469$new_n342_ i1=$abc$95469$new_n180_ nq=$0\LatchedMRxErr[0:0]
.subckt no2_x1 i0=$abc$95469$new_n326_ i1=$abc$95469$new_n268_ nq=ReceivedLengthOK
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73895
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73899
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73903
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73907
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73911
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73915
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73919
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73923
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73927
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73931
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73939
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73943
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73945
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73947
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73949
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73953
.subckt inv_x1 i=Reset nq=$abc$95469$auto$rtlil.cc:2506:NotGate$73957
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73889 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73891 q=CarrierSenseLost
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73893 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73895 q=DeferLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73897 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73899 q=LateCollLatched
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73901 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73903 q=RetryLimit
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73905 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73907 q=RetryCntLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73909 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73911 q=RetryCntLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73913 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73915 q=RetryCntLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73917 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73919 q=RetryCntLatched[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73921 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73923 q=ReceivedPacketTooBig
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73925 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73927 q=DribbleNibble
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73929 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73931 q=ShortFrame
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73937 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73939 q=$abc$95469$auto$ff.cc:678:flip_bits$73932
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73941 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73943 q=RxLateCollision
.subckt sff1r_x4 ck=MRxClk i=LoadRxStatus nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73945 q=ReceiveEnd
.subckt sff1r_x4 ck=MRxClk i=TakeSample nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73947 q=LoadRxStatus
.subckt sff1r_x4 ck=MRxClk i=$0\LatchedMRxErr[0:0] nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73949 q=LatchedMRxErr
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73951 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73953 q=InvalidSymbol
.subckt sff1r_x4 ck=MRxClk i=$abc$95469$auto$rtlil.cc:2515:MuxGate$73955 nrst=$abc$95469$auto$rtlil.cc:2506:NotGate$73957 q=LatchedCrcError
.end

.model eth_miim
.inputs Clk Reset Divider[0] Divider[1] Divider[2] Divider[3] Divider[4] Divider[5] Divider[6] Divider[7] NoPre CtrlData[0] CtrlData[1] CtrlData[2] CtrlData[3] CtrlData[4] CtrlData[5] CtrlData[6] CtrlData[7] CtrlData[8] CtrlData[9] CtrlData[10] CtrlData[11] CtrlData[12] CtrlData[13] CtrlData[14] CtrlData[15] Rgad[0] Rgad[1] Rgad[2] Rgad[3] Rgad[4] Fiad[0] Fiad[1] Fiad[2] Fiad[3] Fiad[4] WCtrlData RStat ScanStat Mdi
.outputs Mdo MdoEn Mdc Busy Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] LinkFail Nvalid WCtrlDataStart RStatStart UpdateMIIRX_DATAReg
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=SyncStatMdcEn nq=$abc$95688$new_n105_
.subckt inv_x1 i=MdcEn nq=$abc$95688$new_n106_
.subckt inv_x1 i=EndBusy nq=$abc$95688$new_n107_
.subckt inv_x1 i=InProgress_q3 nq=$abc$95688$new_n108_
.subckt inv_x1 i=RStatStart_q1 nq=$abc$95688$new_n109_
.subckt inv_x1 i=WCtrlDataStart_q1 nq=$abc$95688$new_n110_
.subckt inv_x1 i=BitCounter[6] nq=$abc$95688$new_n111_
.subckt inv_x1 i=BitCounter[3] nq=$abc$95688$new_n112_
.subckt inv_x1 i=RStat_q2 nq=$abc$95688$new_n113_
.subckt inv_x1 i=WCtrlData_q2 nq=$abc$95688$new_n114_
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73961
.subckt mx2_x2 cmd=MdcEn i0=SyncStatMdcEn i1=ScanStat_q2 q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74077
.subckt no2_x1 i0=$abc$95688$new_n107_ i1=WCtrlDataStart_q nq=$0\UpdateMIIRX_DATAReg[0:0]
.subckt no2_x1 i0=EndBusy i1=WCtrlDataStart nq=$abc$95688$new_n118_
.subckt no2_x1 i0=$abc$95688$new_n118_ i1=$0\UpdateMIIRX_DATAReg[0:0] nq=$abc$95688$auto$rtlil.cc:2515:MuxGate$74067
.subckt no2_x1 i0=RStat_q3 i1=$abc$95688$new_n113_ nq=$abc$95688$new_n120_
.subckt ao22_x2 i0=$abc$95688$new_n120_ i1=RStatStart i2=$abc$95688$new_n107_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74047
.subckt no2_x1 i0=WCtrlData_q3 i1=$abc$95688$new_n114_ nq=$abc$95688$new_n122_
.subckt ao22_x2 i0=WCtrlDataStart i1=$abc$95688$new_n122_ i2=$abc$95688$new_n107_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74043
.subckt no2_x1 i0=InProgress_q2 i1=$abc$95688$new_n108_ nq=$0\EndBusy_d[0:0]
.subckt oa22_x2 i0=$abc$95688$new_n105_ i1=ScanStat_q2 i2=Nvalid q=$abc$95688$new_n125_
.subckt ao22_x2 i0=$abc$95688$new_n108_ i1=InProgress_q2 i2=$abc$95688$new_n125_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74039
.subckt mx2_x2 cmd=MdcEn i0=LatchByte[1] i1=LatchByte1_d q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74035
.subckt mx2_x2 cmd=MdcEn i0=LatchByte[0] i1=LatchByte0_d q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74031
.subckt na2_x1 i0=BitCounter[5] i1=$abc$95688$new_n111_ nq=$abc$95688$new_n129_
.subckt a3_x2 i0=BitCounter[4] i1=BitCounter[5] i2=$abc$95688$new_n111_ q=$abc$95688$new_n130_
.subckt na2_x1 i0=BitCounter[0] i1=BitCounter[1] nq=$abc$95688$new_n131_
.subckt na3_x1 i0=BitCounter[0] i1=BitCounter[1] i2=BitCounter[2] nq=$abc$95688$new_n132_
.subckt no2_x1 i0=$abc$95688$new_n132_ i1=$abc$95688$new_n112_ nq=$abc$95688$new_n133_
.subckt na2_x1 i0=$abc$95688$new_n133_ i1=$abc$95688$new_n130_ nq=$abc$95688$new_n134_
.subckt a2_x2 i0=InProgress i1=MdcEn q=$abc$95688$new_n135_
.subckt na2_x1 i0=InProgress i1=MdcEn nq=$abc$95688$new_n136_
.subckt no3_x1 i0=$abc$95688$new_n136_ i1=$abc$95688$new_n134_ i2=WriteOp nq=$abc$95688$new_n137_
.subckt oa22_x2 i0=$abc$95688$new_n106_ i1=LatchByte0_d i2=$abc$95688$new_n137_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74027
.subckt na2_x1 i0=$abc$95688$new_n130_ i1=$abc$95688$new_n112_ nq=$abc$95688$new_n139_
.subckt no4_x1 i0=$abc$95688$new_n139_ i1=$abc$95688$new_n136_ i2=$abc$95688$new_n132_ i3=WriteOp nq=$abc$95688$new_n140_
.subckt oa22_x2 i0=$abc$95688$new_n106_ i1=LatchByte1_d i2=$abc$95688$new_n140_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74023
.subckt mx2_x2 cmd=MdcEn i0=InProgress_q3 i1=InProgress_q2 q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74019
.subckt mx2_x2 cmd=MdcEn i0=InProgress_q2 i1=InProgress_q1 q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74015
.subckt oa22_x2 i0=$abc$95688$new_n106_ i1=InProgress_q1 i2=$abc$95688$new_n135_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74011
.subckt mx2_x2 cmd=MdcEn i0=RStatStart_q2 i1=RStatStart_q1 q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74007
.subckt mx2_x2 cmd=MdcEn i0=RStatStart_q1 i1=RStatStart q=$abc$95688$auto$rtlil.cc:2515:MuxGate$74003
.subckt mx2_x2 cmd=MdcEn i0=WCtrlDataStart_q2 i1=WCtrlDataStart_q1 q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73999
.subckt mx2_x2 cmd=MdcEn i0=WCtrlDataStart_q1 i1=WCtrlDataStart q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73995
.subckt no2_x1 i0=$abc$95688$new_n110_ i1=WCtrlDataStart_q2 nq=$abc$95688$new_n149_
.subckt no4_x1 i0=InProgress i1=InProgress_q1 i2=InProgress_q2 i3=$abc$95688$new_n105_ nq=$abc$95688$new_n150_
.subckt no2_x1 i0=$abc$95688$new_n109_ i1=RStatStart_q2 nq=$abc$95688$new_n151_
.subckt o3_x2 i0=$abc$95688$new_n151_ i1=$abc$95688$new_n150_ i2=$abc$95688$new_n149_ q=$abc$95688$new_n152_
.subckt a2_x2 i0=$abc$95688$new_n152_ i1=InProgress q=$abc$95688$new_n153_
.subckt na2_x1 i0=$abc$95688$new_n152_ i1=MdcEn nq=$abc$95688$new_n154_
.subckt na3_x1 i0=$abc$95688$new_n133_ i1=$abc$95688$new_n130_ i2=MdcEn nq=$abc$95688$new_n155_
.subckt oa22_x2 i0=$abc$95688$new_n155_ i1=$abc$95688$new_n154_ i2=$abc$95688$new_n153_ q=$abc$95688$new_n156_
.subckt mx2_x2 cmd=$abc$95688$new_n156_ i0=$abc$95688$new_n149_ i1=WriteOp q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73991
.subckt na2_x1 i0=$abc$95688$new_n155_ i1=InProgress nq=$abc$95688$new_n158_
.subckt na2_x1 i0=$abc$95688$new_n158_ i1=$abc$95688$new_n154_ nq=$abc$95688$auto$rtlil.cc:2515:MuxGate$73987
.subckt na2_x1 i0=$abc$95688$new_n133_ i1=BitCounter[4] nq=$abc$95688$new_n160_
.subckt na3_x1 i0=$abc$95688$new_n133_ i1=BitCounter[4] i2=BitCounter[5] nq=$abc$95688$new_n161_
.subckt oa22_x2 i0=$abc$95688$new_n161_ i1=InProgress i2=$abc$95688$new_n106_ q=$abc$95688$new_n162_
.subckt no2_x1 i0=$abc$95688$new_n136_ i1=$abc$95688$new_n134_ nq=$abc$95688$new_n163_
.subckt oa22_x2 i0=BitCounter[6] i1=$abc$95688$new_n162_ i2=$abc$95688$new_n163_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73983
.subckt o2_x2 i0=BitCounter[0] i1=BitCounter[1] q=$abc$95688$new_n165_
.subckt no3_x1 i0=$abc$95688$new_n165_ i1=BitCounter[2] i2=BitCounter[3] nq=$abc$95688$new_n166_
.subckt inv_x1 i=$abc$95688$new_n166_ nq=$abc$95688$new_n167_
.subckt na2_x1 i0=NoPre i1=$abc$95688$new_n111_ nq=$abc$95688$new_n168_
.subckt no4_x1 i0=$abc$95688$new_n168_ i1=$abc$95688$new_n167_ i2=BitCounter[4] i3=BitCounter[5] nq=$abc$95688$new_n169_
.subckt no2_x1 i0=$abc$95688$new_n160_ i1=BitCounter[5] nq=$abc$95688$new_n170_
.subckt ao22_x2 i0=$abc$95688$new_n170_ i1=$abc$95688$new_n169_ i2=$abc$95688$new_n135_ q=$abc$95688$new_n171_
.subckt oa22_x2 i0=BitCounter[5] i1=$abc$95688$new_n162_ i2=$abc$95688$new_n171_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73979
.subckt o2_x2 i0=$abc$95688$new_n133_ i1=BitCounter[4] q=$abc$95688$new_n173_
.subckt a3_x2 i0=$abc$95688$new_n173_ i1=$abc$95688$new_n160_ i2=$abc$95688$new_n135_ q=$abc$95688$new_n174_
.subckt oa22_x2 i0=$abc$95688$new_n106_ i1=BitCounter[4] i2=$abc$95688$new_n174_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73975
.subckt na2_x1 i0=$abc$95688$new_n135_ i1=$abc$95688$new_n132_ nq=$abc$95688$new_n176_
.subckt na2_x1 i0=$abc$95688$new_n176_ i1=MdcEn nq=$abc$95688$new_n177_
.subckt no3_x1 i0=$abc$95688$new_n136_ i1=$abc$95688$new_n132_ i2=BitCounter[3] nq=$abc$95688$new_n178_
.subckt oa22_x2 i0=BitCounter[3] i1=$abc$95688$new_n177_ i2=$abc$95688$new_n178_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73971
.subckt no2_x1 i0=$abc$95688$new_n176_ i1=$abc$95688$new_n131_ nq=$abc$95688$new_n180_
.subckt ao22_x2 i0=BitCounter[2] i1=$abc$95688$new_n180_ i2=$abc$95688$new_n177_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73967
.subckt a3_x2 i0=$abc$95688$new_n165_ i1=$abc$95688$new_n135_ i2=$abc$95688$new_n131_ q=$abc$95688$new_n182_
.subckt oa22_x2 i0=$abc$95688$new_n106_ i1=BitCounter[1] i2=$abc$95688$new_n182_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73963
.subckt mx2_x2 cmd=BitCounter[0] i0=$abc$95688$new_n135_ i1=$abc$95688$new_n106_ q=$abc$95688$auto$rtlil.cc:2515:MuxGate$73959
.subckt no3_x1 i0=RStat i1=WCtrlData i2=InProgress nq=$abc$95688$new_n185_
.subckt no4_x1 i0=InProgress_q3 i1=Nvalid i2=RStatStart i3=SyncStatMdcEn nq=$abc$95688$new_n186_
.subckt na3_x1 i0=$abc$95688$new_n186_ i1=$abc$95688$new_n185_ i2=$abc$95688$new_n118_ nq=Busy
.subckt no4_x1 i0=$abc$95688$new_n167_ i1=$abc$95688$new_n129_ i2=NoPre i3=BitCounter[4] nq=$abc$95688$new_n188_
.subckt ao22_x2 i0=$abc$95688$new_n188_ i1=$abc$95688$new_n169_ i2=InProgress q=ByteSelect[0]
.subckt no3_x1 i0=$abc$95688$new_n165_ i1=BitCounter[2] i2=$abc$95688$new_n112_ nq=$abc$95688$new_n190_
.subckt na2_x1 i0=$abc$95688$new_n190_ i1=InProgress nq=$abc$95688$new_n191_
.subckt no3_x1 i0=$abc$95688$new_n191_ i1=$abc$95688$new_n129_ i2=BitCounter[4] nq=ByteSelect[1]
.subckt a4_x2 i0=$abc$95688$new_n166_ i1=$abc$95688$new_n130_ i2=WriteOp i3=InProgress q=ByteSelect[2]
.subckt a4_x2 i0=$abc$95688$new_n190_ i1=$abc$95688$new_n130_ i2=WriteOp i3=InProgress q=ByteSelect[3]
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73965
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73969
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73973
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73977
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73981
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73985
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73989
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73993
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$73997
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74001
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74005
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74009
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74013
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74017
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74021
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74025
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74029
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74033
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74037
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74041
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74045
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74049
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74051
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74053
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74055
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74057
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74059
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74061
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74063
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74065
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74069
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74071
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74073
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74075
.subckt inv_x1 i=Reset nq=$abc$95688$auto$rtlil.cc:2506:NotGate$74079
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73959 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73961 q=BitCounter[0]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73963 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73965 q=BitCounter[1]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73967 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73969 q=BitCounter[2]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73971 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73973 q=BitCounter[3]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73975 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73977 q=BitCounter[4]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73979 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73981 q=BitCounter[5]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73983 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73985 q=BitCounter[6]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73987 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73989 q=InProgress
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73991 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73993 q=WriteOp
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73995 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$73997 q=WCtrlDataStart_q1
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$73999 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74001 q=WCtrlDataStart_q2
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74003 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74005 q=RStatStart_q1
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74007 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74009 q=RStatStart_q2
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74011 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74013 q=InProgress_q1
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74015 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74017 q=InProgress_q2
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74019 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74021 q=InProgress_q3
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74023 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74025 q=LatchByte1_d
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74027 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74029 q=LatchByte0_d
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74031 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74033 q=LatchByte[0]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74035 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74037 q=LatchByte[1]
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74039 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74041 q=Nvalid
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74043 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74045 q=WCtrlDataStart
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74047 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74049 q=RStatStart
.subckt sff1r_x4 ck=Clk i=WCtrlData nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74051 q=WCtrlData_q1
.subckt sff1r_x4 ck=Clk i=WCtrlData_q1 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74053 q=WCtrlData_q2
.subckt sff1r_x4 ck=Clk i=WCtrlData_q2 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74055 q=WCtrlData_q3
.subckt sff1r_x4 ck=Clk i=RStat nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74057 q=RStat_q1
.subckt sff1r_x4 ck=Clk i=RStat_q1 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74059 q=RStat_q2
.subckt sff1r_x4 ck=Clk i=RStat_q2 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74061 q=RStat_q3
.subckt sff1r_x4 ck=Clk i=ScanStat nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74063 q=ScanStat_q1
.subckt sff1r_x4 ck=Clk i=ScanStat_q1 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74065 q=ScanStat_q2
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74067 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74069 q=WCtrlDataStart_q
.subckt sff1r_x4 ck=Clk i=$0\UpdateMIIRX_DATAReg[0:0] nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74071 q=UpdateMIIRX_DATAReg
.subckt sff1r_x4 ck=Clk i=$0\EndBusy_d[0:0] nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74073 q=EndBusy_d
.subckt sff1r_x4 ck=Clk i=EndBusy_d nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74075 q=EndBusy
.subckt sff1r_x4 ck=Clk i=$abc$95688$auto$rtlil.cc:2515:MuxGate$74077 nrst=$abc$95688$auto$rtlil.cc:2506:NotGate$74079 q=SyncStatMdcEn
.subckt eth_clockgen Clk=Clk Divider[0]=Divider[0] Divider[1]=Divider[1] Divider[2]=Divider[2] Divider[3]=Divider[3] Divider[4]=Divider[4] Divider[5]=Divider[5] Divider[6]=Divider[6] Divider[7]=Divider[7] Mdc=Mdc MdcEn=MdcEn MdcEn_n=MdcEn_n Reset=Reset
.subckt eth_outputcontrol BitCounter[0]=BitCounter[0] BitCounter[1]=BitCounter[1] BitCounter[2]=BitCounter[2] BitCounter[3]=BitCounter[3] BitCounter[4]=BitCounter[4] BitCounter[5]=BitCounter[5] BitCounter[6]=BitCounter[6] Clk=Clk InProgress=InProgress MdcEn_n=MdcEn_n Mdo=Mdo MdoEn=MdoEn NoPre=NoPre Reset=Reset ShiftedBit=ShiftedBit WriteOp=WriteOp
.subckt eth_shiftreg ByteSelect[0]=ByteSelect[0] ByteSelect[1]=ByteSelect[1] ByteSelect[2]=ByteSelect[2] ByteSelect[3]=ByteSelect[3] Clk=Clk CtrlData[0]=CtrlData[0] CtrlData[1]=CtrlData[1] CtrlData[2]=CtrlData[2] CtrlData[3]=CtrlData[3] CtrlData[4]=CtrlData[4] CtrlData[5]=CtrlData[5] CtrlData[6]=CtrlData[6] CtrlData[7]=CtrlData[7] CtrlData[8]=CtrlData[8] CtrlData[9]=CtrlData[9] CtrlData[10]=CtrlData[10] CtrlData[11]=CtrlData[11] CtrlData[12]=CtrlData[12] CtrlData[13]=CtrlData[13] CtrlData[14]=CtrlData[14] CtrlData[15]=CtrlData[15] Fiad[0]=Fiad[0] Fiad[1]=Fiad[1] Fiad[2]=Fiad[2] Fiad[3]=Fiad[3] Fiad[4]=Fiad[4] LatchByte[0]=LatchByte[0] LatchByte[1]=LatchByte[1] LinkFail=LinkFail MdcEn_n=MdcEn_n Mdi=Mdi Prsd[0]=Prsd[0] Prsd[1]=Prsd[1] Prsd[2]=Prsd[2] Prsd[3]=Prsd[3] Prsd[4]=Prsd[4] Prsd[5]=Prsd[5] Prsd[6]=Prsd[6] Prsd[7]=Prsd[7] Prsd[8]=Prsd[8] Prsd[9]=Prsd[9] Prsd[10]=Prsd[10] Prsd[11]=Prsd[11] Prsd[12]=Prsd[12] Prsd[13]=Prsd[13] Prsd[14]=Prsd[14] Prsd[15]=Prsd[15] Reset=Reset Rgad[0]=Rgad[0] Rgad[1]=Rgad[1] Rgad[2]=Rgad[2] Rgad[3]=Rgad[3] Rgad[4]=Rgad[4] ShiftedBit=ShiftedBit WriteOp=WriteOp
.end

.model eth_outputcontrol
.inputs Clk Reset InProgress ShiftedBit BitCounter[0] BitCounter[1] BitCounter[2] BitCounter[3] BitCounter[4] BitCounter[5] BitCounter[6] WriteOp NoPre MdcEn_n
.outputs Mdo MdoEn
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=MdoEn_2d nq=$abc$95814$new_n32_
.subckt inv_x1 i=NoPre nq=$abc$95814$new_n33_
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74083
.subckt mx2_x2 cmd=MdcEn_n i0=MdoEn_d i1=MdoEn_2d q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74101
.subckt no2_x1 i0=BitCounter[5] i1=BitCounter[6] nq=$abc$95814$new_n36_
.subckt na3_x1 i0=BitCounter[2] i1=BitCounter[3] i2=BitCounter[1] nq=$abc$95814$new_n37_
.subckt no2_x1 i0=BitCounter[4] i1=BitCounter[6] nq=$abc$95814$new_n38_
.subckt a3_x2 i0=$abc$95814$new_n38_ i1=$abc$95814$new_n37_ i2=BitCounter[5] q=$abc$95814$new_n39_
.subckt ao22_x2 i0=BitCounter[5] i1=BitCounter[6] i2=WriteOp q=$abc$95814$new_n40_
.subckt o3_x2 i0=$abc$95814$new_n39_ i1=$abc$95814$new_n36_ i2=WriteOp q=$abc$95814$new_n41_
.subckt a2_x2 i0=InProgress i1=MdcEn_n q=$abc$95814$new_n42_
.subckt na2_x1 i0=InProgress i1=MdcEn_n nq=$abc$95814$new_n43_
.subckt no2_x1 i0=MdcEn_n i1=$abc$95814$new_n32_ nq=$abc$95814$new_n44_
.subckt oa22_x2 i0=$abc$95814$new_n41_ i1=$abc$95814$new_n42_ i2=$abc$95814$new_n44_ q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74097
.subckt mx2_x2 cmd=MdcEn_n i0=MdoEn i1=MdoEn_d q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74093
.subckt o2_x2 i0=ShiftedBit i1=Mdo_2d q=$abc$95814$new_n47_
.subckt mx2_x2 cmd=MdcEn_n i0=Mdo_d i1=$abc$95814$new_n47_ q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74089
.subckt mx2_x2 cmd=MdcEn_n i0=Mdo_2d i1=$abc$95814$new_n36_ q=$abc$95814$new_n49_
.subckt o4_x2 i0=BitCounter[4] i1=BitCounter[2] i2=BitCounter[0] i3=BitCounter[1] q=$abc$95814$new_n50_
.subckt no3_x1 i0=$abc$95814$new_n50_ i1=$abc$95814$new_n33_ i2=BitCounter[3] nq=$abc$95814$new_n51_
.subckt no3_x1 i0=$abc$95814$new_n51_ i1=$abc$95814$new_n40_ i2=$abc$95814$new_n39_ nq=$abc$95814$new_n52_
.subckt ao22_x2 i0=$abc$95814$new_n43_ i1=$abc$95814$new_n52_ i2=$abc$95814$new_n49_ q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74085
.subckt mx2_x2 cmd=MdcEn_n i0=Mdo i1=Mdo_d q=$abc$95814$auto$rtlil.cc:2515:MuxGate$74081
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74087
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74091
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74095
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74099
.subckt inv_x1 i=Reset nq=$abc$95814$auto$rtlil.cc:2506:NotGate$74103
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74081 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74083 q=Mdo
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74085 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74087 q=Mdo_2d
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74089 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74091 q=Mdo_d
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74093 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74095 q=MdoEn
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74097 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74099 q=MdoEn_2d
.subckt sff1r_x4 ck=Clk i=$abc$95814$auto$rtlil.cc:2515:MuxGate$74101 nrst=$abc$95814$auto$rtlil.cc:2506:NotGate$74103 q=MdoEn_d
.end

.model eth_random
.inputs MTxClk Reset StateJam StateJam_q RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] NibCnt[7] NibCnt[8] NibCnt[9] NibCnt[10] NibCnt[11] NibCnt[12] NibCnt[13] NibCnt[14] NibCnt[15] ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9]
.outputs RandomEq0 RandomEqByteCnt
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=RandomLatched[4] nq=$abc$95843$new_n78_
.subckt inv_x1 i=RandomLatched[3] nq=$abc$95843$new_n79_
.subckt inv_x1 i=RandomLatched[1] nq=$abc$95843$new_n80_
.subckt inv_x1 i=RetryCnt[3] nq=$abc$95843$new_n81_
.subckt inv_x1 i=RetryCnt[2] nq=$abc$95843$new_n82_
.subckt inv_x1 i=ByteCnt[2] nq=$abc$95843$new_n83_
.subckt inv_x1 i=ByteCnt[6] nq=$abc$95843$new_n84_
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74105
.subckt a2_x2 i0=StateJam i1=StateJam_q q=$abc$95843$new_n86_
.subckt na2_x1 i0=StateJam i1=StateJam_q nq=$abc$95843$new_n87_
.subckt o2_x2 i0=RetryCnt[2] i1=RetryCnt[1] q=$abc$95843$new_n88_
.subckt a4_x2 i0=$abc$95843$new_n88_ i1=$abc$95843$new_n86_ i2=x[9] i3=RetryCnt[3] q=$abc$95843$new_n89_
.subckt oa22_x2 i0=RandomLatched[9] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n89_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74161
.subckt a3_x2 i0=$abc$95843$new_n86_ i1=x[8] i2=RetryCnt[3] q=$abc$95843$new_n91_
.subckt ao22_x2 i0=RetryCnt[0] i1=$abc$95843$new_n88_ i2=$abc$95843$new_n91_ q=$abc$95843$new_n92_
.subckt oa22_x2 i0=RandomLatched[8] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n92_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74157
.subckt a3_x2 i0=$abc$95843$new_n86_ i1=x[7] i2=RetryCnt[3] q=$abc$95843$new_n94_
.subckt oa22_x2 i0=RandomLatched[7] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n94_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74153
.subckt na2_x1 i0=RetryCnt[0] i1=RetryCnt[1] nq=$abc$95843$new_n96_
.subckt na3_x1 i0=$abc$95843$new_n96_ i1=RetryCnt[2] i2=$abc$95843$new_n81_ nq=$abc$95843$new_n97_
.subckt no2_x1 i0=RetryCnt[2] i1=RetryCnt[3] nq=$abc$95843$new_n98_
.subckt no2_x1 i0=$abc$95843$new_n98_ i1=$abc$95843$new_n87_ nq=$abc$95843$new_n99_
.subckt a3_x2 i0=$abc$95843$new_n99_ i1=$abc$95843$new_n97_ i2=x[6] q=$abc$95843$new_n100_
.subckt oa22_x2 i0=RandomLatched[6] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n100_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74149
.subckt o2_x2 i0=RetryCnt[1] i1=RetryCnt[3] q=$abc$95843$new_n102_
.subckt a3_x2 i0=$abc$95843$new_n102_ i1=$abc$95843$new_n99_ i2=x[5] q=$abc$95843$new_n103_
.subckt oa22_x2 i0=RandomLatched[5] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n103_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74145
.subckt o3_x2 i0=$abc$95843$new_n102_ i1=RetryCnt[0] i2=$abc$95843$new_n82_ q=$abc$95843$new_n105_
.subckt a3_x2 i0=$abc$95843$new_n105_ i1=$abc$95843$new_n99_ i2=x[4] q=$abc$95843$new_n106_
.subckt oa22_x2 i0=RandomLatched[4] i1=$abc$95843$new_n87_ i2=$abc$95843$new_n106_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74141
.subckt no2_x1 i0=$abc$95843$new_n86_ i1=$abc$95843$new_n79_ nq=$abc$95843$new_n108_
.subckt oa22_x2 i0=x[3] i1=$abc$95843$new_n99_ i2=$abc$95843$new_n108_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74137
.subckt na2_x1 i0=$abc$95843$new_n98_ i1=$abc$95843$new_n96_ nq=$abc$95843$new_n110_
.subckt oa22_x2 i0=x[2] i1=$abc$95843$new_n110_ i2=$abc$95843$new_n87_ q=$abc$95843$new_n111_
.subckt ao22_x2 i0=RandomLatched[2] i1=$abc$95843$new_n86_ i2=$abc$95843$new_n111_ q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74133
.subckt ao22_x2 i0=RetryCnt[3] i1=$abc$95843$new_n88_ i2=x[1] q=$abc$95843$new_n113_
.subckt mx2_x2 cmd=$abc$95843$new_n87_ i0=$abc$95843$new_n113_ i1=RandomLatched[1] q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74129
.subckt mx2_x2 cmd=$abc$95843$new_n87_ i0=x[0] i1=RandomLatched[0] q=$abc$95843$auto$rtlil.cc:2515:MuxGate$74125
.subckt o4_x2 i0=RandomLatched[0] i1=RandomLatched[1] i2=RandomLatched[2] i3=RandomLatched[3] q=$abc$95843$new_n116_
.subckt o4_x2 i0=RandomLatched[4] i1=RandomLatched[7] i2=RandomLatched[8] i3=RandomLatched[9] q=$abc$95843$new_n117_
.subckt no4_x1 i0=$abc$95843$new_n117_ i1=$abc$95843$new_n116_ i2=RandomLatched[5] i3=RandomLatched[6] nq=RandomEq0
.subckt nxr2_x1 i0=x[9] i1=x[2] nq=Feedback
.subckt nxr2_x1 i0=ByteCnt[9] i1=RandomLatched[9] nq=$abc$95843$new_n120_
.subckt a3_x2 i0=NibCnt[6] i1=NibCnt[4] i2=NibCnt[5] q=$abc$95843$new_n121_
.subckt nxr2_x1 i0=ByteCnt[7] i1=RandomLatched[7] nq=$abc$95843$new_n122_
.subckt nxr2_x1 i0=ByteCnt[8] i1=RandomLatched[8] nq=$abc$95843$new_n123_
.subckt na4_x1 i0=$abc$95843$new_n123_ i1=$abc$95843$new_n122_ i2=$abc$95843$new_n121_ i3=$abc$95843$new_n120_ nq=$abc$95843$new_n124_
.subckt na2_x1 i0=ByteCnt[1] i1=$abc$95843$new_n80_ nq=$abc$95843$new_n125_
.subckt na2_x1 i0=$abc$95843$new_n83_ i1=RandomLatched[2] nq=$abc$95843$new_n126_
.subckt nxr2_x1 i0=ByteCnt[5] i1=RandomLatched[5] nq=$abc$95843$new_n127_
.subckt na4_x1 i0=NibCnt[2] i1=NibCnt[3] i2=NibCnt[0] i3=NibCnt[1] nq=$abc$95843$new_n128_
.subckt xr2_x1 i0=ByteCnt[0] i1=RandomLatched[0] q=$abc$95843$new_n129_
.subckt no2_x1 i0=$abc$95843$new_n129_ i1=$abc$95843$new_n128_ nq=$abc$95843$new_n130_
.subckt na4_x1 i0=$abc$95843$new_n130_ i1=$abc$95843$new_n127_ i2=$abc$95843$new_n126_ i3=$abc$95843$new_n125_ nq=$abc$95843$new_n131_
.subckt na2_x1 i0=ByteCnt[3] i1=$abc$95843$new_n79_ nq=$abc$95843$new_n132_
.subckt na2_x1 i0=$abc$95843$new_n84_ i1=RandomLatched[6] nq=$abc$95843$new_n133_
.subckt o2_x2 i0=$abc$95843$new_n84_ i1=RandomLatched[6] q=$abc$95843$new_n134_
.subckt o2_x2 i0=ByteCnt[1] i1=$abc$95843$new_n80_ q=$abc$95843$new_n135_
.subckt na4_x1 i0=$abc$95843$new_n135_ i1=$abc$95843$new_n134_ i2=$abc$95843$new_n133_ i3=$abc$95843$new_n132_ nq=$abc$95843$new_n136_
.subckt no2_x1 i0=$abc$95843$new_n83_ i1=RandomLatched[2] nq=$abc$95843$new_n137_
.subckt no2_x1 i0=ByteCnt[4] i1=$abc$95843$new_n78_ nq=$abc$95843$new_n138_
.subckt a2_x2 i0=ByteCnt[4] i1=$abc$95843$new_n78_ q=$abc$95843$new_n139_
.subckt no2_x1 i0=ByteCnt[3] i1=$abc$95843$new_n79_ nq=$abc$95843$new_n140_
.subckt o4_x2 i0=$abc$95843$new_n140_ i1=$abc$95843$new_n139_ i2=$abc$95843$new_n138_ i3=$abc$95843$new_n137_ q=$abc$95843$new_n141_
.subckt no4_x1 i0=$abc$95843$new_n141_ i1=$abc$95843$new_n136_ i2=$abc$95843$new_n131_ i3=$abc$95843$new_n124_ nq=RandomEqByteCnt
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74107
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74109
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74111
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74113
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74115
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74117
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74119
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74121
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74123
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74127
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74131
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74135
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74139
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74143
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74147
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74151
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74155
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74159
.subckt inv_x1 i=Reset nq=$abc$95843$auto$rtlil.cc:2506:NotGate$74163
.subckt sff1r_x4 ck=MTxClk i=Feedback nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74105 q=x[0]
.subckt sff1r_x4 ck=MTxClk i=x[0] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74107 q=x[1]
.subckt sff1r_x4 ck=MTxClk i=x[1] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74109 q=x[2]
.subckt sff1r_x4 ck=MTxClk i=x[2] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74111 q=x[3]
.subckt sff1r_x4 ck=MTxClk i=x[3] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74113 q=x[4]
.subckt sff1r_x4 ck=MTxClk i=x[4] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74115 q=x[5]
.subckt sff1r_x4 ck=MTxClk i=x[5] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74117 q=x[6]
.subckt sff1r_x4 ck=MTxClk i=x[6] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74119 q=x[7]
.subckt sff1r_x4 ck=MTxClk i=x[7] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74121 q=x[8]
.subckt sff1r_x4 ck=MTxClk i=x[8] nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74123 q=x[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74125 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74127 q=RandomLatched[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74129 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74131 q=RandomLatched[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74133 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74135 q=RandomLatched[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74137 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74139 q=RandomLatched[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74141 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74143 q=RandomLatched[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74145 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74147 q=RandomLatched[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74149 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74151 q=RandomLatched[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74153 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74155 q=RandomLatched[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74157 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74159 q=RandomLatched[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$95843$auto$rtlil.cc:2515:MuxGate$74161 nrst=$abc$95843$auto$rtlil.cc:2506:NotGate$74163 q=RandomLatched[9]
.names x[0] Random[0]
1 1
.end

.model eth_receivecontrol
.inputs MTxClk MRxClk TxReset RxReset RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm RxFlow ReceiveEnd MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] DlyCrcEn TxDoneIn TxAbortIn TxStartFrmOut ReceivedLengthOK ReceivedPacketGood TxUsedDataOutDetected RxStatusWriteLatched_sync2 r_PassAll
.outputs Pause ReceivedPauseFrm AddressOK SetPauseTimer
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=DlyCrcCnt[2] nq=$abc$95928$new_n290_
.subckt inv_x1 i=ByteCnt[3] nq=$abc$95928$new_n291_
.subckt inv_x1 i=ByteCnt[0] nq=$abc$95928$new_n292_
.subckt inv_x1 i=RxValid nq=$abc$95928$new_n293_
.subckt inv_x1 i=ReceiveEnd nq=$abc$95928$new_n294_
.subckt inv_x1 i=RxFlow nq=$abc$95928$new_n295_
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74167
.subckt inv_x1 i=RxData[0] nq=$abc$95928$new_n297_
.subckt inv_x1 i=RxData[1] nq=$abc$95928$new_n298_
.subckt inv_x1 i=RxData[2] nq=$abc$95928$new_n299_
.subckt inv_x1 i=RxData[3] nq=$abc$95928$new_n300_
.subckt inv_x1 i=RxData[4] nq=$abc$95928$new_n301_
.subckt inv_x1 i=RxData[5] nq=$abc$95928$new_n302_
.subckt inv_x1 i=RxData[6] nq=$abc$95928$new_n303_
.subckt inv_x1 i=RxData[7] nq=$abc$95928$new_n304_
.subckt inv_x1 i=MAC[9] nq=$abc$95928$new_n305_
.subckt inv_x1 i=MAC[30] nq=$abc$95928$new_n306_
.subckt inv_x1 i=TxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74231
.subckt no2_x1 i0=$abc$95928$new_n293_ i1=$abc$95928$auto$ff.cc:678:flip_bits$74402 nq=$abc$95928$new_n308_
.subckt no3_x1 i0=$abc$95928$new_n293_ i1=ByteCnt[4] i2=$abc$95928$auto$ff.cc:678:flip_bits$74402 nq=$abc$95928$new_n309_
.subckt no2_x1 i0=ByteCnt[2] i1=ByteCnt[3] nq=$abc$95928$new_n310_
.subckt na2_x1 i0=$abc$95928$new_n310_ i1=$abc$95928$new_n309_ nq=$abc$95928$new_n311_
.subckt na2_x1 i0=$abc$95928$new_n292_ i1=ByteCnt[1] nq=$abc$95928$new_n312_
.subckt inv_x1 i=$abc$95928$new_n312_ nq=$abc$95928$new_n313_
.subckt no2_x1 i0=RxData[5] i1=RxData[4] nq=$abc$95928$new_n314_
.subckt na2_x1 i0=$abc$95928$new_n314_ i1=RxData[7] nq=$abc$95928$new_n315_
.subckt no2_x1 i0=RxData[3] i1=RxData[2] nq=$abc$95928$new_n316_
.subckt na4_x1 i0=$abc$95928$new_n316_ i1=RxData[6] i2=RxData[1] i3=$abc$95928$new_n297_ nq=$abc$95928$new_n317_
.subckt o2_x2 i0=$abc$95928$new_n317_ i1=$abc$95928$new_n315_ q=$abc$95928$new_n318_
.subckt xr2_x1 i0=MAC[27] i1=RxData[3] q=$abc$95928$new_n319_
.subckt no2_x1 i0=MAC[26] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n320_
.subckt xr2_x1 i0=MAC[31] i1=RxData[7] q=$abc$95928$new_n321_
.subckt nxr2_x1 i0=MAC[29] i1=RxData[5] nq=$abc$95928$new_n322_
.subckt xr2_x1 i0=MAC[28] i1=RxData[4] q=$abc$95928$new_n323_
.subckt no2_x1 i0=$abc$95928$new_n306_ i1=RxData[6] nq=$abc$95928$new_n324_
.subckt xr2_x1 i0=MAC[25] i1=RxData[1] q=$abc$95928$new_n325_
.subckt na2_x1 i0=$abc$95928$new_n306_ i1=RxData[6] nq=$abc$95928$new_n326_
.subckt na2_x1 i0=MAC[26] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n327_
.subckt no3_x1 i0=$abc$95928$new_n324_ i1=$abc$95928$new_n320_ i2=$abc$95928$new_n319_ nq=$abc$95928$new_n328_
.subckt nxr2_x1 i0=MAC[24] i1=RxData[0] nq=$abc$95928$new_n329_
.subckt a3_x2 i0=$abc$95928$new_n329_ i1=$abc$95928$new_n327_ i2=$abc$95928$new_n326_ q=$abc$95928$new_n330_
.subckt no3_x1 i0=$abc$95928$new_n325_ i1=$abc$95928$new_n323_ i2=$abc$95928$new_n321_ nq=$abc$95928$new_n331_
.subckt na4_x1 i0=$abc$95928$new_n331_ i1=$abc$95928$new_n330_ i2=$abc$95928$new_n328_ i3=$abc$95928$new_n322_ nq=$abc$95928$new_n332_
.subckt oa22_x2 i0=$abc$95928$new_n332_ i1=$abc$95928$new_n318_ i2=$abc$95928$new_n312_ q=$abc$95928$new_n333_
.subckt na2_x1 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$95928$new_n334_
.subckt no4_x1 i0=RxData[3] i1=RxData[2] i2=RxData[1] i3=RxData[0] nq=$abc$95928$new_n335_
.subckt no4_x1 i0=RxData[7] i1=RxData[6] i2=RxData[5] i3=RxData[4] nq=$abc$95928$new_n336_
.subckt na2_x1 i0=$abc$95928$new_n336_ i1=$abc$95928$new_n335_ nq=$abc$95928$new_n337_
.subckt no2_x1 i0=MAC[22] i1=$abc$95928$new_n303_ nq=$abc$95928$new_n338_
.subckt xr2_x1 i0=MAC[20] i1=RxData[4] q=$abc$95928$new_n339_
.subckt no2_x1 i0=MAC[18] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n340_
.subckt na2_x1 i0=MAC[18] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n341_
.subckt na2_x1 i0=MAC[22] i1=$abc$95928$new_n303_ nq=$abc$95928$new_n342_
.subckt nxr2_x1 i0=MAC[16] i1=RxData[0] nq=$abc$95928$new_n343_
.subckt xr2_x1 i0=MAC[23] i1=RxData[7] q=$abc$95928$new_n344_
.subckt xr2_x1 i0=MAC[21] i1=RxData[5] q=$abc$95928$new_n345_
.subckt a2_x2 i0=MAC[19] i1=$abc$95928$new_n300_ q=$abc$95928$new_n346_
.subckt no2_x1 i0=MAC[19] i1=$abc$95928$new_n300_ nq=$abc$95928$new_n347_
.subckt no4_x1 i0=$abc$95928$new_n347_ i1=$abc$95928$new_n346_ i2=$abc$95928$new_n345_ i3=$abc$95928$new_n340_ nq=$abc$95928$new_n348_
.subckt a3_x2 i0=$abc$95928$new_n343_ i1=$abc$95928$new_n342_ i2=$abc$95928$new_n341_ q=$abc$95928$new_n349_
.subckt xr2_x1 i0=MAC[17] i1=RxData[1] q=$abc$95928$new_n350_
.subckt no4_x1 i0=$abc$95928$new_n350_ i1=$abc$95928$new_n344_ i2=$abc$95928$new_n339_ i3=$abc$95928$new_n338_ nq=$abc$95928$new_n351_
.subckt na3_x1 i0=$abc$95928$new_n351_ i1=$abc$95928$new_n349_ i2=$abc$95928$new_n348_ nq=$abc$95928$new_n352_
.subckt oa22_x2 i0=$abc$95928$new_n352_ i1=$abc$95928$new_n337_ i2=$abc$95928$new_n334_ q=$abc$95928$new_n353_
.subckt na4_x1 i0=$abc$95928$new_n335_ i1=$abc$95928$new_n314_ i2=RxData[7] i3=$abc$95928$new_n303_ nq=$abc$95928$new_n354_
.subckt xr2_x1 i0=MAC[34] i1=RxData[2] q=$abc$95928$new_n355_
.subckt xr2_x1 i0=MAC[36] i1=RxData[4] q=$abc$95928$new_n356_
.subckt xr2_x1 i0=MAC[35] i1=RxData[3] q=$abc$95928$new_n357_
.subckt no2_x1 i0=MAC[39] i1=$abc$95928$new_n304_ nq=$abc$95928$new_n358_
.subckt nxr2_x1 i0=MAC[38] i1=RxData[6] nq=$abc$95928$new_n359_
.subckt xr2_x1 i0=MAC[33] i1=RxData[1] q=$abc$95928$new_n360_
.subckt nxr2_x1 i0=MAC[32] i1=RxData[0] nq=$abc$95928$new_n361_
.subckt xr2_x1 i0=MAC[37] i1=RxData[5] q=$abc$95928$new_n362_
.subckt oa22_x2 i0=$abc$95928$new_n304_ i1=MAC[39] i2=$abc$95928$new_n360_ q=$abc$95928$new_n363_
.subckt no2_x1 i0=$abc$95928$new_n363_ i1=$abc$95928$new_n355_ nq=$abc$95928$new_n364_
.subckt no4_x1 i0=$abc$95928$new_n362_ i1=$abc$95928$new_n358_ i2=$abc$95928$new_n357_ i3=$abc$95928$new_n356_ nq=$abc$95928$new_n365_
.subckt na4_x1 i0=$abc$95928$new_n365_ i1=$abc$95928$new_n364_ i2=$abc$95928$new_n361_ i3=$abc$95928$new_n359_ nq=$abc$95928$new_n366_
.subckt no2_x1 i0=$abc$95928$new_n292_ i1=ByteCnt[1] nq=$abc$95928$new_n367_
.subckt na3_x1 i0=$abc$95928$new_n309_ i1=ByteCnt[2] i2=$abc$95928$new_n291_ nq=$abc$95928$new_n368_
.subckt ao22_x2 i0=ByteCnt[1] i1=$abc$95928$new_n368_ i2=$abc$95928$new_n311_ q=$abc$95928$new_n369_
.subckt na2_x1 i0=$abc$95928$new_n369_ i1=$abc$95928$new_n294_ nq=$abc$95928$new_n370_
.subckt o2_x2 i0=ByteCnt[0] i1=ByteCnt[1] q=$abc$95928$new_n371_
.subckt xr2_x1 i0=MAC[8] i1=RxData[0] q=$abc$95928$new_n372_
.subckt no2_x1 i0=MAC[10] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n373_
.subckt a2_x2 i0=MAC[15] i1=$abc$95928$new_n304_ q=$abc$95928$new_n374_
.subckt nxr2_x1 i0=MAC[13] i1=RxData[5] nq=$abc$95928$new_n375_
.subckt nxr2_x1 i0=MAC[11] i1=RxData[3] nq=$abc$95928$new_n376_
.subckt na2_x1 i0=$abc$95928$new_n376_ i1=$abc$95928$new_n375_ nq=$abc$95928$new_n377_
.subckt no4_x1 i0=$abc$95928$new_n377_ i1=$abc$95928$new_n374_ i2=$abc$95928$new_n373_ i3=$abc$95928$new_n372_ nq=$abc$95928$new_n378_
.subckt no2_x1 i0=MAC[15] i1=$abc$95928$new_n304_ nq=$abc$95928$new_n379_
.subckt no2_x1 i0=$abc$95928$new_n305_ i1=RxData[1] nq=$abc$95928$new_n380_
.subckt no2_x1 i0=MAC[14] i1=$abc$95928$new_n303_ nq=$abc$95928$new_n381_
.subckt a2_x2 i0=MAC[10] i1=$abc$95928$new_n299_ q=$abc$95928$new_n382_
.subckt no4_x1 i0=$abc$95928$new_n382_ i1=$abc$95928$new_n381_ i2=$abc$95928$new_n380_ i3=$abc$95928$new_n379_ nq=$abc$95928$new_n383_
.subckt nxr2_x1 i0=MAC[12] i1=RxData[4] nq=$abc$95928$new_n384_
.subckt na2_x1 i0=MAC[14] i1=$abc$95928$new_n303_ nq=$abc$95928$new_n385_
.subckt na2_x1 i0=$abc$95928$new_n305_ i1=RxData[1] nq=$abc$95928$new_n386_
.subckt a3_x2 i0=$abc$95928$new_n386_ i1=$abc$95928$new_n385_ i2=$abc$95928$new_n384_ q=$abc$95928$new_n387_
.subckt na3_x1 i0=$abc$95928$new_n387_ i1=$abc$95928$new_n383_ i2=$abc$95928$new_n378_ nq=$abc$95928$new_n388_
.subckt oa22_x2 i0=$abc$95928$new_n337_ i1=$abc$95928$new_n388_ i2=$abc$95928$new_n371_ q=$abc$95928$new_n389_
.subckt na4_x1 i0=$abc$95928$new_n336_ i1=$abc$95928$new_n316_ i2=$abc$95928$new_n298_ i3=RxData[0] nq=$abc$95928$new_n390_
.subckt nxr2_x1 i0=MAC[7] i1=RxData[7] nq=$abc$95928$new_n391_
.subckt nxr2_x1 i0=MAC[3] i1=RxData[3] nq=$abc$95928$new_n392_
.subckt na2_x1 i0=$abc$95928$new_n392_ i1=$abc$95928$new_n391_ nq=$abc$95928$new_n393_
.subckt na2_x1 i0=MAC[2] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n394_
.subckt nxr2_x1 i0=MAC[4] i1=RxData[4] nq=$abc$95928$new_n395_
.subckt no2_x1 i0=MAC[0] i1=$abc$95928$new_n297_ nq=$abc$95928$new_n396_
.subckt no2_x1 i0=MAC[2] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n397_
.subckt na2_x1 i0=MAC[0] i1=$abc$95928$new_n297_ nq=$abc$95928$new_n398_
.subckt nxr2_x1 i0=MAC[6] i1=RxData[6] nq=$abc$95928$new_n399_
.subckt na2_x1 i0=$abc$95928$new_n399_ i1=$abc$95928$new_n395_ nq=$abc$95928$new_n400_
.subckt nxr2_x1 i0=MAC[5] i1=RxData[5] nq=$abc$95928$new_n401_
.subckt xr2_x1 i0=MAC[1] i1=RxData[1] q=$abc$95928$new_n402_
.subckt no4_x1 i0=$abc$95928$new_n402_ i1=$abc$95928$new_n397_ i2=$abc$95928$new_n396_ i3=$abc$95928$new_n393_ nq=$abc$95928$new_n403_
.subckt na4_x1 i0=$abc$95928$new_n403_ i1=$abc$95928$new_n401_ i2=$abc$95928$new_n398_ i3=$abc$95928$new_n394_ nq=$abc$95928$new_n404_
.subckt ao22_x2 i0=$abc$95928$new_n404_ i1=$abc$95928$new_n400_ i2=$abc$95928$new_n390_ q=$abc$95928$new_n405_
.subckt oa22_x2 i0=$abc$95928$new_n353_ i1=$abc$95928$new_n333_ i2=$abc$95928$new_n311_ q=$abc$95928$new_n406_
.subckt na3_x1 i0=$abc$95928$new_n367_ i1=$abc$95928$new_n310_ i2=$abc$95928$new_n309_ nq=$abc$95928$new_n407_
.subckt oa22_x2 i0=$abc$95928$new_n354_ i1=$abc$95928$new_n366_ i2=$abc$95928$new_n407_ q=$abc$95928$new_n408_
.subckt ao22_x2 i0=$abc$95928$new_n368_ i1=$abc$95928$new_n389_ i2=$abc$95928$new_n408_ q=$abc$95928$new_n409_
.subckt na4_x1 i0=$abc$95928$new_n367_ i1=$abc$95928$new_n309_ i2=ByteCnt[2] i3=$abc$95928$new_n291_ nq=$abc$95928$new_n410_
.subckt ao22_x2 i0=$abc$95928$new_n410_ i1=$abc$95928$new_n405_ i2=$abc$95928$new_n370_ q=$abc$95928$new_n411_
.subckt na3_x1 i0=$abc$95928$new_n411_ i1=$abc$95928$new_n409_ i2=$abc$95928$new_n406_ nq=$abc$95928$new_n412_
.subckt no2_x1 i0=MAC[42] i1=$abc$95928$new_n299_ nq=$abc$95928$new_n413_
.subckt no2_x1 i0=MAC[41] i1=$abc$95928$new_n298_ nq=$abc$95928$new_n414_
.subckt xr2_x1 i0=MAC[47] i1=RxData[7] q=$abc$95928$new_n415_
.subckt xr2_x1 i0=MAC[40] i1=RxData[0] q=$abc$95928$new_n416_
.subckt nxr2_x1 i0=MAC[44] i1=RxData[4] nq=$abc$95928$new_n417_
.subckt nxr2_x1 i0=MAC[45] i1=RxData[5] nq=$abc$95928$new_n418_
.subckt xr2_x1 i0=MAC[46] i1=RxData[6] q=$abc$95928$new_n419_
.subckt no2_x1 i0=$abc$95928$new_n419_ i1=$abc$95928$new_n415_ nq=$abc$95928$new_n420_
.subckt oa22_x2 i0=$abc$95928$new_n299_ i1=MAC[42] i2=$abc$95928$new_n414_ q=$abc$95928$new_n421_
.subckt oa22_x2 i0=$abc$95928$new_n298_ i1=MAC[41] i2=$abc$95928$new_n413_ q=$abc$95928$new_n422_
.subckt xr2_x1 i0=MAC[43] i1=RxData[3] q=$abc$95928$new_n423_
.subckt no4_x1 i0=$abc$95928$new_n423_ i1=$abc$95928$new_n422_ i2=$abc$95928$new_n421_ i3=$abc$95928$new_n416_ nq=$abc$95928$new_n424_
.subckt na4_x1 i0=$abc$95928$new_n424_ i1=$abc$95928$new_n420_ i2=$abc$95928$new_n418_ i3=$abc$95928$new_n417_ nq=$abc$95928$new_n425_
.subckt na2_x1 i0=$abc$95928$new_n425_ i1=$abc$95928$new_n390_ nq=$abc$95928$new_n426_
.subckt no3_x1 i0=$abc$95928$new_n371_ i1=ByteCnt[2] i2=ByteCnt[3] nq=$abc$95928$new_n427_
.subckt a3_x2 i0=$abc$95928$new_n427_ i1=$abc$95928$new_n426_ i2=$abc$95928$new_n309_ q=$abc$95928$new_n428_
.subckt oa22_x2 i0=AddressOK i1=$abc$95928$new_n412_ i2=$abc$95928$new_n428_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74455
.subckt na3_x1 i0=$abc$95928$new_n309_ i1=ByteCnt[2] i2=ByteCnt[3] nq=$abc$95928$new_n430_
.subckt ao22_x2 i0=$abc$95928$new_n430_ i1=ByteCnt[1] i2=TypeLengthOK q=$abc$95928$new_n431_
.subckt no3_x1 i0=$abc$95928$new_n371_ i1=$abc$95928$new_n315_ i2=RxData[6] nq=$abc$95928$new_n432_
.subckt a3_x2 i0=$abc$95928$new_n367_ i1=$abc$95928$new_n336_ i2=TypeLengthOK q=$abc$95928$new_n433_
.subckt no2_x1 i0=$abc$95928$new_n433_ i1=$abc$95928$new_n432_ nq=$abc$95928$new_n434_
.subckt na3_x1 i0=$abc$95928$new_n299_ i1=$abc$95928$new_n298_ i2=$abc$95928$new_n297_ nq=$abc$95928$new_n435_
.subckt no4_x1 i0=$abc$95928$new_n435_ i1=$abc$95928$new_n434_ i2=$abc$95928$new_n430_ i3=$abc$95928$new_n300_ nq=$abc$95928$new_n436_
.subckt oa22_x2 i0=$abc$95928$new_n294_ i1=$abc$95928$new_n431_ i2=$abc$95928$new_n436_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74451
.subckt a3_x2 i0=$abc$95928$new_n427_ i1=RxValid i2=ByteCnt[4] q=$abc$95928$new_n438_
.subckt a4_x2 i0=$abc$95928$new_n313_ i1=$abc$95928$new_n309_ i2=ByteCnt[2] i3=ByteCnt[3] q=$abc$95928$new_n439_
.subckt no2_x1 i0=$abc$95928$new_n439_ i1=$abc$95928$new_n438_ nq=$abc$95928$new_n440_
.subckt no2_x1 i0=$abc$95928$new_n430_ i1=$abc$95928$new_n334_ nq=$abc$95928$new_n441_
.subckt na2_x1 i0=$abc$95928$new_n441_ i1=$abc$95928$new_n390_ nq=$abc$95928$new_n442_
.subckt na3_x1 i0=$abc$95928$new_n442_ i1=$abc$95928$new_n440_ i2=OpCodeOK nq=$abc$95928$new_n443_
.subckt o3_x2 i0=$abc$95928$new_n440_ i1=$abc$95928$new_n337_ i2=ByteCnt[4] q=$abc$95928$new_n444_
.subckt na2_x1 i0=$abc$95928$new_n444_ i1=$abc$95928$new_n443_ nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74447
.subckt a3_x2 i0=$abc$95928$new_n438_ i1=OpCodeOK i2=TypeLengthOK q=$abc$95928$new_n446_
.subckt oa22_x2 i0=AddressOK i1=$abc$95928$new_n446_ i2=ReceivedPauseFrmWAddr q=$abc$95928$new_n447_
.subckt a2_x2 i0=$abc$95928$new_n447_ i1=$abc$95928$new_n294_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74443
.subckt na3_x1 i0=$abc$95928$new_n427_ i1=$abc$95928$new_n308_ i2=ByteCnt[4] nq=$abc$95928$new_n449_
.subckt inv_x1 i=$abc$95928$new_n449_ nq=$abc$95928$new_n450_
.subckt no2_x1 i0=$abc$95928$new_n450_ i1=RxStartFrm nq=$abc$95928$new_n451_
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n304_ i2=RxStartFrm nq=$abc$95928$new_n452_
.subckt oa22_x2 i0=AssembledTimerValue[15] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n452_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74439
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n303_ i2=RxStartFrm nq=$abc$95928$new_n454_
.subckt oa22_x2 i0=AssembledTimerValue[14] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n454_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74435
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n302_ i2=RxStartFrm nq=$abc$95928$new_n456_
.subckt oa22_x2 i0=AssembledTimerValue[13] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n456_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74431
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n301_ i2=RxStartFrm nq=$abc$95928$new_n458_
.subckt oa22_x2 i0=AssembledTimerValue[12] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n458_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74427
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n300_ i2=RxStartFrm nq=$abc$95928$new_n460_
.subckt oa22_x2 i0=AssembledTimerValue[11] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n460_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74423
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n299_ i2=RxStartFrm nq=$abc$95928$new_n462_
.subckt oa22_x2 i0=AssembledTimerValue[10] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n462_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74419
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n298_ i2=RxStartFrm nq=$abc$95928$new_n464_
.subckt oa22_x2 i0=AssembledTimerValue[9] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n464_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74415
.subckt no3_x1 i0=$abc$95928$new_n449_ i1=$abc$95928$new_n297_ i2=RxStartFrm nq=$abc$95928$new_n466_
.subckt oa22_x2 i0=AssembledTimerValue[8] i1=$abc$95928$new_n451_ i2=$abc$95928$new_n466_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74411
.subckt a4_x2 i0=$abc$95928$new_n313_ i1=$abc$95928$new_n310_ i2=$abc$95928$new_n308_ i3=ByteCnt[4] q=$abc$95928$new_n468_
.subckt oa22_x2 i0=$abc$95928$auto$ff.cc:678:flip_bits$74402 i1=$abc$95928$new_n294_ i2=$abc$95928$new_n468_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74407
.subckt a2_x2 i0=$abc$95928$new_n468_ i1=ReceivedPauseFrmWAddr q=$abc$95928$new_n470_
.subckt no2_x1 i0=$abc$95928$new_n470_ i1=ReceiveEnd nq=$abc$95928$new_n471_
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[15] q=$abc$95928$new_n472_
.subckt oa22_x2 i0=LatchedTimerValue[15] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n472_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74399
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[14] q=$abc$95928$new_n474_
.subckt oa22_x2 i0=LatchedTimerValue[14] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n474_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74395
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[13] q=$abc$95928$new_n476_
.subckt oa22_x2 i0=LatchedTimerValue[13] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n476_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74391
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[12] q=$abc$95928$new_n478_
.subckt oa22_x2 i0=LatchedTimerValue[12] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n478_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74387
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[11] q=$abc$95928$new_n480_
.subckt oa22_x2 i0=LatchedTimerValue[11] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n480_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74383
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[10] q=$abc$95928$new_n482_
.subckt oa22_x2 i0=LatchedTimerValue[10] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n482_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74379
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[9] q=$abc$95928$new_n484_
.subckt oa22_x2 i0=LatchedTimerValue[9] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n484_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74375
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[8] q=$abc$95928$new_n486_
.subckt oa22_x2 i0=LatchedTimerValue[8] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n486_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74371
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[7] q=$abc$95928$new_n488_
.subckt oa22_x2 i0=LatchedTimerValue[7] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n488_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74367
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[6] q=$abc$95928$new_n490_
.subckt oa22_x2 i0=LatchedTimerValue[6] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n490_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74363
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[5] q=$abc$95928$new_n492_
.subckt oa22_x2 i0=LatchedTimerValue[5] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n492_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74359
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[4] q=$abc$95928$new_n494_
.subckt oa22_x2 i0=LatchedTimerValue[4] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n494_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74355
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[3] q=$abc$95928$new_n496_
.subckt oa22_x2 i0=LatchedTimerValue[3] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n496_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74351
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[2] q=$abc$95928$new_n498_
.subckt oa22_x2 i0=LatchedTimerValue[2] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n498_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74347
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[1] q=$abc$95928$new_n500_
.subckt oa22_x2 i0=LatchedTimerValue[1] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n500_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74343
.subckt a2_x2 i0=$abc$95928$new_n470_ i1=AssembledTimerValue[0] q=$abc$95928$new_n502_
.subckt oa22_x2 i0=LatchedTimerValue[0] i1=$abc$95928$new_n471_ i2=$abc$95928$new_n502_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74339
.subckt na2_x1 i0=RxEndFrm i1=RxValid nq=$abc$95928$new_n504_
.subckt a3_x2 i0=RxValid i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] q=$abc$95928$new_n505_
.subckt ao22_x2 i0=DlyCrcCnt[2] i1=$abc$95928$new_n505_ i2=$abc$95928$new_n504_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74335
.subckt na2_x1 i0=RxValid i1=$abc$95928$new_n290_ nq=$abc$95928$new_n507_
.subckt na2_x1 i0=$abc$95928$new_n507_ i1=$abc$95928$new_n504_ nq=$abc$95928$new_n508_
.subckt na2_x1 i0=$abc$95928$new_n508_ i1=DlyCrcCnt[0] nq=$abc$95928$new_n509_
.subckt oa22_x2 i0=$abc$95928$new_n508_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] q=$abc$95928$new_n510_
.subckt na4_x1 i0=RxValid i1=DlyCrcCnt[0] i2=DlyCrcCnt[1] i3=$abc$95928$new_n290_ nq=$abc$95928$new_n511_
.subckt a3_x2 i0=$abc$95928$new_n511_ i1=$abc$95928$new_n510_ i2=$abc$95928$new_n504_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74331
.subckt no2_x1 i0=$abc$95928$new_n507_ i1=RxEndFrm nq=$abc$95928$new_n513_
.subckt ao22_x2 i0=DlyCrcCnt[0] i1=$abc$95928$new_n513_ i2=$abc$95928$new_n509_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74327
.subckt na2_x1 i0=DlyCrcEn i1=$abc$95928$new_n290_ nq=$abc$95928$new_n515_
.subckt na2_x1 i0=$abc$95928$new_n515_ i1=$abc$95928$new_n308_ nq=$abc$95928$new_n516_
.subckt a3_x2 i0=$abc$95928$new_n515_ i1=$abc$95928$new_n308_ i2=ByteCnt[0] q=$abc$95928$new_n517_
.subckt a2_x2 i0=$abc$95928$new_n517_ i1=ByteCnt[1] q=$abc$95928$new_n518_
.subckt a2_x2 i0=$abc$95928$new_n518_ i1=ByteCnt[2] q=$abc$95928$new_n519_
.subckt a2_x2 i0=$abc$95928$new_n519_ i1=ByteCnt[3] q=$abc$95928$new_n520_
.subckt nxr2_x1 i0=$abc$95928$new_n520_ i1=ByteCnt[4] nq=$abc$95928$new_n521_
.subckt no2_x1 i0=$abc$95928$new_n521_ i1=RxEndFrm nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74323
.subckt no2_x1 i0=$abc$95928$new_n519_ i1=ByteCnt[3] nq=$abc$95928$new_n523_
.subckt no3_x1 i0=$abc$95928$new_n523_ i1=$abc$95928$new_n520_ i2=RxEndFrm nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74319
.subckt no2_x1 i0=$abc$95928$new_n518_ i1=ByteCnt[2] nq=$abc$95928$new_n525_
.subckt no3_x1 i0=$abc$95928$new_n525_ i1=$abc$95928$new_n519_ i2=RxEndFrm nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74315
.subckt no2_x1 i0=$abc$95928$new_n517_ i1=ByteCnt[1] nq=$abc$95928$new_n527_
.subckt no3_x1 i0=$abc$95928$new_n527_ i1=$abc$95928$new_n518_ i2=RxEndFrm nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74311
.subckt ao22_x2 i0=$abc$95928$new_n516_ i1=$abc$95928$new_n468_ i2=$abc$95928$new_n292_ q=$abc$95928$new_n529_
.subckt no3_x1 i0=$abc$95928$new_n529_ i1=$abc$95928$new_n517_ i2=RxEndFrm nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74307
.subckt a2_x2 i0=ReceiveEnd i1=ReceivedPauseFrmWAddr q=$abc$95928$new_n531_
.subckt na4_x1 i0=$abc$95928$new_n531_ i1=RxFlow i2=ReceivedLengthOK i3=ReceivedPacketGood nq=$abc$95928$new_n532_
.subckt inv_x1 i=$abc$95928$new_n532_ nq=SetPauseTimer
.subckt no3_x1 i0=PauseTimer[0] i1=PauseTimer[1] i2=PauseTimer[2] nq=$abc$95928$new_n534_
.subckt o4_x2 i0=PauseTimer[0] i1=PauseTimer[1] i2=PauseTimer[2] i3=PauseTimer[3] q=$abc$95928$new_n535_
.subckt no3_x1 i0=$abc$95928$new_n535_ i1=PauseTimer[4] i2=PauseTimer[5] nq=$abc$95928$new_n536_
.subckt o4_x2 i0=$abc$95928$new_n535_ i1=PauseTimer[4] i2=PauseTimer[5] i3=PauseTimer[6] q=$abc$95928$new_n537_
.subckt o2_x2 i0=$abc$95928$new_n537_ i1=PauseTimer[7] q=$abc$95928$new_n538_
.subckt no2_x1 i0=$abc$95928$new_n538_ i1=PauseTimer[8] nq=$abc$95928$new_n539_
.subckt o4_x2 i0=$abc$95928$new_n537_ i1=PauseTimer[7] i2=PauseTimer[8] i3=PauseTimer[9] q=$abc$95928$new_n540_
.subckt no2_x1 i0=$abc$95928$new_n540_ i1=PauseTimer[10] nq=$abc$95928$new_n541_
.subckt no3_x1 i0=$abc$95928$new_n540_ i1=PauseTimer[10] i2=PauseTimer[11] nq=$abc$95928$new_n542_
.subckt o4_x2 i0=$abc$95928$new_n540_ i1=PauseTimer[10] i2=PauseTimer[11] i3=PauseTimer[12] q=$abc$95928$new_n543_
.subckt no2_x1 i0=$abc$95928$new_n543_ i1=PauseTimer[13] nq=$abc$95928$new_n544_
.subckt o3_x2 i0=$abc$95928$new_n543_ i1=PauseTimer[13] i2=PauseTimer[14] q=$abc$95928$new_n545_
.subckt no4_x1 i0=$abc$95928$new_n543_ i1=PauseTimer[13] i2=PauseTimer[14] i3=PauseTimer[15] nq=$abc$95928$new_n546_
.subckt inv_x1 i=$abc$95928$new_n546_ nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74228
.subckt a3_x2 i0=Divider2 i1=RxFlow i2=Pause q=$abc$95928$new_n548_
.subckt a4_x2 i0=Divider2 i1=RxFlow i2=SlotTimer[0] i3=Pause q=$abc$95928$new_n549_
.subckt a2_x2 i0=$abc$95928$new_n549_ i1=SlotTimer[1] q=$abc$95928$new_n550_
.subckt a3_x2 i0=$abc$95928$new_n549_ i1=SlotTimer[1] i2=SlotTimer[2] q=$abc$95928$new_n551_
.subckt a2_x2 i0=$abc$95928$new_n551_ i1=SlotTimer[3] q=$abc$95928$new_n552_
.subckt a2_x2 i0=$abc$95928$new_n552_ i1=SlotTimer[4] q=$abc$95928$new_n553_
.subckt na2_x1 i0=$abc$95928$new_n553_ i1=SlotTimer[5] nq=$abc$95928$new_n554_
.subckt no2_x1 i0=$abc$95928$new_n554_ i1=$abc$95928$new_n546_ nq=$abc$95928$new_n555_
.subckt ao22_x2 i0=$abc$95928$new_n554_ i1=$abc$95928$new_n546_ i2=$abc$95928$new_n532_ q=$abc$95928$new_n556_
.subckt ao22_x2 i0=LatchedTimerValue[15] i1=$abc$95928$new_n532_ i2=$abc$95928$new_n545_ q=$abc$95928$new_n557_
.subckt ao22_x2 i0=$abc$95928$new_n557_ i1=$abc$95928$new_n556_ i2=PauseTimer[15] q=$abc$95928$new_n558_
.subckt oa22_x2 i0=LatchedTimerValue[15] i1=SetPauseTimer i2=$abc$95928$new_n558_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74303
.subckt xr2_x1 i0=$abc$95928$new_n544_ i1=PauseTimer[14] q=$abc$95928$new_n560_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[14] i1=$abc$95928$new_n560_ i2=PauseTimer[14] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74299
.subckt nxr2_x1 i0=$abc$95928$new_n543_ i1=PauseTimer[13] nq=$abc$95928$new_n562_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[13] i1=$abc$95928$new_n562_ i2=PauseTimer[13] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74295
.subckt xr2_x1 i0=$abc$95928$new_n542_ i1=PauseTimer[12] q=$abc$95928$new_n564_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[12] i1=$abc$95928$new_n564_ i2=PauseTimer[12] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74291
.subckt xr2_x1 i0=$abc$95928$new_n541_ i1=PauseTimer[11] q=$abc$95928$new_n566_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[11] i1=$abc$95928$new_n566_ i2=PauseTimer[11] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74287
.subckt a2_x2 i0=$abc$95928$new_n540_ i1=PauseTimer[10] q=$abc$95928$new_n568_
.subckt oa22_x2 i0=$abc$95928$new_n541_ i1=$abc$95928$new_n555_ i2=$abc$95928$new_n568_ q=$abc$95928$new_n569_
.subckt a2_x2 i0=SetPauseTimer i1=LatchedTimerValue[10] q=$abc$95928$new_n570_
.subckt oa22_x2 i0=PauseTimer[10] i1=$abc$95928$new_n556_ i2=$abc$95928$new_n570_ q=$abc$95928$new_n571_
.subckt oa22_x2 i0=$abc$95928$new_n532_ i1=$abc$95928$new_n569_ i2=$abc$95928$new_n571_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74283
.subckt xr2_x1 i0=$abc$95928$new_n539_ i1=PauseTimer[9] q=$abc$95928$new_n573_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[9] i1=$abc$95928$new_n573_ i2=PauseTimer[9] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74279
.subckt nxr2_x1 i0=$abc$95928$new_n538_ i1=PauseTimer[8] nq=$abc$95928$new_n575_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[8] i1=$abc$95928$new_n575_ i2=PauseTimer[8] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74275
.subckt na2_x1 i0=$abc$95928$new_n537_ i1=PauseTimer[7] nq=$abc$95928$new_n577_
.subckt na2_x1 i0=$abc$95928$new_n577_ i1=$abc$95928$new_n538_ nq=$abc$95928$new_n578_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[7] i1=$abc$95928$new_n578_ i2=PauseTimer[7] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74271
.subckt xr2_x1 i0=$abc$95928$new_n536_ i1=PauseTimer[6] q=$abc$95928$new_n580_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[6] i1=$abc$95928$new_n580_ i2=PauseTimer[6] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74267
.subckt ao22_x2 i0=$abc$95928$new_n535_ i1=PauseTimer[4] i2=PauseTimer[5] q=$abc$95928$new_n582_
.subckt o2_x2 i0=$abc$95928$new_n582_ i1=$abc$95928$new_n536_ q=$abc$95928$new_n583_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[5] i1=$abc$95928$new_n583_ i2=PauseTimer[5] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74263
.subckt nxr2_x1 i0=$abc$95928$new_n535_ i1=PauseTimer[4] nq=$abc$95928$new_n585_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[4] i1=$abc$95928$new_n585_ i2=PauseTimer[4] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74259
.subckt xr2_x1 i0=$abc$95928$new_n534_ i1=PauseTimer[3] q=$abc$95928$new_n587_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[3] i1=$abc$95928$new_n587_ i2=PauseTimer[3] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74255
.subckt ao22_x2 i0=PauseTimer[0] i1=PauseTimer[1] i2=PauseTimer[2] q=$abc$95928$new_n589_
.subckt o2_x2 i0=$abc$95928$new_n589_ i1=$abc$95928$new_n534_ q=$abc$95928$new_n590_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[2] i1=$abc$95928$new_n590_ i2=PauseTimer[2] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74251
.subckt nxr2_x1 i0=PauseTimer[0] i1=PauseTimer[1] nq=$abc$95928$new_n592_
.subckt mx3_x2 cmd0=$abc$95928$new_n532_ cmd1=$abc$95928$new_n555_ i0=LatchedTimerValue[1] i1=$abc$95928$new_n592_ i2=PauseTimer[1] q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74247
.subckt no2_x1 i0=$abc$95928$new_n532_ i1=LatchedTimerValue[0] nq=$abc$95928$new_n594_
.subckt no3_x1 i0=$abc$95928$new_n555_ i1=SetPauseTimer i2=PauseTimer[0] nq=$abc$95928$new_n595_
.subckt a3_x2 i0=$abc$95928$new_n555_ i1=$abc$95928$new_n532_ i2=PauseTimer[0] q=$abc$95928$new_n596_
.subckt no3_x1 i0=$abc$95928$new_n596_ i1=$abc$95928$new_n595_ i2=$abc$95928$new_n594_ nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74243
.subckt no2_x1 i0=TxDoneIn i1=TxAbortIn nq=$abc$95928$new_n598_
.subckt oa22_x2 i0=TxUsedDataOutDetected i1=$abc$95928$new_n598_ i2=TxStartFrmOut q=$abc$95928$new_n599_
.subckt a2_x2 i0=RxFlow i1=$abc$95928$auto$ff.cc:678:flip_bits$74232 q=$abc$95928$new_n600_
.subckt mx2_x2 cmd=$abc$95928$new_n599_ i0=$abc$95928$new_n600_ i1=Pause q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74239
.subckt ao22_x2 i0=SlotTimer[5] i1=$abc$95928$new_n553_ i2=$abc$95928$auto$rtlil.cc:2506:NotGate$74167 q=$abc$95928$new_n602_
.subckt a2_x2 i0=$abc$95928$new_n602_ i1=$abc$95928$new_n554_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74223
.subckt no2_x1 i0=$abc$95928$new_n552_ i1=SlotTimer[4] nq=$abc$95928$new_n604_
.subckt no3_x1 i0=$abc$95928$new_n604_ i1=$abc$95928$new_n553_ i2=RxReset nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74219
.subckt no2_x1 i0=$abc$95928$new_n551_ i1=SlotTimer[3] nq=$abc$95928$new_n606_
.subckt no3_x1 i0=$abc$95928$new_n606_ i1=$abc$95928$new_n552_ i2=RxReset nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74215
.subckt no2_x1 i0=$abc$95928$new_n550_ i1=SlotTimer[2] nq=$abc$95928$new_n608_
.subckt no3_x1 i0=$abc$95928$new_n608_ i1=$abc$95928$new_n551_ i2=RxReset nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74211
.subckt no2_x1 i0=$abc$95928$new_n549_ i1=SlotTimer[1] nq=$abc$95928$new_n610_
.subckt no3_x1 i0=$abc$95928$new_n610_ i1=$abc$95928$new_n550_ i2=RxReset nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74207
.subckt no2_x1 i0=$abc$95928$new_n548_ i1=SlotTimer[0] nq=$abc$95928$new_n612_
.subckt no3_x1 i0=$abc$95928$new_n612_ i1=$abc$95928$new_n549_ i2=RxReset nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74203
.subckt no2_x1 i0=$abc$95928$new_n446_ i1=ReceivedPauseFrm nq=$abc$95928$new_n614_
.subckt mx2_x2 cmd=r_PassAll i0=ReceivedPauseFrm i1=RxStatusWriteLatched_sync2 q=$abc$95928$new_n615_
.subckt no2_x1 i0=$abc$95928$new_n615_ i1=$abc$95928$new_n614_ nq=$abc$95928$auto$rtlil.cc:2515:MuxGate$74197
.subckt na4_x1 i0=$abc$95928$new_n367_ i1=$abc$95928$new_n310_ i2=$abc$95928$new_n308_ i3=ByteCnt[4] nq=$abc$95928$new_n617_
.subckt inv_x1 i=$abc$95928$new_n617_ nq=$abc$95928$new_n618_
.subckt no2_x1 i0=$abc$95928$new_n618_ i1=RxStartFrm nq=$abc$95928$new_n619_
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n304_ i2=RxStartFrm nq=$abc$95928$new_n620_
.subckt oa22_x2 i0=AssembledTimerValue[7] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n620_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74193
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n303_ i2=RxStartFrm nq=$abc$95928$new_n622_
.subckt oa22_x2 i0=AssembledTimerValue[6] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n622_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74189
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n302_ i2=RxStartFrm nq=$abc$95928$new_n624_
.subckt oa22_x2 i0=AssembledTimerValue[5] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n624_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74185
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n301_ i2=RxStartFrm nq=$abc$95928$new_n626_
.subckt oa22_x2 i0=AssembledTimerValue[4] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n626_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74181
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n300_ i2=RxStartFrm nq=$abc$95928$new_n628_
.subckt oa22_x2 i0=AssembledTimerValue[3] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n628_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74177
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n299_ i2=RxStartFrm nq=$abc$95928$new_n630_
.subckt oa22_x2 i0=AssembledTimerValue[2] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n630_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74173
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n298_ i2=RxStartFrm nq=$abc$95928$new_n632_
.subckt oa22_x2 i0=AssembledTimerValue[1] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n632_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74169
.subckt no3_x1 i0=$abc$95928$new_n617_ i1=$abc$95928$new_n297_ i2=RxStartFrm nq=$abc$95928$new_n634_
.subckt oa22_x2 i0=AssembledTimerValue[0] i1=$abc$95928$new_n619_ i2=$abc$95928$new_n634_ q=$abc$95928$auto$rtlil.cc:2515:MuxGate$74165
.subckt no3_x1 i0=$abc$95928$new_n546_ i1=Divider2 i2=$abc$95928$new_n295_ nq=$0\Divider2[0:0]
.subckt buf_x2 i=$abc$95928$auto$ff.cc:678:flip_bits$74226 q=$abc$95928$auto$rtlil.cc:2506:NotGate$74234
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74171
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74175
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74179
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74183
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74187
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74191
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74195
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74199
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74201
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74205
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74209
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74213
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74217
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74221
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74225
.subckt inv_x1 i=TxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74237
.subckt inv_x1 i=TxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74241
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74245
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74249
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74253
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74257
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74261
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74265
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74269
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74273
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74277
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74281
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74285
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74289
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74293
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74297
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74301
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74305
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74309
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74313
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74317
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74321
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74325
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74329
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74333
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74337
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74341
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74345
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74349
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74353
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74357
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74361
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74365
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74369
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74373
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74377
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74381
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74385
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74389
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74393
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74397
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74401
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74409
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74413
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74417
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74421
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74425
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74429
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74433
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74437
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74441
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74445
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74449
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74453
.subckt inv_x1 i=RxReset nq=$abc$95928$auto$rtlil.cc:2506:NotGate$74457
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74165 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74167 q=AssembledTimerValue[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74169 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74171 q=AssembledTimerValue[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74173 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74175 q=AssembledTimerValue[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74177 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74179 q=AssembledTimerValue[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74181 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74183 q=AssembledTimerValue[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74185 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74187 q=AssembledTimerValue[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74189 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74191 q=AssembledTimerValue[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74193 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74195 q=AssembledTimerValue[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74197 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74199 q=ReceivedPauseFrm
.subckt sff1r_x4 ck=MRxClk i=$0\Divider2[0:0] nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74201 q=Divider2
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74203 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74205 q=SlotTimer[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74207 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74209 q=SlotTimer[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74211 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74213 q=SlotTimer[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74215 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74217 q=SlotTimer[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74219 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74221 q=SlotTimer[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74223 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74225 q=SlotTimer[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$95928$auto$rtlil.cc:2506:NotGate$74228 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74231 q=$abc$95928$auto$ff.cc:678:flip_bits$74226
.subckt sff1r_x4 ck=MTxClk i=$abc$95928$auto$rtlil.cc:2506:NotGate$74234 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74237 q=$abc$95928$auto$ff.cc:678:flip_bits$74232
.subckt sff1r_x4 ck=MTxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74239 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74241 q=Pause
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74243 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74245 q=PauseTimer[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74247 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74249 q=PauseTimer[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74251 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74253 q=PauseTimer[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74255 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74257 q=PauseTimer[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74259 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74261 q=PauseTimer[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74263 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74265 q=PauseTimer[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74267 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74269 q=PauseTimer[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74271 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74273 q=PauseTimer[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74275 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74277 q=PauseTimer[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74279 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74281 q=PauseTimer[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74283 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74285 q=PauseTimer[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74287 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74289 q=PauseTimer[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74291 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74293 q=PauseTimer[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74295 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74297 q=PauseTimer[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74299 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74301 q=PauseTimer[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74303 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74305 q=PauseTimer[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74307 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74309 q=ByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74311 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74313 q=ByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74315 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74317 q=ByteCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74319 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74321 q=ByteCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74323 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74325 q=ByteCnt[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74327 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74329 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74331 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74333 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74335 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74337 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74339 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74341 q=LatchedTimerValue[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74343 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74345 q=LatchedTimerValue[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74347 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74349 q=LatchedTimerValue[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74351 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74353 q=LatchedTimerValue[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74355 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74357 q=LatchedTimerValue[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74359 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74361 q=LatchedTimerValue[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74363 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74365 q=LatchedTimerValue[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74367 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74369 q=LatchedTimerValue[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74371 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74373 q=LatchedTimerValue[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74375 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74377 q=LatchedTimerValue[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74379 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74381 q=LatchedTimerValue[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74383 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74385 q=LatchedTimerValue[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74387 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74389 q=LatchedTimerValue[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74391 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74393 q=LatchedTimerValue[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74395 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74397 q=LatchedTimerValue[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74399 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74401 q=LatchedTimerValue[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74407 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74409 q=$abc$95928$auto$ff.cc:678:flip_bits$74402
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74411 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74413 q=AssembledTimerValue[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74415 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74417 q=AssembledTimerValue[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74419 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74421 q=AssembledTimerValue[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74423 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74425 q=AssembledTimerValue[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74427 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74429 q=AssembledTimerValue[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74431 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74433 q=AssembledTimerValue[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74435 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74437 q=AssembledTimerValue[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74439 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74441 q=AssembledTimerValue[15]
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74443 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74445 q=ReceivedPauseFrmWAddr
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74447 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74449 q=OpCodeOK
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74451 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74453 q=TypeLengthOK
.subckt sff1r_x4 ck=MRxClk i=$abc$95928$auto$rtlil.cc:2515:MuxGate$74455 nrst=$abc$95928$auto$rtlil.cc:2506:NotGate$74457 q=AddressOK
.names $true ReservedMulticast[0]
1 1
.names $false ReservedMulticast[1]
1 1
.names $false ReservedMulticast[2]
1 1
.names $false ReservedMulticast[3]
1 1
.names $false ReservedMulticast[4]
1 1
.names $false ReservedMulticast[5]
1 1
.names $false ReservedMulticast[6]
1 1
.names $false ReservedMulticast[7]
1 1
.names $false ReservedMulticast[8]
1 1
.names $false ReservedMulticast[9]
1 1
.names $false ReservedMulticast[10]
1 1
.names $false ReservedMulticast[11]
1 1
.names $false ReservedMulticast[12]
1 1
.names $false ReservedMulticast[13]
1 1
.names $false ReservedMulticast[14]
1 1
.names $false ReservedMulticast[15]
1 1
.names $false ReservedMulticast[16]
1 1
.names $false ReservedMulticast[17]
1 1
.names $false ReservedMulticast[18]
1 1
.names $false ReservedMulticast[19]
1 1
.names $false ReservedMulticast[20]
1 1
.names $false ReservedMulticast[21]
1 1
.names $false ReservedMulticast[22]
1 1
.names $false ReservedMulticast[23]
1 1
.names $false ReservedMulticast[24]
1 1
.names $true ReservedMulticast[25]
1 1
.names $false ReservedMulticast[26]
1 1
.names $false ReservedMulticast[27]
1 1
.names $false ReservedMulticast[28]
1 1
.names $false ReservedMulticast[29]
1 1
.names $true ReservedMulticast[30]
1 1
.names $true ReservedMulticast[31]
1 1
.names $false ReservedMulticast[32]
1 1
.names $false ReservedMulticast[33]
1 1
.names $false ReservedMulticast[34]
1 1
.names $false ReservedMulticast[35]
1 1
.names $false ReservedMulticast[36]
1 1
.names $false ReservedMulticast[37]
1 1
.names $false ReservedMulticast[38]
1 1
.names $true ReservedMulticast[39]
1 1
.names $true ReservedMulticast[40]
1 1
.names $false ReservedMulticast[41]
1 1
.names $false ReservedMulticast[42]
1 1
.names $false ReservedMulticast[43]
1 1
.names $false ReservedMulticast[44]
1 1
.names $false ReservedMulticast[45]
1 1
.names $false ReservedMulticast[46]
1 1
.names $false ReservedMulticast[47]
1 1
.names RxEndFrm ResetByteCnt
1 1
.names RxReset ResetSlotTimer
1 1
.names $false TypeLength[0]
1 1
.names $false TypeLength[1]
1 1
.names $false TypeLength[2]
1 1
.names $true TypeLength[3]
1 1
.names $false TypeLength[4]
1 1
.names $false TypeLength[5]
1 1
.names $false TypeLength[6]
1 1
.names $false TypeLength[7]
1 1
.names $false TypeLength[8]
1 1
.names $false TypeLength[9]
1 1
.names $false TypeLength[10]
1 1
.names $true TypeLength[11]
1 1
.names $false TypeLength[12]
1 1
.names $false TypeLength[13]
1 1
.names $false TypeLength[14]
1 1
.names $true TypeLength[15]
1 1
.end

.model eth_registers
.inputs DataIn[0] DataIn[1] DataIn[2] DataIn[3] DataIn[4] DataIn[5] DataIn[6] DataIn[7] DataIn[8] DataIn[9] DataIn[10] DataIn[11] DataIn[12] DataIn[13] DataIn[14] DataIn[15] DataIn[16] DataIn[17] DataIn[18] DataIn[19] DataIn[20] DataIn[21] DataIn[22] DataIn[23] DataIn[24] DataIn[25] DataIn[26] DataIn[27] DataIn[28] DataIn[29] DataIn[30] DataIn[31] Address[0] Address[1] Address[2] Address[3] Address[4] Address[5] Address[6] Address[7] Rw Cs[0] Cs[1] Cs[2] Cs[3] Clk Reset TxB_IRQ TxE_IRQ RxB_IRQ RxE_IRQ Busy_IRQ NValid_stat Busy_stat LinkFail WCtrlDataStart RStatStart UpdateMIIRX_DATAReg Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] RstTxPauseRq TxCtrlEndFrm dbg_dat[0] dbg_dat[1] dbg_dat[2] dbg_dat[3] dbg_dat[4] dbg_dat[5] dbg_dat[6] dbg_dat[7] dbg_dat[8] dbg_dat[9] dbg_dat[10] dbg_dat[11] dbg_dat[12] dbg_dat[13] dbg_dat[14] dbg_dat[15] dbg_dat[16] dbg_dat[17] dbg_dat[18] dbg_dat[19] dbg_dat[20] dbg_dat[21] dbg_dat[22] dbg_dat[23] dbg_dat[24] dbg_dat[25] dbg_dat[26] dbg_dat[27] dbg_dat[28] dbg_dat[29] dbg_dat[30] dbg_dat[31] StartTxDone TxClk RxClk SetPauseTimer
.outputs DataOut[0] DataOut[1] DataOut[2] DataOut[3] DataOut[4] DataOut[5] DataOut[6] DataOut[7] DataOut[8] DataOut[9] DataOut[10] DataOut[11] DataOut[12] DataOut[13] DataOut[14] DataOut[15] DataOut[16] DataOut[17] DataOut[18] DataOut[19] DataOut[20] DataOut[21] DataOut[22] DataOut[23] DataOut[24] DataOut[25] DataOut[26] DataOut[27] DataOut[28] DataOut[29] DataOut[30] DataOut[31] r_RecSmall r_Pad r_HugEn r_CrcEn r_DlyCrcEn r_FullD r_ExDfrEn r_NoBckof r_LoopBck r_IFG r_Pro r_Iam r_Bro r_NoPre r_TxEn r_RxEn r_IPGT[0] r_IPGT[1] r_IPGT[2] r_IPGT[3] r_IPGT[4] r_IPGT[5] r_IPGT[6] r_IPGR1[0] r_IPGR1[1] r_IPGR1[2] r_IPGR1[3] r_IPGR1[4] r_IPGR1[5] r_IPGR1[6] r_IPGR2[0] r_IPGR2[1] r_IPGR2[2] r_IPGR2[3] r_IPGR2[4] r_IPGR2[5] r_IPGR2[6] r_MinFL[0] r_MinFL[1] r_MinFL[2] r_MinFL[3] r_MinFL[4] r_MinFL[5] r_MinFL[6] r_MinFL[7] r_MinFL[8] r_MinFL[9] r_MinFL[10] r_MinFL[11] r_MinFL[12] r_MinFL[13] r_MinFL[14] r_MinFL[15] r_MaxFL[0] r_MaxFL[1] r_MaxFL[2] r_MaxFL[3] r_MaxFL[4] r_MaxFL[5] r_MaxFL[6] r_MaxFL[7] r_MaxFL[8] r_MaxFL[9] r_MaxFL[10] r_MaxFL[11] r_MaxFL[12] r_MaxFL[13] r_MaxFL[14] r_MaxFL[15] r_MaxRet[0] r_MaxRet[1] r_MaxRet[2] r_MaxRet[3] r_CollValid[0] r_CollValid[1] r_CollValid[2] r_CollValid[3] r_CollValid[4] r_CollValid[5] r_TxFlow r_RxFlow r_PassAll r_MiiNoPre r_ClkDiv[0] r_ClkDiv[1] r_ClkDiv[2] r_ClkDiv[3] r_ClkDiv[4] r_ClkDiv[5] r_ClkDiv[6] r_ClkDiv[7] r_WCtrlData r_RStat r_ScanStat r_RGAD[0] r_RGAD[1] r_RGAD[2] r_RGAD[3] r_RGAD[4] r_FIAD[0] r_FIAD[1] r_FIAD[2] r_FIAD[3] r_FIAD[4] r_CtrlData[0] r_CtrlData[1] r_CtrlData[2] r_CtrlData[3] r_CtrlData[4] r_CtrlData[5] r_CtrlData[6] r_CtrlData[7] r_CtrlData[8] r_CtrlData[9] r_CtrlData[10] r_CtrlData[11] r_CtrlData[12] r_CtrlData[13] r_CtrlData[14] r_CtrlData[15] r_MAC[0] r_MAC[1] r_MAC[2] r_MAC[3] r_MAC[4] r_MAC[5] r_MAC[6] r_MAC[7] r_MAC[8] r_MAC[9] r_MAC[10] r_MAC[11] r_MAC[12] r_MAC[13] r_MAC[14] r_MAC[15] r_MAC[16] r_MAC[17] r_MAC[18] r_MAC[19] r_MAC[20] r_MAC[21] r_MAC[22] r_MAC[23] r_MAC[24] r_MAC[25] r_MAC[26] r_MAC[27] r_MAC[28] r_MAC[29] r_MAC[30] r_MAC[31] r_MAC[32] r_MAC[33] r_MAC[34] r_MAC[35] r_MAC[36] r_MAC[37] r_MAC[38] r_MAC[39] r_MAC[40] r_MAC[41] r_MAC[42] r_MAC[43] r_MAC[44] r_MAC[45] r_MAC[46] r_MAC[47] r_TxBDNum[0] r_TxBDNum[1] r_TxBDNum[2] r_TxBDNum[3] r_TxBDNum[4] r_TxBDNum[5] r_TxBDNum[6] r_TxBDNum[7] int_o r_HASH0[0] r_HASH0[1] r_HASH0[2] r_HASH0[3] r_HASH0[4] r_HASH0[5] r_HASH0[6] r_HASH0[7] r_HASH0[8] r_HASH0[9] r_HASH0[10] r_HASH0[11] r_HASH0[12] r_HASH0[13] r_HASH0[14] r_HASH0[15] r_HASH0[16] r_HASH0[17] r_HASH0[18] r_HASH0[19] r_HASH0[20] r_HASH0[21] r_HASH0[22] r_HASH0[23] r_HASH0[24] r_HASH0[25] r_HASH0[26] r_HASH0[27] r_HASH0[28] r_HASH0[29] r_HASH0[30] r_HASH0[31] r_HASH1[0] r_HASH1[1] r_HASH1[2] r_HASH1[3] r_HASH1[4] r_HASH1[5] r_HASH1[6] r_HASH1[7] r_HASH1[8] r_HASH1[9] r_HASH1[10] r_HASH1[11] r_HASH1[12] r_HASH1[13] r_HASH1[14] r_HASH1[15] r_HASH1[16] r_HASH1[17] r_HASH1[18] r_HASH1[19] r_HASH1[20] r_HASH1[21] r_HASH1[22] r_HASH1[23] r_HASH1[24] r_HASH1[25] r_HASH1[26] r_HASH1[27] r_HASH1[28] r_HASH1[29] r_HASH1[30] r_HASH1[31] r_TxPauseTV[0] r_TxPauseTV[1] r_TxPauseTV[2] r_TxPauseTV[3] r_TxPauseTV[4] r_TxPauseTV[5] r_TxPauseTV[6] r_TxPauseTV[7] r_TxPauseTV[8] r_TxPauseTV[9] r_TxPauseTV[10] r_TxPauseTV[11] r_TxPauseTV[12] r_TxPauseTV[13] r_TxPauseTV[14] r_TxPauseTV[15] r_TxPauseRq
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=Address[1] nq=$abc$96347$new_n495_
.subckt inv_x1 i=Address[0] nq=$abc$96347$new_n496_
.subckt inv_x1 i=Address[3] nq=$abc$96347$new_n497_
.subckt inv_x1 i=Address[2] nq=$abc$96347$new_n498_
.subckt inv_x1 i=Address[4] nq=$abc$96347$new_n499_
.subckt inv_x1 i=ResetTxCIrq_sync2 nq=$abc$96347$new_n500_
.subckt inv_x1 i=ResetRxCIrq_sync2 nq=$abc$96347$new_n501_
.subckt inv_x1 i=MODEROut[0] nq=$abc$96347$new_n502_
.subckt inv_x1 i=PACKETLENOut[9] nq=$abc$96347$new_n503_
.subckt inv_x1 i=r_MAC[45] nq=$abc$96347$new_n504_
.subckt inv_x1 i=PACKETLENOut[13] nq=$abc$96347$new_n505_
.subckt inv_x1 i=HASH0Out[14] nq=$abc$96347$new_n506_
.subckt inv_x1 i=r_MAC[46] nq=$abc$96347$new_n507_
.subckt inv_x1 i=HASH1Out[15] nq=$abc$96347$new_n508_
.subckt inv_x1 i=PACKETLENOut[15] nq=$abc$96347$new_n509_
.subckt inv_x1 i=SetTxCIrq_sync2 nq=$abc$96347$new_n510_
.subckt inv_x1 i=SetRxCIrq_sync2 nq=$abc$96347$new_n511_
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74461
.subckt a3_x2 i0=CTRLMODEROut[2] i1=TxCtrlEndFrm i2=StartTxDone q=$abc$96347$new_n513_
.subckt oa22_x2 i0=SetTxCIrq_txclk i1=$abc$96347$new_n500_ i2=$abc$96347$new_n513_ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74515
.subckt ao22_x2 i0=ResetRxCIrq_sync3 i1=$abc$96347$new_n501_ i2=SetRxCIrq_rxclk q=$abc$96347$new_n515_
.subckt oa22_x2 i0=CTRLMODEROut[1] i1=SetPauseTimer i2=$abc$96347$new_n515_ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74511
.subckt o2_x2 i0=Address[6] i1=Address[7] q=$abc$96347$new_n517_
.subckt no3_x1 i0=$abc$96347$new_n517_ i1=Address[4] i2=Address[5] nq=$abc$96347$new_n518_
.subckt o4_x2 i0=Address[6] i1=Address[7] i2=Address[4] i3=Address[5] q=$abc$96347$new_n519_
.subckt o2_x2 i0=Address[2] i1=Address[3] q=$abc$96347$new_n520_
.subckt no2_x1 i0=$abc$96347$new_n496_ i1=Address[1] nq=$abc$96347$new_n521_
.subckt no3_x1 i0=$abc$96347$new_n520_ i1=$abc$96347$new_n496_ i2=Address[1] nq=$abc$96347$new_n522_
.subckt no4_x1 i0=$abc$96347$new_n520_ i1=$abc$96347$new_n519_ i2=$abc$96347$new_n496_ i3=Address[1] nq=$abc$96347$new_n523_
.subckt na2_x1 i0=Cs[0] i1=Rw nq=$abc$96347$new_n524_
.subckt a3_x2 i0=$abc$96347$new_n523_ i1=Cs[0] i2=Rw q=$abc$96347$new_n525_
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[0] nq=$abc$96347$new_n526_
.subckt oa22_x2 i0=irq_txb i1=$abc$96347$new_n526_ i2=TxB_IRQ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74497
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[1] nq=$abc$96347$new_n528_
.subckt oa22_x2 i0=irq_txe i1=$abc$96347$new_n528_ i2=TxE_IRQ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74479
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[2] nq=$abc$96347$new_n530_
.subckt oa22_x2 i0=irq_rxb i1=$abc$96347$new_n530_ i2=RxB_IRQ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74475
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[3] nq=$abc$96347$new_n532_
.subckt oa22_x2 i0=irq_rxe i1=$abc$96347$new_n532_ i2=RxE_IRQ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74471
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[4] nq=$abc$96347$new_n534_
.subckt oa22_x2 i0=irq_busy i1=$abc$96347$new_n534_ i2=Busy_IRQ q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74467
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[5] nq=$abc$96347$new_n536_
.subckt oa22_x2 i0=irq_txc i1=$abc$96347$new_n536_ i2=SetTxCIrq q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74463
.subckt na2_x1 i0=$abc$96347$new_n525_ i1=DataIn[6] nq=$abc$96347$new_n538_
.subckt oa22_x2 i0=irq_rxc i1=$abc$96347$new_n538_ i2=SetRxCIrq q=$abc$96347$auto$rtlil.cc:2515:MuxGate$74459
.subckt no4_x1 i0=Cs[2] i1=Cs[3] i2=Cs[1] i3=Cs[0] nq=$abc$96347$new_n540_
.subckt no2_x1 i0=$abc$96347$new_n540_ i1=Rw nq=$abc$96347$new_n541_
.subckt no3_x1 i0=$abc$96347$new_n519_ i1=$abc$96347$new_n498_ i2=$abc$96347$new_n497_ nq=$abc$96347$new_n542_
.subckt a2_x2 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ q=$abc$96347$new_n543_
.subckt na2_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ nq=$abc$96347$new_n544_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[0] nq=$abc$96347$new_n545_
.subckt na2_x1 i0=Address[0] i1=Address[1] nq=$abc$96347$new_n546_
.subckt na4_x1 i0=$abc$96347$new_n542_ i1=LinkFail i2=Address[0] i3=Address[1] nq=$abc$96347$new_n547_
.subckt no2_x1 i0=Address[0] i1=Address[1] nq=$abc$96347$new_n548_
.subckt o2_x2 i0=Address[0] i1=Address[1] q=$abc$96347$new_n549_
.subckt no4_x1 i0=$abc$96347$new_n549_ i1=$abc$96347$new_n519_ i2=$abc$96347$new_n498_ i3=$abc$96347$new_n497_ nq=$abc$96347$new_n550_
.subckt na2_x1 i0=$abc$96347$new_n548_ i1=$abc$96347$new_n542_ nq=$abc$96347$new_n551_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_FIAD[0] nq=$abc$96347$new_n552_
.subckt no3_x1 i0=$abc$96347$new_n519_ i1=Address[2] i2=$abc$96347$new_n497_ nq=$abc$96347$new_n553_
.subckt na3_x1 i0=$abc$96347$new_n553_ i1=Address[0] i2=Address[1] nq=$abc$96347$new_n554_
.subckt na4_x1 i0=$abc$96347$new_n553_ i1=r_ScanStat i2=Address[0] i3=Address[1] nq=$abc$96347$new_n555_
.subckt na3_x1 i0=$abc$96347$new_n553_ i1=$abc$96347$new_n521_ i2=CTRLMODEROut[0] nq=$abc$96347$new_n556_
.subckt no2_x1 i0=Address[0] i1=$abc$96347$new_n495_ nq=$abc$96347$new_n557_
.subckt a2_x2 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n553_ q=$abc$96347$new_n558_
.subckt na2_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n553_ nq=$abc$96347$new_n559_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n553_ i2=r_ClkDiv[0] nq=$abc$96347$new_n560_
.subckt a2_x2 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n542_ q=$abc$96347$new_n561_
.subckt a2_x2 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[0] q=$abc$96347$new_n562_
.subckt no4_x1 i0=$abc$96347$new_n549_ i1=$abc$96347$new_n519_ i2=Address[2] i3=$abc$96347$new_n497_ nq=$abc$96347$new_n563_
.subckt na2_x1 i0=$abc$96347$new_n563_ i1=r_TxBDNum[0] nq=$abc$96347$new_n564_
.subckt no3_x1 i0=$abc$96347$new_n519_ i1=$abc$96347$new_n498_ i2=Address[3] nq=$abc$96347$new_n565_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[0] nq=$abc$96347$new_n566_
.subckt no4_x1 i0=$abc$96347$new_n546_ i1=$abc$96347$new_n519_ i2=$abc$96347$new_n498_ i3=Address[3] nq=$abc$96347$new_n567_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_CollValid[0] nq=$abc$96347$new_n568_
.subckt o4_x2 i0=Address[2] i1=Address[3] i2=Address[0] i3=Address[1] q=$abc$96347$new_n569_
.subckt no2_x1 i0=$abc$96347$new_n569_ i1=$abc$96347$new_n519_ nq=$abc$96347$new_n570_
.subckt no3_x1 i0=$abc$96347$new_n569_ i1=$abc$96347$new_n519_ i2=$abc$96347$new_n502_ nq=$abc$96347$new_n571_
.subckt no3_x1 i0=$abc$96347$new_n517_ i1=$abc$96347$new_n499_ i2=Address[5] nq=$abc$96347$new_n572_
.subckt no4_x1 i0=$abc$96347$new_n569_ i1=$abc$96347$new_n517_ i2=$abc$96347$new_n499_ i3=Address[5] nq=$abc$96347$new_n573_
.subckt na4_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n548_ i2=$abc$96347$new_n498_ i3=$abc$96347$new_n497_ nq=$abc$96347$new_n574_
.subckt oa22_x2 i0=MAC_ADDR0Out[0] i1=$abc$96347$new_n573_ i2=$abc$96347$new_n571_ q=$abc$96347$new_n575_
.subckt no3_x1 i0=$abc$96347$new_n549_ i1=$abc$96347$new_n498_ i2=Address[3] nq=$abc$96347$new_n576_
.subckt a2_x2 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ q=$abc$96347$new_n577_
.subckt na2_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ nq=$abc$96347$new_n578_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[0] nq=$abc$96347$new_n579_
.subckt no4_x1 i0=$abc$96347$new_n498_ i1=Address[3] i2=Address[0] i3=$abc$96347$new_n495_ nq=$abc$96347$new_n580_
.subckt a2_x2 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ q=$abc$96347$new_n581_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[0] nq=$abc$96347$new_n582_
.subckt na2_x1 i0=$abc$96347$new_n523_ i1=irq_txb nq=$abc$96347$new_n583_
.subckt na2_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ nq=$abc$96347$new_n584_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[32] nq=$abc$96347$new_n585_
.subckt no2_x1 i0=$abc$96347$new_n546_ i1=$abc$96347$new_n520_ nq=$abc$96347$new_n586_
.subckt no3_x1 i0=$abc$96347$new_n546_ i1=$abc$96347$new_n520_ i2=$abc$96347$new_n519_ nq=$abc$96347$new_n587_
.subckt a2_x2 i0=$abc$96347$new_n587_ i1=r_IPGT[0] q=$abc$96347$new_n588_
.subckt a2_x2 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ q=$abc$96347$new_n589_
.subckt na2_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ nq=$abc$96347$new_n590_
.subckt oa22_x2 i0=PACKETLENOut[0] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n588_ q=$abc$96347$new_n591_
.subckt no3_x1 i0=$abc$96347$new_n520_ i1=Address[0] i2=$abc$96347$new_n495_ nq=$abc$96347$new_n592_
.subckt a2_x2 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ q=$abc$96347$new_n593_
.subckt na2_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ nq=$abc$96347$new_n594_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[0] nq=$abc$96347$new_n595_
.subckt no4_x1 i0=$abc$96347$new_n520_ i1=$abc$96347$new_n519_ i2=Address[0] i3=$abc$96347$new_n495_ nq=$abc$96347$new_n596_
.subckt na2_x1 i0=$abc$96347$new_n596_ i1=INT_MASKOut[0] nq=$abc$96347$new_n597_
.subckt no4_x1 i0=$abc$96347$new_n549_ i1=$abc$96347$new_n519_ i2=$abc$96347$new_n498_ i3=Address[3] nq=$abc$96347$new_n598_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[0] nq=$abc$96347$new_n599_
.subckt a2_x2 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ q=$abc$96347$new_n600_
.subckt na2_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ nq=$abc$96347$new_n601_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[0] nq=$abc$96347$new_n602_
.subckt a3_x2 i0=$abc$96347$new_n599_ i1=$abc$96347$new_n568_ i2=$abc$96347$new_n566_ q=$abc$96347$new_n603_
.subckt a3_x2 i0=$abc$96347$new_n602_ i1=$abc$96347$new_n597_ i2=$abc$96347$new_n595_ q=$abc$96347$new_n604_
.subckt a4_x2 i0=$abc$96347$new_n585_ i1=$abc$96347$new_n583_ i2=$abc$96347$new_n582_ i3=$abc$96347$new_n579_ q=$abc$96347$new_n605_
.subckt a3_x2 i0=$abc$96347$new_n564_ i1=$abc$96347$new_n556_ i2=$abc$96347$new_n547_ q=$abc$96347$new_n606_
.subckt na4_x1 i0=$abc$96347$new_n606_ i1=$abc$96347$new_n605_ i2=$abc$96347$new_n604_ i3=$abc$96347$new_n603_ nq=$abc$96347$new_n607_
.subckt na4_x1 i0=$abc$96347$new_n560_ i1=$abc$96347$new_n555_ i2=$abc$96347$new_n552_ i3=$abc$96347$new_n545_ nq=$abc$96347$new_n608_
.subckt o4_x2 i0=$abc$96347$new_n608_ i1=$abc$96347$new_n591_ i2=$abc$96347$new_n575_ i3=$abc$96347$new_n562_ q=$abc$96347$new_n609_
.subckt ao22_x2 i0=$abc$96347$new_n609_ i1=$abc$96347$new_n607_ i2=$abc$96347$new_n541_ q=DataOut[0]
.subckt a3_x2 i0=$abc$96347$new_n553_ i1=$abc$96347$new_n521_ i2=CTRLMODEROut[1] q=$abc$96347$new_n611_
.subckt na4_x1 i0=$abc$96347$new_n542_ i1=Busy_stat i2=Address[0] i3=Address[1] nq=$abc$96347$new_n612_
.subckt na4_x1 i0=$abc$96347$new_n553_ i1=r_RStat i2=Address[0] i3=Address[1] nq=$abc$96347$new_n613_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n542_ i2=MIIRX_DATAOut[1] nq=$abc$96347$new_n614_
.subckt a2_x2 i0=$abc$96347$new_n563_ i1=r_TxBDNum[1] q=$abc$96347$new_n615_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[1] nq=$abc$96347$new_n616_
.subckt a2_x2 i0=$abc$96347$new_n596_ i1=INT_MASKOut[1] q=$abc$96347$new_n617_
.subckt oa22_x2 i0=r_IPGT[1] i1=$abc$96347$new_n587_ i2=$abc$96347$new_n617_ q=$abc$96347$new_n618_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[33] nq=$abc$96347$new_n619_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ i2=PACKETLENOut[1] nq=$abc$96347$new_n620_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_CollValid[1] nq=$abc$96347$new_n621_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[1] nq=$abc$96347$new_n622_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[1] nq=$abc$96347$new_n623_
.subckt na2_x1 i0=$abc$96347$new_n523_ i1=irq_txe nq=$abc$96347$new_n624_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=MODEROut[1] nq=$abc$96347$new_n625_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[1] nq=$abc$96347$new_n626_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[1] nq=$abc$96347$new_n627_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[1] nq=$abc$96347$new_n628_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[1] nq=$abc$96347$new_n629_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[1] nq=$abc$96347$new_n630_
.subckt na3_x1 i0=$abc$96347$new_n629_ i1=$abc$96347$new_n628_ i2=$abc$96347$new_n627_ nq=$abc$96347$new_n631_
.subckt na3_x1 i0=$abc$96347$new_n625_ i1=$abc$96347$new_n624_ i2=$abc$96347$new_n623_ nq=$abc$96347$new_n632_
.subckt na4_x1 i0=$abc$96347$new_n622_ i1=$abc$96347$new_n621_ i2=$abc$96347$new_n620_ i3=$abc$96347$new_n619_ nq=$abc$96347$new_n633_
.subckt o4_x2 i0=$abc$96347$new_n633_ i1=$abc$96347$new_n632_ i2=$abc$96347$new_n631_ i3=$abc$96347$new_n618_ q=$abc$96347$new_n634_
.subckt oa22_x2 i0=r_FIAD[1] i1=$abc$96347$new_n550_ i2=$abc$96347$new_n611_ q=$abc$96347$new_n635_
.subckt na3_x1 i0=$abc$96347$new_n626_ i1=$abc$96347$new_n616_ i2=$abc$96347$new_n612_ nq=$abc$96347$new_n636_
.subckt na3_x1 i0=$abc$96347$new_n630_ i1=$abc$96347$new_n614_ i2=$abc$96347$new_n613_ nq=$abc$96347$new_n637_
.subckt oa22_x2 i0=r_ClkDiv[1] i1=$abc$96347$new_n558_ i2=$abc$96347$new_n615_ q=$abc$96347$new_n638_
.subckt o4_x2 i0=$abc$96347$new_n638_ i1=$abc$96347$new_n637_ i2=$abc$96347$new_n636_ i3=$abc$96347$new_n635_ q=$abc$96347$new_n639_
.subckt ao22_x2 i0=$abc$96347$new_n639_ i1=$abc$96347$new_n634_ i2=$abc$96347$new_n541_ q=DataOut[1]
.subckt na4_x1 i0=$abc$96347$new_n553_ i1=r_WCtrlData i2=Address[0] i3=Address[1] nq=$abc$96347$new_n641_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n553_ i2=r_ClkDiv[2] nq=$abc$96347$new_n642_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_FIAD[2] nq=$abc$96347$new_n643_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n542_ i2=MIIRX_DATAOut[2] nq=$abc$96347$new_n644_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[2] nq=$abc$96347$new_n645_
.subckt na3_x1 i0=$abc$96347$new_n553_ i1=$abc$96347$new_n521_ i2=CTRLMODEROut[2] nq=$abc$96347$new_n646_
.subckt na4_x1 i0=$abc$96347$new_n542_ i1=NValid_stat i2=Address[0] i3=Address[1] nq=$abc$96347$new_n647_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_NoPre nq=$abc$96347$new_n648_
.subckt a3_x2 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[34] q=$abc$96347$new_n649_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[2] nq=$abc$96347$new_n650_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[2] nq=$abc$96347$new_n651_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[2] nq=$abc$96347$new_n652_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_CollValid[2] nq=$abc$96347$new_n653_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ i2=PACKETLENOut[2] nq=$abc$96347$new_n654_
.subckt na2_x1 i0=$abc$96347$new_n596_ i1=INT_MASKOut[2] nq=$abc$96347$new_n655_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[2] nq=$abc$96347$new_n656_
.subckt na2_x1 i0=$abc$96347$new_n587_ i1=r_IPGT[2] nq=$abc$96347$new_n657_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[2] nq=$abc$96347$new_n658_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[2] nq=$abc$96347$new_n659_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[2] nq=$abc$96347$new_n660_
.subckt na2_x1 i0=$abc$96347$new_n523_ i1=irq_rxb nq=$abc$96347$new_n661_
.subckt a4_x2 i0=$abc$96347$new_n660_ i1=$abc$96347$new_n659_ i2=$abc$96347$new_n650_ i3=$abc$96347$new_n646_ q=$abc$96347$new_n662_
.subckt a3_x2 i0=$abc$96347$new_n647_ i1=$abc$96347$new_n643_ i2=$abc$96347$new_n641_ q=$abc$96347$new_n663_
.subckt na3_x1 i0=$abc$96347$new_n663_ i1=$abc$96347$new_n662_ i2=$abc$96347$new_n658_ nq=$abc$96347$new_n664_
.subckt na4_x1 i0=$abc$96347$new_n661_ i1=$abc$96347$new_n651_ i2=$abc$96347$new_n645_ i3=$abc$96347$new_n644_ nq=$abc$96347$new_n665_
.subckt na4_x1 i0=$abc$96347$new_n656_ i1=$abc$96347$new_n654_ i2=$abc$96347$new_n653_ i3=$abc$96347$new_n652_ nq=$abc$96347$new_n666_
.subckt na4_x1 i0=$abc$96347$new_n657_ i1=$abc$96347$new_n655_ i2=$abc$96347$new_n648_ i3=$abc$96347$new_n642_ nq=$abc$96347$new_n667_
.subckt oa22_x2 i0=r_TxBDNum[2] i1=$abc$96347$new_n563_ i2=$abc$96347$new_n649_ q=$abc$96347$new_n668_
.subckt o4_x2 i0=$abc$96347$new_n668_ i1=$abc$96347$new_n667_ i2=$abc$96347$new_n666_ i3=$abc$96347$new_n665_ q=$abc$96347$new_n669_
.subckt ao22_x2 i0=$abc$96347$new_n669_ i1=$abc$96347$new_n664_ i2=$abc$96347$new_n541_ q=DataOut[2]
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n553_ i2=r_ClkDiv[3] nq=$abc$96347$new_n671_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n542_ i2=MIIRX_DATAOut[3] nq=$abc$96347$new_n672_
.subckt a2_x2 i0=$abc$96347$new_n563_ i1=r_TxBDNum[3] q=$abc$96347$new_n673_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[3] nq=$abc$96347$new_n674_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[3] nq=$abc$96347$new_n675_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[3] nq=$abc$96347$new_n676_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[35] nq=$abc$96347$new_n677_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_CollValid[3] nq=$abc$96347$new_n678_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[3] nq=$abc$96347$new_n679_
.subckt a2_x2 i0=$abc$96347$new_n523_ i1=irq_rxe q=$abc$96347$new_n680_
.subckt oa22_x2 i0=INT_MASKOut[3] i1=$abc$96347$new_n596_ i2=$abc$96347$new_n680_ q=$abc$96347$new_n681_
.subckt a2_x2 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[3] q=$abc$96347$new_n682_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_Bro nq=$abc$96347$new_n683_
.subckt na2_x1 i0=$abc$96347$new_n587_ i1=r_IPGT[3] nq=$abc$96347$new_n684_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[3] nq=$abc$96347$new_n685_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[3] nq=$abc$96347$new_n686_
.subckt a2_x2 i0=$abc$96347$new_n550_ i1=r_FIAD[3] q=$abc$96347$new_n687_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[3] nq=$abc$96347$new_n688_
.subckt oa22_x2 i0=PACKETLENOut[3] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n682_ q=$abc$96347$new_n689_
.subckt o4_x2 i0=$abc$96347$new_n689_ i1=$abc$96347$new_n687_ i2=$abc$96347$new_n681_ i3=$abc$96347$new_n673_ q=$abc$96347$new_n690_
.subckt a3_x2 i0=$abc$96347$new_n688_ i1=$abc$96347$new_n672_ i2=$abc$96347$new_n671_ q=$abc$96347$new_n691_
.subckt a3_x2 i0=$abc$96347$new_n679_ i1=$abc$96347$new_n678_ i2=$abc$96347$new_n676_ q=$abc$96347$new_n692_
.subckt a3_x2 i0=$abc$96347$new_n686_ i1=$abc$96347$new_n685_ i2=$abc$96347$new_n684_ q=$abc$96347$new_n693_
.subckt a4_x2 i0=$abc$96347$new_n683_ i1=$abc$96347$new_n677_ i2=$abc$96347$new_n675_ i3=$abc$96347$new_n674_ q=$abc$96347$new_n694_
.subckt na4_x1 i0=$abc$96347$new_n694_ i1=$abc$96347$new_n693_ i2=$abc$96347$new_n692_ i3=$abc$96347$new_n691_ nq=$abc$96347$new_n695_
.subckt ao22_x2 i0=$abc$96347$new_n695_ i1=$abc$96347$new_n690_ i2=$abc$96347$new_n541_ q=DataOut[3]
.subckt na2_x1 i0=$abc$96347$new_n563_ i1=r_TxBDNum[4] nq=$abc$96347$new_n697_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_FIAD[4] nq=$abc$96347$new_n698_
.subckt a2_x2 i0=$abc$96347$new_n558_ i1=r_ClkDiv[4] q=$abc$96347$new_n699_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[36] nq=$abc$96347$new_n700_
.subckt na2_x1 i0=$abc$96347$new_n596_ i1=INT_MASKOut[4] nq=$abc$96347$new_n701_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ i2=PACKETLENOut[4] nq=$abc$96347$new_n702_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[4] nq=$abc$96347$new_n703_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_CollValid[4] nq=$abc$96347$new_n704_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[4] nq=$abc$96347$new_n705_
.subckt a3_x2 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[4] q=$abc$96347$new_n706_
.subckt oa22_x2 i0=HASH1Out[4] i1=$abc$96347$new_n600_ i2=$abc$96347$new_n706_ q=$abc$96347$new_n707_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[4] nq=$abc$96347$new_n708_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[4] nq=$abc$96347$new_n709_
.subckt a2_x2 i0=$abc$96347$new_n523_ i1=irq_busy q=$abc$96347$new_n710_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[4] nq=$abc$96347$new_n711_
.subckt na2_x1 i0=$abc$96347$new_n587_ i1=r_IPGT[4] nq=$abc$96347$new_n712_
.subckt a2_x2 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[4] q=$abc$96347$new_n713_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[4] nq=$abc$96347$new_n714_
.subckt oa22_x2 i0=r_Iam i1=$abc$96347$new_n570_ i2=$abc$96347$new_n710_ q=$abc$96347$new_n715_
.subckt o4_x2 i0=$abc$96347$new_n715_ i1=$abc$96347$new_n713_ i2=$abc$96347$new_n707_ i3=$abc$96347$new_n699_ q=$abc$96347$new_n716_
.subckt na3_x1 i0=$abc$96347$new_n714_ i1=$abc$96347$new_n698_ i2=$abc$96347$new_n697_ nq=$abc$96347$new_n717_
.subckt na3_x1 i0=$abc$96347$new_n705_ i1=$abc$96347$new_n704_ i2=$abc$96347$new_n703_ nq=$abc$96347$new_n718_
.subckt na4_x1 i0=$abc$96347$new_n712_ i1=$abc$96347$new_n711_ i2=$abc$96347$new_n709_ i3=$abc$96347$new_n700_ nq=$abc$96347$new_n719_
.subckt na3_x1 i0=$abc$96347$new_n708_ i1=$abc$96347$new_n702_ i2=$abc$96347$new_n701_ nq=$abc$96347$new_n720_
.subckt o4_x2 i0=$abc$96347$new_n720_ i1=$abc$96347$new_n719_ i2=$abc$96347$new_n718_ i3=$abc$96347$new_n717_ q=$abc$96347$new_n721_
.subckt ao22_x2 i0=$abc$96347$new_n721_ i1=$abc$96347$new_n716_ i2=$abc$96347$new_n541_ q=DataOut[4]
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[5] nq=$abc$96347$new_n723_
.subckt na2_x1 i0=$abc$96347$new_n558_ i1=r_ClkDiv[5] nq=$abc$96347$new_n724_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[5] nq=$abc$96347$new_n725_
.subckt na2_x1 i0=$abc$96347$new_n563_ i1=r_TxBDNum[5] nq=$abc$96347$new_n726_
.subckt na4_x1 i0=$abc$96347$new_n726_ i1=$abc$96347$new_n725_ i2=$abc$96347$new_n724_ i3=$abc$96347$new_n723_ nq=$abc$96347$new_n727_
.subckt a3_x2 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[5] q=$abc$96347$new_n728_
.subckt oa22_x2 i0=r_CollValid[5] i1=$abc$96347$new_n567_ i2=$abc$96347$new_n728_ q=$abc$96347$new_n729_
.subckt na2_x1 i0=$abc$96347$new_n596_ i1=INT_MASKOut[5] nq=$abc$96347$new_n730_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n518_ i2=PACKETLENOut[5] nq=$abc$96347$new_n731_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[5] nq=$abc$96347$new_n732_
.subckt na2_x1 i0=$abc$96347$new_n523_ i1=irq_txc nq=$abc$96347$new_n733_
.subckt na4_x1 i0=$abc$96347$new_n733_ i1=$abc$96347$new_n732_ i2=$abc$96347$new_n731_ i3=$abc$96347$new_n730_ nq=$abc$96347$new_n734_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[5] nq=$abc$96347$new_n735_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[5] nq=$abc$96347$new_n736_
.subckt na2_x1 i0=$abc$96347$new_n587_ i1=r_IPGT[5] nq=$abc$96347$new_n737_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_Pro nq=$abc$96347$new_n738_
.subckt na4_x1 i0=$abc$96347$new_n738_ i1=$abc$96347$new_n737_ i2=$abc$96347$new_n736_ i3=$abc$96347$new_n735_ nq=$abc$96347$new_n739_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[37] nq=$abc$96347$new_n740_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[5] nq=$abc$96347$new_n741_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[5] nq=$abc$96347$new_n742_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[5] nq=$abc$96347$new_n743_
.subckt na4_x1 i0=$abc$96347$new_n743_ i1=$abc$96347$new_n742_ i2=$abc$96347$new_n741_ i3=$abc$96347$new_n740_ nq=$abc$96347$new_n744_
.subckt o4_x2 i0=$abc$96347$new_n744_ i1=$abc$96347$new_n739_ i2=$abc$96347$new_n734_ i3=$abc$96347$new_n729_ q=$abc$96347$new_n745_
.subckt ao22_x2 i0=$abc$96347$new_n745_ i1=$abc$96347$new_n727_ i2=$abc$96347$new_n541_ q=DataOut[5]
.subckt a2_x2 i0=$abc$96347$new_n558_ i1=r_ClkDiv[6] q=$abc$96347$new_n747_
.subckt a2_x2 i0=$abc$96347$new_n563_ i1=r_TxBDNum[6] q=$abc$96347$new_n748_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[6] nq=$abc$96347$new_n749_
.subckt na3_x1 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=r_IPGR2[6] nq=$abc$96347$new_n750_
.subckt na2_x1 i0=$abc$96347$new_n598_ i1=r_IPGR1[6] nq=$abc$96347$new_n751_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[6] nq=$abc$96347$new_n752_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[6] nq=$abc$96347$new_n753_
.subckt na2_x1 i0=$abc$96347$new_n523_ i1=irq_rxc nq=$abc$96347$new_n754_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[6] nq=$abc$96347$new_n755_
.subckt na3_x1 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[6] nq=$abc$96347$new_n756_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[38] nq=$abc$96347$new_n757_
.subckt na2_x1 i0=$abc$96347$new_n587_ i1=r_IPGT[6] nq=$abc$96347$new_n758_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_IFG nq=$abc$96347$new_n759_
.subckt na2_x1 i0=$abc$96347$new_n596_ i1=INT_MASKOut[6] nq=$abc$96347$new_n760_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[6] nq=$abc$96347$new_n761_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[6] nq=$abc$96347$new_n762_
.subckt a2_x2 i0=$abc$96347$new_n751_ i1=$abc$96347$new_n750_ q=$abc$96347$new_n763_
.subckt a4_x2 i0=$abc$96347$new_n762_ i1=$abc$96347$new_n760_ i2=$abc$96347$new_n756_ i3=$abc$96347$new_n752_ q=$abc$96347$new_n764_
.subckt na4_x1 i0=$abc$96347$new_n764_ i1=$abc$96347$new_n763_ i2=$abc$96347$new_n753_ i3=$abc$96347$new_n749_ nq=$abc$96347$new_n765_
.subckt oa22_x2 i0=MIIRX_DATAOut[6] i1=$abc$96347$new_n561_ i2=$abc$96347$new_n748_ q=$abc$96347$new_n766_
.subckt na3_x1 i0=$abc$96347$new_n759_ i1=$abc$96347$new_n755_ i2=$abc$96347$new_n754_ nq=$abc$96347$new_n767_
.subckt na3_x1 i0=$abc$96347$new_n761_ i1=$abc$96347$new_n758_ i2=$abc$96347$new_n757_ nq=$abc$96347$new_n768_
.subckt o4_x2 i0=$abc$96347$new_n768_ i1=$abc$96347$new_n767_ i2=$abc$96347$new_n766_ i3=$abc$96347$new_n747_ q=$abc$96347$new_n769_
.subckt ao22_x2 i0=$abc$96347$new_n769_ i1=$abc$96347$new_n765_ i2=$abc$96347$new_n541_ q=DataOut[6]
.subckt a3_x2 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[39] q=$abc$96347$new_n771_
.subckt oa22_x2 i0=MAC_ADDR0Out[7] i1=$abc$96347$new_n573_ i2=$abc$96347$new_n771_ q=$abc$96347$new_n772_
.subckt a3_x2 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[7] q=$abc$96347$new_n773_
.subckt oa22_x2 i0=PACKETLENOut[7] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n773_ q=$abc$96347$new_n774_
.subckt a3_x2 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[7] q=$abc$96347$new_n775_
.subckt oa22_x2 i0=r_LoopBck i1=$abc$96347$new_n570_ i2=$abc$96347$new_n775_ q=$abc$96347$new_n776_
.subckt a3_x2 i0=$abc$96347$new_n580_ i1=$abc$96347$new_n572_ i2=dbg_dat[7] q=$abc$96347$new_n777_
.subckt oa22_x2 i0=HASH1Out[7] i1=$abc$96347$new_n600_ i2=$abc$96347$new_n777_ q=$abc$96347$new_n778_
.subckt o4_x2 i0=$abc$96347$new_n778_ i1=$abc$96347$new_n776_ i2=$abc$96347$new_n774_ i3=$abc$96347$new_n772_ q=$abc$96347$new_n779_
.subckt na2_x1 i0=$abc$96347$new_n563_ i1=r_TxBDNum[7] nq=$abc$96347$new_n780_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[7] nq=$abc$96347$new_n781_
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[7] nq=$abc$96347$new_n782_
.subckt na2_x1 i0=$abc$96347$new_n558_ i1=r_ClkDiv[7] nq=$abc$96347$new_n783_
.subckt na4_x1 i0=$abc$96347$new_n783_ i1=$abc$96347$new_n782_ i2=$abc$96347$new_n781_ i3=$abc$96347$new_n780_ nq=$abc$96347$new_n784_
.subckt ao22_x2 i0=$abc$96347$new_n784_ i1=$abc$96347$new_n779_ i2=$abc$96347$new_n541_ q=DataOut[7]
.subckt a3_x2 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[8] q=$abc$96347$new_n786_
.subckt oa22_x2 i0=PACKETLENOut[8] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n786_ q=$abc$96347$new_n787_
.subckt a3_x2 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[40] q=$abc$96347$new_n788_
.subckt oa22_x2 i0=HASH0Out[8] i1=$abc$96347$new_n593_ i2=$abc$96347$new_n788_ q=$abc$96347$new_n789_
.subckt a3_x2 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[8] q=$abc$96347$new_n790_
.subckt oa22_x2 i0=r_NoBckof i1=$abc$96347$new_n570_ i2=$abc$96347$new_n790_ q=$abc$96347$new_n791_
.subckt a2_x2 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[8] q=$abc$96347$new_n792_
.subckt oa22_x2 i0=dbg_dat[8] i1=$abc$96347$new_n581_ i2=$abc$96347$new_n792_ q=$abc$96347$new_n793_
.subckt o4_x2 i0=$abc$96347$new_n793_ i1=$abc$96347$new_n791_ i2=$abc$96347$new_n789_ i3=$abc$96347$new_n787_ q=$abc$96347$new_n794_
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[8] nq=$abc$96347$new_n795_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_RGAD[0] nq=$abc$96347$new_n796_
.subckt na2_x1 i0=$abc$96347$new_n558_ i1=r_MiiNoPre nq=$abc$96347$new_n797_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[8] nq=$abc$96347$new_n798_
.subckt na4_x1 i0=$abc$96347$new_n798_ i1=$abc$96347$new_n797_ i2=$abc$96347$new_n796_ i3=$abc$96347$new_n795_ nq=$abc$96347$new_n799_
.subckt ao22_x2 i0=$abc$96347$new_n799_ i1=$abc$96347$new_n794_ i2=$abc$96347$new_n541_ q=DataOut[8]
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_RGAD[1] nq=$abc$96347$new_n801_
.subckt na3_x1 i0=$abc$96347$new_n557_ i1=$abc$96347$new_n542_ i2=MIIRX_DATAOut[9] nq=$abc$96347$new_n802_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[9] nq=$abc$96347$new_n803_
.subckt a3_x2 i0=$abc$96347$new_n803_ i1=$abc$96347$new_n802_ i2=$abc$96347$new_n801_ q=$abc$96347$new_n804_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseTV[9] nq=$abc$96347$new_n805_
.subckt na3_x1 i0=$abc$96347$new_n592_ i1=$abc$96347$new_n572_ i2=HASH0Out[9] nq=$abc$96347$new_n806_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[41] nq=$abc$96347$new_n807_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_ExDfrEn nq=$abc$96347$new_n808_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[9] nq=$abc$96347$new_n809_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[9] nq=$abc$96347$new_n810_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[9] nq=$abc$96347$new_n811_
.subckt ao22_x2 i0=$abc$96347$new_n503_ i1=$abc$96347$new_n590_ i2=$abc$96347$new_n806_ q=$abc$96347$new_n812_
.subckt na4_x1 i0=$abc$96347$new_n812_ i1=$abc$96347$new_n810_ i2=$abc$96347$new_n808_ i3=$abc$96347$new_n805_ nq=$abc$96347$new_n813_
.subckt na4_x1 i0=$abc$96347$new_n811_ i1=$abc$96347$new_n809_ i2=$abc$96347$new_n807_ i3=$abc$96347$new_n804_ nq=$abc$96347$new_n814_
.subckt ao22_x2 i0=$abc$96347$new_n814_ i1=$abc$96347$new_n813_ i2=$abc$96347$new_n541_ q=DataOut[9]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[10] nq=$abc$96347$new_n816_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[10] nq=$abc$96347$new_n817_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[42] nq=$abc$96347$new_n818_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[10] nq=$abc$96347$new_n819_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseTV[10] nq=$abc$96347$new_n820_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[10] nq=$abc$96347$new_n821_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[10] nq=$abc$96347$new_n822_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_FullD nq=$abc$96347$new_n823_
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[10] nq=$abc$96347$new_n824_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_RGAD[2] nq=$abc$96347$new_n825_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[10] nq=$abc$96347$new_n826_
.subckt na4_x1 i0=$abc$96347$new_n824_ i1=$abc$96347$new_n822_ i2=$abc$96347$new_n820_ i3=$abc$96347$new_n816_ nq=$abc$96347$new_n827_
.subckt a4_x2 i0=$abc$96347$new_n825_ i1=$abc$96347$new_n823_ i2=$abc$96347$new_n821_ i3=$abc$96347$new_n818_ q=$abc$96347$new_n828_
.subckt na4_x1 i0=$abc$96347$new_n828_ i1=$abc$96347$new_n826_ i2=$abc$96347$new_n819_ i3=$abc$96347$new_n817_ nq=$abc$96347$new_n829_
.subckt ao22_x2 i0=$abc$96347$new_n829_ i1=$abc$96347$new_n827_ i2=$abc$96347$new_n541_ q=DataOut[10]
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[11] nq=$abc$96347$new_n831_
.subckt na2_x1 i0=$abc$96347$new_n550_ i1=r_RGAD[3] nq=$abc$96347$new_n832_
.subckt na3_x1 i0=$abc$96347$new_n542_ i1=$abc$96347$new_n521_ i2=MIITX_DATAOut[11] nq=$abc$96347$new_n833_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[11] nq=$abc$96347$new_n834_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[11] nq=$abc$96347$new_n835_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=MODEROut[11] nq=$abc$96347$new_n836_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[11] q=$abc$96347$new_n837_
.subckt a3_x2 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[43] q=$abc$96347$new_n838_
.subckt a3_x2 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[11] q=$abc$96347$new_n839_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[11] nq=$abc$96347$new_n840_
.subckt na4_x1 i0=$abc$96347$new_n836_ i1=$abc$96347$new_n835_ i2=$abc$96347$new_n834_ i3=$abc$96347$new_n831_ nq=$abc$96347$new_n841_
.subckt oa22_x2 i0=PACKETLENOut[11] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n839_ q=$abc$96347$new_n842_
.subckt na3_x1 i0=$abc$96347$new_n840_ i1=$abc$96347$new_n833_ i2=$abc$96347$new_n832_ nq=$abc$96347$new_n843_
.subckt o4_x2 i0=$abc$96347$new_n843_ i1=$abc$96347$new_n842_ i2=$abc$96347$new_n838_ i3=$abc$96347$new_n837_ q=$abc$96347$new_n844_
.subckt ao22_x2 i0=$abc$96347$new_n844_ i1=$abc$96347$new_n841_ i2=$abc$96347$new_n541_ q=DataOut[11]
.subckt a2_x2 i0=$abc$96347$new_n550_ i1=r_RGAD[4] q=$abc$96347$new_n846_
.subckt oa22_x2 i0=MIITX_DATAOut[12] i1=$abc$96347$new_n543_ i2=$abc$96347$new_n846_ q=$abc$96347$new_n847_
.subckt oa22_x2 i0=MIIRX_DATAOut[12] i1=$abc$96347$new_n561_ i2=$abc$96347$new_n847_ q=$abc$96347$new_n848_
.subckt a2_x2 i0=$abc$96347$new_n589_ i1=PACKETLENOut[12] q=$abc$96347$new_n849_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[12] q=$abc$96347$new_n850_
.subckt a2_x2 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[12] q=$abc$96347$new_n851_
.subckt oa22_x2 i0=dbg_dat[12] i1=$abc$96347$new_n581_ i2=$abc$96347$new_n851_ q=$abc$96347$new_n852_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[44] nq=$abc$96347$new_n853_
.subckt na3_x1 i0=$abc$96347$new_n576_ i1=$abc$96347$new_n572_ i2=r_TxPauseTV[12] nq=$abc$96347$new_n854_
.subckt na3_x1 i0=$abc$96347$new_n586_ i1=$abc$96347$new_n572_ i2=HASH1Out[12] nq=$abc$96347$new_n855_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_DlyCrcEn nq=$abc$96347$new_n856_
.subckt na4_x1 i0=$abc$96347$new_n856_ i1=$abc$96347$new_n855_ i2=$abc$96347$new_n854_ i3=$abc$96347$new_n853_ nq=$abc$96347$new_n857_
.subckt o4_x2 i0=$abc$96347$new_n857_ i1=$abc$96347$new_n852_ i2=$abc$96347$new_n850_ i3=$abc$96347$new_n849_ q=$abc$96347$new_n858_
.subckt ao22_x2 i0=$abc$96347$new_n858_ i1=$abc$96347$new_n848_ i2=$abc$96347$new_n541_ q=DataOut[12]
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[13] nq=$abc$96347$new_n860_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[13] nq=$abc$96347$new_n861_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[13] nq=$abc$96347$new_n862_
.subckt ao22_x2 i0=$abc$96347$new_n505_ i1=$abc$96347$new_n590_ i2=$abc$96347$new_n862_ q=$abc$96347$new_n863_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[13] nq=$abc$96347$new_n864_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[13] nq=$abc$96347$new_n865_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_CrcEn nq=$abc$96347$new_n866_
.subckt ao22_x2 i0=$abc$96347$new_n504_ i1=$abc$96347$new_n584_ i2=$abc$96347$new_n866_ q=$abc$96347$new_n867_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[13] nq=$abc$96347$new_n868_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseTV[13] nq=$abc$96347$new_n869_
.subckt na4_x1 i0=$abc$96347$new_n868_ i1=$abc$96347$new_n867_ i2=$abc$96347$new_n865_ i3=$abc$96347$new_n864_ nq=$abc$96347$new_n870_
.subckt na4_x1 i0=$abc$96347$new_n869_ i1=$abc$96347$new_n863_ i2=$abc$96347$new_n861_ i3=$abc$96347$new_n860_ nq=$abc$96347$new_n871_
.subckt ao22_x2 i0=$abc$96347$new_n871_ i1=$abc$96347$new_n870_ i2=$abc$96347$new_n541_ q=DataOut[13]
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[14] nq=$abc$96347$new_n873_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[14] nq=$abc$96347$new_n874_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[14] nq=$abc$96347$new_n875_
.subckt ao22_x2 i0=$abc$96347$new_n507_ i1=$abc$96347$new_n584_ i2=$abc$96347$new_n875_ q=$abc$96347$new_n876_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[14] nq=$abc$96347$new_n877_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[14] nq=$abc$96347$new_n878_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_HugEn nq=$abc$96347$new_n879_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[14] nq=$abc$96347$new_n880_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseTV[14] nq=$abc$96347$new_n881_
.subckt ao22_x2 i0=$abc$96347$new_n506_ i1=$abc$96347$new_n594_ i2=$abc$96347$new_n879_ q=$abc$96347$new_n882_
.subckt na4_x1 i0=$abc$96347$new_n882_ i1=$abc$96347$new_n880_ i2=$abc$96347$new_n878_ i3=$abc$96347$new_n877_ nq=$abc$96347$new_n883_
.subckt na4_x1 i0=$abc$96347$new_n881_ i1=$abc$96347$new_n876_ i2=$abc$96347$new_n874_ i3=$abc$96347$new_n873_ nq=$abc$96347$new_n884_
.subckt ao22_x2 i0=$abc$96347$new_n884_ i1=$abc$96347$new_n883_ i2=$abc$96347$new_n541_ q=DataOut[14]
.subckt na2_x1 i0=$abc$96347$new_n561_ i1=MIIRX_DATAOut[15] nq=$abc$96347$new_n886_
.subckt na2_x1 i0=$abc$96347$new_n543_ i1=MIITX_DATAOut[15] nq=$abc$96347$new_n887_
.subckt na3_x1 i0=$abc$96347$new_n572_ i1=$abc$96347$new_n522_ i2=r_MAC[47] nq=$abc$96347$new_n888_
.subckt ao22_x2 i0=$abc$96347$new_n509_ i1=$abc$96347$new_n590_ i2=$abc$96347$new_n888_ q=$abc$96347$new_n889_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_Pad nq=$abc$96347$new_n890_
.subckt ao22_x2 i0=$abc$96347$new_n508_ i1=$abc$96347$new_n601_ i2=$abc$96347$new_n890_ q=$abc$96347$new_n891_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[15] nq=$abc$96347$new_n892_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[15] nq=$abc$96347$new_n893_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[15] nq=$abc$96347$new_n894_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseTV[15] nq=$abc$96347$new_n895_
.subckt na4_x1 i0=$abc$96347$new_n894_ i1=$abc$96347$new_n893_ i2=$abc$96347$new_n892_ i3=$abc$96347$new_n891_ nq=$abc$96347$new_n896_
.subckt na4_x1 i0=$abc$96347$new_n895_ i1=$abc$96347$new_n889_ i2=$abc$96347$new_n887_ i3=$abc$96347$new_n886_ nq=$abc$96347$new_n897_
.subckt ao22_x2 i0=$abc$96347$new_n897_ i1=$abc$96347$new_n896_ i2=$abc$96347$new_n541_ q=DataOut[15]
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[16] nq=$abc$96347$new_n899_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[16] nq=$abc$96347$new_n900_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[16] nq=$abc$96347$new_n901_
.subckt na3_x1 i0=$abc$96347$new_n901_ i1=$abc$96347$new_n900_ i2=$abc$96347$new_n899_ nq=$abc$96347$new_n902_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_MaxRet[0] nq=$abc$96347$new_n903_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[16] nq=$abc$96347$new_n904_
.subckt na2_x1 i0=$abc$96347$new_n570_ i1=r_RecSmall nq=$abc$96347$new_n905_
.subckt a2_x2 i0=$abc$96347$new_n905_ i1=$abc$96347$new_n904_ q=$abc$96347$new_n906_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[16] nq=$abc$96347$new_n907_
.subckt na2_x1 i0=$abc$96347$new_n577_ i1=r_TxPauseRq nq=$abc$96347$new_n908_
.subckt na4_x1 i0=$abc$96347$new_n908_ i1=$abc$96347$new_n907_ i2=$abc$96347$new_n906_ i3=$abc$96347$new_n903_ nq=$abc$96347$new_n909_
.subckt ao22_x2 i0=$abc$96347$new_n909_ i1=$abc$96347$new_n902_ i2=$abc$96347$new_n541_ q=DataOut[16]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[17] nq=$abc$96347$new_n911_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[17] nq=$abc$96347$new_n912_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_MaxRet[1] nq=$abc$96347$new_n913_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[17] nq=$abc$96347$new_n914_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[17] q=$abc$96347$new_n915_
.subckt oa22_x2 i0=PACKETLENOut[17] i1=$abc$96347$new_n589_ i2=$abc$96347$new_n915_ q=$abc$96347$new_n916_
.subckt na4_x1 i0=$abc$96347$new_n914_ i1=$abc$96347$new_n913_ i2=$abc$96347$new_n912_ i3=$abc$96347$new_n911_ nq=$abc$96347$new_n917_
.subckt ao22_x2 i0=$abc$96347$new_n917_ i1=$abc$96347$new_n916_ i2=$abc$96347$new_n541_ q=DataOut[17]
.subckt a2_x2 i0=$abc$96347$new_n600_ i1=HASH1Out[18] q=$abc$96347$new_n919_
.subckt oa22_x2 i0=dbg_dat[18] i1=$abc$96347$new_n581_ i2=$abc$96347$new_n919_ q=$abc$96347$new_n920_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[18] nq=$abc$96347$new_n921_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[18] nq=$abc$96347$new_n922_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[18] nq=$abc$96347$new_n923_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_MaxRet[2] nq=$abc$96347$new_n924_
.subckt na4_x1 i0=$abc$96347$new_n924_ i1=$abc$96347$new_n923_ i2=$abc$96347$new_n922_ i3=$abc$96347$new_n921_ nq=$abc$96347$new_n925_
.subckt ao22_x2 i0=$abc$96347$new_n925_ i1=$abc$96347$new_n920_ i2=$abc$96347$new_n541_ q=DataOut[18]
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[19] nq=$abc$96347$new_n927_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[19] nq=$abc$96347$new_n928_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[19] nq=$abc$96347$new_n929_
.subckt na3_x1 i0=$abc$96347$new_n929_ i1=$abc$96347$new_n928_ i2=$abc$96347$new_n927_ nq=$abc$96347$new_n930_
.subckt na2_x1 i0=$abc$96347$new_n567_ i1=r_MaxRet[3] nq=$abc$96347$new_n931_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[19] nq=$abc$96347$new_n932_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[19] nq=$abc$96347$new_n933_
.subckt na3_x1 i0=$abc$96347$new_n933_ i1=$abc$96347$new_n932_ i2=$abc$96347$new_n931_ nq=$abc$96347$new_n934_
.subckt ao22_x2 i0=$abc$96347$new_n934_ i1=$abc$96347$new_n930_ i2=$abc$96347$new_n541_ q=DataOut[19]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[20] nq=$abc$96347$new_n936_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[20] nq=$abc$96347$new_n937_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[20] nq=$abc$96347$new_n938_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[20] q=$abc$96347$new_n939_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[20] nq=$abc$96347$new_n940_
.subckt na4_x1 i0=$abc$96347$new_n940_ i1=$abc$96347$new_n938_ i2=$abc$96347$new_n937_ i3=$abc$96347$new_n936_ nq=$abc$96347$new_n941_
.subckt ao22_x2 i0=$abc$96347$new_n941_ i1=$abc$96347$new_n939_ i2=$abc$96347$new_n541_ q=DataOut[20]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[21] nq=$abc$96347$new_n943_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[21] nq=$abc$96347$new_n944_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[21] nq=$abc$96347$new_n945_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[21] q=$abc$96347$new_n946_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[21] nq=$abc$96347$new_n947_
.subckt na4_x1 i0=$abc$96347$new_n947_ i1=$abc$96347$new_n945_ i2=$abc$96347$new_n944_ i3=$abc$96347$new_n943_ nq=$abc$96347$new_n948_
.subckt ao22_x2 i0=$abc$96347$new_n948_ i1=$abc$96347$new_n946_ i2=$abc$96347$new_n541_ q=DataOut[21]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[22] nq=$abc$96347$new_n950_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[22] nq=$abc$96347$new_n951_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[22] nq=$abc$96347$new_n952_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[22] q=$abc$96347$new_n953_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[22] nq=$abc$96347$new_n954_
.subckt na4_x1 i0=$abc$96347$new_n954_ i1=$abc$96347$new_n952_ i2=$abc$96347$new_n951_ i3=$abc$96347$new_n950_ nq=$abc$96347$new_n955_
.subckt ao22_x2 i0=$abc$96347$new_n955_ i1=$abc$96347$new_n953_ i2=$abc$96347$new_n541_ q=DataOut[22]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[23] nq=$abc$96347$new_n957_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[23] nq=$abc$96347$new_n958_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[23] nq=$abc$96347$new_n959_
.subckt a2_x2 i0=$abc$96347$new_n600_ i1=HASH1Out[23] q=$abc$96347$new_n960_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[23] nq=$abc$96347$new_n961_
.subckt na4_x1 i0=$abc$96347$new_n961_ i1=$abc$96347$new_n959_ i2=$abc$96347$new_n958_ i3=$abc$96347$new_n957_ nq=$abc$96347$new_n962_
.subckt ao22_x2 i0=$abc$96347$new_n962_ i1=$abc$96347$new_n960_ i2=$abc$96347$new_n541_ q=DataOut[23]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[24] nq=$abc$96347$new_n964_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[24] nq=$abc$96347$new_n965_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[24] nq=$abc$96347$new_n966_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[24] q=$abc$96347$new_n967_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[24] nq=$abc$96347$new_n968_
.subckt na4_x1 i0=$abc$96347$new_n968_ i1=$abc$96347$new_n966_ i2=$abc$96347$new_n965_ i3=$abc$96347$new_n964_ nq=$abc$96347$new_n969_
.subckt ao22_x2 i0=$abc$96347$new_n969_ i1=$abc$96347$new_n967_ i2=$abc$96347$new_n541_ q=DataOut[24]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[25] nq=$abc$96347$new_n971_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[25] nq=$abc$96347$new_n972_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[25] nq=$abc$96347$new_n973_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[25] q=$abc$96347$new_n974_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[25] nq=$abc$96347$new_n975_
.subckt na4_x1 i0=$abc$96347$new_n975_ i1=$abc$96347$new_n973_ i2=$abc$96347$new_n972_ i3=$abc$96347$new_n971_ nq=$abc$96347$new_n976_
.subckt ao22_x2 i0=$abc$96347$new_n976_ i1=$abc$96347$new_n974_ i2=$abc$96347$new_n541_ q=DataOut[25]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[26] nq=$abc$96347$new_n978_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[26] nq=$abc$96347$new_n979_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[26] nq=$abc$96347$new_n980_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[26] q=$abc$96347$new_n981_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[26] nq=$abc$96347$new_n982_
.subckt na4_x1 i0=$abc$96347$new_n982_ i1=$abc$96347$new_n980_ i2=$abc$96347$new_n979_ i3=$abc$96347$new_n978_ nq=$abc$96347$new_n983_
.subckt ao22_x2 i0=$abc$96347$new_n983_ i1=$abc$96347$new_n981_ i2=$abc$96347$new_n541_ q=DataOut[26]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[27] nq=$abc$96347$new_n985_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[27] nq=$abc$96347$new_n986_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[27] nq=$abc$96347$new_n987_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[27] q=$abc$96347$new_n988_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[27] nq=$abc$96347$new_n989_
.subckt na4_x1 i0=$abc$96347$new_n989_ i1=$abc$96347$new_n987_ i2=$abc$96347$new_n986_ i3=$abc$96347$new_n985_ nq=$abc$96347$new_n990_
.subckt ao22_x2 i0=$abc$96347$new_n990_ i1=$abc$96347$new_n988_ i2=$abc$96347$new_n541_ q=DataOut[27]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[28] nq=$abc$96347$new_n992_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[28] nq=$abc$96347$new_n993_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[28] nq=$abc$96347$new_n994_
.subckt a2_x2 i0=$abc$96347$new_n593_ i1=HASH0Out[28] q=$abc$96347$new_n995_
.subckt na2_x1 i0=$abc$96347$new_n581_ i1=dbg_dat[28] nq=$abc$96347$new_n996_
.subckt na4_x1 i0=$abc$96347$new_n996_ i1=$abc$96347$new_n994_ i2=$abc$96347$new_n993_ i3=$abc$96347$new_n992_ nq=$abc$96347$new_n997_
.subckt ao22_x2 i0=$abc$96347$new_n997_ i1=$abc$96347$new_n995_ i2=$abc$96347$new_n541_ q=DataOut[28]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[29] nq=$abc$96347$new_n999_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[29] nq=$abc$96347$new_n1000_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[29] nq=$abc$96347$new_n1001_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[29] nq=$abc$96347$new_n1002_
.subckt a2_x2 i0=$abc$96347$new_n581_ i1=dbg_dat[29] q=$abc$96347$new_n1003_
.subckt na4_x1 i0=$abc$96347$new_n1002_ i1=$abc$96347$new_n1001_ i2=$abc$96347$new_n1000_ i3=$abc$96347$new_n999_ nq=$abc$96347$new_n1004_
.subckt ao22_x2 i0=$abc$96347$new_n1004_ i1=$abc$96347$new_n1003_ i2=$abc$96347$new_n541_ q=DataOut[29]
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[30] nq=$abc$96347$new_n1006_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[30] nq=$abc$96347$new_n1007_
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[30] nq=$abc$96347$new_n1008_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[30] nq=$abc$96347$new_n1009_
.subckt a2_x2 i0=$abc$96347$new_n581_ i1=dbg_dat[30] q=$abc$96347$new_n1010_
.subckt na4_x1 i0=$abc$96347$new_n1009_ i1=$abc$96347$new_n1008_ i2=$abc$96347$new_n1007_ i3=$abc$96347$new_n1006_ nq=$abc$96347$new_n1011_
.subckt ao22_x2 i0=$abc$96347$new_n1011_ i1=$abc$96347$new_n1010_ i2=$abc$96347$new_n541_ q=DataOut[30]
.subckt na2_x1 i0=$abc$96347$new_n573_ i1=MAC_ADDR0Out[31] nq=$abc$96347$new_n1013_
.subckt na2_x1 i0=$abc$96347$new_n593_ i1=HASH0Out[31] nq=$abc$96347$new_n1014_
.subckt na2_x1 i0=$abc$96347$new_n600_ i1=HASH1Out[31] nq=$abc$96347$new_n1015_
.subckt na2_x1 i0=$abc$96347$new_n589_ i1=PACKETLENOut[31] nq=$abc$96347$new_n1016_
.subckt a2_x2 i0=$abc$96347$new_n581_ i1=dbg_dat[31] q=$abc$96347$new_n1017_
.subckt na4_x1 i0=$abc$96347$new_n1016_ i1=$abc$96347$new_n1015_ i2=$abc$96347$new_n1014_ i3=$abc$96347$new_n1013_ nq=$abc$96347$new_n1018_
.subckt ao22_x2 i0=$abc$96347$new_n1018_ i1=$abc$96347$new_n1017_ i2=$abc$96347$new_n541_ q=DataOut[31]
.subckt no3_x1 i0=$abc$96347$new_n569_ i1=$abc$96347$new_n524_ i2=$abc$96347$new_n519_ nq=MODER_Wr[0]
.subckt na2_x1 i0=Cs[1] i1=Rw nq=$abc$96347$new_n1021_
.subckt no3_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n569_ i2=$abc$96347$new_n519_ nq=MODER_Wr[1]
.subckt na2_x1 i0=Cs[2] i1=Rw nq=$abc$96347$new_n1023_
.subckt no3_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n569_ i2=$abc$96347$new_n519_ nq=MODER_Wr[2]
.subckt a3_x2 i0=$abc$96347$new_n596_ i1=Cs[0] i2=Rw q=INT_MASK_Wr
.subckt no4_x1 i0=$abc$96347$new_n546_ i1=$abc$96347$new_n524_ i2=$abc$96347$new_n520_ i3=$abc$96347$new_n519_ nq=IPGT_Wr
.subckt a3_x2 i0=$abc$96347$new_n598_ i1=Cs[0] i2=Rw q=IPGR1_Wr
.subckt a4_x2 i0=$abc$96347$new_n565_ i1=$abc$96347$new_n521_ i2=Cs[0] i3=Rw q=IPGR2_Wr
.subckt no2_x1 i0=$abc$96347$new_n590_ i1=$abc$96347$new_n524_ nq=PACKETLEN_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n590_ nq=PACKETLEN_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n590_ nq=PACKETLEN_Wr[2]
.subckt na2_x1 i0=Cs[3] i1=Rw nq=$abc$96347$new_n1032_
.subckt no2_x1 i0=$abc$96347$new_n1032_ i1=$abc$96347$new_n590_ nq=PACKETLEN_Wr[3]
.subckt a3_x2 i0=$abc$96347$new_n567_ i1=Cs[0] i2=Rw q=COLLCONF_Wr[0]
.subckt a3_x2 i0=$abc$96347$new_n567_ i1=Cs[2] i2=Rw q=COLLCONF_Wr[2]
.subckt a4_x2 i0=$abc$96347$new_n553_ i1=$abc$96347$new_n521_ i2=Cs[0] i3=Rw q=CTRLMODER_Wr
.subckt no2_x1 i0=$abc$96347$new_n559_ i1=$abc$96347$new_n524_ nq=MIIMODER_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n559_ nq=MIIMODER_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n554_ i1=$abc$96347$new_n524_ nq=MIICOMMAND_Wr
.subckt no2_x1 i0=$abc$96347$new_n551_ i1=$abc$96347$new_n524_ nq=MIIADDRESS_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n551_ nq=MIIADDRESS_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n544_ i1=$abc$96347$new_n524_ nq=MIITX_DATA_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n544_ nq=MIITX_DATA_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n574_ i1=$abc$96347$new_n524_ nq=MAC_ADDR0_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n574_ nq=MAC_ADDR0_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n574_ nq=MAC_ADDR0_Wr[2]
.subckt no2_x1 i0=$abc$96347$new_n1032_ i1=$abc$96347$new_n574_ nq=MAC_ADDR0_Wr[3]
.subckt no2_x1 i0=$abc$96347$new_n584_ i1=$abc$96347$new_n524_ nq=MAC_ADDR1_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n584_ nq=MAC_ADDR1_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n594_ i1=$abc$96347$new_n524_ nq=HASH0_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n594_ nq=HASH0_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n594_ nq=HASH0_Wr[2]
.subckt no2_x1 i0=$abc$96347$new_n1032_ i1=$abc$96347$new_n594_ nq=HASH0_Wr[3]
.subckt no2_x1 i0=$abc$96347$new_n601_ i1=$abc$96347$new_n524_ nq=HASH1_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n601_ nq=HASH1_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n601_ nq=HASH1_Wr[2]
.subckt no2_x1 i0=$abc$96347$new_n1032_ i1=$abc$96347$new_n601_ nq=HASH1_Wr[3]
.subckt no2_x1 i0=$abc$96347$new_n578_ i1=$abc$96347$new_n524_ nq=TXCTRL_Wr[0]
.subckt no2_x1 i0=$abc$96347$new_n1021_ i1=$abc$96347$new_n578_ nq=TXCTRL_Wr[1]
.subckt no2_x1 i0=$abc$96347$new_n1023_ i1=$abc$96347$new_n578_ nq=TXCTRL_Wr[2]
.subckt o4_x2 i0=DataIn[0] i1=DataIn[6] i2=DataIn[5] i3=DataIn[4] q=$abc$96347$new_n1061_
.subckt o4_x2 i0=$abc$96347$new_n1061_ i1=DataIn[3] i2=DataIn[2] i3=DataIn[1] q=$abc$96347$new_n1062_
.subckt na2_x1 i0=$abc$96347$new_n1062_ i1=DataIn[7] nq=$abc$96347$new_n1063_
.subckt no4_x1 i0=DataIn[8] i1=DataIn[9] i2=DataIn[10] i3=DataIn[11] nq=$abc$96347$new_n1064_
.subckt no4_x1 i0=DataIn[12] i1=DataIn[13] i2=DataIn[14] i3=DataIn[15] nq=$abc$96347$new_n1065_
.subckt no4_x1 i0=DataIn[16] i1=DataIn[17] i2=DataIn[18] i3=DataIn[19] nq=$abc$96347$new_n1066_
.subckt na3_x1 i0=$abc$96347$new_n1066_ i1=$abc$96347$new_n1065_ i2=$abc$96347$new_n1064_ nq=$abc$96347$new_n1067_
.subckt o4_x2 i0=DataIn[28] i1=DataIn[29] i2=DataIn[30] i3=DataIn[31] q=$abc$96347$new_n1068_
.subckt no4_x1 i0=DataIn[20] i1=DataIn[21] i2=DataIn[22] i3=DataIn[23] nq=$abc$96347$new_n1069_
.subckt no4_x1 i0=DataIn[24] i1=DataIn[25] i2=DataIn[26] i3=DataIn[27] nq=$abc$96347$new_n1070_
.subckt na2_x1 i0=$abc$96347$new_n1070_ i1=$abc$96347$new_n1069_ nq=$abc$96347$new_n1071_
.subckt no4_x1 i0=$abc$96347$new_n1071_ i1=$abc$96347$new_n1068_ i2=$abc$96347$new_n1067_ i3=$abc$96347$new_n524_ nq=$abc$96347$new_n1072_
.subckt a3_x2 i0=$abc$96347$new_n1072_ i1=$abc$96347$new_n1063_ i2=$abc$96347$new_n563_ q=TX_BD_NUM_Wr
.subckt o4_x2 i0=r_TxBDNum[3] i1=r_TxBDNum[2] i2=r_TxBDNum[1] i3=r_TxBDNum[0] q=$abc$96347$new_n1074_
.subckt o4_x2 i0=r_TxBDNum[7] i1=r_TxBDNum[6] i2=r_TxBDNum[5] i3=r_TxBDNum[4] q=$abc$96347$new_n1075_
.subckt ao22_x2 i0=$abc$96347$new_n1075_ i1=$abc$96347$new_n1074_ i2=MODEROut[1] q=r_TxEn
.subckt no2_x1 i0=r_TxBDNum[7] i1=$abc$96347$new_n502_ nq=r_RxEn
.subckt no2_x1 i0=SetTxCIrq_sync3 i1=$abc$96347$new_n510_ nq=$0\SetTxCIrq[0:0]
.subckt no2_x1 i0=SetRxCIrq_sync3 i1=$abc$96347$new_n511_ nq=$0\SetRxCIrq[0:0]
.subckt na2_x1 i0=INT_MASKOut[0] i1=irq_txb nq=$abc$96347$new_n1080_
.subckt na2_x1 i0=INT_MASKOut[4] i1=irq_busy nq=$abc$96347$new_n1081_
.subckt na2_x1 i0=INT_MASKOut[6] i1=irq_rxc nq=$abc$96347$new_n1082_
.subckt na2_x1 i0=INT_MASKOut[3] i1=irq_rxe nq=$abc$96347$new_n1083_
.subckt na2_x1 i0=INT_MASKOut[2] i1=irq_rxb nq=$abc$96347$new_n1084_
.subckt na2_x1 i0=INT_MASKOut[1] i1=irq_txe nq=$abc$96347$new_n1085_
.subckt na2_x1 i0=INT_MASKOut[5] i1=irq_txc nq=$abc$96347$new_n1086_
.subckt a4_x2 i0=$abc$96347$new_n1086_ i1=$abc$96347$new_n1085_ i2=$abc$96347$new_n1084_ i3=$abc$96347$new_n1083_ q=$abc$96347$new_n1087_
.subckt na4_x1 i0=$abc$96347$new_n1087_ i1=$abc$96347$new_n1082_ i2=$abc$96347$new_n1081_ i3=$abc$96347$new_n1080_ nq=int_o
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74465
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74469
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74473
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74477
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74481
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74483
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74485
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74487
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74489
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74491
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74493
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74495
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74499
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74501
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74503
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74505
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74507
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74509
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74513
.subckt inv_x1 i=Reset nq=$abc$96347$auto$rtlil.cc:2506:NotGate$74517
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74459 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74461 q=irq_rxc
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74463 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74465 q=irq_txc
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74467 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74469 q=irq_busy
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74471 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74473 q=irq_rxe
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74475 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74477 q=irq_rxb
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74479 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74481 q=irq_txe
.subckt sff1r_x4 ck=RxClk i=ResetRxCIrq_sync2 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74483 q=ResetRxCIrq_sync3
.subckt sff1r_x4 ck=RxClk i=ResetRxCIrq_sync1 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74485 q=ResetRxCIrq_sync2
.subckt sff1r_x4 ck=RxClk i=SetRxCIrq_sync2 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74487 q=ResetRxCIrq_sync1
.subckt sff1r_x4 ck=Clk i=$0\SetRxCIrq[0:0] nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74489 q=SetRxCIrq
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_sync2 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74491 q=SetRxCIrq_sync3
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_sync1 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74493 q=SetRxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=SetRxCIrq_rxclk nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74495 q=SetRxCIrq_sync1
.subckt sff1r_x4 ck=Clk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74497 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74499 q=irq_txb
.subckt sff1r_x4 ck=TxClk i=SetTxCIrq_sync1 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74501 q=ResetTxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=$0\SetTxCIrq[0:0] nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74503 q=SetTxCIrq
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_sync2 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74505 q=SetTxCIrq_sync3
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_sync1 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74507 q=SetTxCIrq_sync2
.subckt sff1r_x4 ck=Clk i=SetTxCIrq_txclk nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74509 q=SetTxCIrq_sync1
.subckt sff1r_x4 ck=RxClk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74511 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74513 q=SetRxCIrq_rxclk
.subckt sff1r_x4 ck=TxClk i=$abc$96347$auto$rtlil.cc:2515:MuxGate$74515 nrst=$abc$96347$auto$rtlil.cc:2506:NotGate$74517 q=SetTxCIrq_txclk
.subckt $paramod$2757b502afe56996b2690cf37e880b579dae3c29\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataOut[0]=r_CollValid[0] DataOut[1]=r_CollValid[1] DataOut[2]=r_CollValid[2] DataOut[3]=r_CollValid[3] DataOut[4]=r_CollValid[4] DataOut[5]=r_CollValid[5] Reset=Reset SyncReset=$false Write=COLLCONF_Wr[0]
.subckt $paramod$f8d42545ccfe5aeae56c684756678ac9a071ec82\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataOut[0]=r_MaxRet[0] DataOut[1]=r_MaxRet[1] DataOut[2]=r_MaxRet[2] DataOut[3]=r_MaxRet[3] Reset=Reset SyncReset=$false Write=COLLCONF_Wr[2]
.subckt $paramod$596fd3bc1f09da1473509b6eeda5cbdf01d99f3b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataOut[0]=CTRLMODEROut[0] DataOut[1]=CTRLMODEROut[1] DataOut[2]=CTRLMODEROut[2] Reset=Reset SyncReset=$false Write=CTRLMODER_Wr
.subckt $paramod$f4d06cb214d598892732cd8a661c1c5b14902feb\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=INT_MASKOut[0] DataOut[1]=INT_MASKOut[1] DataOut[2]=INT_MASKOut[2] DataOut[3]=INT_MASKOut[3] DataOut[4]=INT_MASKOut[4] DataOut[5]=INT_MASKOut[5] DataOut[6]=INT_MASKOut[6] Reset=Reset SyncReset=$false Write=INT_MASK_Wr
.subckt $paramod$d8fb4b5f87d39245d346babb18c4f0ae0394abeb\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGR1[0] DataOut[1]=r_IPGR1[1] DataOut[2]=r_IPGR1[2] DataOut[3]=r_IPGR1[3] DataOut[4]=r_IPGR1[4] DataOut[5]=r_IPGR1[5] DataOut[6]=r_IPGR1[6] Reset=Reset SyncReset=$false Write=IPGR1_Wr
.subckt $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGR2[0] DataOut[1]=r_IPGR2[1] DataOut[2]=r_IPGR2[2] DataOut[3]=r_IPGR2[3] DataOut[4]=r_IPGR2[4] DataOut[5]=r_IPGR2[5] DataOut[6]=r_IPGR2[6] Reset=Reset SyncReset=$false Write=IPGR2_Wr
.subckt $paramod$6717d8b8d3120295d32724b9e5ae1e4bfdab534b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataOut[0]=r_IPGT[0] DataOut[1]=r_IPGT[1] DataOut[2]=r_IPGT[2] DataOut[3]=r_IPGT[3] DataOut[4]=r_IPGT[4] DataOut[5]=r_IPGT[5] DataOut[6]=r_IPGT[6] Reset=Reset SyncReset=$false Write=IPGT_Wr
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MAC_ADDR0Out[0] DataOut[1]=MAC_ADDR0Out[1] DataOut[2]=MAC_ADDR0Out[2] DataOut[3]=MAC_ADDR0Out[3] DataOut[4]=MAC_ADDR0Out[4] DataOut[5]=MAC_ADDR0Out[5] DataOut[6]=MAC_ADDR0Out[6] DataOut[7]=MAC_ADDR0Out[7] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=MAC_ADDR0Out[8] DataOut[1]=MAC_ADDR0Out[9] DataOut[2]=MAC_ADDR0Out[10] DataOut[3]=MAC_ADDR0Out[11] DataOut[4]=MAC_ADDR0Out[12] DataOut[5]=MAC_ADDR0Out[13] DataOut[6]=MAC_ADDR0Out[14] DataOut[7]=MAC_ADDR0Out[15] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=MAC_ADDR0Out[16] DataOut[1]=MAC_ADDR0Out[17] DataOut[2]=MAC_ADDR0Out[18] DataOut[3]=MAC_ADDR0Out[19] DataOut[4]=MAC_ADDR0Out[20] DataOut[5]=MAC_ADDR0Out[21] DataOut[6]=MAC_ADDR0Out[22] DataOut[7]=MAC_ADDR0Out[23] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=MAC_ADDR0Out[24] DataOut[1]=MAC_ADDR0Out[25] DataOut[2]=MAC_ADDR0Out[26] DataOut[3]=MAC_ADDR0Out[27] DataOut[4]=MAC_ADDR0Out[28] DataOut[5]=MAC_ADDR0Out[29] DataOut[6]=MAC_ADDR0Out[30] DataOut[7]=MAC_ADDR0Out[31] Reset=Reset SyncReset=$false Write=MAC_ADDR0_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_MAC[32] DataOut[1]=r_MAC[33] DataOut[2]=r_MAC[34] DataOut[3]=r_MAC[35] DataOut[4]=r_MAC[36] DataOut[5]=r_MAC[37] DataOut[6]=r_MAC[38] DataOut[7]=r_MAC[39] Reset=Reset SyncReset=$false Write=MAC_ADDR1_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_MAC[40] DataOut[1]=r_MAC[41] DataOut[2]=r_MAC[42] DataOut[3]=r_MAC[43] DataOut[4]=r_MAC[44] DataOut[5]=r_MAC[45] DataOut[6]=r_MAC[46] DataOut[7]=r_MAC[47] Reset=Reset SyncReset=$false Write=MAC_ADDR1_Wr[1]
.subckt $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataOut[0]=r_FIAD[0] DataOut[1]=r_FIAD[1] DataOut[2]=r_FIAD[2] DataOut[3]=r_FIAD[3] DataOut[4]=r_FIAD[4] Reset=Reset SyncReset=$false Write=MIIADDRESS_Wr[0]
.subckt $paramod$9f5fcbbd721a599b310da55b0898f2b6c2d1aff1\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataOut[0]=r_RGAD[0] DataOut[1]=r_RGAD[1] DataOut[2]=r_RGAD[2] DataOut[3]=r_RGAD[3] DataOut[4]=r_RGAD[4] Reset=Reset SyncReset=$false Write=MIIADDRESS_Wr[1]
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[0] DataOut=r_ScanStat Reset=Reset SyncReset=$false Write=MIICOMMAND_Wr
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[1] DataOut=r_RStat Reset=Reset SyncReset=RStatStart Write=MIICOMMAND_Wr
.subckt $paramod$1c95b1da45e8f086af1233da6cba26f40c573bcc\eth_register Clk=Clk DataIn=DataIn[2] DataOut=r_WCtrlData Reset=Reset SyncReset=WCtrlDataStart Write=MIICOMMAND_Wr
.subckt $paramod$d088fdf98117c509c2a00cb58ab27b642113fe8a\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_ClkDiv[0] DataOut[1]=r_ClkDiv[1] DataOut[2]=r_ClkDiv[2] DataOut[3]=r_ClkDiv[3] DataOut[4]=r_ClkDiv[4] DataOut[5]=r_ClkDiv[5] DataOut[6]=r_ClkDiv[6] DataOut[7]=r_ClkDiv[7] Reset=Reset SyncReset=$false Write=MIIMODER_Wr[0]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[8] DataOut=r_MiiNoPre Reset=Reset SyncReset=$false Write=MIIMODER_Wr[1]
.subckt $paramod$886855be8a42b57caf567a947e95c4044748d3e2\eth_register Clk=Clk DataIn[0]=Prsd[0] DataIn[1]=Prsd[1] DataIn[2]=Prsd[2] DataIn[3]=Prsd[3] DataIn[4]=Prsd[4] DataIn[5]=Prsd[5] DataIn[6]=Prsd[6] DataIn[7]=Prsd[7] DataIn[8]=Prsd[8] DataIn[9]=Prsd[9] DataIn[10]=Prsd[10] DataIn[11]=Prsd[11] DataIn[12]=Prsd[12] DataIn[13]=Prsd[13] DataIn[14]=Prsd[14] DataIn[15]=Prsd[15] DataOut[0]=MIIRX_DATAOut[0] DataOut[1]=MIIRX_DATAOut[1] DataOut[2]=MIIRX_DATAOut[2] DataOut[3]=MIIRX_DATAOut[3] DataOut[4]=MIIRX_DATAOut[4] DataOut[5]=MIIRX_DATAOut[5] DataOut[6]=MIIRX_DATAOut[6] DataOut[7]=MIIRX_DATAOut[7] DataOut[8]=MIIRX_DATAOut[8] DataOut[9]=MIIRX_DATAOut[9] DataOut[10]=MIIRX_DATAOut[10] DataOut[11]=MIIRX_DATAOut[11] DataOut[12]=MIIRX_DATAOut[12] DataOut[13]=MIIRX_DATAOut[13] DataOut[14]=MIIRX_DATAOut[14] DataOut[15]=MIIRX_DATAOut[15] Reset=Reset SyncReset=$false Write=UpdateMIIRX_DATAReg
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MIITX_DATAOut[0] DataOut[1]=MIITX_DATAOut[1] DataOut[2]=MIITX_DATAOut[2] DataOut[3]=MIITX_DATAOut[3] DataOut[4]=MIITX_DATAOut[4] DataOut[5]=MIITX_DATAOut[5] DataOut[6]=MIITX_DATAOut[6] DataOut[7]=MIITX_DATAOut[7] Reset=Reset SyncReset=$false Write=MIITX_DATA_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=MIITX_DATAOut[8] DataOut[1]=MIITX_DATAOut[9] DataOut[2]=MIITX_DATAOut[10] DataOut[3]=MIITX_DATAOut[11] DataOut[4]=MIITX_DATAOut[12] DataOut[5]=MIITX_DATAOut[13] DataOut[6]=MIITX_DATAOut[14] DataOut[7]=MIITX_DATAOut[15] Reset=Reset SyncReset=$false Write=MIITX_DATA_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=MODEROut[0] DataOut[1]=MODEROut[1] DataOut[2]=r_NoPre DataOut[3]=r_Bro DataOut[4]=r_Iam DataOut[5]=r_Pro DataOut[6]=r_IFG DataOut[7]=r_LoopBck Reset=Reset SyncReset=$false Write=MODER_Wr[0]
.subckt $paramod$96205ade039d091fd3014df48540b62d4308c5ba\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_NoBckof DataOut[1]=r_ExDfrEn DataOut[2]=r_FullD DataOut[3]=MODEROut[11] DataOut[4]=r_DlyCrcEn DataOut[5]=r_CrcEn DataOut[6]=r_HugEn DataOut[7]=r_Pad Reset=Reset SyncReset=$false Write=MODER_Wr[1]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[16] DataOut=r_RecSmall Reset=Reset SyncReset=$false Write=MODER_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=PACKETLENOut[0] DataOut[1]=PACKETLENOut[1] DataOut[2]=PACKETLENOut[2] DataOut[3]=PACKETLENOut[3] DataOut[4]=PACKETLENOut[4] DataOut[5]=PACKETLENOut[5] DataOut[6]=PACKETLENOut[6] DataOut[7]=PACKETLENOut[7] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[0]
.subckt $paramod$513bebc19e4e4039a73c747194a71b1f11fffde8\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=PACKETLENOut[8] DataOut[1]=PACKETLENOut[9] DataOut[2]=PACKETLENOut[10] DataOut[3]=PACKETLENOut[11] DataOut[4]=PACKETLENOut[12] DataOut[5]=PACKETLENOut[13] DataOut[6]=PACKETLENOut[14] DataOut[7]=PACKETLENOut[15] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[1]
.subckt $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=PACKETLENOut[16] DataOut[1]=PACKETLENOut[17] DataOut[2]=PACKETLENOut[18] DataOut[3]=PACKETLENOut[19] DataOut[4]=PACKETLENOut[20] DataOut[5]=PACKETLENOut[21] DataOut[6]=PACKETLENOut[22] DataOut[7]=PACKETLENOut[23] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=PACKETLENOut[24] DataOut[1]=PACKETLENOut[25] DataOut[2]=PACKETLENOut[26] DataOut[3]=PACKETLENOut[27] DataOut[4]=PACKETLENOut[28] DataOut[5]=PACKETLENOut[29] DataOut[6]=PACKETLENOut[30] DataOut[7]=PACKETLENOut[31] Reset=Reset SyncReset=$false Write=PACKETLEN_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=HASH0Out[0] DataOut[1]=HASH0Out[1] DataOut[2]=HASH0Out[2] DataOut[3]=HASH0Out[3] DataOut[4]=HASH0Out[4] DataOut[5]=HASH0Out[5] DataOut[6]=HASH0Out[6] DataOut[7]=HASH0Out[7] Reset=Reset SyncReset=$false Write=HASH0_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=HASH0Out[8] DataOut[1]=HASH0Out[9] DataOut[2]=HASH0Out[10] DataOut[3]=HASH0Out[11] DataOut[4]=HASH0Out[12] DataOut[5]=HASH0Out[13] DataOut[6]=HASH0Out[14] DataOut[7]=HASH0Out[15] Reset=Reset SyncReset=$false Write=HASH0_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=HASH0Out[16] DataOut[1]=HASH0Out[17] DataOut[2]=HASH0Out[18] DataOut[3]=HASH0Out[19] DataOut[4]=HASH0Out[20] DataOut[5]=HASH0Out[21] DataOut[6]=HASH0Out[22] DataOut[7]=HASH0Out[23] Reset=Reset SyncReset=$false Write=HASH0_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=HASH0Out[24] DataOut[1]=HASH0Out[25] DataOut[2]=HASH0Out[26] DataOut[3]=HASH0Out[27] DataOut[4]=HASH0Out[28] DataOut[5]=HASH0Out[29] DataOut[6]=HASH0Out[30] DataOut[7]=HASH0Out[31] Reset=Reset SyncReset=$false Write=HASH0_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=HASH1Out[0] DataOut[1]=HASH1Out[1] DataOut[2]=HASH1Out[2] DataOut[3]=HASH1Out[3] DataOut[4]=HASH1Out[4] DataOut[5]=HASH1Out[5] DataOut[6]=HASH1Out[6] DataOut[7]=HASH1Out[7] Reset=Reset SyncReset=$false Write=HASH1_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=HASH1Out[8] DataOut[1]=HASH1Out[9] DataOut[2]=HASH1Out[10] DataOut[3]=HASH1Out[11] DataOut[4]=HASH1Out[12] DataOut[5]=HASH1Out[13] DataOut[6]=HASH1Out[14] DataOut[7]=HASH1Out[15] Reset=Reset SyncReset=$false Write=HASH1_Wr[1]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[16] DataIn[1]=DataIn[17] DataIn[2]=DataIn[18] DataIn[3]=DataIn[19] DataIn[4]=DataIn[20] DataIn[5]=DataIn[21] DataIn[6]=DataIn[22] DataIn[7]=DataIn[23] DataOut[0]=HASH1Out[16] DataOut[1]=HASH1Out[17] DataOut[2]=HASH1Out[18] DataOut[3]=HASH1Out[19] DataOut[4]=HASH1Out[20] DataOut[5]=HASH1Out[21] DataOut[6]=HASH1Out[22] DataOut[7]=HASH1Out[23] Reset=Reset SyncReset=$false Write=HASH1_Wr[2]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[24] DataIn[1]=DataIn[25] DataIn[2]=DataIn[26] DataIn[3]=DataIn[27] DataIn[4]=DataIn[28] DataIn[5]=DataIn[29] DataIn[6]=DataIn[30] DataIn[7]=DataIn[31] DataOut[0]=HASH1Out[24] DataOut[1]=HASH1Out[25] DataOut[2]=HASH1Out[26] DataOut[3]=HASH1Out[27] DataOut[4]=HASH1Out[28] DataOut[5]=HASH1Out[29] DataOut[6]=HASH1Out[30] DataOut[7]=HASH1Out[31] Reset=Reset SyncReset=$false Write=HASH1_Wr[3]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_TxPauseTV[0] DataOut[1]=r_TxPauseTV[1] DataOut[2]=r_TxPauseTV[2] DataOut[3]=r_TxPauseTV[3] DataOut[4]=r_TxPauseTV[4] DataOut[5]=r_TxPauseTV[5] DataOut[6]=r_TxPauseTV[6] DataOut[7]=r_TxPauseTV[7] Reset=Reset SyncReset=$false Write=TXCTRL_Wr[0]
.subckt $paramod$1f847d26394008ed4593b8679587d9b7cef37f9b\eth_register Clk=Clk DataIn[0]=DataIn[8] DataIn[1]=DataIn[9] DataIn[2]=DataIn[10] DataIn[3]=DataIn[11] DataIn[4]=DataIn[12] DataIn[5]=DataIn[13] DataIn[6]=DataIn[14] DataIn[7]=DataIn[15] DataOut[0]=r_TxPauseTV[8] DataOut[1]=r_TxPauseTV[9] DataOut[2]=r_TxPauseTV[10] DataOut[3]=r_TxPauseTV[11] DataOut[4]=r_TxPauseTV[12] DataOut[5]=r_TxPauseTV[13] DataOut[6]=r_TxPauseTV[14] DataOut[7]=r_TxPauseTV[15] Reset=Reset SyncReset=$false Write=TXCTRL_Wr[1]
.subckt $paramod\eth_register\WIDTH?s32'00000000000000000000000000000001\RESET_VALUE?1'0 Clk=Clk DataIn=DataIn[16] DataOut=r_TxPauseRq Reset=Reset SyncReset=RstTxPauseRq Write=TXCTRL_Wr[2]
.subckt $paramod$90b20edb7ae7ba7960a4dba6ec6eaaf4a1d2479e\eth_register Clk=Clk DataIn[0]=DataIn[0] DataIn[1]=DataIn[1] DataIn[2]=DataIn[2] DataIn[3]=DataIn[3] DataIn[4]=DataIn[4] DataIn[5]=DataIn[5] DataIn[6]=DataIn[6] DataIn[7]=DataIn[7] DataOut[0]=r_TxBDNum[0] DataOut[1]=r_TxBDNum[1] DataOut[2]=r_TxBDNum[2] DataOut[3]=r_TxBDNum[3] DataOut[4]=r_TxBDNum[4] DataOut[5]=r_TxBDNum[5] DataOut[6]=r_TxBDNum[6] DataOut[7]=r_TxBDNum[7] Reset=Reset SyncReset=$false Write=TX_BD_NUM_Wr
.names r_CollValid[0] COLLCONFOut[0]
1 1
.names r_CollValid[1] COLLCONFOut[1]
1 1
.names r_CollValid[2] COLLCONFOut[2]
1 1
.names r_CollValid[3] COLLCONFOut[3]
1 1
.names r_CollValid[4] COLLCONFOut[4]
1 1
.names r_CollValid[5] COLLCONFOut[5]
1 1
.names $false COLLCONFOut[6]
1 1
.names $false COLLCONFOut[7]
1 1
.names $false COLLCONFOut[8]
1 1
.names $false COLLCONFOut[9]
1 1
.names $false COLLCONFOut[10]
1 1
.names $false COLLCONFOut[11]
1 1
.names $false COLLCONFOut[12]
1 1
.names $false COLLCONFOut[13]
1 1
.names $false COLLCONFOut[14]
1 1
.names $false COLLCONFOut[15]
1 1
.names r_MaxRet[0] COLLCONFOut[16]
1 1
.names r_MaxRet[1] COLLCONFOut[17]
1 1
.names r_MaxRet[2] COLLCONFOut[18]
1 1
.names r_MaxRet[3] COLLCONFOut[19]
1 1
.names $false COLLCONF_Wr[1]
1 1
.names irq_txb INT_SOURCEOut[0]
1 1
.names irq_txe INT_SOURCEOut[1]
1 1
.names irq_rxb INT_SOURCEOut[2]
1 1
.names irq_rxe INT_SOURCEOut[3]
1 1
.names irq_busy INT_SOURCEOut[4]
1 1
.names irq_txc INT_SOURCEOut[5]
1 1
.names irq_rxc INT_SOURCEOut[6]
1 1
.names r_IPGR1[0] IPGR1Out[0]
1 1
.names r_IPGR1[1] IPGR1Out[1]
1 1
.names r_IPGR1[2] IPGR1Out[2]
1 1
.names r_IPGR1[3] IPGR1Out[3]
1 1
.names r_IPGR1[4] IPGR1Out[4]
1 1
.names r_IPGR1[5] IPGR1Out[5]
1 1
.names r_IPGR1[6] IPGR1Out[6]
1 1
.names $false IPGR1Out[7]
1 1
.names $false IPGR1Out[8]
1 1
.names $false IPGR1Out[9]
1 1
.names $false IPGR1Out[10]
1 1
.names $false IPGR1Out[11]
1 1
.names $false IPGR1Out[12]
1 1
.names $false IPGR1Out[13]
1 1
.names $false IPGR1Out[14]
1 1
.names $false IPGR1Out[15]
1 1
.names $false IPGR1Out[16]
1 1
.names $false IPGR1Out[17]
1 1
.names $false IPGR1Out[18]
1 1
.names $false IPGR1Out[19]
1 1
.names $false IPGR1Out[20]
1 1
.names $false IPGR1Out[21]
1 1
.names $false IPGR1Out[22]
1 1
.names $false IPGR1Out[23]
1 1
.names $false IPGR1Out[24]
1 1
.names $false IPGR1Out[25]
1 1
.names $false IPGR1Out[26]
1 1
.names $false IPGR1Out[27]
1 1
.names $false IPGR1Out[28]
1 1
.names $false IPGR1Out[29]
1 1
.names $false IPGR1Out[30]
1 1
.names $false IPGR1Out[31]
1 1
.names r_IPGR2[0] IPGR2Out[0]
1 1
.names r_IPGR2[1] IPGR2Out[1]
1 1
.names r_IPGR2[2] IPGR2Out[2]
1 1
.names r_IPGR2[3] IPGR2Out[3]
1 1
.names r_IPGR2[4] IPGR2Out[4]
1 1
.names r_IPGR2[5] IPGR2Out[5]
1 1
.names r_IPGR2[6] IPGR2Out[6]
1 1
.names $false IPGR2Out[7]
1 1
.names $false IPGR2Out[8]
1 1
.names $false IPGR2Out[9]
1 1
.names $false IPGR2Out[10]
1 1
.names $false IPGR2Out[11]
1 1
.names $false IPGR2Out[12]
1 1
.names $false IPGR2Out[13]
1 1
.names $false IPGR2Out[14]
1 1
.names $false IPGR2Out[15]
1 1
.names $false IPGR2Out[16]
1 1
.names $false IPGR2Out[17]
1 1
.names $false IPGR2Out[18]
1 1
.names $false IPGR2Out[19]
1 1
.names $false IPGR2Out[20]
1 1
.names $false IPGR2Out[21]
1 1
.names $false IPGR2Out[22]
1 1
.names $false IPGR2Out[23]
1 1
.names $false IPGR2Out[24]
1 1
.names $false IPGR2Out[25]
1 1
.names $false IPGR2Out[26]
1 1
.names $false IPGR2Out[27]
1 1
.names $false IPGR2Out[28]
1 1
.names $false IPGR2Out[29]
1 1
.names $false IPGR2Out[30]
1 1
.names $false IPGR2Out[31]
1 1
.names r_IPGT[0] IPGTOut[0]
1 1
.names r_IPGT[1] IPGTOut[1]
1 1
.names r_IPGT[2] IPGTOut[2]
1 1
.names r_IPGT[3] IPGTOut[3]
1 1
.names r_IPGT[4] IPGTOut[4]
1 1
.names r_IPGT[5] IPGTOut[5]
1 1
.names r_IPGT[6] IPGTOut[6]
1 1
.names $false IPGTOut[7]
1 1
.names $false IPGTOut[8]
1 1
.names $false IPGTOut[9]
1 1
.names $false IPGTOut[10]
1 1
.names $false IPGTOut[11]
1 1
.names $false IPGTOut[12]
1 1
.names $false IPGTOut[13]
1 1
.names $false IPGTOut[14]
1 1
.names $false IPGTOut[15]
1 1
.names $false IPGTOut[16]
1 1
.names $false IPGTOut[17]
1 1
.names $false IPGTOut[18]
1 1
.names $false IPGTOut[19]
1 1
.names $false IPGTOut[20]
1 1
.names $false IPGTOut[21]
1 1
.names $false IPGTOut[22]
1 1
.names $false IPGTOut[23]
1 1
.names $false IPGTOut[24]
1 1
.names $false IPGTOut[25]
1 1
.names $false IPGTOut[26]
1 1
.names $false IPGTOut[27]
1 1
.names $false IPGTOut[28]
1 1
.names $false IPGTOut[29]
1 1
.names $false IPGTOut[30]
1 1
.names $false IPGTOut[31]
1 1
.names r_MAC[32] MAC_ADDR1Out[0]
1 1
.names r_MAC[33] MAC_ADDR1Out[1]
1 1
.names r_MAC[34] MAC_ADDR1Out[2]
1 1
.names r_MAC[35] MAC_ADDR1Out[3]
1 1
.names r_MAC[36] MAC_ADDR1Out[4]
1 1
.names r_MAC[37] MAC_ADDR1Out[5]
1 1
.names r_MAC[38] MAC_ADDR1Out[6]
1 1
.names r_MAC[39] MAC_ADDR1Out[7]
1 1
.names r_MAC[40] MAC_ADDR1Out[8]
1 1
.names r_MAC[41] MAC_ADDR1Out[9]
1 1
.names r_MAC[42] MAC_ADDR1Out[10]
1 1
.names r_MAC[43] MAC_ADDR1Out[11]
1 1
.names r_MAC[44] MAC_ADDR1Out[12]
1 1
.names r_MAC[45] MAC_ADDR1Out[13]
1 1
.names r_MAC[46] MAC_ADDR1Out[14]
1 1
.names r_MAC[47] MAC_ADDR1Out[15]
1 1
.names r_FIAD[0] MIIADDRESSOut[0]
1 1
.names r_FIAD[1] MIIADDRESSOut[1]
1 1
.names r_FIAD[2] MIIADDRESSOut[2]
1 1
.names r_FIAD[3] MIIADDRESSOut[3]
1 1
.names r_FIAD[4] MIIADDRESSOut[4]
1 1
.names $false MIIADDRESSOut[5]
1 1
.names $false MIIADDRESSOut[6]
1 1
.names $false MIIADDRESSOut[7]
1 1
.names r_RGAD[0] MIIADDRESSOut[8]
1 1
.names r_RGAD[1] MIIADDRESSOut[9]
1 1
.names r_RGAD[2] MIIADDRESSOut[10]
1 1
.names r_RGAD[3] MIIADDRESSOut[11]
1 1
.names r_RGAD[4] MIIADDRESSOut[12]
1 1
.names r_ScanStat MIICOMMANDOut[0]
1 1
.names r_RStat MIICOMMANDOut[1]
1 1
.names r_WCtrlData MIICOMMANDOut[2]
1 1
.names r_ClkDiv[0] MIIMODEROut[0]
1 1
.names r_ClkDiv[1] MIIMODEROut[1]
1 1
.names r_ClkDiv[2] MIIMODEROut[2]
1 1
.names r_ClkDiv[3] MIIMODEROut[3]
1 1
.names r_ClkDiv[4] MIIMODEROut[4]
1 1
.names r_ClkDiv[5] MIIMODEROut[5]
1 1
.names r_ClkDiv[6] MIIMODEROut[6]
1 1
.names r_ClkDiv[7] MIIMODEROut[7]
1 1
.names r_MiiNoPre MIIMODEROut[8]
1 1
.names UpdateMIIRX_DATAReg MIIRX_DATA_Wr
1 1
.names LinkFail MIISTATUSOut[0]
1 1
.names Busy_stat MIISTATUSOut[1]
1 1
.names NValid_stat MIISTATUSOut[2]
1 1
.names $false MIITX_DATAOut[16]
1 1
.names $false MIITX_DATAOut[17]
1 1
.names $false MIITX_DATAOut[18]
1 1
.names $false MIITX_DATAOut[19]
1 1
.names $false MIITX_DATAOut[20]
1 1
.names $false MIITX_DATAOut[21]
1 1
.names $false MIITX_DATAOut[22]
1 1
.names $false MIITX_DATAOut[23]
1 1
.names $false MIITX_DATAOut[24]
1 1
.names $false MIITX_DATAOut[25]
1 1
.names $false MIITX_DATAOut[26]
1 1
.names $false MIITX_DATAOut[27]
1 1
.names $false MIITX_DATAOut[28]
1 1
.names $false MIITX_DATAOut[29]
1 1
.names $false MIITX_DATAOut[30]
1 1
.names $false MIITX_DATAOut[31]
1 1
.names r_NoPre MODEROut[2]
1 1
.names r_Bro MODEROut[3]
1 1
.names r_Iam MODEROut[4]
1 1
.names r_Pro MODEROut[5]
1 1
.names r_IFG MODEROut[6]
1 1
.names r_LoopBck MODEROut[7]
1 1
.names r_NoBckof MODEROut[8]
1 1
.names r_ExDfrEn MODEROut[9]
1 1
.names r_FullD MODEROut[10]
1 1
.names r_DlyCrcEn MODEROut[12]
1 1
.names r_CrcEn MODEROut[13]
1 1
.names r_HugEn MODEROut[14]
1 1
.names r_Pad MODEROut[15]
1 1
.names r_RecSmall MODEROut[16]
1 1
.names r_TxPauseTV[0] TXCTRLOut[0]
1 1
.names r_TxPauseTV[1] TXCTRLOut[1]
1 1
.names r_TxPauseTV[2] TXCTRLOut[2]
1 1
.names r_TxPauseTV[3] TXCTRLOut[3]
1 1
.names r_TxPauseTV[4] TXCTRLOut[4]
1 1
.names r_TxPauseTV[5] TXCTRLOut[5]
1 1
.names r_TxPauseTV[6] TXCTRLOut[6]
1 1
.names r_TxPauseTV[7] TXCTRLOut[7]
1 1
.names r_TxPauseTV[8] TXCTRLOut[8]
1 1
.names r_TxPauseTV[9] TXCTRLOut[9]
1 1
.names r_TxPauseTV[10] TXCTRLOut[10]
1 1
.names r_TxPauseTV[11] TXCTRLOut[11]
1 1
.names r_TxPauseTV[12] TXCTRLOut[12]
1 1
.names r_TxPauseTV[13] TXCTRLOut[13]
1 1
.names r_TxPauseTV[14] TXCTRLOut[14]
1 1
.names r_TxPauseTV[15] TXCTRLOut[15]
1 1
.names r_TxPauseRq TXCTRLOut[16]
1 1
.names r_TxBDNum[0] TX_BD_NUMOut[0]
1 1
.names r_TxBDNum[1] TX_BD_NUMOut[1]
1 1
.names r_TxBDNum[2] TX_BD_NUMOut[2]
1 1
.names r_TxBDNum[3] TX_BD_NUMOut[3]
1 1
.names r_TxBDNum[4] TX_BD_NUMOut[4]
1 1
.names r_TxBDNum[5] TX_BD_NUMOut[5]
1 1
.names r_TxBDNum[6] TX_BD_NUMOut[6]
1 1
.names r_TxBDNum[7] TX_BD_NUMOut[7]
1 1
.names $false TX_BD_NUMOut[8]
1 1
.names $false TX_BD_NUMOut[9]
1 1
.names $false TX_BD_NUMOut[10]
1 1
.names $false TX_BD_NUMOut[11]
1 1
.names $false TX_BD_NUMOut[12]
1 1
.names $false TX_BD_NUMOut[13]
1 1
.names $false TX_BD_NUMOut[14]
1 1
.names $false TX_BD_NUMOut[15]
1 1
.names $false TX_BD_NUMOut[16]
1 1
.names $false TX_BD_NUMOut[17]
1 1
.names $false TX_BD_NUMOut[18]
1 1
.names $false TX_BD_NUMOut[19]
1 1
.names $false TX_BD_NUMOut[20]
1 1
.names $false TX_BD_NUMOut[21]
1 1
.names $false TX_BD_NUMOut[22]
1 1
.names $false TX_BD_NUMOut[23]
1 1
.names $false TX_BD_NUMOut[24]
1 1
.names $false TX_BD_NUMOut[25]
1 1
.names $false TX_BD_NUMOut[26]
1 1
.names $false TX_BD_NUMOut[27]
1 1
.names $false TX_BD_NUMOut[28]
1 1
.names $false TX_BD_NUMOut[29]
1 1
.names $false TX_BD_NUMOut[30]
1 1
.names $false TX_BD_NUMOut[31]
1 1
.names MIITX_DATAOut[0] r_CtrlData[0]
1 1
.names MIITX_DATAOut[1] r_CtrlData[1]
1 1
.names MIITX_DATAOut[2] r_CtrlData[2]
1 1
.names MIITX_DATAOut[3] r_CtrlData[3]
1 1
.names MIITX_DATAOut[4] r_CtrlData[4]
1 1
.names MIITX_DATAOut[5] r_CtrlData[5]
1 1
.names MIITX_DATAOut[6] r_CtrlData[6]
1 1
.names MIITX_DATAOut[7] r_CtrlData[7]
1 1
.names MIITX_DATAOut[8] r_CtrlData[8]
1 1
.names MIITX_DATAOut[9] r_CtrlData[9]
1 1
.names MIITX_DATAOut[10] r_CtrlData[10]
1 1
.names MIITX_DATAOut[11] r_CtrlData[11]
1 1
.names MIITX_DATAOut[12] r_CtrlData[12]
1 1
.names MIITX_DATAOut[13] r_CtrlData[13]
1 1
.names MIITX_DATAOut[14] r_CtrlData[14]
1 1
.names MIITX_DATAOut[15] r_CtrlData[15]
1 1
.names HASH0Out[0] r_HASH0[0]
1 1
.names HASH0Out[1] r_HASH0[1]
1 1
.names HASH0Out[2] r_HASH0[2]
1 1
.names HASH0Out[3] r_HASH0[3]
1 1
.names HASH0Out[4] r_HASH0[4]
1 1
.names HASH0Out[5] r_HASH0[5]
1 1
.names HASH0Out[6] r_HASH0[6]
1 1
.names HASH0Out[7] r_HASH0[7]
1 1
.names HASH0Out[8] r_HASH0[8]
1 1
.names HASH0Out[9] r_HASH0[9]
1 1
.names HASH0Out[10] r_HASH0[10]
1 1
.names HASH0Out[11] r_HASH0[11]
1 1
.names HASH0Out[12] r_HASH0[12]
1 1
.names HASH0Out[13] r_HASH0[13]
1 1
.names HASH0Out[14] r_HASH0[14]
1 1
.names HASH0Out[15] r_HASH0[15]
1 1
.names HASH0Out[16] r_HASH0[16]
1 1
.names HASH0Out[17] r_HASH0[17]
1 1
.names HASH0Out[18] r_HASH0[18]
1 1
.names HASH0Out[19] r_HASH0[19]
1 1
.names HASH0Out[20] r_HASH0[20]
1 1
.names HASH0Out[21] r_HASH0[21]
1 1
.names HASH0Out[22] r_HASH0[22]
1 1
.names HASH0Out[23] r_HASH0[23]
1 1
.names HASH0Out[24] r_HASH0[24]
1 1
.names HASH0Out[25] r_HASH0[25]
1 1
.names HASH0Out[26] r_HASH0[26]
1 1
.names HASH0Out[27] r_HASH0[27]
1 1
.names HASH0Out[28] r_HASH0[28]
1 1
.names HASH0Out[29] r_HASH0[29]
1 1
.names HASH0Out[30] r_HASH0[30]
1 1
.names HASH0Out[31] r_HASH0[31]
1 1
.names HASH1Out[0] r_HASH1[0]
1 1
.names HASH1Out[1] r_HASH1[1]
1 1
.names HASH1Out[2] r_HASH1[2]
1 1
.names HASH1Out[3] r_HASH1[3]
1 1
.names HASH1Out[4] r_HASH1[4]
1 1
.names HASH1Out[5] r_HASH1[5]
1 1
.names HASH1Out[6] r_HASH1[6]
1 1
.names HASH1Out[7] r_HASH1[7]
1 1
.names HASH1Out[8] r_HASH1[8]
1 1
.names HASH1Out[9] r_HASH1[9]
1 1
.names HASH1Out[10] r_HASH1[10]
1 1
.names HASH1Out[11] r_HASH1[11]
1 1
.names HASH1Out[12] r_HASH1[12]
1 1
.names HASH1Out[13] r_HASH1[13]
1 1
.names HASH1Out[14] r_HASH1[14]
1 1
.names HASH1Out[15] r_HASH1[15]
1 1
.names HASH1Out[16] r_HASH1[16]
1 1
.names HASH1Out[17] r_HASH1[17]
1 1
.names HASH1Out[18] r_HASH1[18]
1 1
.names HASH1Out[19] r_HASH1[19]
1 1
.names HASH1Out[20] r_HASH1[20]
1 1
.names HASH1Out[21] r_HASH1[21]
1 1
.names HASH1Out[22] r_HASH1[22]
1 1
.names HASH1Out[23] r_HASH1[23]
1 1
.names HASH1Out[24] r_HASH1[24]
1 1
.names HASH1Out[25] r_HASH1[25]
1 1
.names HASH1Out[26] r_HASH1[26]
1 1
.names HASH1Out[27] r_HASH1[27]
1 1
.names HASH1Out[28] r_HASH1[28]
1 1
.names HASH1Out[29] r_HASH1[29]
1 1
.names HASH1Out[30] r_HASH1[30]
1 1
.names HASH1Out[31] r_HASH1[31]
1 1
.names MAC_ADDR0Out[0] r_MAC[0]
1 1
.names MAC_ADDR0Out[1] r_MAC[1]
1 1
.names MAC_ADDR0Out[2] r_MAC[2]
1 1
.names MAC_ADDR0Out[3] r_MAC[3]
1 1
.names MAC_ADDR0Out[4] r_MAC[4]
1 1
.names MAC_ADDR0Out[5] r_MAC[5]
1 1
.names MAC_ADDR0Out[6] r_MAC[6]
1 1
.names MAC_ADDR0Out[7] r_MAC[7]
1 1
.names MAC_ADDR0Out[8] r_MAC[8]
1 1
.names MAC_ADDR0Out[9] r_MAC[9]
1 1
.names MAC_ADDR0Out[10] r_MAC[10]
1 1
.names MAC_ADDR0Out[11] r_MAC[11]
1 1
.names MAC_ADDR0Out[12] r_MAC[12]
1 1
.names MAC_ADDR0Out[13] r_MAC[13]
1 1
.names MAC_ADDR0Out[14] r_MAC[14]
1 1
.names MAC_ADDR0Out[15] r_MAC[15]
1 1
.names MAC_ADDR0Out[16] r_MAC[16]
1 1
.names MAC_ADDR0Out[17] r_MAC[17]
1 1
.names MAC_ADDR0Out[18] r_MAC[18]
1 1
.names MAC_ADDR0Out[19] r_MAC[19]
1 1
.names MAC_ADDR0Out[20] r_MAC[20]
1 1
.names MAC_ADDR0Out[21] r_MAC[21]
1 1
.names MAC_ADDR0Out[22] r_MAC[22]
1 1
.names MAC_ADDR0Out[23] r_MAC[23]
1 1
.names MAC_ADDR0Out[24] r_MAC[24]
1 1
.names MAC_ADDR0Out[25] r_MAC[25]
1 1
.names MAC_ADDR0Out[26] r_MAC[26]
1 1
.names MAC_ADDR0Out[27] r_MAC[27]
1 1
.names MAC_ADDR0Out[28] r_MAC[28]
1 1
.names MAC_ADDR0Out[29] r_MAC[29]
1 1
.names MAC_ADDR0Out[30] r_MAC[30]
1 1
.names MAC_ADDR0Out[31] r_MAC[31]
1 1
.names PACKETLENOut[0] r_MaxFL[0]
1 1
.names PACKETLENOut[1] r_MaxFL[1]
1 1
.names PACKETLENOut[2] r_MaxFL[2]
1 1
.names PACKETLENOut[3] r_MaxFL[3]
1 1
.names PACKETLENOut[4] r_MaxFL[4]
1 1
.names PACKETLENOut[5] r_MaxFL[5]
1 1
.names PACKETLENOut[6] r_MaxFL[6]
1 1
.names PACKETLENOut[7] r_MaxFL[7]
1 1
.names PACKETLENOut[8] r_MaxFL[8]
1 1
.names PACKETLENOut[9] r_MaxFL[9]
1 1
.names PACKETLENOut[10] r_MaxFL[10]
1 1
.names PACKETLENOut[11] r_MaxFL[11]
1 1
.names PACKETLENOut[12] r_MaxFL[12]
1 1
.names PACKETLENOut[13] r_MaxFL[13]
1 1
.names PACKETLENOut[14] r_MaxFL[14]
1 1
.names PACKETLENOut[15] r_MaxFL[15]
1 1
.names PACKETLENOut[16] r_MinFL[0]
1 1
.names PACKETLENOut[17] r_MinFL[1]
1 1
.names PACKETLENOut[18] r_MinFL[2]
1 1
.names PACKETLENOut[19] r_MinFL[3]
1 1
.names PACKETLENOut[20] r_MinFL[4]
1 1
.names PACKETLENOut[21] r_MinFL[5]
1 1
.names PACKETLENOut[22] r_MinFL[6]
1 1
.names PACKETLENOut[23] r_MinFL[7]
1 1
.names PACKETLENOut[24] r_MinFL[8]
1 1
.names PACKETLENOut[25] r_MinFL[9]
1 1
.names PACKETLENOut[26] r_MinFL[10]
1 1
.names PACKETLENOut[27] r_MinFL[11]
1 1
.names PACKETLENOut[28] r_MinFL[12]
1 1
.names PACKETLENOut[29] r_MinFL[13]
1 1
.names PACKETLENOut[30] r_MinFL[14]
1 1
.names PACKETLENOut[31] r_MinFL[15]
1 1
.names CTRLMODEROut[0] r_PassAll
1 1
.names CTRLMODEROut[1] r_RxFlow
1 1
.names CTRLMODEROut[2] r_TxFlow
1 1
.end

.model eth_rxaddrcheck
.inputs MRxClk Reset RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] Broadcast r_Bro r_Pro ByteCntEq2 ByteCntEq3 ByteCntEq4 ByteCntEq5 ByteCntEq6 ByteCntEq7 HASH0[0] HASH0[1] HASH0[2] HASH0[3] HASH0[4] HASH0[5] HASH0[6] HASH0[7] HASH0[8] HASH0[9] HASH0[10] HASH0[11] HASH0[12] HASH0[13] HASH0[14] HASH0[15] HASH0[16] HASH0[17] HASH0[18] HASH0[19] HASH0[20] HASH0[21] HASH0[22] HASH0[23] HASH0[24] HASH0[25] HASH0[26] HASH0[27] HASH0[28] HASH0[29] HASH0[30] HASH0[31] HASH1[0] HASH1[1] HASH1[2] HASH1[3] HASH1[4] HASH1[5] HASH1[6] HASH1[7] HASH1[8] HASH1[9] HASH1[10] HASH1[11] HASH1[12] HASH1[13] HASH1[14] HASH1[15] HASH1[16] HASH1[17] HASH1[18] HASH1[19] HASH1[20] HASH1[21] HASH1[22] HASH1[23] HASH1[24] HASH1[25] HASH1[26] HASH1[27] HASH1[28] HASH1[29] HASH1[30] HASH1[31] ByteCntEq0 CrcHash[0] CrcHash[1] CrcHash[2] CrcHash[3] CrcHash[4] CrcHash[5] CrcHashGood StateData[0] StateData[1] RxEndFrm Multicast MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] PassAll ControlFrmAddressOK
.outputs RxAbort AddressMiss
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=RxData[0] nq=$abc$96962$new_n157_
.subckt inv_x1 i=RxData[1] nq=$abc$96962$new_n158_
.subckt inv_x1 i=RxData[2] nq=$abc$96962$new_n159_
.subckt inv_x1 i=MAC[3] nq=$abc$96962$new_n160_
.subckt inv_x1 i=RxData[3] nq=$abc$96962$new_n161_
.subckt inv_x1 i=RxData[4] nq=$abc$96962$new_n162_
.subckt inv_x1 i=MAC[6] nq=$abc$96962$new_n163_
.subckt inv_x1 i=RxData[7] nq=$abc$96962$new_n164_
.subckt inv_x1 i=MAC[21] nq=$abc$96962$new_n165_
.subckt inv_x1 i=MAC[37] nq=$abc$96962$new_n166_
.subckt inv_x1 i=CrcHash[5] nq=$abc$96962$new_n167_
.subckt inv_x1 i=CrcHash[4] nq=$abc$96962$new_n168_
.subckt inv_x1 i=CrcHash[3] nq=$abc$96962$new_n169_
.subckt inv_x1 i=CrcHash[0] nq=$abc$96962$new_n170_
.subckt inv_x1 i=CrcHash[2] nq=$abc$96962$new_n171_
.subckt inv_x1 i=Broadcast nq=$abc$96962$new_n172_
.subckt inv_x1 i=Reset nq=$abc$96962$auto$rtlil.cc:2506:NotGate$74521
.subckt o2_x2 i0=StateData[0] i1=StateData[1] q=$abc$96962$new_n174_
.subckt a2_x2 i0=$abc$96962$new_n174_ i1=ByteCntEq7 q=$abc$96962$new_n175_
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq7 nq=$abc$96962$new_n176_
.subckt a2_x2 i0=PassAll i1=ControlFrmAddressOK q=$abc$96962$new_n177_
.subckt no2_x1 i0=r_Bro i1=$abc$96962$new_n172_ nq=$abc$96962$new_n178_
.subckt o3_x2 i0=$abc$96962$new_n178_ i1=UnicastOK i2=MulticastOK q=$abc$96962$new_n179_
.subckt ao22_x2 i0=$abc$96962$new_n179_ i1=$abc$96962$new_n177_ i2=$abc$96962$new_n175_ q=$abc$96962$new_n180_
.subckt no2_x1 i0=$abc$96962$new_n175_ i1=AddressMiss nq=$abc$96962$new_n181_
.subckt no3_x1 i0=$abc$96962$new_n181_ i1=$abc$96962$new_n180_ i2=ByteCntEq0 nq=$abc$96962$auto$rtlil.cc:2515:MuxGate$74529
.subckt a2_x2 i0=CrcHashGood i1=Multicast q=$abc$96962$new_n183_
.subckt no2_x1 i0=CrcHash[3] i1=CrcHash[4] nq=$abc$96962$new_n184_
.subckt oa22_x2 i0=$abc$96962$new_n167_ i1=HASH0[6] i2=CrcHash[0] q=$abc$96962$new_n185_
.subckt oa22_x2 i0=CrcHash[5] i1=HASH1[6] i2=$abc$96962$new_n185_ q=$abc$96962$new_n186_
.subckt oa22_x2 i0=CrcHash[5] i1=HASH1[7] i2=$abc$96962$new_n170_ q=$abc$96962$new_n187_
.subckt oa22_x2 i0=$abc$96962$new_n167_ i1=HASH0[7] i2=$abc$96962$new_n187_ q=$abc$96962$new_n188_
.subckt na3_x1 i0=$abc$96962$new_n188_ i1=$abc$96962$new_n186_ i2=CrcHash[2] nq=$abc$96962$new_n189_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[2] i1=HASH1[2] q=$abc$96962$new_n190_
.subckt mx3_x2 cmd0=CrcHash[0] cmd1=CrcHash[5] i0=$abc$96962$new_n190_ i1=HASH1[3] i2=HASH0[3] q=$abc$96962$new_n191_
.subckt na2_x1 i0=$abc$96962$new_n191_ i1=$abc$96962$new_n171_ nq=$abc$96962$new_n192_
.subckt a3_x2 i0=$abc$96962$new_n192_ i1=$abc$96962$new_n189_ i2=CrcHash[1] q=$abc$96962$new_n193_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[4] i1=HASH1[4] q=$abc$96962$new_n194_
.subckt mx3_x2 cmd0=CrcHash[0] cmd1=CrcHash[5] i0=$abc$96962$new_n194_ i1=HASH1[5] i2=HASH0[5] q=$abc$96962$new_n195_
.subckt mx2_x2 cmd=CrcHash[5] i0=HASH0[0] i1=HASH1[0] q=$abc$96962$new_n196_
.subckt mx3_x2 cmd0=CrcHash[0] cmd1=CrcHash[5] i0=$abc$96962$new_n196_ i1=HASH1[1] i2=HASH0[1] q=$abc$96962$new_n197_
.subckt mx2_x2 cmd=CrcHash[2] i0=$abc$96962$new_n197_ i1=$abc$96962$new_n195_ q=$abc$96962$new_n198_
.subckt no2_x1 i0=$abc$96962$new_n198_ i1=CrcHash[1] nq=$abc$96962$new_n199_
.subckt ao22_x2 i0=$abc$96962$new_n199_ i1=$abc$96962$new_n193_ i2=$abc$96962$new_n184_ q=$abc$96962$new_n200_
.subckt na3_x1 i0=HASH1[23] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n201_
.subckt a2_x2 i0=CrcHash[3] i1=CrcHash[4] q=$abc$96962$new_n202_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[31] nq=$abc$96962$new_n203_
.subckt na3_x1 i0=HASH1[15] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n204_
.subckt na4_x1 i0=$abc$96962$new_n204_ i1=$abc$96962$new_n203_ i2=$abc$96962$new_n201_ i3=CrcHash[5] nq=$abc$96962$new_n205_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[31] nq=$abc$96962$new_n206_
.subckt na3_x1 i0=HASH0[15] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n207_
.subckt na3_x1 i0=HASH0[23] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n208_
.subckt na4_x1 i0=$abc$96962$new_n208_ i1=$abc$96962$new_n207_ i2=$abc$96962$new_n206_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n209_
.subckt na3_x1 i0=$abc$96962$new_n209_ i1=$abc$96962$new_n205_ i2=CrcHash[0] nq=$abc$96962$new_n210_
.subckt na3_x1 i0=HASH0[22] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n211_
.subckt na3_x1 i0=HASH0[14] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n212_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[30] nq=$abc$96962$new_n213_
.subckt na4_x1 i0=$abc$96962$new_n213_ i1=$abc$96962$new_n212_ i2=$abc$96962$new_n211_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n214_
.subckt na3_x1 i0=HASH1[22] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n215_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[30] nq=$abc$96962$new_n216_
.subckt na3_x1 i0=HASH1[14] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n217_
.subckt na4_x1 i0=$abc$96962$new_n217_ i1=$abc$96962$new_n216_ i2=$abc$96962$new_n215_ i3=CrcHash[5] nq=$abc$96962$new_n218_
.subckt na3_x1 i0=$abc$96962$new_n218_ i1=$abc$96962$new_n214_ i2=$abc$96962$new_n170_ nq=$abc$96962$new_n219_
.subckt na3_x1 i0=$abc$96962$new_n219_ i1=$abc$96962$new_n210_ i2=CrcHash[2] nq=$abc$96962$new_n220_
.subckt na3_x1 i0=HASH0[19] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n221_
.subckt na3_x1 i0=HASH0[11] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n222_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[27] nq=$abc$96962$new_n223_
.subckt na4_x1 i0=$abc$96962$new_n223_ i1=$abc$96962$new_n222_ i2=$abc$96962$new_n221_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n224_
.subckt na3_x1 i0=HASH1[19] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n225_
.subckt na3_x1 i0=HASH1[11] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n226_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[27] nq=$abc$96962$new_n227_
.subckt na4_x1 i0=$abc$96962$new_n227_ i1=$abc$96962$new_n226_ i2=$abc$96962$new_n225_ i3=CrcHash[5] nq=$abc$96962$new_n228_
.subckt na3_x1 i0=HASH1[10] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n229_
.subckt na3_x1 i0=HASH1[18] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n230_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[26] nq=$abc$96962$new_n231_
.subckt na4_x1 i0=$abc$96962$new_n231_ i1=$abc$96962$new_n230_ i2=$abc$96962$new_n229_ i3=CrcHash[5] nq=$abc$96962$new_n232_
.subckt na3_x1 i0=HASH0[18] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n233_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[26] nq=$abc$96962$new_n234_
.subckt na3_x1 i0=HASH0[10] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n235_
.subckt na4_x1 i0=$abc$96962$new_n235_ i1=$abc$96962$new_n234_ i2=$abc$96962$new_n233_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n236_
.subckt na3_x1 i0=$abc$96962$new_n228_ i1=$abc$96962$new_n224_ i2=CrcHash[0] nq=$abc$96962$new_n237_
.subckt na3_x1 i0=$abc$96962$new_n236_ i1=$abc$96962$new_n232_ i2=$abc$96962$new_n170_ nq=$abc$96962$new_n238_
.subckt na3_x1 i0=$abc$96962$new_n238_ i1=$abc$96962$new_n237_ i2=$abc$96962$new_n171_ nq=$abc$96962$new_n239_
.subckt a3_x2 i0=$abc$96962$new_n239_ i1=$abc$96962$new_n220_ i2=CrcHash[1] q=$abc$96962$new_n240_
.subckt na3_x1 i0=HASH1[20] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n241_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[28] nq=$abc$96962$new_n242_
.subckt na3_x1 i0=HASH1[12] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n243_
.subckt na4_x1 i0=$abc$96962$new_n243_ i1=$abc$96962$new_n242_ i2=$abc$96962$new_n241_ i3=CrcHash[5] nq=$abc$96962$new_n244_
.subckt na3_x1 i0=HASH0[20] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n245_
.subckt na3_x1 i0=HASH0[12] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n246_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[28] nq=$abc$96962$new_n247_
.subckt na4_x1 i0=$abc$96962$new_n247_ i1=$abc$96962$new_n246_ i2=$abc$96962$new_n245_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n248_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[24] nq=$abc$96962$new_n249_
.subckt na3_x1 i0=HASH0[8] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n250_
.subckt na3_x1 i0=HASH0[16] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n251_
.subckt na4_x1 i0=$abc$96962$new_n251_ i1=$abc$96962$new_n250_ i2=$abc$96962$new_n249_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n252_
.subckt na3_x1 i0=HASH1[16] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n253_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[24] nq=$abc$96962$new_n254_
.subckt na3_x1 i0=HASH1[8] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n255_
.subckt na4_x1 i0=$abc$96962$new_n255_ i1=$abc$96962$new_n254_ i2=$abc$96962$new_n253_ i3=CrcHash[5] nq=$abc$96962$new_n256_
.subckt na3_x1 i0=HASH0[21] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n257_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[29] nq=$abc$96962$new_n258_
.subckt na3_x1 i0=HASH0[13] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n259_
.subckt na4_x1 i0=$abc$96962$new_n259_ i1=$abc$96962$new_n258_ i2=$abc$96962$new_n257_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n260_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[29] nq=$abc$96962$new_n261_
.subckt na3_x1 i0=HASH1[21] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n262_
.subckt na3_x1 i0=HASH1[13] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n263_
.subckt na4_x1 i0=$abc$96962$new_n263_ i1=$abc$96962$new_n262_ i2=$abc$96962$new_n261_ i3=CrcHash[5] nq=$abc$96962$new_n264_
.subckt na3_x1 i0=HASH0[17] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n265_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH0[25] nq=$abc$96962$new_n266_
.subckt na3_x1 i0=HASH0[9] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n267_
.subckt na4_x1 i0=$abc$96962$new_n267_ i1=$abc$96962$new_n266_ i2=$abc$96962$new_n265_ i3=$abc$96962$new_n167_ nq=$abc$96962$new_n268_
.subckt na3_x1 i0=HASH1[17] i1=$abc$96962$new_n169_ i2=CrcHash[4] nq=$abc$96962$new_n269_
.subckt na2_x1 i0=$abc$96962$new_n202_ i1=HASH1[25] nq=$abc$96962$new_n270_
.subckt na3_x1 i0=HASH1[9] i1=CrcHash[3] i2=$abc$96962$new_n168_ nq=$abc$96962$new_n271_
.subckt na4_x1 i0=$abc$96962$new_n271_ i1=$abc$96962$new_n270_ i2=$abc$96962$new_n269_ i3=CrcHash[5] nq=$abc$96962$new_n272_
.subckt a3_x2 i0=$abc$96962$new_n256_ i1=$abc$96962$new_n252_ i2=$abc$96962$new_n170_ q=$abc$96962$new_n273_
.subckt a3_x2 i0=$abc$96962$new_n272_ i1=$abc$96962$new_n268_ i2=CrcHash[0] q=$abc$96962$new_n274_
.subckt no3_x1 i0=$abc$96962$new_n274_ i1=$abc$96962$new_n273_ i2=CrcHash[2] nq=$abc$96962$new_n275_
.subckt a3_x2 i0=$abc$96962$new_n248_ i1=$abc$96962$new_n244_ i2=$abc$96962$new_n170_ q=$abc$96962$new_n276_
.subckt a3_x2 i0=$abc$96962$new_n264_ i1=$abc$96962$new_n260_ i2=CrcHash[0] q=$abc$96962$new_n277_
.subckt no3_x1 i0=$abc$96962$new_n277_ i1=$abc$96962$new_n276_ i2=$abc$96962$new_n171_ nq=$abc$96962$new_n278_
.subckt no3_x1 i0=$abc$96962$new_n278_ i1=$abc$96962$new_n275_ i2=CrcHash[1] nq=$abc$96962$new_n279_
.subckt no3_x1 i0=$abc$96962$new_n279_ i1=$abc$96962$new_n240_ i2=$abc$96962$new_n184_ nq=$abc$96962$new_n280_
.subckt ao22_x2 i0=$abc$96962$new_n280_ i1=$abc$96962$new_n200_ i2=$abc$96962$new_n183_ q=$abc$96962$new_n281_
.subckt no2_x1 i0=$abc$96962$new_n183_ i1=MulticastOK nq=$abc$96962$new_n282_
.subckt no4_x1 i0=$abc$96962$new_n282_ i1=$abc$96962$new_n281_ i2=RxEndFrm i3=RxAbort nq=$abc$96962$auto$rtlil.cc:2515:MuxGate$74523
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq2 nq=$abc$96962$new_n284_
.subckt xr2_x1 i0=MAC[43] i1=RxData[3] q=$abc$96962$new_n285_
.subckt nxr2_x1 i0=MAC[44] i1=RxData[4] nq=$abc$96962$new_n286_
.subckt nxr2_x1 i0=MAC[40] i1=RxData[0] nq=$abc$96962$new_n287_
.subckt nxr2_x1 i0=MAC[41] i1=RxData[1] nq=$abc$96962$new_n288_
.subckt nxr2_x1 i0=MAC[47] i1=RxData[7] nq=$abc$96962$new_n289_
.subckt nxr2_x1 i0=MAC[42] i1=RxData[2] nq=$abc$96962$new_n290_
.subckt nxr2_x1 i0=MAC[46] i1=RxData[6] nq=$abc$96962$new_n291_
.subckt na4_x1 i0=$abc$96962$new_n291_ i1=$abc$96962$new_n290_ i2=$abc$96962$new_n289_ i3=$abc$96962$new_n286_ nq=$abc$96962$new_n292_
.subckt nxr2_x1 i0=MAC[45] i1=RxData[5] nq=$abc$96962$new_n293_
.subckt na3_x1 i0=$abc$96962$new_n293_ i1=$abc$96962$new_n288_ i2=$abc$96962$new_n287_ nq=$abc$96962$new_n294_
.subckt o4_x2 i0=$abc$96962$new_n294_ i1=$abc$96962$new_n292_ i2=$abc$96962$new_n285_ i3=$abc$96962$new_n284_ q=$abc$96962$new_n295_
.subckt na2_x1 i0=$abc$96962$new_n284_ i1=UnicastOK nq=$abc$96962$new_n296_
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq3 nq=$abc$96962$new_n297_
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq4 nq=$abc$96962$new_n298_
.subckt a2_x2 i0=$abc$96962$new_n174_ i1=ByteCntEq5 q=$abc$96962$new_n299_
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq5 nq=$abc$96962$new_n300_
.subckt na2_x1 i0=$abc$96962$new_n174_ i1=ByteCntEq6 nq=$abc$96962$new_n301_
.subckt xr2_x1 i0=MAC[10] i1=RxData[2] q=$abc$96962$new_n302_
.subckt xr2_x1 i0=MAC[13] i1=RxData[5] q=$abc$96962$new_n303_
.subckt xr2_x1 i0=MAC[12] i1=RxData[4] q=$abc$96962$new_n304_
.subckt nxr2_x1 i0=MAC[11] i1=RxData[3] nq=$abc$96962$new_n305_
.subckt nxr2_x1 i0=RxData[5] i1=MAC[5] nq=$abc$96962$new_n306_
.subckt no2_x1 i0=$abc$96962$new_n157_ i1=MAC[0] nq=$abc$96962$new_n307_
.subckt xr2_x1 i0=RxData[4] i1=MAC[4] q=$abc$96962$new_n308_
.subckt na2_x1 i0=RxData[3] i1=$abc$96962$new_n160_ nq=$abc$96962$new_n309_
.subckt na2_x1 i0=$abc$96962$new_n164_ i1=MAC[7] nq=$abc$96962$new_n310_
.subckt no2_x1 i0=RxData[6] i1=$abc$96962$new_n163_ nq=$abc$96962$new_n311_
.subckt no2_x1 i0=RxData[3] i1=$abc$96962$new_n160_ nq=$abc$96962$new_n312_
.subckt a2_x2 i0=$abc$96962$new_n157_ i1=MAC[0] q=$abc$96962$new_n313_
.subckt no2_x1 i0=$abc$96962$new_n165_ i1=RxData[5] nq=$abc$96962$new_n314_
.subckt no2_x1 i0=MAC[20] i1=$abc$96962$new_n162_ nq=$abc$96962$new_n315_
.subckt no3_x1 i0=$abc$96962$new_n315_ i1=$abc$96962$new_n314_ i2=$abc$96962$new_n300_ nq=$abc$96962$new_n316_
.subckt xr2_x1 i0=MAC[18] i1=RxData[2] q=$abc$96962$new_n317_
.subckt na2_x1 i0=$abc$96962$new_n165_ i1=RxData[5] nq=$abc$96962$new_n318_
.subckt no2_x1 i0=MAC[17] i1=$abc$96962$new_n158_ nq=$abc$96962$new_n319_
.subckt a2_x2 i0=MAC[17] i1=$abc$96962$new_n158_ q=$abc$96962$new_n320_
.subckt no2_x1 i0=MAC[27] i1=$abc$96962$new_n161_ nq=$abc$96962$new_n321_
.subckt na2_x1 i0=MAC[27] i1=$abc$96962$new_n161_ nq=$abc$96962$new_n322_
.subckt no2_x1 i0=MAC[24] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n323_
.subckt na2_x1 i0=MAC[24] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n324_
.subckt xr2_x1 i0=MAC[31] i1=RxData[7] q=$abc$96962$new_n325_
.subckt xr2_x1 i0=MAC[26] i1=RxData[2] q=$abc$96962$new_n326_
.subckt a2_x2 i0=MAC[25] i1=$abc$96962$new_n158_ q=$abc$96962$new_n327_
.subckt no2_x1 i0=MAC[25] i1=$abc$96962$new_n158_ nq=$abc$96962$new_n328_
.subckt no3_x1 i0=$abc$96962$new_n175_ i1=RxEndFrm i2=RxAbort nq=$abc$96962$new_n329_
.subckt o2_x2 i0=MAC[35] i1=$abc$96962$new_n161_ q=$abc$96962$new_n330_
.subckt na2_x1 i0=MAC[35] i1=$abc$96962$new_n161_ nq=$abc$96962$new_n331_
.subckt na2_x1 i0=MAC[32] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n332_
.subckt no2_x1 i0=MAC[32] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n333_
.subckt no2_x1 i0=$abc$96962$new_n166_ i1=RxData[5] nq=$abc$96962$new_n334_
.subckt a2_x2 i0=$abc$96962$new_n166_ i1=RxData[5] q=$abc$96962$new_n335_
.subckt no2_x1 i0=MAC[34] i1=$abc$96962$new_n159_ nq=$abc$96962$new_n336_
.subckt nxr2_x1 i0=MAC[38] i1=RxData[6] nq=$abc$96962$new_n337_
.subckt no2_x1 i0=MAC[36] i1=$abc$96962$new_n162_ nq=$abc$96962$new_n338_
.subckt na2_x1 i0=MAC[36] i1=$abc$96962$new_n162_ nq=$abc$96962$new_n339_
.subckt ao22_x2 i0=MAC[7] i1=$abc$96962$new_n164_ i2=$abc$96962$new_n309_ q=$abc$96962$new_n340_
.subckt xr2_x1 i0=RxData[2] i1=MAC[2] q=$abc$96962$new_n341_
.subckt nxr2_x1 i0=RxData[1] i1=MAC[1] nq=$abc$96962$new_n342_
.subckt nxr2_x1 i0=MAC[15] i1=RxData[7] nq=$abc$96962$new_n343_
.subckt xr2_x1 i0=MAC[9] i1=RxData[1] q=$abc$96962$new_n344_
.subckt xr2_x1 i0=MAC[8] i1=RxData[0] q=$abc$96962$new_n345_
.subckt xr2_x1 i0=MAC[14] i1=RxData[6] q=$abc$96962$new_n346_
.subckt xr2_x1 i0=MAC[22] i1=RxData[6] q=$abc$96962$new_n347_
.subckt xr2_x1 i0=MAC[23] i1=RxData[7] q=$abc$96962$new_n348_
.subckt no2_x1 i0=MAC[16] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n349_
.subckt nxr2_x1 i0=MAC[19] i1=RxData[3] nq=$abc$96962$new_n350_
.subckt na2_x1 i0=MAC[16] i1=$abc$96962$new_n157_ nq=$abc$96962$new_n351_
.subckt xr2_x1 i0=MAC[28] i1=RxData[4] q=$abc$96962$new_n352_
.subckt a2_x2 i0=$abc$96962$new_n324_ i1=$abc$96962$new_n322_ q=$abc$96962$new_n353_
.subckt xr2_x1 i0=MAC[30] i1=RxData[6] q=$abc$96962$new_n354_
.subckt nxr2_x1 i0=MAC[29] i1=RxData[5] nq=$abc$96962$new_n355_
.subckt nxr2_x1 i0=MAC[39] i1=RxData[7] nq=$abc$96962$new_n356_
.subckt xr2_x1 i0=MAC[33] i1=RxData[1] q=$abc$96962$new_n357_
.subckt a4_x2 i0=$abc$96962$new_n329_ i1=$abc$96962$new_n300_ i2=$abc$96962$new_n298_ i3=$abc$96962$new_n297_ q=$abc$96962$new_n358_
.subckt na4_x1 i0=$abc$96962$new_n358_ i1=$abc$96962$new_n301_ i2=$abc$96962$new_n284_ i3=UnicastOK nq=$abc$96962$new_n359_
.subckt no3_x1 i0=$abc$96962$new_n304_ i1=$abc$96962$new_n303_ i2=$abc$96962$new_n302_ nq=$abc$96962$new_n360_
.subckt no4_x1 i0=$abc$96962$new_n346_ i1=$abc$96962$new_n345_ i2=$abc$96962$new_n344_ i3=$abc$96962$new_n301_ nq=$abc$96962$new_n361_
.subckt na4_x1 i0=$abc$96962$new_n361_ i1=$abc$96962$new_n360_ i2=$abc$96962$new_n343_ i3=$abc$96962$new_n305_ nq=$abc$96962$new_n362_
.subckt na4_x1 i0=$abc$96962$new_n342_ i1=$abc$96962$new_n310_ i2=$abc$96962$new_n306_ i3=$abc$96962$new_n175_ nq=$abc$96962$new_n363_
.subckt no2_x1 i0=$abc$96962$new_n341_ i1=$abc$96962$new_n308_ nq=$abc$96962$new_n364_
.subckt no3_x1 i0=$abc$96962$new_n313_ i1=$abc$96962$new_n311_ i2=$abc$96962$new_n307_ nq=$abc$96962$new_n365_
.subckt oa22_x2 i0=RxData[6] i1=$abc$96962$new_n163_ i2=ByteCntEq6 q=$abc$96962$new_n366_
.subckt no2_x1 i0=$abc$96962$new_n366_ i1=$abc$96962$new_n312_ nq=$abc$96962$new_n367_
.subckt na4_x1 i0=$abc$96962$new_n367_ i1=$abc$96962$new_n365_ i2=$abc$96962$new_n364_ i3=$abc$96962$new_n340_ nq=$abc$96962$new_n368_
.subckt ao22_x2 i0=$abc$96962$new_n368_ i1=$abc$96962$new_n363_ i2=$abc$96962$new_n362_ q=$abc$96962$new_n369_
.subckt a3_x2 i0=$abc$96962$new_n351_ i1=$abc$96962$new_n350_ i2=$abc$96962$new_n318_ q=$abc$96962$new_n370_
.subckt no4_x1 i0=$abc$96962$new_n349_ i1=$abc$96962$new_n348_ i2=$abc$96962$new_n320_ i3=$abc$96962$new_n319_ nq=$abc$96962$new_n371_
.subckt oa22_x2 i0=$abc$96962$new_n162_ i1=MAC[20] i2=$abc$96962$new_n347_ q=$abc$96962$new_n372_
.subckt no2_x1 i0=$abc$96962$new_n372_ i1=$abc$96962$new_n317_ nq=$abc$96962$new_n373_
.subckt na4_x1 i0=$abc$96962$new_n373_ i1=$abc$96962$new_n371_ i2=$abc$96962$new_n370_ i3=$abc$96962$new_n316_ nq=$abc$96962$new_n374_
.subckt ao22_x2 i0=$abc$96962$new_n299_ i1=$abc$96962$new_n369_ i2=$abc$96962$new_n374_ q=$abc$96962$new_n375_
.subckt no4_x1 i0=$abc$96962$new_n354_ i1=$abc$96962$new_n326_ i2=$abc$96962$new_n325_ i3=$abc$96962$new_n321_ nq=$abc$96962$new_n376_
.subckt no4_x1 i0=$abc$96962$new_n352_ i1=$abc$96962$new_n328_ i2=$abc$96962$new_n327_ i3=$abc$96962$new_n323_ nq=$abc$96962$new_n377_
.subckt na4_x1 i0=$abc$96962$new_n377_ i1=$abc$96962$new_n376_ i2=$abc$96962$new_n355_ i3=$abc$96962$new_n353_ nq=$abc$96962$new_n378_
.subckt no3_x1 i0=$abc$96962$new_n338_ i1=$abc$96962$new_n335_ i2=$abc$96962$new_n334_ nq=$abc$96962$new_n379_
.subckt na4_x1 i0=$abc$96962$new_n379_ i1=$abc$96962$new_n339_ i2=$abc$96962$new_n337_ i3=$abc$96962$new_n331_ nq=$abc$96962$new_n380_
.subckt oa22_x2 i0=$abc$96962$new_n159_ i1=MAC[34] i2=$abc$96962$new_n333_ q=$abc$96962$new_n381_
.subckt no4_x1 i0=$abc$96962$new_n381_ i1=$abc$96962$new_n380_ i2=$abc$96962$new_n357_ i3=$abc$96962$new_n336_ nq=$abc$96962$new_n382_
.subckt na4_x1 i0=$abc$96962$new_n382_ i1=$abc$96962$new_n356_ i2=$abc$96962$new_n332_ i3=$abc$96962$new_n330_ nq=$abc$96962$new_n383_
.subckt mx3_x2 cmd0=$abc$96962$new_n297_ cmd1=$abc$96962$new_n298_ i0=$abc$96962$new_n383_ i1=$abc$96962$new_n375_ i2=$abc$96962$new_n378_ q=$abc$96962$new_n384_
.subckt ao22_x2 i0=$abc$96962$new_n384_ i1=$abc$96962$new_n296_ i2=$abc$96962$new_n295_ q=$abc$96962$new_n385_
.subckt na2_x1 i0=$abc$96962$new_n385_ i1=$abc$96962$new_n359_ nq=$abc$96962$auto$rtlil.cc:2515:MuxGate$74519
.subckt no3_x1 i0=$abc$96962$new_n179_ i1=$abc$96962$new_n176_ i2=r_Pro nq=$0\RxAbort[0:0]
.subckt inv_x1 i=Reset nq=$abc$96962$auto$rtlil.cc:2506:NotGate$74525
.subckt inv_x1 i=Reset nq=$abc$96962$auto$rtlil.cc:2506:NotGate$74527
.subckt inv_x1 i=Reset nq=$abc$96962$auto$rtlil.cc:2506:NotGate$74531
.subckt sff1r_x4 ck=MRxClk i=$abc$96962$auto$rtlil.cc:2515:MuxGate$74519 nrst=$abc$96962$auto$rtlil.cc:2506:NotGate$74521 q=UnicastOK
.subckt sff1r_x4 ck=MRxClk i=$abc$96962$auto$rtlil.cc:2515:MuxGate$74523 nrst=$abc$96962$auto$rtlil.cc:2506:NotGate$74525 q=MulticastOK
.subckt sff1r_x4 ck=MRxClk i=$0\RxAbort[0:0] nrst=$abc$96962$auto$rtlil.cc:2506:NotGate$74527 q=RxAbort
.subckt sff1r_x4 ck=MRxClk i=$abc$96962$auto$rtlil.cc:2515:MuxGate$74529 nrst=$abc$96962$auto$rtlil.cc:2506:NotGate$74531 q=AddressMiss
.end

.model eth_rxcounters
.inputs MRxClk Reset MRxDV StateIdle StateSFD StateData[0] StateData[1] StateDrop StatePreamble MRxDEqD DlyCrcEn Transmitting MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] r_IFG HugEn
.outputs DlyCrcCnt[0] DlyCrcCnt[1] DlyCrcCnt[2] DlyCrcCnt[3] IFGCounterEq24 ByteCntEq0 ByteCntEq1 ByteCntEq2 ByteCntEq3 ByteCntEq4 ByteCntEq5 ByteCntEq6 ByteCntEq7 ByteCntGreat2 ByteCntSmall7 ByteCntMaxFrame ByteCntOut[0] ByteCntOut[1] ByteCntOut[2] ByteCntOut[3] ByteCntOut[4] ByteCntOut[5] ByteCntOut[6] ByteCntOut[7] ByteCntOut[8] ByteCntOut[9] ByteCntOut[10] ByteCntOut[11] ByteCntOut[12] ByteCntOut[13] ByteCntOut[14] ByteCntOut[15]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=ByteCnt[15] nq=$abc$97197$new_n131_
.subckt inv_x1 i=ByteCnt[14] nq=$abc$97197$new_n132_
.subckt inv_x1 i=ByteCnt[13] nq=$abc$97197$new_n133_
.subckt inv_x1 i=ByteCnt[12] nq=$abc$97197$new_n134_
.subckt inv_x1 i=ByteCnt[11] nq=$abc$97197$new_n135_
.subckt inv_x1 i=ByteCnt[10] nq=$abc$97197$new_n136_
.subckt inv_x1 i=ByteCnt[8] nq=$abc$97197$new_n137_
.subckt inv_x1 i=ByteCnt[7] nq=$abc$97197$new_n138_
.subckt inv_x1 i=ByteCnt[5] nq=$abc$97197$new_n139_
.subckt inv_x1 i=ByteCnt[4] nq=$abc$97197$new_n140_
.subckt inv_x1 i=ByteCnt[1] nq=$abc$97197$new_n141_
.subckt inv_x1 i=ByteCnt[0] nq=$abc$97197$new_n142_
.subckt inv_x1 i=IFGCounter[0] nq=$abc$97197$new_n143_
.subckt inv_x1 i=DlyCrcCnt[1] nq=$abc$97197$new_n144_
.subckt inv_x1 i=MRxDV nq=$abc$97197$new_n145_
.subckt inv_x1 i=MaxFL[3] nq=$abc$97197$new_n146_
.subckt inv_x1 i=MaxFL[9] nq=$abc$97197$new_n147_
.subckt inv_x1 i=Transmitting nq=$abc$97197$new_n148_
.subckt inv_x1 i=StateData[1] nq=$abc$97197$new_n149_
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74535
.subckt na2_x1 i0=ByteCnt[11] i1=ByteCnt[12] nq=$abc$97197$new_n151_
.subckt no3_x1 i0=$abc$97197$new_n151_ i1=$abc$97197$new_n136_ i2=$abc$97197$new_n133_ nq=$abc$97197$new_n152_
.subckt na2_x1 i0=ByteCnt[0] i1=ByteCnt[1] nq=$abc$97197$new_n153_
.subckt na3_x1 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] nq=$abc$97197$new_n154_
.subckt na4_x1 i0=ByteCnt[0] i1=ByteCnt[1] i2=ByteCnt[2] i3=ByteCnt[3] nq=$abc$97197$new_n155_
.subckt a4_x2 i0=ByteCnt[2] i1=ByteCnt[3] i2=ByteCnt[4] i3=ByteCnt[5] q=$abc$97197$new_n156_
.subckt na4_x1 i0=ByteCnt[2] i1=ByteCnt[3] i2=ByteCnt[4] i3=ByteCnt[5] nq=$abc$97197$new_n157_
.subckt no2_x1 i0=$abc$97197$new_n157_ i1=$abc$97197$new_n153_ nq=$abc$97197$new_n158_
.subckt na4_x1 i0=ByteCnt[6] i1=ByteCnt[7] i2=ByteCnt[8] i3=ByteCnt[9] nq=$abc$97197$new_n159_
.subckt no3_x1 i0=$abc$97197$new_n159_ i1=$abc$97197$new_n157_ i2=$abc$97197$new_n153_ nq=$abc$97197$new_n160_
.subckt inv_x1 i=$abc$97197$new_n160_ nq=$abc$97197$new_n161_
.subckt a2_x2 i0=StateSFD i1=MRxDEqD q=$abc$97197$new_n162_
.subckt na2_x1 i0=StateSFD i1=MRxDEqD nq=$abc$97197$new_n163_
.subckt no2_x1 i0=MaxFL[10] i1=$abc$97197$new_n136_ nq=$abc$97197$new_n164_
.subckt no2_x1 i0=MaxFL[15] i1=$abc$97197$new_n131_ nq=$abc$97197$new_n165_
.subckt no2_x1 i0=MaxFL[12] i1=$abc$97197$new_n134_ nq=$abc$97197$new_n166_
.subckt na2_x1 i0=MaxFL[7] i1=$abc$97197$new_n138_ nq=$abc$97197$new_n167_
.subckt na2_x1 i0=$abc$97197$new_n147_ i1=ByteCnt[9] nq=$abc$97197$new_n168_
.subckt no2_x1 i0=MaxFL[13] i1=$abc$97197$new_n133_ nq=$abc$97197$new_n169_
.subckt no2_x1 i0=MaxFL[5] i1=$abc$97197$new_n139_ nq=$abc$97197$new_n170_
.subckt na2_x1 i0=MaxFL[10] i1=$abc$97197$new_n136_ nq=$abc$97197$new_n171_
.subckt na2_x1 i0=$abc$97197$new_n146_ i1=ByteCnt[3] nq=$abc$97197$new_n172_
.subckt o2_x2 i0=$abc$97197$new_n146_ i1=ByteCnt[3] q=$abc$97197$new_n173_
.subckt na2_x1 i0=MaxFL[5] i1=$abc$97197$new_n139_ nq=$abc$97197$new_n174_
.subckt no2_x1 i0=MaxFL[7] i1=$abc$97197$new_n138_ nq=$abc$97197$new_n175_
.subckt na2_x1 i0=MaxFL[15] i1=$abc$97197$new_n131_ nq=$abc$97197$new_n176_
.subckt na2_x1 i0=MaxFL[13] i1=$abc$97197$new_n133_ nq=$abc$97197$new_n177_
.subckt no2_x1 i0=MaxFL[14] i1=$abc$97197$new_n132_ nq=$abc$97197$new_n178_
.subckt a2_x2 i0=MaxFL[4] i1=$abc$97197$new_n140_ q=$abc$97197$new_n179_
.subckt no2_x1 i0=$abc$97197$new_n147_ i1=ByteCnt[9] nq=$abc$97197$new_n180_
.subckt no2_x1 i0=MaxFL[4] i1=$abc$97197$new_n140_ nq=$abc$97197$new_n181_
.subckt xr2_x1 i0=MaxFL[6] i1=ByteCnt[6] q=$abc$97197$new_n182_
.subckt xr2_x1 i0=MaxFL[8] i1=ByteCnt[8] q=$abc$97197$new_n183_
.subckt na2_x1 i0=MaxFL[1] i1=$abc$97197$new_n141_ nq=$abc$97197$new_n184_
.subckt o2_x2 i0=MaxFL[1] i1=$abc$97197$new_n141_ q=$abc$97197$new_n185_
.subckt oa22_x2 i0=$abc$97197$new_n132_ i1=MaxFL[14] i2=HugEn q=$abc$97197$new_n186_
.subckt no4_x1 i0=$abc$97197$new_n186_ i1=$abc$97197$new_n183_ i2=$abc$97197$new_n182_ i3=$abc$97197$new_n166_ nq=$abc$97197$new_n187_
.subckt a4_x2 i0=$abc$97197$new_n187_ i1=$abc$97197$new_n184_ i2=$abc$97197$new_n173_ i3=$abc$97197$new_n172_ q=$abc$97197$new_n188_
.subckt xr2_x1 i0=MaxFL[2] i1=ByteCnt[2] q=$abc$97197$new_n189_
.subckt no3_x1 i0=$abc$97197$new_n189_ i1=$abc$97197$new_n178_ i2=$abc$97197$new_n164_ nq=$abc$97197$new_n190_
.subckt a4_x2 i0=$abc$97197$new_n190_ i1=$abc$97197$new_n185_ i2=$abc$97197$new_n177_ i3=$abc$97197$new_n171_ q=$abc$97197$new_n191_
.subckt o4_x2 i0=$abc$97197$new_n181_ i1=$abc$97197$new_n179_ i2=$abc$97197$new_n175_ i3=$abc$97197$new_n170_ q=$abc$97197$new_n192_
.subckt na4_x1 i0=$abc$97197$new_n176_ i1=$abc$97197$new_n174_ i2=$abc$97197$new_n168_ i3=$abc$97197$new_n167_ nq=$abc$97197$new_n193_
.subckt xr2_x1 i0=MaxFL[0] i1=ByteCnt[0] q=$abc$97197$new_n194_
.subckt xr2_x1 i0=MaxFL[11] i1=ByteCnt[11] q=$abc$97197$new_n195_
.subckt o4_x2 i0=$abc$97197$new_n195_ i1=$abc$97197$new_n194_ i2=$abc$97197$new_n180_ i3=$abc$97197$new_n169_ q=$abc$97197$new_n196_
.subckt oa22_x2 i0=$abc$97197$new_n134_ i1=MaxFL[12] i2=$abc$97197$new_n165_ q=$abc$97197$new_n197_
.subckt no4_x1 i0=$abc$97197$new_n197_ i1=$abc$97197$new_n196_ i2=$abc$97197$new_n193_ i3=$abc$97197$new_n192_ nq=$abc$97197$new_n198_
.subckt a3_x2 i0=$abc$97197$new_n198_ i1=$abc$97197$new_n191_ i2=$abc$97197$new_n188_ q=ByteCntMaxFrame
.subckt a4_x2 i0=$abc$97197$new_n198_ i1=$abc$97197$new_n191_ i2=$abc$97197$new_n188_ i3=StateData[0] q=$abc$97197$new_n200_
.subckt na4_x1 i0=$abc$97197$new_n198_ i1=$abc$97197$new_n191_ i2=$abc$97197$new_n188_ i3=StateData[0] nq=$abc$97197$new_n201_
.subckt no2_x1 i0=$abc$97197$new_n200_ i1=$abc$97197$new_n162_ nq=$abc$97197$new_n202_
.subckt ao22_x2 i0=$abc$97197$new_n200_ i1=$abc$97197$new_n162_ i2=MRxDV q=$abc$97197$new_n203_
.subckt oa22_x2 i0=$abc$97197$new_n201_ i1=$abc$97197$new_n163_ i2=$abc$97197$new_n145_ q=$abc$97197$new_n204_
.subckt no2_x1 i0=DlyCrcCnt[1] i1=DlyCrcCnt[2] nq=$abc$97197$new_n205_
.subckt o4_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] i2=DlyCrcCnt[2] i3=DlyCrcCnt[3] q=$abc$97197$new_n206_
.subckt a2_x2 i0=$abc$97197$new_n206_ i1=DlyCrcEn q=$abc$97197$new_n207_
.subckt no2_x1 i0=$abc$97197$new_n207_ i1=$abc$97197$new_n149_ nq=$abc$97197$new_n208_
.subckt na4_x1 i0=$abc$97197$new_n160_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] i3=ByteCnt[15] nq=$abc$97197$new_n209_
.subckt na2_x1 i0=$abc$97197$new_n158_ i1=ByteCnt[6] nq=$abc$97197$new_n210_
.subckt no3_x1 i0=StateIdle i1=StatePreamble i2=StateSFD nq=$abc$97197$new_n211_
.subckt no3_x1 i0=$abc$97197$new_n148_ i1=StatePreamble i2=StateSFD nq=$abc$97197$new_n212_
.subckt no2_x1 i0=$abc$97197$new_n212_ i1=$abc$97197$new_n211_ nq=$abc$97197$new_n213_
.subckt oa22_x2 i0=$abc$97197$new_n208_ i1=$abc$97197$new_n209_ i2=$abc$97197$new_n213_ q=$abc$97197$new_n214_
.subckt na2_x1 i0=$abc$97197$new_n214_ i1=MRxDV nq=$abc$97197$new_n215_
.subckt inv_x1 i=$abc$97197$new_n215_ nq=$abc$97197$new_n216_
.subckt no3_x1 i0=$abc$97197$new_n214_ i1=$abc$97197$new_n200_ i2=$abc$97197$new_n162_ nq=$abc$97197$new_n217_
.subckt no2_x1 i0=$abc$97197$new_n216_ i1=$abc$97197$new_n203_ nq=$abc$97197$new_n218_
.subckt no3_x1 i0=$abc$97197$new_n217_ i1=$abc$97197$new_n161_ i2=$abc$97197$new_n145_ nq=$abc$97197$new_n219_
.subckt a3_x2 i0=$abc$97197$new_n219_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] q=$abc$97197$new_n220_
.subckt na3_x1 i0=$abc$97197$new_n219_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] nq=$abc$97197$new_n221_
.subckt oa22_x2 i0=$abc$97197$new_n202_ i1=$abc$97197$new_n209_ i2=$abc$97197$new_n218_ q=$abc$97197$new_n222_
.subckt ao22_x2 i0=ByteCnt[15] i1=$abc$97197$new_n220_ i2=$abc$97197$new_n222_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74629
.subckt oa22_x2 i0=$abc$97197$new_n219_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] q=$abc$97197$new_n224_
.subckt a3_x2 i0=$abc$97197$new_n224_ i1=$abc$97197$new_n221_ i2=$abc$97197$new_n204_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74625
.subckt a2_x2 i0=$abc$97197$new_n219_ i1=ByteCnt[10] q=$abc$97197$new_n226_
.subckt o4_x2 i0=$abc$97197$new_n217_ i1=$abc$97197$new_n161_ i2=$abc$97197$new_n145_ i3=$abc$97197$new_n136_ q=$abc$97197$new_n227_
.subckt no2_x1 i0=$abc$97197$new_n227_ i1=$abc$97197$new_n151_ nq=$abc$97197$new_n228_
.subckt ao22_x2 i0=$abc$97197$new_n227_ i1=$abc$97197$new_n151_ i2=$abc$97197$new_n133_ q=$abc$97197$new_n229_
.subckt oa22_x2 i0=$abc$97197$new_n152_ i1=$abc$97197$new_n219_ i2=$abc$97197$new_n203_ q=$abc$97197$new_n230_
.subckt no2_x1 i0=$abc$97197$new_n230_ i1=$abc$97197$new_n229_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74621
.subckt ao22_x2 i0=$abc$97197$new_n227_ i1=$abc$97197$new_n135_ i2=$abc$97197$new_n134_ q=$abc$97197$new_n232_
.subckt no3_x1 i0=$abc$97197$new_n232_ i1=$abc$97197$new_n228_ i2=$abc$97197$new_n203_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74617
.subckt ao22_x2 i0=$abc$97197$new_n135_ i1=$abc$97197$new_n227_ i2=$abc$97197$new_n204_ q=$abc$97197$new_n234_
.subckt ao22_x2 i0=ByteCnt[11] i1=$abc$97197$new_n226_ i2=$abc$97197$new_n234_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74613
.subckt no2_x1 i0=$abc$97197$new_n219_ i1=ByteCnt[10] nq=$abc$97197$new_n236_
.subckt no3_x1 i0=$abc$97197$new_n236_ i1=$abc$97197$new_n226_ i2=$abc$97197$new_n203_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74609
.subckt oa22_x2 i0=$abc$97197$new_n204_ i1=$abc$97197$new_n215_ i2=$abc$97197$new_n210_ q=$abc$97197$new_n238_
.subckt no4_x1 i0=$abc$97197$new_n217_ i1=$abc$97197$new_n210_ i2=$abc$97197$new_n145_ i3=$abc$97197$new_n138_ nq=$abc$97197$new_n239_
.subckt a2_x2 i0=$abc$97197$new_n239_ i1=ByteCnt[8] q=$abc$97197$new_n240_
.subckt no2_x1 i0=$abc$97197$new_n219_ i1=$abc$97197$new_n203_ nq=$abc$97197$new_n241_
.subckt ao22_x2 i0=ByteCnt[9] i1=$abc$97197$new_n240_ i2=$abc$97197$new_n241_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74605
.subckt no2_x1 i0=$abc$97197$new_n239_ i1=ByteCnt[8] nq=$abc$97197$new_n243_
.subckt no3_x1 i0=$abc$97197$new_n243_ i1=$abc$97197$new_n240_ i2=$abc$97197$new_n203_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74601
.subckt oa22_x2 i0=$abc$97197$new_n138_ i1=$abc$97197$new_n238_ i2=$abc$97197$new_n203_ q=$abc$97197$new_n245_
.subckt no2_x1 i0=$abc$97197$new_n245_ i1=$abc$97197$new_n239_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74597
.subckt no3_x1 i0=$abc$97197$new_n215_ i1=$abc$97197$new_n155_ i2=$abc$97197$new_n140_ nq=$abc$97197$new_n247_
.subckt na2_x1 i0=$abc$97197$new_n216_ i1=$abc$97197$new_n158_ nq=$abc$97197$new_n248_
.subckt xr2_x1 i0=$abc$97197$new_n248_ i1=ByteCnt[6] q=$abc$97197$new_n249_
.subckt no2_x1 i0=$abc$97197$new_n249_ i1=$abc$97197$new_n203_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74593
.subckt o2_x2 i0=$abc$97197$new_n247_ i1=ByteCnt[5] q=$abc$97197$new_n251_
.subckt a3_x2 i0=$abc$97197$new_n251_ i1=$abc$97197$new_n248_ i2=$abc$97197$new_n204_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74589
.subckt oa22_x2 i0=$abc$97197$new_n155_ i1=$abc$97197$new_n202_ i2=$abc$97197$new_n218_ q=$abc$97197$new_n253_
.subckt no2_x1 i0=$abc$97197$new_n215_ i1=$abc$97197$new_n203_ nq=$abc$97197$new_n254_
.subckt no4_x1 i0=$abc$97197$new_n215_ i1=$abc$97197$new_n203_ i2=$abc$97197$new_n155_ i3=ByteCnt[4] nq=$abc$97197$new_n255_
.subckt oa22_x2 i0=ByteCnt[4] i1=$abc$97197$new_n253_ i2=$abc$97197$new_n255_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74585
.subckt no2_x1 i0=$abc$97197$new_n218_ i1=$abc$97197$new_n154_ nq=$abc$97197$new_n257_
.subckt ao22_x2 i0=ByteCnt[3] i1=$abc$97197$new_n257_ i2=$abc$97197$new_n253_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74581
.subckt no2_x1 i0=$abc$97197$new_n215_ i1=$abc$97197$new_n153_ nq=$abc$97197$new_n259_
.subckt ao22_x2 i0=$abc$97197$new_n154_ i1=$abc$97197$new_n215_ i2=$abc$97197$new_n204_ q=$abc$97197$new_n260_
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$97197$new_n259_ i2=$abc$97197$new_n260_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74577
.subckt na2_x1 i0=$abc$97197$new_n218_ i1=ByteCnt[1] nq=$abc$97197$new_n262_
.subckt na2_x1 i0=$abc$97197$new_n142_ i1=$abc$97197$new_n141_ nq=$abc$97197$new_n263_
.subckt na3_x1 i0=$abc$97197$new_n263_ i1=$abc$97197$new_n254_ i2=$abc$97197$new_n153_ nq=$abc$97197$new_n264_
.subckt na2_x1 i0=$abc$97197$new_n264_ i1=$abc$97197$new_n262_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74573
.subckt mx2_x2 cmd=ByteCnt[0] i0=$abc$97197$new_n254_ i1=$abc$97197$new_n218_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74569
.subckt na2_x1 i0=IFGCounter[3] i1=IFGCounter[4] nq=$abc$97197$new_n267_
.subckt no4_x1 i0=$abc$97197$new_n267_ i1=IFGCounter[0] i2=IFGCounter[1] i3=IFGCounter[2] nq=$abc$97197$new_n268_
.subckt o2_x2 i0=$abc$97197$new_n268_ i1=r_IFG q=IFGCounterEq24
.subckt no3_x1 i0=$abc$97197$new_n211_ i1=r_IFG i2=$abc$97197$new_n143_ nq=$abc$97197$new_n270_
.subckt a2_x2 i0=$abc$97197$new_n270_ i1=IFGCounter[1] q=$abc$97197$new_n271_
.subckt a2_x2 i0=$abc$97197$new_n271_ i1=IFGCounter[2] q=$abc$97197$new_n272_
.subckt a2_x2 i0=$abc$97197$new_n272_ i1=IFGCounter[3] q=$abc$97197$new_n273_
.subckt oa22_x2 i0=MRxDV i1=$abc$97197$new_n162_ i2=StateDrop q=$abc$97197$new_n274_
.subckt nxr2_x1 i0=$abc$97197$new_n273_ i1=IFGCounter[4] nq=$abc$97197$new_n275_
.subckt no2_x1 i0=$abc$97197$new_n275_ i1=$abc$97197$new_n274_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74565
.subckt no2_x1 i0=$abc$97197$new_n272_ i1=IFGCounter[3] nq=$abc$97197$new_n277_
.subckt no3_x1 i0=$abc$97197$new_n277_ i1=$abc$97197$new_n274_ i2=$abc$97197$new_n273_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74561
.subckt no2_x1 i0=$abc$97197$new_n271_ i1=IFGCounter[2] nq=$abc$97197$new_n279_
.subckt no3_x1 i0=$abc$97197$new_n279_ i1=$abc$97197$new_n274_ i2=$abc$97197$new_n272_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74557
.subckt no2_x1 i0=$abc$97197$new_n270_ i1=IFGCounter[1] nq=$abc$97197$new_n281_
.subckt no3_x1 i0=$abc$97197$new_n281_ i1=$abc$97197$new_n274_ i2=$abc$97197$new_n271_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74553
.subckt ao22_x2 i0=IFGCounterEq24 i1=$abc$97197$new_n211_ i2=$abc$97197$new_n143_ q=$abc$97197$new_n283_
.subckt no3_x1 i0=$abc$97197$new_n283_ i1=$abc$97197$new_n274_ i2=$abc$97197$new_n270_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74549
.subckt na2_x1 i0=DlyCrcEn i1=StateSFD nq=$abc$97197$new_n285_
.subckt na3_x1 i0=$abc$97197$new_n205_ i1=DlyCrcCnt[0] i2=DlyCrcCnt[3] nq=$abc$97197$new_n286_
.subckt na2_x1 i0=$abc$97197$new_n286_ i1=$abc$97197$new_n285_ nq=$abc$97197$new_n287_
.subckt na3_x1 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] i2=DlyCrcCnt[2] nq=$abc$97197$new_n288_
.subckt na2_x1 i0=DlyCrcEn i1=DlyCrcCnt[0] nq=$abc$97197$new_n289_
.subckt no2_x1 i0=$abc$97197$new_n289_ i1=$abc$97197$new_n144_ nq=$abc$97197$new_n290_
.subckt na2_x1 i0=$abc$97197$new_n290_ i1=DlyCrcCnt[2] nq=$abc$97197$new_n291_
.subckt xr2_x1 i0=$abc$97197$new_n291_ i1=DlyCrcCnt[3] q=$abc$97197$new_n292_
.subckt no2_x1 i0=$abc$97197$new_n292_ i1=$abc$97197$new_n287_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74545
.subckt no2_x1 i0=$abc$97197$new_n287_ i1=$abc$97197$new_n207_ nq=$abc$97197$new_n294_
.subckt oa22_x2 i0=$abc$97197$new_n285_ i1=$abc$97197$new_n288_ i2=$abc$97197$new_n294_ q=$abc$97197$new_n295_
.subckt ao22_x2 i0=DlyCrcCnt[2] i1=$abc$97197$new_n290_ i2=$abc$97197$new_n295_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74541
.subckt a2_x2 i0=$abc$97197$new_n289_ i1=$abc$97197$new_n144_ q=$abc$97197$new_n297_
.subckt no3_x1 i0=$abc$97197$new_n297_ i1=$abc$97197$new_n290_ i2=$abc$97197$new_n287_ nq=$abc$97197$auto$rtlil.cc:2515:MuxGate$74537
.subckt oa22_x2 i0=DlyCrcEn i1=StateSFD i2=DlyCrcCnt[0] q=$abc$97197$new_n299_
.subckt ao22_x2 i0=$abc$97197$new_n207_ i1=$abc$97197$new_n299_ i2=$abc$97197$new_n286_ q=$abc$97197$new_n300_
.subckt ao22_x2 i0=StateSFD i1=$abc$97197$new_n289_ i2=$abc$97197$new_n300_ q=$abc$97197$auto$rtlil.cc:2515:MuxGate$74533
.subckt no4_x1 i0=ByteCnt[10] i1=ByteCnt[11] i2=ByteCnt[12] i3=ByteCnt[13] nq=$abc$97197$new_n302_
.subckt o4_x2 i0=ByteCnt[6] i1=ByteCnt[7] i2=ByteCnt[8] i3=ByteCnt[9] q=$abc$97197$new_n303_
.subckt no4_x1 i0=$abc$97197$new_n303_ i1=ByteCnt[3] i2=ByteCnt[4] i3=ByteCnt[5] nq=$abc$97197$new_n304_
.subckt na4_x1 i0=$abc$97197$new_n304_ i1=$abc$97197$new_n302_ i2=$abc$97197$new_n132_ i3=$abc$97197$new_n131_ nq=$abc$97197$new_n305_
.subckt inv_x1 i=$abc$97197$new_n305_ nq=$abc$97197$new_n306_
.subckt no2_x1 i0=$abc$97197$new_n305_ i1=$abc$97197$new_n154_ nq=ByteCntEq7
.subckt o2_x2 i0=$abc$97197$new_n305_ i1=ByteCnt[2] q=$abc$97197$new_n308_
.subckt no3_x1 i0=$abc$97197$new_n308_ i1=ByteCnt[0] i2=$abc$97197$new_n141_ nq=ByteCntEq2
.subckt no2_x1 i0=$abc$97197$new_n308_ i1=$abc$97197$new_n263_ nq=ByteCntEq0
.subckt no3_x1 i0=$abc$97197$new_n308_ i1=$abc$97197$new_n142_ i2=ByteCnt[1] nq=ByteCntEq1
.subckt no2_x1 i0=$abc$97197$new_n308_ i1=$abc$97197$new_n153_ nq=ByteCntEq3
.subckt na2_x1 i0=$abc$97197$new_n306_ i1=ByteCnt[2] nq=$abc$97197$new_n313_
.subckt no2_x1 i0=$abc$97197$new_n313_ i1=$abc$97197$new_n263_ nq=ByteCntEq4
.subckt no3_x1 i0=$abc$97197$new_n313_ i1=$abc$97197$new_n142_ i2=ByteCnt[1] nq=ByteCntEq5
.subckt no3_x1 i0=$abc$97197$new_n313_ i1=ByteCnt[0] i2=$abc$97197$new_n141_ nq=ByteCntEq6
.subckt xr2_x1 i0=DlyCrcEn i1=ByteCnt[2] q=ByteCntOut[2]
.subckt oa22_x2 i0=DlyCrcEn i1=ByteCnt[2] i2=ByteCnt[3] q=$abc$97197$new_n318_
.subckt na3_x1 i0=DlyCrcEn i1=ByteCnt[2] i2=ByteCnt[3] nq=$abc$97197$new_n319_
.subckt a2_x2 i0=$abc$97197$new_n319_ i1=$abc$97197$new_n318_ q=ByteCntOut[3]
.subckt o2_x2 i0=$abc$97197$new_n319_ i1=$abc$97197$new_n140_ q=$abc$97197$new_n321_
.subckt nxr2_x1 i0=$abc$97197$new_n319_ i1=ByteCnt[4] nq=ByteCntOut[4]
.subckt na2_x1 i0=$abc$97197$new_n156_ i1=DlyCrcEn nq=$abc$97197$new_n323_
.subckt nxr2_x1 i0=$abc$97197$new_n321_ i1=ByteCnt[5] nq=ByteCntOut[5]
.subckt na3_x1 i0=$abc$97197$new_n156_ i1=DlyCrcEn i2=ByteCnt[6] nq=$abc$97197$new_n325_
.subckt nxr2_x1 i0=$abc$97197$new_n323_ i1=ByteCnt[6] nq=ByteCntOut[6]
.subckt o2_x2 i0=$abc$97197$new_n325_ i1=$abc$97197$new_n138_ q=$abc$97197$new_n327_
.subckt nxr2_x1 i0=$abc$97197$new_n325_ i1=ByteCnt[7] nq=ByteCntOut[7]
.subckt o2_x2 i0=$abc$97197$new_n327_ i1=$abc$97197$new_n137_ q=$abc$97197$new_n329_
.subckt nxr2_x1 i0=$abc$97197$new_n327_ i1=ByteCnt[8] nq=ByteCntOut[8]
.subckt nxr2_x1 i0=$abc$97197$new_n329_ i1=ByteCnt[9] nq=ByteCntOut[9]
.subckt no2_x1 i0=$abc$97197$new_n323_ i1=$abc$97197$new_n159_ nq=$abc$97197$new_n332_
.subckt na4_x1 i0=DlyCrcEn i1=ByteCnt[6] i2=ByteCnt[8] i3=ByteCnt[9] nq=$abc$97197$new_n333_
.subckt no2_x1 i0=$abc$97197$new_n332_ i1=ByteCnt[10] nq=$abc$97197$new_n334_
.subckt no4_x1 i0=$abc$97197$new_n333_ i1=$abc$97197$new_n157_ i2=$abc$97197$new_n138_ i3=$abc$97197$new_n136_ nq=$abc$97197$new_n335_
.subckt no2_x1 i0=$abc$97197$new_n335_ i1=$abc$97197$new_n334_ nq=ByteCntOut[10]
.subckt no2_x1 i0=$abc$97197$new_n335_ i1=ByteCnt[11] nq=$abc$97197$new_n337_
.subckt a2_x2 i0=$abc$97197$new_n335_ i1=ByteCnt[11] q=$abc$97197$new_n338_
.subckt no2_x1 i0=$abc$97197$new_n338_ i1=$abc$97197$new_n337_ nq=ByteCntOut[11]
.subckt na2_x1 i0=$abc$97197$new_n338_ i1=ByteCnt[12] nq=$abc$97197$new_n340_
.subckt nxr2_x1 i0=$abc$97197$new_n338_ i1=$abc$97197$new_n134_ nq=ByteCntOut[12]
.subckt nxr2_x1 i0=$abc$97197$new_n340_ i1=ByteCnt[13] nq=ByteCntOut[13]
.subckt oa22_x2 i0=$abc$97197$new_n332_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] q=$abc$97197$new_n343_
.subckt na3_x1 i0=$abc$97197$new_n332_ i1=$abc$97197$new_n152_ i2=ByteCnt[14] nq=$abc$97197$new_n344_
.subckt a2_x2 i0=$abc$97197$new_n344_ i1=$abc$97197$new_n343_ q=ByteCntOut[14]
.subckt nxr2_x1 i0=$abc$97197$new_n344_ i1=ByteCnt[15] nq=ByteCntOut[15]
.subckt oa22_x2 i0=ByteCnt[1] i1=ByteCnt[0] i2=$abc$97197$new_n308_ q=ByteCntGreat2
.subckt a2_x2 i0=$abc$97197$new_n306_ i1=$abc$97197$new_n154_ q=ByteCntSmall7
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74539
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74543
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74547
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74551
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74555
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74559
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74563
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74567
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74571
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74575
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74579
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74583
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74587
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74591
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74595
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74599
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74603
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74607
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74611
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74615
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74619
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74623
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74627
.subckt inv_x1 i=Reset nq=$abc$97197$auto$rtlil.cc:2506:NotGate$74631
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74533 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74535 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74537 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74539 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74541 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74543 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74545 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74547 q=DlyCrcCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74549 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74551 q=IFGCounter[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74553 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74555 q=IFGCounter[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74557 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74559 q=IFGCounter[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74561 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74563 q=IFGCounter[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74565 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74567 q=IFGCounter[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74569 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74571 q=ByteCnt[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74573 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74575 q=ByteCnt[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74577 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74579 q=ByteCnt[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74581 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74583 q=ByteCnt[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74585 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74587 q=ByteCnt[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74589 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74591 q=ByteCnt[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74593 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74595 q=ByteCnt[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74597 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74599 q=ByteCnt[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74601 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74603 q=ByteCnt[8]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74605 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74607 q=ByteCnt[9]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74609 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74611 q=ByteCnt[10]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74613 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74615 q=ByteCnt[11]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74617 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74619 q=ByteCnt[12]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74621 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74623 q=ByteCnt[13]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74625 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74627 q=ByteCnt[14]
.subckt sff1r_x4 ck=MRxClk i=$abc$97197$auto$rtlil.cc:2515:MuxGate$74629 nrst=$abc$97197$auto$rtlil.cc:2506:NotGate$74631 q=ByteCnt[15]
.names ByteCnt[0] ByteCntDelayed[0]
1 1
.names ByteCnt[1] ByteCntDelayed[1]
1 1
.names ByteCnt[0] ByteCntOut[0]
1 1
.names ByteCnt[1] ByteCntOut[1]
1 1
.end

.model eth_rxethmac
.inputs MRxClk MRxDV MRxD[0] MRxD[1] MRxD[2] MRxD[3] Reset Transmitting MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] r_IFG HugEn DlyCrcEn MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47] r_Pro r_Bro r_HASH0[0] r_HASH0[1] r_HASH0[2] r_HASH0[3] r_HASH0[4] r_HASH0[5] r_HASH0[6] r_HASH0[7] r_HASH0[8] r_HASH0[9] r_HASH0[10] r_HASH0[11] r_HASH0[12] r_HASH0[13] r_HASH0[14] r_HASH0[15] r_HASH0[16] r_HASH0[17] r_HASH0[18] r_HASH0[19] r_HASH0[20] r_HASH0[21] r_HASH0[22] r_HASH0[23] r_HASH0[24] r_HASH0[25] r_HASH0[26] r_HASH0[27] r_HASH0[28] r_HASH0[29] r_HASH0[30] r_HASH0[31] r_HASH1[0] r_HASH1[1] r_HASH1[2] r_HASH1[3] r_HASH1[4] r_HASH1[5] r_HASH1[6] r_HASH1[7] r_HASH1[8] r_HASH1[9] r_HASH1[10] r_HASH1[11] r_HASH1[12] r_HASH1[13] r_HASH1[14] r_HASH1[15] r_HASH1[16] r_HASH1[17] r_HASH1[18] r_HASH1[19] r_HASH1[20] r_HASH1[21] r_HASH1[22] r_HASH1[23] r_HASH1[24] r_HASH1[25] r_HASH1[26] r_HASH1[27] r_HASH1[28] r_HASH1[29] r_HASH1[30] r_HASH1[31] PassAll ControlFrmAddressOK
.outputs RxData[0] RxData[1] RxData[2] RxData[3] RxData[4] RxData[5] RxData[6] RxData[7] RxValid RxStartFrm RxEndFrm ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9] ByteCnt[10] ByteCnt[11] ByteCnt[12] ByteCnt[13] ByteCnt[14] ByteCnt[15] ByteCntEq0 ByteCntGreat2 ByteCntMaxFrame CrcError StateIdle StatePreamble StateSFD StateData[0] StateData[1] RxAbort AddressMiss
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=DlyCrcCnt[3] nq=$abc$97440$new_n114_
.subckt inv_x1 i=StateData[0] nq=$abc$97440$new_n115_
.subckt inv_x1 i=LatchedByte[1] nq=$abc$97440$new_n116_
.subckt inv_x1 i=LatchedByte[0] nq=$abc$97440$new_n117_
.subckt inv_x1 i=LatchedByte[3] nq=$abc$97440$new_n118_
.subckt inv_x1 i=LatchedByte[2] nq=$abc$97440$new_n119_
.subckt inv_x1 i=LatchedByte[5] nq=$abc$97440$new_n120_
.subckt inv_x1 i=LatchedByte[4] nq=$abc$97440$new_n121_
.subckt inv_x1 i=LatchedByte[7] nq=$abc$97440$new_n122_
.subckt inv_x1 i=LatchedByte[6] nq=$abc$97440$new_n123_
.subckt inv_x1 i=ByteCntEq1 nq=$abc$97440$new_n124_
.subckt inv_x1 i=MRxD[3] nq=$abc$97440$new_n125_
.subckt inv_x1 i=MRxDV nq=$abc$97440$new_n126_
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74633
.subckt no2_x1 i0=DlyCrcCnt[2] i1=DlyCrcCnt[3] nq=$abc$97440$new_n128_
.subckt na2_x1 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] nq=$abc$97440$new_n129_
.subckt a3_x2 i0=$abc$97440$new_n129_ i1=$abc$97440$new_n128_ i2=ByteCntEq0 q=$abc$97440$new_n130_
.subckt no2_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n115_ nq=GenerateRxValid
.subckt ao22_x2 i0=$abc$97440$new_n115_ i1=$abc$97440$new_n130_ i2=DelayData q=$abc$97440$new_n132_
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n122_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n133_
.subckt oa22_x2 i0=RxData_d[7] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n133_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74739
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n123_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n135_
.subckt oa22_x2 i0=RxData_d[6] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n135_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74735
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n120_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n137_
.subckt oa22_x2 i0=RxData_d[5] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n137_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74731
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n121_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n139_
.subckt oa22_x2 i0=RxData_d[4] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n139_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74727
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n118_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n141_
.subckt oa22_x2 i0=RxData_d[3] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n141_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74723
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n119_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n143_
.subckt oa22_x2 i0=RxData_d[2] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n143_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74719
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n116_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n145_
.subckt oa22_x2 i0=RxData_d[1] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n145_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74715
.subckt no3_x1 i0=$abc$97440$new_n130_ i1=$abc$97440$new_n117_ i2=$abc$97440$new_n115_ nq=$abc$97440$new_n147_
.subckt oa22_x2 i0=RxData_d[0] i1=$abc$97440$new_n132_ i2=$abc$97440$new_n147_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74711
.subckt na2_x1 i0=ByteCntEq6 i1=StateData[0] nq=$abc$97440$new_n149_
.subckt inv_x1 i=$abc$97440$new_n149_ nq=$0\CrcHashGood[0:0]
.subckt no2_x1 i0=RxAbort i1=RxEndFrm nq=$abc$97440$new_n151_
.subckt na2_x1 i0=ByteCntSmall7 i1=StateData[0] nq=$abc$97440$new_n152_
.subckt na3_x1 i0=$abc$97440$new_n152_ i1=$abc$97440$new_n151_ i2=Broadcast nq=$abc$97440$new_n153_
.subckt a2_x2 i0=ByteCntEq1 i1=StateData[0] q=$abc$97440$new_n154_
.subckt oa22_x2 i0=Broadcast i1=$abc$97440$new_n151_ i2=$abc$97440$new_n154_ q=$abc$97440$new_n155_
.subckt no4_x1 i0=$abc$97440$new_n123_ i1=$abc$97440$new_n122_ i2=$abc$97440$new_n121_ i3=$abc$97440$new_n120_ nq=$abc$97440$new_n156_
.subckt no4_x1 i0=$abc$97440$new_n119_ i1=$abc$97440$new_n118_ i2=$abc$97440$new_n117_ i3=$abc$97440$new_n116_ nq=$abc$97440$new_n157_
.subckt na3_x1 i0=$abc$97440$new_n157_ i1=$abc$97440$new_n156_ i2=$abc$97440$new_n155_ nq=$abc$97440$new_n158_
.subckt na2_x1 i0=$abc$97440$new_n158_ i1=$abc$97440$new_n153_ nq=$abc$97440$auto$rtlil.cc:2515:MuxGate$74683
.subckt a2_x2 i0=$abc$97440$new_n154_ i1=LatchedByte[0] q=$abc$97440$new_n160_
.subckt oa22_x2 i0=Multicast i1=$abc$97440$new_n151_ i2=$abc$97440$new_n160_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74645
.subckt na2_x1 i0=MRxD[2] i1=MRxD[0] nq=$abc$97440$new_n162_
.subckt no3_x1 i0=$abc$97440$new_n162_ i1=$abc$97440$new_n125_ i2=MRxD[1] nq=MRxDEqD
.subckt no3_x1 i0=$abc$97440$new_n162_ i1=MRxD[3] i2=MRxD[1] nq=MRxDEq5
.subckt no2_x1 i0=StateData[1] i1=StateData[0] nq=$abc$97440$new_n165_
.subckt no3_x1 i0=$abc$97440$new_n165_ i1=$abc$97440$new_n126_ i2=ByteCntMaxFrame nq=Enable_Crc
.subckt no3_x1 i0=DlyCrcCnt[1] i1=DlyCrcCnt[0] i2=DlyCrcCnt[2] nq=$abc$97440$new_n167_
.subckt na2_x1 i0=$abc$97440$new_n167_ i1=$abc$97440$new_n114_ nq=$abc$97440$new_n168_
.subckt ao22_x2 i0=$abc$97440$new_n114_ i1=$abc$97440$new_n167_ i2=DlyCrcEn q=$abc$97440$new_n169_
.subckt oa22_x2 i0=$abc$97440$new_n169_ i1=$abc$97440$new_n168_ i2=StateSFD q=Initialize_Crc
.subckt na4_x1 i0=$abc$97440$new_n128_ i1=DlyCrcEn i2=DlyCrcCnt[1] i3=DlyCrcCnt[0] nq=$abc$97440$new_n171_
.subckt ao22_x2 i0=$abc$97440$new_n124_ i1=DlyCrcEn i2=$abc$97440$new_n171_ q=$abc$97440$new_n172_
.subckt no2_x1 i0=$abc$97440$new_n172_ i1=$abc$97440$new_n115_ nq=GenerateRxStartFrm
.subckt a2_x2 i0=ByteCntGreat2 i1=$abc$97440$new_n126_ q=$abc$97440$new_n174_
.subckt ao22_x2 i0=$abc$97440$new_n174_ i1=ByteCntMaxFrame i2=StateData[0] q=GenerateRxEndFrm
.subckt oa22_x2 i0=StateData[1] i1=$abc$97440$new_n174_ i2=RxEndFrm_d q=$0\RxEndFrm[0:0]
.subckt no2_x1 i0=Reset i1=StateIdle nq=$abc$97440$new_n177_
.subckt ao22_x2 i0=CrcHash[0] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n177_ q=$abc$97440$new_n178_
.subckt ao22_x2 i0=Crc[26] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n178_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74689
.subckt ao22_x2 i0=Crc[27] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n177_ q=$abc$97440$new_n180_
.subckt ao22_x2 i0=CrcHash[1] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n180_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74693
.subckt ao22_x2 i0=Crc[28] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n177_ q=$abc$97440$new_n182_
.subckt ao22_x2 i0=CrcHash[2] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n182_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74697
.subckt ao22_x2 i0=Crc[29] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n177_ q=$abc$97440$new_n184_
.subckt ao22_x2 i0=CrcHash[3] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n184_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74701
.subckt ao22_x2 i0=CrcHash[4] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n177_ q=$abc$97440$new_n186_
.subckt ao22_x2 i0=Crc[30] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n186_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74705
.subckt ao22_x2 i0=Crc[31] i1=$abc$97440$new_n149_ i2=$abc$97440$new_n177_ q=$abc$97440$new_n188_
.subckt ao22_x2 i0=CrcHash[5] i1=$0\CrcHashGood[0:0] i2=$abc$97440$new_n188_ q=$abc$97440$auto$rtlil.cc:2515:MuxGate$74709
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74635
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74637
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74639
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74641
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74643
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74647
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74649
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74651
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74653
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74655
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74657
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74659
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74661
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74663
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74665
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74667
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74669
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74671
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74673
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74675
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74677
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74679
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74681
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74685
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74713
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74717
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74721
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74725
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74729
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74733
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74737
.subckt inv_x1 i=Reset nq=$abc$97440$auto$rtlil.cc:2506:NotGate$74741
.subckt sff1r_x4 ck=MRxClk i=$0\RxEndFrm[0:0] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74633 q=RxEndFrm
.subckt sff1r_x4 ck=MRxClk i=GenerateRxEndFrm nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74635 q=RxEndFrm_d
.subckt sff1r_x4 ck=MRxClk i=RxStartFrm_d nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74637 q=RxStartFrm
.subckt sff1r_x4 ck=MRxClk i=GenerateRxStartFrm nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74639 q=RxStartFrm_d
.subckt sff1r_x4 ck=MRxClk i=RxValid_d nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74641 q=RxValid
.subckt sff1r_x4 ck=MRxClk i=GenerateRxValid nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74643 q=RxValid_d
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74645 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74647 q=Multicast
.subckt sff1r_x4 ck=MRxClk i=RxData_d[0] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74649 q=RxData[0]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[1] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74651 q=RxData[1]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[2] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74653 q=RxData[2]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[3] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74655 q=RxData[3]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[4] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74657 q=RxData[4]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[5] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74659 q=RxData[5]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[6] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74661 q=RxData[6]
.subckt sff1r_x4 ck=MRxClk i=RxData_d[7] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74663 q=RxData[7]
.subckt sff1r_x4 ck=MRxClk i=StateData[0] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74665 q=DelayData
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[4] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74667 q=LatchedByte[0]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[5] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74669 q=LatchedByte[1]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[6] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74671 q=LatchedByte[2]
.subckt sff1r_x4 ck=MRxClk i=LatchedByte[7] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74673 q=LatchedByte[3]
.subckt sff1r_x4 ck=MRxClk i=MRxD[0] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74675 q=LatchedByte[4]
.subckt sff1r_x4 ck=MRxClk i=MRxD[1] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74677 q=LatchedByte[5]
.subckt sff1r_x4 ck=MRxClk i=MRxD[2] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74679 q=LatchedByte[6]
.subckt sff1r_x4 ck=MRxClk i=MRxD[3] nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74681 q=LatchedByte[7]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74683 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74685 q=Broadcast
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74689 q=CrcHash[0]
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74693 q=CrcHash[1]
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74697 q=CrcHash[2]
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74701 q=CrcHash[3]
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74705 q=CrcHash[4]
.subckt sff1_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74709 q=CrcHash[5]
.subckt sff1_x4 ck=MRxClk i=$0\CrcHashGood[0:0] q=CrcHashGood
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74711 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74713 q=RxData_d[0]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74715 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74717 q=RxData_d[1]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74719 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74721 q=RxData_d[2]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74723 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74725 q=RxData_d[3]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74727 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74729 q=RxData_d[4]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74731 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74733 q=RxData_d[5]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74735 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74737 q=RxData_d[6]
.subckt sff1r_x4 ck=MRxClk i=$abc$97440$auto$rtlil.cc:2515:MuxGate$74739 nrst=$abc$97440$auto$rtlil.cc:2506:NotGate$74741 q=RxData_d[7]
.subckt eth_crc Clk=MRxClk Crc[0]=Crc[0] Crc[1]=Crc[1] Crc[2]=Crc[2] Crc[3]=Crc[3] Crc[4]=Crc[4] Crc[5]=Crc[5] Crc[6]=Crc[6] Crc[7]=Crc[7] Crc[8]=Crc[8] Crc[9]=Crc[9] Crc[10]=Crc[10] Crc[11]=Crc[11] Crc[12]=Crc[12] Crc[13]=Crc[13] Crc[14]=Crc[14] Crc[15]=Crc[15] Crc[16]=Crc[16] Crc[17]=Crc[17] Crc[18]=Crc[18] Crc[19]=Crc[19] Crc[20]=Crc[20] Crc[21]=Crc[21] Crc[22]=Crc[22] Crc[23]=Crc[23] Crc[24]=Crc[24] Crc[25]=Crc[25] Crc[26]=Crc[26] Crc[27]=Crc[27] Crc[28]=Crc[28] Crc[29]=Crc[29] Crc[30]=Crc[30] Crc[31]=Crc[31] CrcError=CrcError Data[0]=MRxD[3] Data[1]=MRxD[2] Data[2]=MRxD[1] Data[3]=MRxD[0] Enable=Enable_Crc Initialize=Initialize_Crc Reset=Reset
.subckt eth_rxaddrcheck AddressMiss=AddressMiss Broadcast=Broadcast ByteCntEq0=ByteCntEq0 ByteCntEq2=ByteCntEq2 ByteCntEq3=ByteCntEq3 ByteCntEq4=ByteCntEq4 ByteCntEq5=ByteCntEq5 ByteCntEq6=ByteCntEq6 ByteCntEq7=ByteCntEq7 ControlFrmAddressOK=ControlFrmAddressOK CrcHash[0]=CrcHash[0] CrcHash[1]=CrcHash[1] CrcHash[2]=CrcHash[2] CrcHash[3]=CrcHash[3] CrcHash[4]=CrcHash[4] CrcHash[5]=CrcHash[5] CrcHashGood=CrcHashGood HASH0[0]=r_HASH0[0] HASH0[1]=r_HASH0[1] HASH0[2]=r_HASH0[2] HASH0[3]=r_HASH0[3] HASH0[4]=r_HASH0[4] HASH0[5]=r_HASH0[5] HASH0[6]=r_HASH0[6] HASH0[7]=r_HASH0[7] HASH0[8]=r_HASH0[8] HASH0[9]=r_HASH0[9] HASH0[10]=r_HASH0[10] HASH0[11]=r_HASH0[11] HASH0[12]=r_HASH0[12] HASH0[13]=r_HASH0[13] HASH0[14]=r_HASH0[14] HASH0[15]=r_HASH0[15] HASH0[16]=r_HASH0[16] HASH0[17]=r_HASH0[17] HASH0[18]=r_HASH0[18] HASH0[19]=r_HASH0[19] HASH0[20]=r_HASH0[20] HASH0[21]=r_HASH0[21] HASH0[22]=r_HASH0[22] HASH0[23]=r_HASH0[23] HASH0[24]=r_HASH0[24] HASH0[25]=r_HASH0[25] HASH0[26]=r_HASH0[26] HASH0[27]=r_HASH0[27] HASH0[28]=r_HASH0[28] HASH0[29]=r_HASH0[29] HASH0[30]=r_HASH0[30] HASH0[31]=r_HASH0[31] HASH1[0]=r_HASH1[0] HASH1[1]=r_HASH1[1] HASH1[2]=r_HASH1[2] HASH1[3]=r_HASH1[3] HASH1[4]=r_HASH1[4] HASH1[5]=r_HASH1[5] HASH1[6]=r_HASH1[6] HASH1[7]=r_HASH1[7] HASH1[8]=r_HASH1[8] HASH1[9]=r_HASH1[9] HASH1[10]=r_HASH1[10] HASH1[11]=r_HASH1[11] HASH1[12]=r_HASH1[12] HASH1[13]=r_HASH1[13] HASH1[14]=r_HASH1[14] HASH1[15]=r_HASH1[15] HASH1[16]=r_HASH1[16] HASH1[17]=r_HASH1[17] HASH1[18]=r_HASH1[18] HASH1[19]=r_HASH1[19] HASH1[20]=r_HASH1[20] HASH1[21]=r_HASH1[21] HASH1[22]=r_HASH1[22] HASH1[23]=r_HASH1[23] HASH1[24]=r_HASH1[24] HASH1[25]=r_HASH1[25] HASH1[26]=r_HASH1[26] HASH1[27]=r_HASH1[27] HASH1[28]=r_HASH1[28] HASH1[29]=r_HASH1[29] HASH1[30]=r_HASH1[30] HASH1[31]=r_HASH1[31] MAC[0]=MAC[0] MAC[1]=MAC[1] MAC[2]=MAC[2] MAC[3]=MAC[3] MAC[4]=MAC[4] MAC[5]=MAC[5] MAC[6]=MAC[6] MAC[7]=MAC[7] MAC[8]=MAC[8] MAC[9]=MAC[9] MAC[10]=MAC[10] MAC[11]=MAC[11] MAC[12]=MAC[12] MAC[13]=MAC[13] MAC[14]=MAC[14] MAC[15]=MAC[15] MAC[16]=MAC[16] MAC[17]=MAC[17] MAC[18]=MAC[18] MAC[19]=MAC[19] MAC[20]=MAC[20] MAC[21]=MAC[21] MAC[22]=MAC[22] MAC[23]=MAC[23] MAC[24]=MAC[24] MAC[25]=MAC[25] MAC[26]=MAC[26] MAC[27]=MAC[27] MAC[28]=MAC[28] MAC[29]=MAC[29] MAC[30]=MAC[30] MAC[31]=MAC[31] MAC[32]=MAC[32] MAC[33]=MAC[33] MAC[34]=MAC[34] MAC[35]=MAC[35] MAC[36]=MAC[36] MAC[37]=MAC[37] MAC[38]=MAC[38] MAC[39]=MAC[39] MAC[40]=MAC[40] MAC[41]=MAC[41] MAC[42]=MAC[42] MAC[43]=MAC[43] MAC[44]=MAC[44] MAC[45]=MAC[45] MAC[46]=MAC[46] MAC[47]=MAC[47] MRxClk=MRxClk Multicast=Multicast PassAll=PassAll Reset=Reset RxAbort=RxAbort RxData[0]=RxData[0] RxData[1]=RxData[1] RxData[2]=RxData[2] RxData[3]=RxData[3] RxData[4]=RxData[4] RxData[5]=RxData[5] RxData[6]=RxData[6] RxData[7]=RxData[7] RxEndFrm=RxEndFrm StateData[0]=StateData[0] StateData[1]=StateData[1] r_Bro=r_Bro r_Pro=r_Pro
.subckt eth_rxcounters ByteCntEq0=ByteCntEq0 ByteCntEq1=ByteCntEq1 ByteCntEq2=ByteCntEq2 ByteCntEq3=ByteCntEq3 ByteCntEq4=ByteCntEq4 ByteCntEq5=ByteCntEq5 ByteCntEq6=ByteCntEq6 ByteCntEq7=ByteCntEq7 ByteCntGreat2=ByteCntGreat2 ByteCntMaxFrame=ByteCntMaxFrame ByteCntOut[0]=ByteCnt[0] ByteCntOut[1]=ByteCnt[1] ByteCntOut[2]=ByteCnt[2] ByteCntOut[3]=ByteCnt[3] ByteCntOut[4]=ByteCnt[4] ByteCntOut[5]=ByteCnt[5] ByteCntOut[6]=ByteCnt[6] ByteCntOut[7]=ByteCnt[7] ByteCntOut[8]=ByteCnt[8] ByteCntOut[9]=ByteCnt[9] ByteCntOut[10]=ByteCnt[10] ByteCntOut[11]=ByteCnt[11] ByteCntOut[12]=ByteCnt[12] ByteCntOut[13]=ByteCnt[13] ByteCntOut[14]=ByteCnt[14] ByteCntOut[15]=ByteCnt[15] ByteCntSmall7=ByteCntSmall7 DlyCrcCnt[0]=DlyCrcCnt[0] DlyCrcCnt[1]=DlyCrcCnt[1] DlyCrcCnt[2]=DlyCrcCnt[2] DlyCrcCnt[3]=DlyCrcCnt[3] DlyCrcEn=DlyCrcEn HugEn=HugEn IFGCounterEq24=IFGCounterEq24 MRxClk=MRxClk MRxDEqD=MRxDEqD MRxDV=MRxDV MaxFL[0]=MaxFL[0] MaxFL[1]=MaxFL[1] MaxFL[2]=MaxFL[2] MaxFL[3]=MaxFL[3] MaxFL[4]=MaxFL[4] MaxFL[5]=MaxFL[5] MaxFL[6]=MaxFL[6] MaxFL[7]=MaxFL[7] MaxFL[8]=MaxFL[8] MaxFL[9]=MaxFL[9] MaxFL[10]=MaxFL[10] MaxFL[11]=MaxFL[11] MaxFL[12]=MaxFL[12] MaxFL[13]=MaxFL[13] MaxFL[14]=MaxFL[14] MaxFL[15]=MaxFL[15] Reset=Reset StateData[0]=StateData[0] StateData[1]=StateData[1] StateDrop=StateDrop StateIdle=StateIdle StatePreamble=StatePreamble StateSFD=StateSFD Transmitting=Transmitting r_IFG=r_IFG
.subckt eth_rxstatem ByteCntEq0=ByteCntEq0 ByteCntGreat2=ByteCntGreat2 ByteCntMaxFrame=ByteCntMaxFrame IFGCounterEq24=IFGCounterEq24 MRxClk=MRxClk MRxDEq5=MRxDEq5 MRxDEqD=MRxDEqD MRxDV=MRxDV Reset=Reset StateData[0]=StateData[0] StateData[1]=StateData[1] StateDrop=StateDrop StateIdle=StateIdle StatePreamble=StatePreamble StateSFD=StateSFD Transmitting=Transmitting
.names MRxD[3] Data_Crc[0]
1 1
.names MRxD[2] Data_Crc[1]
1 1
.names MRxD[1] Data_Crc[2]
1 1
.names MRxD[0] Data_Crc[3]
1 1
.end

.model eth_rxstatem
.inputs MRxClk Reset MRxDV ByteCntEq0 ByteCntGreat2 Transmitting MRxDEq5 MRxDEqD IFGCounterEq24 ByteCntMaxFrame
.outputs StateData[0] StateData[1] StateIdle StatePreamble StateSFD StateDrop
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$97549$auto$ff.cc:678:flip_bits$74754 nq=StateDrop
.subckt inv_x1 i=MRxDEq5 nq=$abc$97549$new_n28_
.subckt inv_x1 i=MRxDV nq=$abc$97549$new_n29_
.subckt inv_x1 i=Transmitting nq=$abc$97549$new_n30_
.subckt inv_x1 i=ByteCntMaxFrame nq=$abc$97549$new_n31_
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74745
.subckt na2_x1 i0=MRxDEqD i1=StateSFD nq=$abc$97549$new_n33_
.subckt a3_x2 i0=IFGCounterEq24 i1=MRxDEqD i2=StateSFD q=$abc$97549$new_n34_
.subckt ao22_x2 i0=StateData1 i1=$abc$97549$new_n34_ i2=MRxDV q=$abc$97549$new_n35_
.subckt o4_x2 i0=StatePreamble i1=StateDrop i2=StateData0 i3=StateData1 q=$abc$97549$new_n36_
.subckt ao22_x2 i0=StateSFD i1=$abc$97549$new_n36_ i2=$abc$97549$new_n29_ q=$abc$97549$new_n37_
.subckt no2_x1 i0=$abc$97549$new_n33_ i1=IFGCounterEq24 nq=$abc$97549$new_n38_
.subckt a2_x2 i0=ByteCntMaxFrame i1=StateData0 q=$abc$97549$new_n39_
.subckt oa22_x2 i0=StateIdle i1=Transmitting i2=$abc$97549$new_n39_ q=$abc$97549$new_n40_
.subckt ao22_x2 i0=$abc$97549$new_n40_ i1=$abc$97549$new_n38_ i2=MRxDV q=$abc$97549$new_n41_
.subckt o3_x2 i0=$abc$97549$new_n41_ i1=$abc$97549$new_n37_ i2=$abc$97549$new_n35_ q=$abc$97549$new_n42_
.subckt na2_x1 i0=$abc$97549$new_n31_ i1=StateData0 nq=$abc$97549$new_n43_
.subckt no3_x1 i0=$abc$97549$new_n43_ i1=$abc$97549$new_n42_ i2=$abc$97549$new_n29_ nq=$abc$97549$auto$rtlil.cc:2515:MuxGate$74767
.subckt na2_x1 i0=$abc$97549$new_n43_ i1=$abc$97549$new_n35_ nq=$abc$97549$new_n45_
.subckt no3_x1 i0=$abc$97549$new_n45_ i1=$abc$97549$new_n41_ i2=$abc$97549$new_n37_ nq=$abc$97549$auto$rtlil.cc:2515:MuxGate$74763
.subckt no2_x1 i0=$abc$97549$new_n29_ i1=$abc$97549$auto$ff.cc:678:flip_bits$74754 nq=$abc$97549$new_n47_
.subckt no2_x1 i0=$abc$97549$new_n47_ i1=$abc$97549$new_n41_ nq=$abc$97549$auto$rtlil.cc:2515:MuxGate$74759
.subckt na4_x1 i0=$abc$97549$new_n30_ i1=MRxDV i2=$abc$97549$new_n28_ i3=StateIdle nq=$abc$97549$new_n49_
.subckt inv_x1 i=$abc$97549$new_n49_ nq=$abc$97549$new_n50_
.subckt oa22_x2 i0=StateIdle i1=$abc$97549$new_n30_ i2=StatePreamble q=$abc$97549$new_n51_
.subckt a3_x2 i0=$abc$97549$new_n51_ i1=MRxDV i2=MRxDEq5 q=$abc$97549$new_n52_
.subckt no2_x1 i0=$abc$97549$new_n52_ i1=StateSFD nq=$abc$97549$new_n53_
.subckt no3_x1 i0=$abc$97549$new_n53_ i1=$abc$97549$new_n50_ i2=$abc$97549$new_n42_ nq=$abc$97549$auto$rtlil.cc:2515:MuxGate$74751
.subckt no3_x1 i0=$abc$97549$new_n52_ i1=$abc$97549$new_n41_ i2=$abc$97549$new_n37_ nq=$abc$97549$new_n55_
.subckt a2_x2 i0=$abc$97549$new_n49_ i1=StateIdle q=$abc$97549$new_n56_
.subckt oa22_x2 i0=$abc$97549$new_n56_ i1=$abc$97549$new_n55_ i2=$abc$97549$new_n37_ q=$abc$97549$auto$rtlil.cc:2515:MuxGate$74747
.subckt ao22_x2 i0=StatePreamble i1=$abc$97549$new_n50_ i2=$abc$97549$new_n55_ q=$abc$97549$auto$rtlil.cc:2515:MuxGate$74743
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74749
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74753
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74761
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74765
.subckt inv_x1 i=Reset nq=$abc$97549$auto$rtlil.cc:2506:NotGate$74769
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74743 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74745 q=StatePreamble
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74747 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74749 q=StateIdle
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74751 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74753 q=StateSFD
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74759 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74761 q=$abc$97549$auto$ff.cc:678:flip_bits$74754
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74763 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74765 q=StateData0
.subckt sff1r_x4 ck=MRxClk i=$abc$97549$auto$rtlil.cc:2515:MuxGate$74767 nrst=$abc$97549$auto$rtlil.cc:2506:NotGate$74769 q=StateData1
.names StateData0 StateData[0]
1 1
.names StateData1 StateData[1]
1 1
.end

.model eth_shiftreg
.inputs Clk Reset MdcEn_n Mdi Fiad[0] Fiad[1] Fiad[2] Fiad[3] Fiad[4] Rgad[0] Rgad[1] Rgad[2] Rgad[3] Rgad[4] CtrlData[0] CtrlData[1] CtrlData[2] CtrlData[3] CtrlData[4] CtrlData[5] CtrlData[6] CtrlData[7] CtrlData[8] CtrlData[9] CtrlData[10] CtrlData[11] CtrlData[12] CtrlData[13] CtrlData[14] CtrlData[15] WriteOp ByteSelect[0] ByteSelect[1] ByteSelect[2] ByteSelect[3] LatchByte[0] LatchByte[1]
.outputs ShiftedBit Prsd[0] Prsd[1] Prsd[2] Prsd[3] Prsd[4] Prsd[5] Prsd[6] Prsd[7] Prsd[8] Prsd[9] Prsd[10] Prsd[11] Prsd[12] Prsd[13] Prsd[14] Prsd[15] LinkFail
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=ShiftReg[1] nq=$abc$97587$new_n112_
.subckt inv_x1 i=LatchByte[0] nq=$abc$97587$new_n113_
.subckt inv_x1 i=MdcEn_n nq=$abc$97587$new_n114_
.subckt inv_x1 i=ByteSelect[0] nq=$abc$97587$new_n115_
.subckt inv_x1 i=ByteSelect[3] nq=$abc$97587$new_n116_
.subckt inv_x1 i=ByteSelect[2] nq=$abc$97587$new_n117_
.subckt inv_x1 i=Rgad[1] nq=$abc$97587$new_n118_
.subckt inv_x1 i=CtrlData[3] nq=$abc$97587$new_n119_
.subckt inv_x1 i=CtrlData[5] nq=$abc$97587$new_n120_
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74773
.subckt no2_x1 i0=ByteSelect[1] i1=ByteSelect[0] nq=$abc$97587$new_n122_
.subckt o2_x2 i0=ByteSelect[1] i1=ByteSelect[0] q=$abc$97587$new_n123_
.subckt no3_x1 i0=$abc$97587$new_n123_ i1=$abc$97587$new_n117_ i2=ByteSelect[3] nq=$abc$97587$new_n124_
.subckt na3_x1 i0=$abc$97587$new_n122_ i1=ByteSelect[2] i2=$abc$97587$new_n116_ nq=$abc$97587$new_n125_
.subckt no2_x1 i0=ByteSelect[2] i1=ByteSelect[3] nq=$abc$97587$new_n126_
.subckt o2_x2 i0=ByteSelect[2] i1=ByteSelect[3] q=$abc$97587$new_n127_
.subckt a3_x2 i0=$abc$97587$new_n126_ i1=ByteSelect[1] i2=$abc$97587$new_n115_ q=$abc$97587$new_n128_
.subckt na3_x1 i0=$abc$97587$new_n126_ i1=ByteSelect[1] i2=$abc$97587$new_n115_ nq=$abc$97587$new_n129_
.subckt no3_x1 i0=$abc$97587$new_n123_ i1=ByteSelect[2] i2=$abc$97587$new_n116_ nq=$abc$97587$new_n130_
.subckt na3_x1 i0=$abc$97587$new_n122_ i1=$abc$97587$new_n117_ i2=ByteSelect[3] nq=$abc$97587$new_n131_
.subckt no3_x1 i0=$abc$97587$new_n130_ i1=$abc$97587$new_n128_ i2=$abc$97587$new_n124_ nq=$abc$97587$new_n132_
.subckt no2_x1 i0=$abc$97587$new_n127_ i1=ByteSelect[1] nq=$abc$97587$new_n133_
.subckt no4_x1 i0=$abc$97587$new_n133_ i1=$abc$97587$new_n130_ i2=$abc$97587$new_n128_ i3=$abc$97587$new_n124_ nq=$abc$97587$new_n134_
.subckt no2_x1 i0=$abc$97587$new_n134_ i1=$abc$97587$new_n114_ nq=$abc$97587$new_n135_
.subckt na2_x1 i0=$abc$97587$new_n130_ i1=CtrlData[7] nq=$abc$97587$new_n136_
.subckt na2_x1 i0=$abc$97587$new_n124_ i1=CtrlData[15] nq=$abc$97587$new_n137_
.subckt na2_x1 i0=$abc$97587$new_n128_ i1=Fiad[0] nq=$abc$97587$new_n138_
.subckt no2_x1 i0=$abc$97587$new_n127_ i1=$abc$97587$new_n123_ nq=$abc$97587$new_n139_
.subckt na2_x1 i0=$abc$97587$new_n126_ i1=$abc$97587$new_n122_ nq=$abc$97587$new_n140_
.subckt na2_x1 i0=$abc$97587$new_n139_ i1=ShiftReg[6] nq=$abc$97587$new_n141_
.subckt na4_x1 i0=$abc$97587$new_n141_ i1=$abc$97587$new_n138_ i2=$abc$97587$new_n137_ i3=$abc$97587$new_n136_ nq=$abc$97587$new_n142_
.subckt mx2_x2 cmd=$abc$97587$new_n135_ i0=ShiftReg[7] i1=$abc$97587$new_n142_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74867
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[6] i2=$abc$97587$new_n117_ i3=ByteSelect[3] nq=$abc$97587$new_n144_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[14] i2=ByteSelect[2] i3=$abc$97587$new_n116_ nq=$abc$97587$new_n145_
.subckt na4_x1 i0=$abc$97587$new_n126_ i1=Rgad[4] i2=ByteSelect[1] i3=$abc$97587$new_n115_ nq=$abc$97587$new_n146_
.subckt na4_x1 i0=$abc$97587$new_n146_ i1=$abc$97587$new_n145_ i2=$abc$97587$new_n144_ i3=$abc$97587$new_n140_ nq=$abc$97587$new_n147_
.subckt o2_x2 i0=$abc$97587$new_n140_ i1=ShiftReg[5] q=$abc$97587$new_n148_
.subckt ao22_x2 i0=$abc$97587$new_n132_ i1=$abc$97587$new_n147_ i2=$abc$97587$new_n148_ q=$abc$97587$new_n149_
.subckt mx2_x2 cmd=$abc$97587$new_n135_ i0=ShiftReg[6] i1=$abc$97587$new_n149_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74863
.subckt o4_x2 i0=$abc$97587$new_n130_ i1=$abc$97587$new_n128_ i2=$abc$97587$new_n124_ i3=WriteOp q=$abc$97587$new_n151_
.subckt na2_x1 i0=$abc$97587$new_n124_ i1=CtrlData[13] nq=$abc$97587$new_n152_
.subckt na2_x1 i0=$abc$97587$new_n128_ i1=Rgad[3] nq=$abc$97587$new_n153_
.subckt ao22_x2 i0=$abc$97587$new_n120_ i1=$abc$97587$new_n131_ i2=$abc$97587$new_n140_ q=$abc$97587$new_n154_
.subckt na4_x1 i0=$abc$97587$new_n154_ i1=$abc$97587$new_n153_ i2=$abc$97587$new_n152_ i3=$abc$97587$new_n151_ nq=$abc$97587$new_n155_
.subckt no2_x1 i0=$abc$97587$new_n140_ i1=ShiftReg[4] nq=$abc$97587$new_n156_
.subckt no3_x1 i0=$abc$97587$new_n156_ i1=$abc$97587$new_n134_ i2=$abc$97587$new_n114_ nq=$abc$97587$new_n157_
.subckt ao22_x2 i0=$abc$97587$new_n134_ i1=$abc$97587$new_n114_ i2=ShiftReg[5] q=$abc$97587$new_n158_
.subckt oa22_x2 i0=$abc$97587$new_n155_ i1=$abc$97587$new_n157_ i2=$abc$97587$new_n158_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74859
.subckt a4_x2 i0=$abc$97587$new_n131_ i1=$abc$97587$new_n129_ i2=$abc$97587$new_n125_ i3=WriteOp q=$abc$97587$new_n160_
.subckt na4_x1 i0=$abc$97587$new_n126_ i1=Rgad[2] i2=ByteSelect[1] i3=$abc$97587$new_n115_ nq=$abc$97587$new_n161_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[12] i2=ByteSelect[2] i3=$abc$97587$new_n116_ nq=$abc$97587$new_n162_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[4] i2=$abc$97587$new_n117_ i3=ByteSelect[3] nq=$abc$97587$new_n163_
.subckt na4_x1 i0=$abc$97587$new_n163_ i1=$abc$97587$new_n162_ i2=$abc$97587$new_n161_ i3=$abc$97587$new_n140_ nq=$abc$97587$new_n164_
.subckt o2_x2 i0=$abc$97587$new_n140_ i1=ShiftReg[3] q=$abc$97587$new_n165_
.subckt ao22_x2 i0=$abc$97587$new_n160_ i1=$abc$97587$new_n164_ i2=$abc$97587$new_n165_ q=$abc$97587$new_n166_
.subckt mx2_x2 cmd=$abc$97587$new_n135_ i0=ShiftReg[4] i1=$abc$97587$new_n166_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74855
.subckt na4_x1 i0=$abc$97587$new_n131_ i1=$abc$97587$new_n129_ i2=$abc$97587$new_n125_ i3=Fiad[4] nq=$abc$97587$new_n168_
.subckt na2_x1 i0=$abc$97587$new_n124_ i1=CtrlData[11] nq=$abc$97587$new_n169_
.subckt na2_x1 i0=$abc$97587$new_n128_ i1=Rgad[1] nq=$abc$97587$new_n170_
.subckt ao22_x2 i0=$abc$97587$new_n119_ i1=$abc$97587$new_n131_ i2=$abc$97587$new_n140_ q=$abc$97587$new_n171_
.subckt na4_x1 i0=$abc$97587$new_n171_ i1=$abc$97587$new_n170_ i2=$abc$97587$new_n169_ i3=$abc$97587$new_n168_ nq=$abc$97587$new_n172_
.subckt no2_x1 i0=$abc$97587$new_n140_ i1=ShiftReg[2] nq=$abc$97587$new_n173_
.subckt no3_x1 i0=$abc$97587$new_n173_ i1=$abc$97587$new_n134_ i2=$abc$97587$new_n114_ nq=$abc$97587$new_n174_
.subckt ao22_x2 i0=$abc$97587$new_n134_ i1=$abc$97587$new_n114_ i2=ShiftReg[3] q=$abc$97587$new_n175_
.subckt oa22_x2 i0=$abc$97587$new_n172_ i1=$abc$97587$new_n174_ i2=$abc$97587$new_n175_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74851
.subckt a4_x2 i0=$abc$97587$new_n131_ i1=$abc$97587$new_n129_ i2=$abc$97587$new_n125_ i3=Fiad[3] q=$abc$97587$new_n177_
.subckt na4_x1 i0=$abc$97587$new_n126_ i1=Rgad[0] i2=ByteSelect[1] i3=$abc$97587$new_n115_ nq=$abc$97587$new_n178_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[2] i2=$abc$97587$new_n117_ i3=ByteSelect[3] nq=$abc$97587$new_n179_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[10] i2=ByteSelect[2] i3=$abc$97587$new_n116_ nq=$abc$97587$new_n180_
.subckt na4_x1 i0=$abc$97587$new_n180_ i1=$abc$97587$new_n179_ i2=$abc$97587$new_n178_ i3=$abc$97587$new_n140_ nq=$abc$97587$new_n181_
.subckt na2_x1 i0=$abc$97587$new_n139_ i1=$abc$97587$new_n112_ nq=$abc$97587$new_n182_
.subckt ao22_x2 i0=$abc$97587$new_n177_ i1=$abc$97587$new_n181_ i2=$abc$97587$new_n182_ q=$abc$97587$new_n183_
.subckt mx2_x2 cmd=$abc$97587$new_n135_ i0=ShiftReg[2] i1=$abc$97587$new_n183_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74847
.subckt a4_x2 i0=$abc$97587$new_n131_ i1=$abc$97587$new_n129_ i2=$abc$97587$new_n125_ i3=Fiad[2] q=$abc$97587$new_n185_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[9] i2=ByteSelect[2] i3=$abc$97587$new_n116_ nq=$abc$97587$new_n186_
.subckt na4_x1 i0=$abc$97587$new_n122_ i1=CtrlData[1] i2=$abc$97587$new_n117_ i3=ByteSelect[3] nq=$abc$97587$new_n187_
.subckt na4_x1 i0=$abc$97587$new_n187_ i1=$abc$97587$new_n186_ i2=$abc$97587$new_n140_ i3=$abc$97587$new_n129_ nq=$abc$97587$new_n188_
.subckt o2_x2 i0=$abc$97587$new_n140_ i1=ShiftReg[0] q=$abc$97587$new_n189_
.subckt ao22_x2 i0=$abc$97587$new_n185_ i1=$abc$97587$new_n188_ i2=$abc$97587$new_n189_ q=$abc$97587$new_n190_
.subckt mx2_x2 cmd=$abc$97587$new_n135_ i0=ShiftReg[1] i1=$abc$97587$new_n190_ q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74843
.subckt na4_x1 i0=$abc$97587$new_n131_ i1=$abc$97587$new_n129_ i2=$abc$97587$new_n125_ i3=Fiad[1] nq=$abc$97587$new_n192_
.subckt na2_x1 i0=$abc$97587$new_n130_ i1=CtrlData[0] nq=$abc$97587$new_n193_
.subckt na2_x1 i0=$abc$97587$new_n124_ i1=CtrlData[8] nq=$abc$97587$new_n194_
.subckt na3_x1 i0=$abc$97587$new_n194_ i1=$abc$97587$new_n193_ i2=$abc$97587$new_n192_ nq=$abc$97587$new_n195_
.subckt mx3_x2 cmd0=$abc$97587$new_n135_ cmd1=$abc$97587$new_n140_ i0=ShiftReg[0] i1=$abc$97587$new_n195_ i2=Mdi q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74839
.subckt na4_x1 i0=$abc$97587$new_n139_ i1=LatchByte[1] i2=MdcEn_n i3=$abc$97587$new_n113_ nq=$abc$97587$new_n197_
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[6] i1=Prsd[15] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74835
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[5] i1=Prsd[14] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74831
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[4] i1=Prsd[13] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74827
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[3] i1=Prsd[12] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74823
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[2] i1=Prsd[11] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74819
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[1] i1=Prsd[10] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74815
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=ShiftReg[0] i1=Prsd[9] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74811
.subckt mx2_x2 cmd=$abc$97587$new_n197_ i0=Mdi i1=Prsd[8] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74807
.subckt no3_x1 i0=$abc$97587$new_n140_ i1=$abc$97587$new_n114_ i2=$abc$97587$new_n113_ nq=$abc$97587$new_n206_
.subckt no3_x1 i0=Rgad[4] i1=Rgad[2] i2=Rgad[3] nq=$abc$97587$new_n207_
.subckt na4_x1 i0=$abc$97587$new_n207_ i1=$abc$97587$new_n206_ i2=Rgad[0] i3=$abc$97587$new_n118_ nq=$abc$97587$new_n208_
.subckt mx2_x2 cmd=$abc$97587$new_n208_ i0=$abc$97587$new_n112_ i1=LinkFail q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74803
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[7] i1=ShiftReg[6] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74799
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[6] i1=ShiftReg[5] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74795
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[5] i1=ShiftReg[4] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74791
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[4] i1=ShiftReg[3] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74787
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[3] i1=ShiftReg[2] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74783
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[2] i1=ShiftReg[1] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74779
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[1] i1=ShiftReg[0] q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74775
.subckt mx2_x2 cmd=$abc$97587$new_n206_ i0=Prsd[0] i1=Mdi q=$abc$97587$auto$rtlil.cc:2515:MuxGate$74771
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74777
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74781
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74785
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74789
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74793
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74797
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74801
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74805
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74809
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74813
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74817
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74821
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74825
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74829
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74833
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74837
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74841
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74845
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74849
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74853
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74857
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74861
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74865
.subckt inv_x1 i=Reset nq=$abc$97587$auto$rtlil.cc:2506:NotGate$74869
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74771 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74773 q=Prsd[0]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74775 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74777 q=Prsd[1]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74779 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74781 q=Prsd[2]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74783 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74785 q=Prsd[3]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74787 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74789 q=Prsd[4]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74791 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74793 q=Prsd[5]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74795 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74797 q=Prsd[6]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74799 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74801 q=Prsd[7]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74803 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74805 q=LinkFail
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74807 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74809 q=Prsd[8]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74811 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74813 q=Prsd[9]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74815 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74817 q=Prsd[10]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74819 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74821 q=Prsd[11]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74823 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74825 q=Prsd[12]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74827 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74829 q=Prsd[13]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74831 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74833 q=Prsd[14]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74835 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74837 q=Prsd[15]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74839 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74841 q=ShiftReg[0]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74843 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74845 q=ShiftReg[1]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74847 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74849 q=ShiftReg[2]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74851 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74853 q=ShiftReg[3]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74855 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74857 q=ShiftReg[4]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74859 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74861 q=ShiftReg[5]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74863 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74865 q=ShiftReg[6]
.subckt sff1r_x4 ck=Clk i=$abc$97587$auto$rtlil.cc:2515:MuxGate$74867 nrst=$abc$97587$auto$rtlil.cc:2506:NotGate$74869 q=ShiftReg[7]
.names ShiftReg[7] ShiftedBit
1 1
.end

.model eth_spram_256x32
.inputs clk rst ce we[0] we[1] we[2] we[3] oe addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] di[0] di[1] di[2] di[3] di[4] di[5] di[6] di[7] di[8] di[9] di[10] di[11] di[12] di[13] di[14] di[15] di[16] di[17] di[18] di[19] di[20] di[21] di[22] di[23] di[24] di[25] di[26] di[27] di[28] di[29] di[30] di[31]
.outputs dato[0] dato[1] dato[2] dato[3] dato[4] dato[5] dato[6] dato[7] dato[8] dato[9] dato[10] dato[11] dato[12] dato[13] dato[14] dato[15] dato[16] dato[17] dato[18] dato[19] dato[20] dato[21] dato[22] dato[23] dato[24] dato[25] dato[26] dato[27] dato[28] dato[29] dato[30] dato[31]
.names $false
.names $true
1
.names $undef
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18775_ i1=mem1[71][2] i2=mem1[67][2] q=$abc$97718$new_n18776_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][2] i1=mem1[86][2] q=$abc$97718$new_n18777_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18777_ i1=mem1[87][2] i2=mem1[83][2] q=$abc$97718$new_n18778_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[81][2] i1=mem1[85][2] q=$abc$97718$new_n18779_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18779_ i1=mem1[84][2] i2=mem1[80][2] q=$abc$97718$new_n18780_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18780_ i1=$abc$97718$new_n18778_ q=$abc$97718$new_n18781_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][2] i1=mem1[94][2] q=$abc$97718$new_n18782_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18782_ i1=mem1[95][2] i2=mem1[91][2] q=$abc$97718$new_n18783_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][2] i1=mem1[92][2] q=$abc$97718$new_n18784_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18784_ i1=mem1[93][2] i2=mem1[89][2] q=$abc$97718$new_n18785_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18781_ i1=$abc$97718$new_n18785_ i2=$abc$97718$new_n18783_ q=$abc$97718$new_n18786_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][2] i1=mem1[76][2] q=$abc$97718$new_n18787_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18787_ i1=mem1[77][2] i2=mem1[73][2] q=$abc$97718$new_n18788_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][2] i1=mem1[78][2] q=$abc$97718$new_n18789_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18789_ i1=mem1[79][2] i2=mem1[75][2] q=$abc$97718$new_n18790_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18790_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18791_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18788_ i2=$abc$97718$new_n18791_ q=$abc$97718$new_n18792_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18776_ i1=$abc$97718$new_n18774_ q=$abc$97718$new_n18793_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18793_ i2=$abc$97718$new_n18792_ q=$abc$97718$new_n18794_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18794_ i1=$abc$97718$new_n18786_ q=$abc$97718$new_n18795_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18795_ i1=$abc$97718$new_n18772_ i2=$abc$97718$new_n18764_ q=$abc$97718$new_n18796_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][2] i1=mem1[182][2] q=$abc$97718$new_n18797_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][2] i1=mem1[180][2] q=$abc$97718$new_n18798_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][2] i1=mem1[164][2] q=$abc$97718$new_n18799_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18799_ i1=mem1[165][2] i2=mem1[161][2] q=$abc$97718$new_n18800_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][2] i1=mem1[166][2] q=$abc$97718$new_n18801_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18801_ i1=mem1[167][2] i2=mem1[163][2] q=$abc$97718$new_n18802_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][2] i1=mem1[172][2] q=$abc$97718$new_n18803_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18803_ i1=mem1[173][2] i2=mem1[169][2] q=$abc$97718$new_n18804_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][2] i1=mem1[174][2] q=$abc$97718$new_n18805_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18805_ i1=mem1[175][2] i2=mem1[171][2] q=$abc$97718$new_n18806_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18806_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18807_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18804_ i2=$abc$97718$new_n18807_ q=$abc$97718$new_n18808_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18802_ i1=$abc$97718$new_n18800_ q=$abc$97718$new_n18809_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18809_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18810_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18797_ i1=mem1[183][2] i2=mem1[179][2] q=$abc$97718$new_n18811_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18798_ i1=mem1[181][2] i2=mem1[177][2] q=$abc$97718$new_n18812_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18812_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18813_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18811_ i2=$abc$97718$new_n18813_ q=$abc$97718$new_n18814_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][2] i1=mem1[188][2] q=$abc$97718$new_n18815_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18815_ i1=mem1[189][2] i2=mem1[185][2] q=$abc$97718$new_n18816_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][2] i1=mem1[190][2] q=$abc$97718$new_n18817_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18817_ i1=mem1[191][2] i2=mem1[187][2] q=$abc$97718$new_n18818_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18818_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18819_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18816_ i2=$abc$97718$new_n18819_ q=$abc$97718$new_n18820_
.subckt o3_x2 i0=$abc$97718$new_n18820_ i1=$abc$97718$new_n18814_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18821_
.subckt ao22_x2 i0=$abc$97718$new_n18810_ i1=$abc$97718$new_n18808_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18822_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][2] i1=mem1[150][2] q=$abc$97718$new_n18823_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18823_ i1=mem1[151][2] i2=mem1[147][2] q=$abc$97718$new_n18824_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][2] i1=mem1[148][2] q=$abc$97718$new_n18825_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18825_ i1=mem1[149][2] i2=mem1[145][2] q=$abc$97718$new_n18826_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18826_ i1=$abc$97718$new_n18824_ q=$abc$97718$new_n18827_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[136][2] i1=mem1[137][2] q=$abc$97718$new_n18828_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18828_ i1=mem1[141][2] i2=mem1[140][2] q=$abc$97718$new_n18829_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[138][2] i1=mem1[139][2] q=$abc$97718$new_n18830_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18830_ i1=mem1[143][2] i2=mem1[142][2] q=$abc$97718$new_n18831_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][2] i1=mem1[156][2] q=$abc$97718$new_n18832_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18832_ i1=mem1[157][2] i2=mem1[153][2] q=$abc$97718$new_n18833_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][2] i1=mem1[158][2] q=$abc$97718$new_n18834_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18834_ i1=mem1[159][2] i2=mem1[155][2] q=$abc$97718$new_n18835_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18827_ i1=$abc$97718$new_n18835_ i2=$abc$97718$new_n18833_ q=$abc$97718$new_n18836_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][2] i1=mem1[134][2] q=$abc$97718$new_n18837_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18837_ i1=mem1[135][2] i2=mem1[131][2] q=$abc$97718$new_n18838_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][2] i1=mem1[132][2] q=$abc$97718$new_n18839_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18839_ i1=mem1[133][2] i2=mem1[129][2] q=$abc$97718$new_n18840_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18840_ i1=$abc$97718$new_n18838_ q=$abc$97718$new_n18841_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18841_ i1=$abc$97718$new_n18831_ i2=$abc$97718$new_n18829_ q=$abc$97718$new_n18842_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n18842_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n18843_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18836_ i2=$abc$97718$new_n18843_ q=$abc$97718$new_n18844_
.subckt oa22_x2 i0=$abc$97718$new_n18821_ i1=$abc$97718$new_n18822_ i2=$abc$97718$new_n18844_ q=$abc$97718$new_n18845_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][2] i1=mem1[62][2] q=$abc$97718$new_n18846_
.subckt ao22_x2 i0=mem1[51][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18847_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[55][2] i2=$abc$97718$new_n18847_ q=$abc$97718$new_n18848_
.subckt ao22_x2 i0=mem1[54][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18849_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[50][2] i2=$abc$97718$new_n18849_ q=$abc$97718$new_n18850_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[41][2] i1=mem1[45][2] q=$abc$97718$new_n18851_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[33][2] i1=mem1[37][2] q=$abc$97718$new_n18852_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][2] i1=mem1[60][2] q=$abc$97718$new_n18853_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][2] i1=mem1[52][2] q=$abc$97718$new_n18854_
.subckt ao22_x2 i0=$abc$97718$new_n18850_ i1=$abc$97718$new_n18848_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18855_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18846_ i1=mem1[63][2] i2=mem1[59][2] q=$abc$97718$new_n18856_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18856_ i2=$abc$97718$new_n18855_ q=$abc$97718$new_n18857_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18853_ i1=mem1[61][2] i2=mem1[57][2] q=$abc$97718$new_n18858_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18854_ i1=mem1[53][2] i2=mem1[49][2] q=$abc$97718$new_n18859_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18859_ i1=$abc$97718$new_n18858_ q=$abc$97718$new_n18860_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[35][2] i1=mem1[39][2] q=$abc$97718$new_n18861_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18861_ i1=mem1[38][2] i2=mem1[34][2] q=$abc$97718$new_n18862_
.subckt a2_x2 i0=$abc$97718$new_n18862_ i1=$abc$97718$new_n16507_ q=$abc$97718$new_n18863_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][2] i1=mem1[46][2] q=$abc$97718$new_n18864_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18864_ i1=mem1[47][2] i2=mem1[43][2] q=$abc$97718$new_n18865_
.subckt oa22_x2 i0=$abc$97718$new_n18865_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18866_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18852_ i1=mem1[36][2] i2=mem1[32][2] q=$abc$97718$new_n18867_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18851_ i1=mem1[44][2] i2=mem1[40][2] q=$abc$97718$new_n18868_
.subckt oa22_x2 i0=$abc$97718$new_n18868_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18869_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18867_ i2=$abc$97718$new_n18869_ q=$abc$97718$new_n18870_
.subckt ao22_x2 i0=$abc$97718$new_n18863_ i1=$abc$97718$new_n18866_ i2=$abc$97718$new_n18870_ q=$abc$97718$new_n18871_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18871_ i1=$abc$97718$new_n18860_ i2=$abc$97718$new_n18857_ q=$abc$97718$new_n18872_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][2] i1=mem1[20][2] q=$abc$97718$new_n18873_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][2] i1=mem1[22][2] q=$abc$97718$new_n18874_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18874_ i1=mem1[23][2] i2=mem1[19][2] q=$abc$97718$new_n18875_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18873_ i1=mem1[21][2] i2=mem1[17][2] q=$abc$97718$new_n18876_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18876_ i1=$abc$97718$new_n18875_ q=$abc$97718$new_n18877_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[2][2] i1=mem1[6][2] q=$abc$97718$new_n18878_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18878_ i1=mem1[7][2] i2=mem1[3][2] q=$abc$97718$new_n18879_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][2] i1=mem1[4][2] q=$abc$97718$new_n18880_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18880_ i1=mem1[5][2] i2=mem1[1][2] q=$abc$97718$new_n18881_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][2] i1=mem1[28][2] q=$abc$97718$new_n18882_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18882_ i1=mem1[29][2] i2=mem1[25][2] q=$abc$97718$new_n18883_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][2] i1=mem1[30][2] q=$abc$97718$new_n18884_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18884_ i1=mem1[31][2] i2=mem1[27][2] q=$abc$97718$new_n18885_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18877_ i1=$abc$97718$new_n18885_ i2=$abc$97718$new_n18883_ q=$abc$97718$new_n18886_
.subckt no2_x1 i0=$abc$97718$new_n18886_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n18887_
.subckt no2_x1 i0=$abc$97718$new_n18879_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18888_
.subckt no2_x1 i0=$abc$97718$new_n18881_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18889_
.subckt no3_x1 i0=$abc$97718$new_n18889_ i1=$abc$97718$new_n18888_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18890_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[8][2] i1=mem1[12][2] q=$abc$97718$new_n18891_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18891_ i1=mem1[13][2] i2=mem1[9][2] q=$abc$97718$new_n18892_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[10][2] i1=mem1[14][2] q=$abc$97718$new_n18893_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18893_ i1=mem1[15][2] i2=mem1[11][2] q=$abc$97718$new_n18894_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18894_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18895_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18892_ i2=$abc$97718$new_n18895_ q=$abc$97718$new_n18896_
.subckt no3_x1 i0=$abc$97718$new_n18896_ i1=$abc$97718$new_n18890_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18897_
.subckt no2_x1 i0=$abc$97718$new_n18897_ i1=$abc$97718$new_n18887_ nq=$abc$97718$new_n18898_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$abc$97718$new_n16509_ i0=$abc$97718$new_n18796_ i1=$abc$97718$new_n18898_ i2=$abc$97718$new_n18872_ q=$abc$97718$new_n18899_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n18899_ i1=$abc$97718$new_n18845_ i2=$abc$97718$new_n18749_ q=$abc$97718$new_n18900_
.subckt a2_x2 i0=$abc$97718$new_n18900_ i1=$abc$97718$new_n16512_ q=dato[10]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][3] i1=mem1[228][3] q=$abc$97718$new_n18902_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18902_ i1=mem1[229][3] i2=mem1[225][3] q=$abc$97718$new_n18903_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[226][3] i1=mem1[230][3] q=$abc$97718$new_n18904_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18904_ i1=mem1[231][3] i2=mem1[227][3] q=$abc$97718$new_n18905_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][3] i1=mem1[244][3] q=$abc$97718$new_n18906_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18906_ i1=mem1[245][3] i2=mem1[241][3] q=$abc$97718$new_n18907_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[242][3] i1=mem1[246][3] q=$abc$97718$new_n18908_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18908_ i1=mem1[247][3] i2=mem1[243][3] q=$abc$97718$new_n18909_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][3] i1=mem1[174][3] q=$abc$97718$new_n18910_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18910_ i1=mem1[175][3] i2=mem1[171][3] q=$abc$97718$new_n18911_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][3] i1=mem1[172][3] q=$abc$97718$new_n18912_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18912_ i1=mem1[173][3] i2=mem1[169][3] q=$abc$97718$new_n18913_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18913_ i1=$abc$97718$new_n18911_ q=$abc$97718$new_n18914_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][3] i1=mem1[62][3] q=$abc$97718$new_n18915_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[50][3] i1=mem1[54][3] q=$abc$97718$new_n18916_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18915_ i1=mem1[63][3] i2=mem1[59][3] q=$abc$97718$new_n18917_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18916_ i1=mem1[55][3] i2=mem1[51][3] q=$abc$97718$new_n18918_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][3] i1=mem1[60][3] q=$abc$97718$new_n18919_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18919_ i1=mem1[61][3] i2=mem1[57][3] q=$abc$97718$new_n18920_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][3] i1=mem1[52][3] q=$abc$97718$new_n18921_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18921_ i1=mem1[53][3] i2=mem1[49][3] q=$abc$97718$new_n18922_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18922_ i1=$abc$97718$new_n18920_ q=$abc$97718$new_n18923_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18923_ i1=$abc$97718$new_n18918_ i2=$abc$97718$new_n18917_ q=$abc$97718$new_n18924_
.subckt o2_x2 i0=mem1[34][3] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18925_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][3] i1=mem1[46][3] q=$abc$97718$new_n18926_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18926_ i1=mem1[47][3] i2=mem1[43][3] q=$abc$97718$new_n18927_
.subckt ao22_x2 i0=mem1[38][3] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18928_
.subckt ao22_x2 i0=mem1[35][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18929_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[39][3] i2=$abc$97718$new_n18929_ q=$abc$97718$new_n18930_
.subckt oa22_x2 i0=$abc$97718$new_n18925_ i1=$abc$97718$new_n18928_ i2=$abc$97718$new_n18930_ q=$abc$97718$new_n18931_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][3] i1=mem1[44][3] q=$abc$97718$new_n18932_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18932_ i1=mem1[45][3] i2=mem1[41][3] q=$abc$97718$new_n18933_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][3] i1=mem1[36][3] q=$abc$97718$new_n18934_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18934_ i1=mem1[37][3] i2=mem1[33][3] q=$abc$97718$new_n18935_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18935_ i1=$abc$97718$new_n18933_ q=$abc$97718$new_n18936_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18936_ i1=$abc$97718$new_n18931_ i2=$abc$97718$new_n18927_ q=$abc$97718$new_n18937_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][3] i1=mem1[124][3] q=$abc$97718$new_n18938_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18938_ i1=mem1[125][3] i2=mem1[121][3] q=$abc$97718$new_n18939_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][3] i1=mem1[116][3] q=$abc$97718$new_n18940_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18940_ i1=mem1[117][3] i2=mem1[113][3] q=$abc$97718$new_n18941_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18941_ i1=$abc$97718$new_n18939_ q=$abc$97718$new_n18942_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][3] i1=mem1[118][3] q=$abc$97718$new_n18943_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18943_ i1=mem1[119][3] i2=mem1[115][3] q=$abc$97718$new_n18944_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][3] i1=mem1[126][3] q=$abc$97718$new_n18945_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18945_ i1=mem1[127][3] i2=mem1[123][3] q=$abc$97718$new_n18946_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18942_ i1=$abc$97718$new_n18946_ i2=$abc$97718$new_n18944_ q=$abc$97718$new_n18947_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][3] i1=mem1[110][3] q=$abc$97718$new_n18948_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18948_ i1=mem1[111][3] i2=mem1[107][3] q=$abc$97718$new_n18949_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[98][3] i1=mem1[102][3] q=$abc$97718$new_n18950_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18950_ i1=mem1[103][3] i2=mem1[99][3] q=$abc$97718$new_n18951_
.subckt ao22_x2 i0=$abc$97718$new_n18951_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18952_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18949_ i2=$abc$97718$new_n18952_ q=$abc$97718$new_n18953_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][3] i1=mem1[100][3] q=$abc$97718$new_n18954_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18954_ i1=mem1[101][3] i2=mem1[97][3] q=$abc$97718$new_n18955_
.subckt o2_x2 i0=$abc$97718$new_n18955_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18956_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][3] i1=mem1[108][3] q=$abc$97718$new_n18957_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18957_ i1=mem1[109][3] i2=mem1[105][3] q=$abc$97718$new_n18958_
.subckt ao22_x2 i0=$abc$97718$new_n18958_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18959_
.subckt oa22_x2 i0=$abc$97718$new_n18959_ i1=$abc$97718$new_n18956_ i2=$abc$97718$new_n18953_ q=$abc$97718$new_n18960_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[202][3] i1=mem1[206][3] q=$abc$97718$new_n18961_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18961_ i1=mem1[207][3] i2=mem1[203][3] q=$abc$97718$new_n18962_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][3] i1=mem1[204][3] q=$abc$97718$new_n18963_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18963_ i1=mem1[205][3] i2=mem1[201][3] q=$abc$97718$new_n18964_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][3] i1=mem1[198][3] q=$abc$97718$new_n18965_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18965_ i1=mem1[199][3] i2=mem1[195][3] q=$abc$97718$new_n18966_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[192][3] i1=mem1[196][3] q=$abc$97718$new_n18967_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18967_ i1=mem1[197][3] i2=mem1[193][3] q=$abc$97718$new_n18968_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18968_ i1=$abc$97718$new_n18966_ q=$abc$97718$new_n18969_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[218][3] i1=mem1[222][3] q=$abc$97718$new_n18970_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18970_ i1=mem1[223][3] i2=mem1[219][3] q=$abc$97718$new_n18971_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][3] i1=mem1[220][3] q=$abc$97718$new_n18972_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18972_ i1=mem1[221][3] i2=mem1[217][3] q=$abc$97718$new_n18973_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][3] i1=mem1[214][3] q=$abc$97718$new_n18974_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18974_ i1=mem1[215][3] i2=mem1[211][3] q=$abc$97718$new_n18975_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[208][3] i1=mem1[212][3] q=$abc$97718$new_n18976_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18976_ i1=mem1[213][3] i2=mem1[209][3] q=$abc$97718$new_n18977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18977_ i1=$abc$97718$new_n18975_ q=$abc$97718$new_n18978_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18978_ i1=$abc$97718$new_n18973_ i2=$abc$97718$new_n18971_ q=$abc$97718$new_n18979_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18962_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18980_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18964_ i2=$abc$97718$new_n18980_ q=$abc$97718$new_n18981_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18969_ i2=$abc$97718$new_n18981_ q=$abc$97718$new_n18982_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18982_ i1=$abc$97718$new_n18979_ q=$abc$97718$new_n18983_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][3] i1=mem1[156][3] q=$abc$97718$new_n18984_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18984_ i1=mem1[157][3] i2=mem1[153][3] q=$abc$97718$new_n18985_
.subckt oa22_x2 i0=mem1[158][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18986_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem1[154][3] i2=$abc$97718$new_n18986_ q=$abc$97718$new_n18987_
.subckt oa22_x2 i0=mem1[159][3] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18988_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem1[155][3] i2=$abc$97718$new_n18988_ q=$abc$97718$new_n18989_
.subckt a2_x2 i0=$abc$97718$new_n18989_ i1=$abc$97718$new_n18987_ q=$abc$97718$new_n18990_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[128][3] i1=mem1[129][3] q=$abc$97718$new_n18991_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18991_ i1=mem1[133][3] i2=mem1[132][3] q=$abc$97718$new_n18992_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[130][3] i1=mem1[131][3] q=$abc$97718$new_n18993_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18993_ i1=mem1[135][3] i2=mem1[134][3] q=$abc$97718$new_n18994_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18994_ i1=$abc$97718$new_n18992_ q=$abc$97718$new_n18995_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[136][3] i1=mem1[140][3] q=$abc$97718$new_n18996_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18996_ i1=mem1[141][3] i2=mem1[137][3] q=$abc$97718$new_n18997_
.subckt oa22_x2 i0=mem1[142][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18998_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem1[138][3] i2=$abc$97718$new_n18998_ q=$abc$97718$new_n18999_
.subckt a2_x2 i0=mem1[139][3] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n19000_
.subckt oa22_x2 i0=mem1[143][3] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19001_
.subckt ao22_x2 i0=$abc$97718$new_n19001_ i1=$abc$97718$new_n19000_ i2=$abc$97718$new_n18999_ q=$abc$97718$new_n19002_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19002_ i1=$abc$97718$new_n18997_ q=$abc$97718$new_n19003_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19003_ i1=$abc$97718$new_n18990_ i2=$abc$97718$new_n18985_ q=$abc$97718$new_n19004_
.subckt na2_x1 i0=$abc$97718$new_n18995_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n19005_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[145][3] i1=mem1[149][3] q=$abc$97718$new_n19006_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19006_ i1=mem1[148][3] i2=mem1[144][3] q=$abc$97718$new_n19007_
.subckt o2_x2 i0=$abc$97718$new_n19007_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19008_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][3] i1=mem1[150][3] q=$abc$97718$new_n19009_
.subckt na2_x1 i0=$abc$97718$new_n19009_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n19010_
.subckt ao22_x2 i0=mem1[147][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19011_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[151][3] i2=$abc$97718$new_n19011_ q=$abc$97718$new_n19012_
.subckt no2_x1 i0=$abc$97718$new_n19012_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n19013_
.subckt na2_x1 i0=$abc$97718$new_n19013_ i1=$abc$97718$new_n19010_ nq=$abc$97718$new_n19014_
.subckt na3_x1 i0=$abc$97718$new_n19014_ i1=$abc$97718$new_n19008_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19015_
.subckt na3_x1 i0=$abc$97718$new_n19015_ i1=$abc$97718$new_n19005_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n19016_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19004_ i2=$abc$97718$new_n19016_ q=$abc$97718$new_n19017_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][3] i1=mem1[28][3] q=$abc$97718$new_n19018_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19018_ i1=mem1[29][3] i2=mem1[25][3] q=$abc$97718$new_n19019_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][3] i1=mem1[30][3] q=$abc$97718$new_n19020_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19020_ i1=mem1[31][3] i2=mem1[27][3] q=$abc$97718$new_n19021_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19019_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19022_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19021_ i2=$abc$97718$new_n19022_ q=$abc$97718$new_n19023_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][3] i1=mem1[20][3] q=$abc$97718$new_n19024_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][3] i1=mem1[22][3] q=$abc$97718$new_n19025_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19025_ i1=mem1[23][3] i2=mem1[19][3] q=$abc$97718$new_n19026_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19024_ i1=mem1[21][3] i2=mem1[17][3] q=$abc$97718$new_n19027_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19027_ i1=$abc$97718$new_n19026_ q=$abc$97718$new_n19028_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19028_ i2=$abc$97718$new_n19023_ q=$abc$97718$new_n19029_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[10][3] i1=mem1[11][3] q=$abc$97718$new_n19030_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19030_ i1=mem1[15][3] i2=mem1[14][3] q=$abc$97718$new_n19031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[8][3] i1=mem1[9][3] q=$abc$97718$new_n19032_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19032_ i1=mem1[13][3] i2=mem1[12][3] q=$abc$97718$new_n19033_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[2][3] i1=mem1[6][3] q=$abc$97718$new_n19034_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19034_ i1=mem1[7][3] i2=mem1[3][3] q=$abc$97718$new_n19035_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][3] i1=mem1[4][3] q=$abc$97718$new_n19036_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19036_ i1=mem1[5][3] i2=mem1[1][3] q=$abc$97718$new_n19037_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19037_ i1=$abc$97718$new_n19035_ q=$abc$97718$new_n19038_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19038_ i1=$abc$97718$new_n19033_ i2=$abc$97718$new_n19031_ q=$abc$97718$new_n19039_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][3] i1=mem1[68][3] q=$abc$97718$new_n19040_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19040_ i1=mem1[69][3] i2=mem1[65][3] q=$abc$97718$new_n19041_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][3] i1=mem1[76][3] q=$abc$97718$new_n19042_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19042_ i1=mem1[77][3] i2=mem1[73][3] q=$abc$97718$new_n19043_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][3] i1=mem1[70][3] q=$abc$97718$new_n19044_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19044_ i1=mem1[71][3] i2=mem1[67][3] q=$abc$97718$new_n19045_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][3] i1=mem1[78][3] q=$abc$97718$new_n19046_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19046_ i1=mem1[79][3] i2=mem1[75][3] q=$abc$97718$new_n19047_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n19043_ i1=$abc$97718$new_n19041_ q=$abc$97718$new_n19048_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19048_ i1=$abc$97718$new_n19047_ i2=$abc$97718$new_n19045_ q=$abc$97718$new_n19049_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][3] i1=mem1[84][3] q=$abc$97718$new_n19050_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19050_ i1=mem1[85][3] i2=mem1[81][3] q=$abc$97718$new_n19051_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][3] i1=mem1[92][3] q=$abc$97718$new_n19052_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19052_ i1=mem1[93][3] i2=mem1[89][3] q=$abc$97718$new_n19053_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n19053_ i1=$abc$97718$new_n19051_ q=$abc$97718$new_n19054_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][3] i1=mem1[86][3] q=$abc$97718$new_n19055_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19055_ i1=mem1[87][3] i2=mem1[83][3] q=$abc$97718$new_n19056_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][3] i1=mem1[94][3] q=$abc$97718$new_n19057_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19057_ i1=mem1[95][3] i2=mem1[91][3] q=$abc$97718$new_n19058_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19054_ i1=$abc$97718$new_n19058_ i2=$abc$97718$new_n19056_ q=$abc$97718$new_n19059_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][3] i1=mem1[236][3] q=$abc$97718$new_n19060_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19060_ i1=mem1[237][3] i2=mem1[233][3] q=$abc$97718$new_n19061_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][3] i1=mem1[238][3] q=$abc$97718$new_n19062_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19062_ i1=mem1[239][3] i2=mem1[235][3] q=$abc$97718$new_n19063_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19063_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19064_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19061_ i2=$abc$97718$new_n19064_ q=$abc$97718$new_n19065_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18905_ i1=$abc$97718$new_n18903_ q=$abc$97718$new_n19066_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19066_ i2=$abc$97718$new_n19065_ q=$abc$97718$new_n19067_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18909_ i1=$abc$97718$new_n18907_ q=$abc$97718$new_n19068_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][3] i1=mem1[252][3] q=$abc$97718$new_n19069_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19069_ i1=mem1[253][3] i2=mem1[249][3] q=$abc$97718$new_n19070_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][3] i1=mem1[254][3] q=$abc$97718$new_n19071_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19071_ i1=mem1[255][3] i2=mem1[251][3] q=$abc$97718$new_n19072_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19072_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19073_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19070_ i2=$abc$97718$new_n19073_ q=$abc$97718$new_n19074_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19068_ i2=$abc$97718$new_n19074_ q=$abc$97718$new_n19075_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18983_ i1=$abc$97718$new_n19075_ i2=$abc$97718$new_n19067_ q=$abc$97718$new_n19076_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][3] i1=mem1[190][3] q=$abc$97718$new_n19077_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19077_ i1=mem1[191][3] i2=mem1[187][3] q=$abc$97718$new_n19078_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][3] i1=mem1[188][3] q=$abc$97718$new_n19079_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19079_ i1=mem1[189][3] i2=mem1[185][3] q=$abc$97718$new_n19080_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18914_ i1=$abc$97718$new_n19080_ i2=$abc$97718$new_n19078_ q=$abc$97718$new_n19081_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][3] i1=mem1[182][3] q=$abc$97718$new_n19082_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19082_ i1=mem1[183][3] i2=mem1[179][3] q=$abc$97718$new_n19083_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][3] i1=mem1[180][3] q=$abc$97718$new_n19084_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19084_ i1=mem1[181][3] i2=mem1[177][3] q=$abc$97718$new_n19085_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][3] i1=mem1[166][3] q=$abc$97718$new_n19086_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19086_ i1=mem1[167][3] i2=mem1[163][3] q=$abc$97718$new_n19087_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][3] i1=mem1[164][3] q=$abc$97718$new_n19088_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19088_ i1=mem1[165][3] i2=mem1[161][3] q=$abc$97718$new_n19089_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19089_ i1=$abc$97718$new_n19087_ q=$abc$97718$new_n19090_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19090_ i1=$abc$97718$new_n19085_ i2=$abc$97718$new_n19083_ q=$abc$97718$new_n19091_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19017_ i1=$abc$97718$new_n19091_ i2=$abc$97718$new_n19081_ q=$abc$97718$new_n19092_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n19059_ i1=$abc$97718$new_n19049_ q=$abc$97718$new_n19093_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n19093_ i1=$abc$97718$new_n18960_ i2=$abc$97718$new_n18947_ q=$abc$97718$new_n19094_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19039_ i1=$abc$97718$new_n19029_ q=$abc$97718$new_n19095_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n19095_ i1=$abc$97718$new_n18937_ i2=$abc$97718$new_n18924_ q=$abc$97718$new_n19096_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[6] i0=$abc$97718$new_n19096_ i1=$abc$97718$new_n19094_ q=$abc$97718$new_n19097_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n19097_ i1=$abc$97718$new_n19092_ i2=$abc$97718$new_n19076_ q=$abc$97718$new_n19098_
.subckt a2_x2 i0=$abc$97718$new_n19098_ i1=$abc$97718$new_n16512_ q=dato[11]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[88][4] i1=mem1[89][4] q=$abc$97718$new_n19100_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19100_ i1=mem1[93][4] i2=mem1[92][4] q=$abc$97718$new_n19101_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[90][4] i1=mem1[91][4] q=$abc$97718$new_n19102_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19102_ i1=mem1[95][4] i2=mem1[94][4] q=$abc$97718$new_n19103_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][4] i1=mem1[84][4] q=$abc$97718$new_n19104_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][4] i1=mem1[70][4] q=$abc$97718$new_n19105_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19105_ i1=mem1[71][4] i2=mem1[67][4] q=$abc$97718$new_n19106_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][4] i1=mem1[68][4] q=$abc$97718$new_n19107_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19107_ i1=mem1[69][4] i2=mem1[65][4] q=$abc$97718$new_n19108_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19108_ i1=$abc$97718$new_n19106_ q=$abc$97718$new_n19109_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][4] i1=mem1[76][4] q=$abc$97718$new_n19110_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][4] i1=mem1[78][4] q=$abc$97718$new_n19111_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19101_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19112_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19103_ i2=$abc$97718$new_n19112_ q=$abc$97718$new_n19113_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19104_ i1=mem1[85][4] i2=mem1[81][4] q=$abc$97718$new_n19114_
.subckt o2_x2 i0=$abc$97718$new_n19114_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19115_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][4] i1=mem1[86][4] q=$abc$97718$new_n19116_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19116_ i1=mem1[87][4] i2=mem1[83][4] q=$abc$97718$new_n19117_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19117_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19118_
.subckt oa22_x2 i0=$abc$97718$new_n19118_ i1=$abc$97718$new_n19115_ i2=$abc$97718$new_n19113_ q=$abc$97718$new_n19119_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19110_ i1=mem1[77][4] i2=mem1[73][4] q=$abc$97718$new_n19120_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19111_ i1=mem1[79][4] i2=mem1[75][4] q=$abc$97718$new_n19121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19109_ i1=$abc$97718$new_n19121_ i2=$abc$97718$new_n19120_ q=$abc$97718$new_n19122_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][4] i1=mem1[108][4] q=$abc$97718$new_n19123_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][4] i1=mem1[100][4] q=$abc$97718$new_n19124_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][4] i1=mem1[110][4] q=$abc$97718$new_n19125_
.subckt ao22_x2 i0=mem1[99][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19126_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[103][4] i2=$abc$97718$new_n19126_ q=$abc$97718$new_n19127_
.subckt o2_x2 i0=mem1[98][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19128_
.subckt ao22_x2 i0=mem1[102][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19129_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19123_ i1=mem1[109][4] i2=mem1[105][4] q=$abc$97718$new_n19130_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19124_ i1=mem1[101][4] i2=mem1[97][4] q=$abc$97718$new_n19131_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19131_ i1=$abc$97718$new_n19130_ q=$abc$97718$new_n19132_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19125_ i1=mem1[111][4] i2=mem1[107][4] q=$abc$97718$new_n19133_
.subckt oa22_x2 i0=$abc$97718$new_n19129_ i1=$abc$97718$new_n19128_ i2=$abc$97718$new_n19127_ q=$abc$97718$new_n19134_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19132_ i1=$abc$97718$new_n19134_ i2=$abc$97718$new_n19133_ q=$abc$97718$new_n19135_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][4] i1=mem1[124][4] q=$abc$97718$new_n19136_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][4] i1=mem1[126][4] q=$abc$97718$new_n19137_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][4] i1=mem1[118][4] q=$abc$97718$new_n19138_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19137_ i1=mem1[127][4] i2=mem1[123][4] q=$abc$97718$new_n19139_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19138_ i1=mem1[119][4] i2=mem1[115][4] q=$abc$97718$new_n19140_
.subckt oa22_x2 i0=$abc$97718$new_n19140_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19141_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19139_ i2=$abc$97718$new_n19141_ q=$abc$97718$new_n19142_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19136_ i1=mem1[125][4] i2=mem1[121][4] q=$abc$97718$new_n19143_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[113][4] i1=mem1[117][4] q=$abc$97718$new_n19144_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19144_ i1=mem1[116][4] i2=mem1[112][4] q=$abc$97718$new_n19145_
.subckt oa22_x2 i0=$abc$97718$new_n19145_ i1=$abc$97718$new_n16507_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19146_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19143_ i2=$abc$97718$new_n19146_ q=$abc$97718$new_n19147_
.subckt a3_x2 i0=$abc$97718$new_n19147_ i1=$abc$97718$new_n19142_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19148_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n19135_ i2=$abc$97718$new_n19148_ q=$abc$97718$new_n19149_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[200][4] i1=mem1[201][4] q=$abc$97718$new_n19150_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19150_ i1=mem1[205][4] i2=mem1[204][4] q=$abc$97718$new_n19151_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[202][4] i1=mem1[203][4] q=$abc$97718$new_n19152_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19152_ i1=mem1[207][4] i2=mem1[206][4] q=$abc$97718$new_n19153_
.subckt oa22_x2 i0=mem1[222][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19154_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem1[218][4] i2=$abc$97718$new_n19154_ q=$abc$97718$new_n19155_
.subckt oa22_x2 i0=mem1[219][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19156_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[223][4] i2=$abc$97718$new_n19156_ q=$abc$97718$new_n19157_
.subckt oa22_x2 i0=$abc$97718$new_n19157_ i1=$abc$97718$new_n19155_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19158_
.subckt ao22_x2 i0=mem1[217][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19159_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[221][4] i2=$abc$97718$new_n19159_ q=$abc$97718$new_n19160_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][4] i1=mem1[220][4] q=$abc$97718$new_n19161_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19161_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19162_
.subckt ao22_x2 i0=$abc$97718$new_n19162_ i1=$abc$97718$new_n19160_ i2=$abc$97718$new_n19158_ q=$abc$97718$new_n19163_
.subckt mx3_x2 cmd0=$abc$97718$new_n16508_ cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19163_ i1=$abc$97718$new_n19153_ i2=$abc$97718$new_n19151_ q=$abc$97718$new_n19164_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[193][4] i1=mem1[197][4] q=$abc$97718$new_n19165_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19165_ i1=mem1[196][4] i2=mem1[192][4] q=$abc$97718$new_n19166_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[195][4] i1=mem1[199][4] q=$abc$97718$new_n19167_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][4] i1=mem1[198][4] q=$abc$97718$new_n19168_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n19166_ i1=$abc$97718$new_n19168_ i2=$abc$97718$new_n19167_ q=$abc$97718$new_n19169_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][4] i1=mem1[214][4] q=$abc$97718$new_n19170_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[211][4] i1=mem1[215][4] q=$abc$97718$new_n19171_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n19171_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19172_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19170_ i2=$abc$97718$new_n19172_ q=$abc$97718$new_n19173_
.subckt no2_x1 i0=mem1[208][4] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19174_
.subckt no2_x1 i0=mem1[212][4] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n19175_
.subckt no3_x1 i0=$abc$97718$new_n19175_ i1=$abc$97718$new_n19174_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n19176_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[209][4] i1=mem1[213][4] q=$abc$97718$new_n19177_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n19177_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19178_
.subckt ao22_x2 i0=$abc$97718$new_n19178_ i1=$abc$97718$new_n19176_ i2=$abc$97718$new_n19173_ q=$abc$97718$new_n19179_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19164_ i1=$abc$97718$new_n19179_ i2=$abc$97718$new_n19169_ q=$abc$97718$new_n19180_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][4] i1=mem1[228][4] q=$abc$97718$new_n19181_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19181_ i1=mem1[229][4] i2=mem1[225][4] q=$abc$97718$new_n19182_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[226][4] i1=mem1[230][4] q=$abc$97718$new_n19183_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19183_ i1=mem1[231][4] i2=mem1[227][4] q=$abc$97718$new_n19184_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19184_ i1=$abc$97718$new_n19182_ q=$abc$97718$new_n19185_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][4] i1=mem1[244][4] q=$abc$97718$new_n19186_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19186_ i1=mem1[245][4] i2=mem1[241][4] q=$abc$97718$new_n19187_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[242][4] i1=mem1[246][4] q=$abc$97718$new_n19188_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19188_ i1=mem1[247][4] i2=mem1[243][4] q=$abc$97718$new_n19189_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19185_ i1=$abc$97718$new_n19189_ i2=$abc$97718$new_n19187_ q=$abc$97718$new_n19190_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[233][4] i1=mem1[237][4] q=$abc$97718$new_n19191_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19191_ i1=mem1[236][4] i2=mem1[232][4] q=$abc$97718$new_n19192_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[235][4] i1=mem1[239][4] q=$abc$97718$new_n19193_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19193_ i1=mem1[238][4] i2=mem1[234][4] q=$abc$97718$new_n19194_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19194_ i1=$abc$97718$new_n19192_ q=$abc$97718$new_n19195_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][4] i1=mem1[254][4] q=$abc$97718$new_n19196_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19196_ i1=mem1[255][4] i2=mem1[251][4] q=$abc$97718$new_n19197_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][4] i1=mem1[252][4] q=$abc$97718$new_n19198_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19198_ i1=mem1[253][4] i2=mem1[249][4] q=$abc$97718$new_n19199_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19195_ i1=$abc$97718$new_n19199_ i2=$abc$97718$new_n19197_ q=$abc$97718$new_n19200_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19190_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19201_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19200_ i2=$abc$97718$new_n19201_ q=$abc$97718$new_n19202_
.subckt oa22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n19180_ i2=$abc$97718$new_n19202_ q=$abc$97718$new_n19203_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n19149_ i1=$abc$97718$new_n19122_ i2=$abc$97718$new_n19119_ q=$abc$97718$new_n19204_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][4] i1=mem1[44][4] q=$abc$97718$new_n19205_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][4] i1=mem1[46][4] q=$abc$97718$new_n19206_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19206_ i1=mem1[47][4] i2=mem1[43][4] q=$abc$97718$new_n19207_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19205_ i1=mem1[45][4] i2=mem1[41][4] q=$abc$97718$new_n19208_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19208_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19209_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19207_ i2=$abc$97718$new_n19209_ q=$abc$97718$new_n19210_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][4] i1=mem1[62][4] q=$abc$97718$new_n19211_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19211_ i1=mem1[63][4] i2=mem1[59][4] q=$abc$97718$new_n19212_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][4] i1=mem1[60][4] q=$abc$97718$new_n19213_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19213_ i1=mem1[61][4] i2=mem1[57][4] q=$abc$97718$new_n19214_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19214_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19215_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19212_ i2=$abc$97718$new_n19215_ q=$abc$97718$new_n19216_
.subckt o3_x2 i0=$abc$97718$new_n19216_ i1=$abc$97718$new_n19210_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n19217_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[8][4] i1=mem1[12][4] q=$abc$97718$new_n19218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19218_ i1=mem1[13][4] i2=mem1[9][4] q=$abc$97718$new_n19219_
.subckt o2_x2 i0=$abc$97718$new_n19219_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19220_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[10][4] i1=mem1[14][4] q=$abc$97718$new_n19221_
.subckt o2_x2 i0=mem1[11][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19222_
.subckt ao22_x2 i0=mem1[15][4] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19223_
.subckt oa22_x2 i0=$abc$97718$new_n19223_ i1=$abc$97718$new_n19222_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19224_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19221_ i2=$abc$97718$new_n19224_ q=$abc$97718$new_n19225_
.subckt na3_x1 i0=$abc$97718$new_n19225_ i1=$abc$97718$new_n19220_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19226_
.subckt ao22_x2 i0=mem1[31][4] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19227_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[27][4] i2=$abc$97718$new_n19227_ q=$abc$97718$new_n19228_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][4] i1=mem1[30][4] q=$abc$97718$new_n19229_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19229_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19230_
.subckt ao22_x2 i0=mem1[25][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19231_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[29][4] i2=$abc$97718$new_n19231_ q=$abc$97718$new_n19232_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][4] i1=mem1[28][4] q=$abc$97718$new_n19233_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19233_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19234_
.subckt ao22_x2 i0=$abc$97718$new_n19234_ i1=$abc$97718$new_n19232_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19235_
.subckt ao22_x2 i0=$abc$97718$new_n19228_ i1=$abc$97718$new_n19230_ i2=$abc$97718$new_n19235_ q=$abc$97718$new_n19236_
.subckt no2_x1 i0=$abc$97718$new_n19236_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19237_
.subckt na2_x1 i0=$abc$97718$new_n19237_ i1=$abc$97718$new_n19226_ nq=$abc$97718$new_n19238_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[50][4] i1=mem1[54][4] q=$abc$97718$new_n19239_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19239_ i1=mem1[55][4] i2=mem1[51][4] q=$abc$97718$new_n19240_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][4] i1=mem1[52][4] q=$abc$97718$new_n19241_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19241_ i1=mem1[53][4] i2=mem1[49][4] q=$abc$97718$new_n19242_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19242_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19243_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19240_ i2=$abc$97718$new_n19243_ q=$abc$97718$new_n19244_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][4] i1=mem1[36][4] q=$abc$97718$new_n19245_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[34][4] i1=mem1[38][4] q=$abc$97718$new_n19246_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19246_ i1=mem1[39][4] i2=mem1[35][4] q=$abc$97718$new_n19247_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19245_ i1=mem1[37][4] i2=mem1[33][4] q=$abc$97718$new_n19248_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19248_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19249_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19247_ i2=$abc$97718$new_n19249_ q=$abc$97718$new_n19250_
.subckt no3_x1 i0=$abc$97718$new_n19250_ i1=$abc$97718$new_n19244_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n19251_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][4] i1=mem1[4][4] q=$abc$97718$new_n19252_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19252_ i1=mem1[5][4] i2=mem1[1][4] q=$abc$97718$new_n19253_
.subckt no2_x1 i0=$abc$97718$new_n19253_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19254_
.subckt ao22_x2 i0=mem1[3][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19255_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[7][4] i2=$abc$97718$new_n19255_ q=$abc$97718$new_n19256_
.subckt ao22_x2 i0=mem1[6][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19257_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[2][4] i2=$abc$97718$new_n19257_ q=$abc$97718$new_n19258_
.subckt no3_x1 i0=$abc$97718$new_n19258_ i1=$abc$97718$new_n19256_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19259_
.subckt no3_x1 i0=$abc$97718$new_n19259_ i1=$abc$97718$new_n19254_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19260_
.subckt ao22_x2 i0=mem1[22][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19261_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[18][4] i2=$abc$97718$new_n19261_ q=$abc$97718$new_n19262_
.subckt ao22_x2 i0=mem1[19][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19263_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[23][4] i2=$abc$97718$new_n19263_ q=$abc$97718$new_n19264_
.subckt no3_x1 i0=$abc$97718$new_n19264_ i1=$abc$97718$new_n19262_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19265_
.subckt ao22_x2 i0=mem1[17][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19266_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[21][4] i2=$abc$97718$new_n19266_ q=$abc$97718$new_n19267_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][4] i1=mem1[20][4] q=$abc$97718$new_n19268_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19268_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19269_
.subckt no2_x1 i0=$abc$97718$new_n19269_ i1=$abc$97718$new_n19267_ nq=$abc$97718$new_n19270_
.subckt no3_x1 i0=$abc$97718$new_n19270_ i1=$abc$97718$new_n19265_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19271_
.subckt no3_x1 i0=$abc$97718$new_n19271_ i1=$abc$97718$new_n19260_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19272_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][4] i1=mem1[148][4] q=$abc$97718$new_n19273_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][4] i1=mem1[150][4] q=$abc$97718$new_n19274_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19274_ i1=mem1[151][4] i2=mem1[147][4] q=$abc$97718$new_n19275_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19273_ i1=mem1[149][4] i2=mem1[145][4] q=$abc$97718$new_n19276_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19276_ i1=$abc$97718$new_n19275_ q=$abc$97718$new_n19277_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][4] i1=mem1[134][4] q=$abc$97718$new_n19278_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][4] i1=mem1[132][4] q=$abc$97718$new_n19279_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][4] i1=mem1[164][4] q=$abc$97718$new_n19280_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19280_ i1=mem1[165][4] i2=mem1[161][4] q=$abc$97718$new_n19281_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][4] i1=mem1[166][4] q=$abc$97718$new_n19282_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19282_ i1=mem1[167][4] i2=mem1[163][4] q=$abc$97718$new_n19283_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][4] i1=mem1[180][4] q=$abc$97718$new_n19284_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19284_ i1=mem1[181][4] i2=mem1[177][4] q=$abc$97718$new_n19285_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][4] i1=mem1[182][4] q=$abc$97718$new_n19286_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19286_ i1=mem1[183][4] i2=mem1[179][4] q=$abc$97718$new_n19287_
.subckt a2_x2 i0=$abc$97718$new_n19238_ i1=$abc$97718$new_n19217_ q=$abc$97718$new_n19288_
.subckt no2_x1 i0=$abc$97718$new_n19272_ i1=$abc$97718$new_n19251_ nq=$abc$97718$new_n19289_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][4] i1=mem1[156][4] q=$abc$97718$new_n19290_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19290_ i1=mem1[157][4] i2=mem1[153][4] q=$abc$97718$new_n19291_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][4] i1=mem1[158][4] q=$abc$97718$new_n19292_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19292_ i1=mem1[159][4] i2=mem1[155][4] q=$abc$97718$new_n19293_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19293_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19294_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19291_ i2=$abc$97718$new_n19294_ q=$abc$97718$new_n19295_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19277_ i2=$abc$97718$new_n19295_ q=$abc$97718$new_n19296_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19278_ i1=mem1[135][4] i2=mem1[131][4] q=$abc$97718$new_n19297_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19279_ i1=mem1[133][4] i2=mem1[129][4] q=$abc$97718$new_n19298_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19298_ i1=$abc$97718$new_n19297_ q=$abc$97718$new_n19299_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[136][4] i1=mem1[140][4] q=$abc$97718$new_n19300_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19300_ i1=mem1[141][4] i2=mem1[137][4] q=$abc$97718$new_n19301_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[138][4] i1=mem1[142][4] q=$abc$97718$new_n19302_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19302_ i1=mem1[143][4] i2=mem1[139][4] q=$abc$97718$new_n19303_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19299_ i1=$abc$97718$new_n19303_ i2=$abc$97718$new_n19301_ q=$abc$97718$new_n19304_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19304_ i1=$abc$97718$new_n19296_ q=$abc$97718$new_n19305_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][4] i1=mem1[172][4] q=$abc$97718$new_n19306_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19306_ i1=mem1[173][4] i2=mem1[169][4] q=$abc$97718$new_n19307_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][4] i1=mem1[174][4] q=$abc$97718$new_n19308_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19308_ i1=mem1[175][4] i2=mem1[171][4] q=$abc$97718$new_n19309_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19309_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19310_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19307_ i2=$abc$97718$new_n19310_ q=$abc$97718$new_n19311_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19283_ i1=$abc$97718$new_n19281_ q=$abc$97718$new_n19312_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19312_ i2=$abc$97718$new_n19311_ q=$abc$97718$new_n19313_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19287_ i1=$abc$97718$new_n19285_ q=$abc$97718$new_n19314_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][4] i1=mem1[188][4] q=$abc$97718$new_n19315_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19315_ i1=mem1[189][4] i2=mem1[185][4] q=$abc$97718$new_n19316_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][4] i1=mem1[190][4] q=$abc$97718$new_n19317_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19317_ i1=mem1[191][4] i2=mem1[187][4] q=$abc$97718$new_n19318_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19318_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19319_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19316_ i2=$abc$97718$new_n19319_ q=$abc$97718$new_n19320_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19314_ i2=$abc$97718$new_n19320_ q=$abc$97718$new_n19321_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19305_ i1=$abc$97718$new_n19321_ i2=$abc$97718$new_n19313_ q=$abc$97718$new_n19322_
.subckt mx3_x2 cmd0=$abc$97718$new_n16511_ cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19322_ i1=$abc$97718$new_n19289_ i2=$abc$97718$new_n19288_ q=$abc$97718$new_n19323_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n19323_ i1=$abc$97718$new_n19204_ i2=$abc$97718$new_n19203_ q=$abc$97718$new_n19324_
.subckt a2_x2 i0=$abc$97718$new_n19324_ i1=$abc$97718$new_n16512_ q=dato[12]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][5] i1=mem1[118][5] q=$abc$97718$new_n19326_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][5] i1=mem1[116][5] q=$abc$97718$new_n19327_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][5] i1=mem1[100][5] q=$abc$97718$new_n19328_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19328_ i1=mem1[101][5] i2=mem1[97][5] q=$abc$97718$new_n19329_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[98][5] i1=mem1[102][5] q=$abc$97718$new_n19330_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19330_ i1=mem1[103][5] i2=mem1[99][5] q=$abc$97718$new_n19331_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][5] i1=mem1[86][5] q=$abc$97718$new_n19332_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[81][5] i1=mem1[85][5] q=$abc$97718$new_n19333_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[72][5] i1=mem1[73][5] q=$abc$97718$new_n19334_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19334_ i1=mem1[77][5] i2=mem1[76][5] q=$abc$97718$new_n19335_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[74][5] i1=mem1[75][5] q=$abc$97718$new_n19336_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19336_ i1=mem1[79][5] i2=mem1[78][5] q=$abc$97718$new_n19337_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][5] i1=mem1[254][5] q=$abc$97718$new_n19338_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][5] i1=mem1[252][5] q=$abc$97718$new_n19339_
.subckt o2_x2 i0=mem1[226][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19340_
.subckt ao22_x2 i0=mem1[230][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19341_
.subckt ao22_x2 i0=mem1[227][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19342_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[231][5] i2=$abc$97718$new_n19342_ q=$abc$97718$new_n19343_
.subckt oa22_x2 i0=$abc$97718$new_n19340_ i1=$abc$97718$new_n19341_ i2=$abc$97718$new_n19343_ q=$abc$97718$new_n19344_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][5] i1=mem1[238][5] q=$abc$97718$new_n19345_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19345_ i1=mem1[239][5] i2=mem1[235][5] q=$abc$97718$new_n19346_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][5] i1=mem1[228][5] q=$abc$97718$new_n19347_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19347_ i1=mem1[229][5] i2=mem1[225][5] q=$abc$97718$new_n19348_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][5] i1=mem1[236][5] q=$abc$97718$new_n19349_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19349_ i1=mem1[237][5] i2=mem1[233][5] q=$abc$97718$new_n19350_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[218][5] i1=mem1[222][5] q=$abc$97718$new_n19351_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19351_ i1=mem1[223][5] i2=mem1[219][5] q=$abc$97718$new_n19352_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][5] i1=mem1[214][5] q=$abc$97718$new_n19353_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19353_ i1=mem1[215][5] i2=mem1[211][5] q=$abc$97718$new_n19354_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][5] i1=mem1[198][5] q=$abc$97718$new_n19355_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19355_ i1=mem1[199][5] i2=mem1[195][5] q=$abc$97718$new_n19356_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[202][5] i1=mem1[206][5] q=$abc$97718$new_n19357_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19357_ i1=mem1[207][5] i2=mem1[203][5] q=$abc$97718$new_n19358_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][5] i1=mem1[204][5] q=$abc$97718$new_n19359_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19359_ i1=mem1[205][5] i2=mem1[201][5] q=$abc$97718$new_n19360_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[192][5] i1=mem1[196][5] q=$abc$97718$new_n19361_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19361_ i1=mem1[197][5] i2=mem1[193][5] q=$abc$97718$new_n19362_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19362_ i1=$abc$97718$new_n19360_ q=$abc$97718$new_n19363_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19363_ i1=$abc$97718$new_n19358_ i2=$abc$97718$new_n19356_ q=$abc$97718$new_n19364_
.subckt ao22_x2 i0=$abc$97718$new_n19354_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19365_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19352_ i2=$abc$97718$new_n19365_ q=$abc$97718$new_n19366_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[208][5] i1=mem1[212][5] q=$abc$97718$new_n19367_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19367_ i1=mem1[213][5] i2=mem1[209][5] q=$abc$97718$new_n19368_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][5] i1=mem1[220][5] q=$abc$97718$new_n19369_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19369_ i1=mem1[221][5] i2=mem1[217][5] q=$abc$97718$new_n19370_
.subckt ao22_x2 i0=$abc$97718$new_n19370_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19371_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19368_ i2=$abc$97718$new_n19371_ q=$abc$97718$new_n19372_
.subckt o3_x2 i0=$abc$97718$new_n19372_ i1=$abc$97718$new_n19366_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19373_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n19364_ i2=$abc$97718$new_n19373_ q=$abc$97718$new_n19374_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19350_ i1=$abc$97718$new_n19346_ q=$abc$97718$new_n19375_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19375_ i1=$abc$97718$new_n19348_ i2=$abc$97718$new_n19344_ q=$abc$97718$new_n19376_
.subckt ao22_x2 i0=mem1[246][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19377_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[242][5] i2=$abc$97718$new_n19377_ q=$abc$97718$new_n19378_
.subckt ao22_x2 i0=mem1[243][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19379_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[247][5] i2=$abc$97718$new_n19379_ q=$abc$97718$new_n19380_
.subckt ao22_x2 i0=$abc$97718$new_n19380_ i1=$abc$97718$new_n19378_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19381_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][5] i1=mem1[244][5] q=$abc$97718$new_n19382_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19382_ i1=mem1[245][5] i2=mem1[241][5] q=$abc$97718$new_n19383_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19383_ i2=$abc$97718$new_n19381_ q=$abc$97718$new_n19384_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19339_ i1=mem1[253][5] i2=mem1[249][5] q=$abc$97718$new_n19385_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19338_ i1=mem1[255][5] i2=mem1[251][5] q=$abc$97718$new_n19386_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19384_ i1=$abc$97718$new_n19386_ i2=$abc$97718$new_n19385_ q=$abc$97718$new_n19387_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19374_ i1=$abc$97718$new_n19387_ i2=$abc$97718$new_n19376_ q=$abc$97718$new_n19388_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][5] i1=mem1[108][5] q=$abc$97718$new_n19389_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19389_ i1=mem1[109][5] i2=mem1[105][5] q=$abc$97718$new_n19390_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][5] i1=mem1[110][5] q=$abc$97718$new_n19391_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19391_ i1=mem1[111][5] i2=mem1[107][5] q=$abc$97718$new_n19392_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19392_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19393_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19390_ i2=$abc$97718$new_n19393_ q=$abc$97718$new_n19394_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19329_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19395_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19331_ i2=$abc$97718$new_n19395_ q=$abc$97718$new_n19396_
.subckt o3_x2 i0=$abc$97718$new_n19396_ i1=$abc$97718$new_n19394_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19397_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19326_ i1=mem1[119][5] i2=mem1[115][5] q=$abc$97718$new_n19398_
.subckt no2_x1 i0=$abc$97718$new_n19398_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n19399_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19327_ i1=mem1[117][5] i2=mem1[113][5] q=$abc$97718$new_n19400_
.subckt no2_x1 i0=$abc$97718$new_n19400_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19401_
.subckt no3_x1 i0=$abc$97718$new_n19401_ i1=$abc$97718$new_n19399_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][5] i1=mem1[124][5] q=$abc$97718$new_n19403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19403_ i1=mem1[125][5] i2=mem1[121][5] q=$abc$97718$new_n19404_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][5] i1=mem1[126][5] q=$abc$97718$new_n19405_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19405_ i1=mem1[127][5] i2=mem1[123][5] q=$abc$97718$new_n19406_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19406_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19407_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19404_ i2=$abc$97718$new_n19407_ q=$abc$97718$new_n19408_
.subckt o3_x2 i0=$abc$97718$new_n19408_ i1=$abc$97718$new_n19402_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19409_
.subckt na3_x1 i0=$abc$97718$new_n19409_ i1=$abc$97718$new_n19397_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19410_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19333_ i1=mem1[84][5] i2=mem1[80][5] q=$abc$97718$new_n19411_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19332_ i1=mem1[87][5] i2=mem1[83][5] q=$abc$97718$new_n19412_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19412_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19413_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19411_ i2=$abc$97718$new_n19413_ q=$abc$97718$new_n19414_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][5] i1=mem1[94][5] q=$abc$97718$new_n19415_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19415_ i1=mem1[95][5] i2=mem1[91][5] q=$abc$97718$new_n19416_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][5] i1=mem1[92][5] q=$abc$97718$new_n19417_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19417_ i1=mem1[93][5] i2=mem1[89][5] q=$abc$97718$new_n19418_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19418_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19419_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19416_ i2=$abc$97718$new_n19419_ q=$abc$97718$new_n19420_
.subckt no3_x1 i0=$abc$97718$new_n19420_ i1=$abc$97718$new_n19414_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19421_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][5] i1=mem1[70][5] q=$abc$97718$new_n19422_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19422_ i1=mem1[71][5] i2=mem1[67][5] q=$abc$97718$new_n19423_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][5] i1=mem1[68][5] q=$abc$97718$new_n19424_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19424_ i1=mem1[69][5] i2=mem1[65][5] q=$abc$97718$new_n19425_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19425_ i1=$abc$97718$new_n19423_ q=$abc$97718$new_n19426_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19426_ i1=$abc$97718$new_n19337_ i2=$abc$97718$new_n19335_ q=$abc$97718$new_n19427_
.subckt no2_x1 i0=$abc$97718$new_n19427_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19428_
.subckt o3_x2 i0=$abc$97718$new_n19428_ i1=$abc$97718$new_n19421_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19429_
.subckt na2_x1 i0=$abc$97718$new_n19429_ i1=$abc$97718$new_n19410_ nq=$abc$97718$new_n19430_
.subckt ao22_x2 i0=$abc$97718$new_n19430_ i1=$\mem0$rdreg[0]$q[7] i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n19431_
.subckt ao22_x2 i0=$abc$97718$new_n16511_ i1=$abc$97718$new_n19388_ i2=$abc$97718$new_n19431_ q=$abc$97718$new_n19432_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][5] i1=mem1[156][5] q=$abc$97718$new_n19433_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][5] i1=mem1[158][5] q=$abc$97718$new_n19434_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][5] i1=mem1[164][5] q=$abc$97718$new_n19435_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19435_ i1=mem1[165][5] i2=mem1[161][5] q=$abc$97718$new_n19436_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][5] i1=mem1[166][5] q=$abc$97718$new_n19437_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19437_ i1=mem1[167][5] i2=mem1[163][5] q=$abc$97718$new_n19438_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][5] i1=mem1[172][5] q=$abc$97718$new_n19439_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19439_ i1=mem1[173][5] i2=mem1[169][5] q=$abc$97718$new_n19440_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][5] i1=mem1[174][5] q=$abc$97718$new_n19441_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19441_ i1=mem1[175][5] i2=mem1[171][5] q=$abc$97718$new_n19442_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][5] i1=mem1[190][5] q=$abc$97718$new_n19443_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19443_ i1=mem1[191][5] i2=mem1[187][5] q=$abc$97718$new_n19444_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][5] i1=mem1[188][5] q=$abc$97718$new_n19445_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19445_ i1=mem1[189][5] i2=mem1[185][5] q=$abc$97718$new_n19446_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19442_ i1=$abc$97718$new_n19440_ q=$abc$97718$new_n19447_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19447_ i1=$abc$97718$new_n19446_ i2=$abc$97718$new_n19444_ q=$abc$97718$new_n19448_
.subckt na2_x1 i0=$abc$97718$new_n19448_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19449_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[136][5] i1=mem1[140][5] q=$abc$97718$new_n19450_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19450_ i1=mem1[141][5] i2=mem1[137][5] q=$abc$97718$new_n19451_
.subckt no2_x1 i0=$abc$97718$new_n19451_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19452_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[138][5] i1=mem1[142][5] q=$abc$97718$new_n19453_
.subckt na2_x1 i0=$abc$97718$new_n19453_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n19454_
.subckt no2_x1 i0=mem1[139][5] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19455_
.subckt oa22_x2 i0=$abc$97718$new_n16514_ i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19456_
.subckt ao22_x2 i0=$abc$97718$new_n19456_ i1=$abc$97718$new_n19455_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19457_
.subckt oa22_x2 i0=$abc$97718$new_n19457_ i1=$abc$97718$new_n19454_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19458_
.subckt ao22_x2 i0=mem1[153][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19459_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[157][5] i2=$abc$97718$new_n19459_ q=$abc$97718$new_n19460_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19433_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19461_
.subckt o2_x2 i0=mem1[155][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19462_
.subckt ao22_x2 i0=mem1[159][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19463_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19434_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19464_
.subckt oa22_x2 i0=$abc$97718$new_n19462_ i1=$abc$97718$new_n19463_ i2=$abc$97718$new_n19464_ q=$abc$97718$new_n19465_
.subckt ao22_x2 i0=$abc$97718$new_n19461_ i1=$abc$97718$new_n19460_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19466_
.subckt na2_x1 i0=$abc$97718$new_n19466_ i1=$abc$97718$new_n19465_ nq=$abc$97718$new_n19467_
.subckt ao22_x2 i0=$abc$97718$new_n19452_ i1=$abc$97718$new_n19458_ i2=$abc$97718$new_n19467_ q=$abc$97718$new_n19468_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[5] i1=$abc$97718$new_n19468_ i2=$abc$97718$new_n19449_ q=$abc$97718$new_n19469_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19436_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19470_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19438_ i2=$abc$97718$new_n19470_ q=$abc$97718$new_n19471_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][5] i1=mem1[182][5] q=$abc$97718$new_n19472_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19472_ i1=mem1[183][5] i2=mem1[179][5] q=$abc$97718$new_n19473_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][5] i1=mem1[180][5] q=$abc$97718$new_n19474_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19474_ i1=mem1[181][5] i2=mem1[177][5] q=$abc$97718$new_n19475_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19475_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19476_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19473_ i2=$abc$97718$new_n19476_ q=$abc$97718$new_n19477_
.subckt no2_x1 i0=$abc$97718$new_n19477_ i1=$abc$97718$new_n19471_ nq=$abc$97718$new_n19478_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][5] i1=mem1[132][5] q=$abc$97718$new_n19479_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19479_ i1=mem1[133][5] i2=mem1[129][5] q=$abc$97718$new_n19480_
.subckt no2_x1 i0=$abc$97718$new_n19480_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19481_
.subckt ao22_x2 i0=mem1[131][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19482_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[135][5] i2=$abc$97718$new_n19482_ q=$abc$97718$new_n19483_
.subckt no2_x1 i0=mem1[130][5] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19484_
.subckt no2_x1 i0=mem1[134][5] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n19485_
.subckt no3_x1 i0=$abc$97718$new_n19485_ i1=$abc$97718$new_n19484_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n19486_
.subckt no3_x1 i0=$abc$97718$new_n19486_ i1=$abc$97718$new_n19483_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19487_
.subckt o3_x2 i0=$abc$97718$new_n19487_ i1=$abc$97718$new_n19481_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19488_
.subckt ao22_x2 i0=mem1[145][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19489_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[149][5] i2=$abc$97718$new_n19489_ q=$abc$97718$new_n19490_
.subckt ao22_x2 i0=mem1[148][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19491_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[144][5] i2=$abc$97718$new_n19491_ q=$abc$97718$new_n19492_
.subckt no3_x1 i0=$abc$97718$new_n19492_ i1=$abc$97718$new_n19490_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19493_
.subckt ao22_x2 i0=mem1[150][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19494_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[146][5] i2=$abc$97718$new_n19494_ q=$abc$97718$new_n19495_
.subckt ao22_x2 i0=mem1[147][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19496_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[151][5] i2=$abc$97718$new_n19496_ q=$abc$97718$new_n19497_
.subckt no3_x1 i0=$abc$97718$new_n19497_ i1=$abc$97718$new_n19495_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19498_
.subckt o3_x2 i0=$abc$97718$new_n19498_ i1=$abc$97718$new_n19493_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19499_
.subckt a2_x2 i0=$abc$97718$new_n19499_ i1=$abc$97718$new_n19488_ q=$abc$97718$new_n19500_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16509_ i0=$abc$97718$new_n19469_ i1=$abc$97718$new_n19500_ i2=$abc$97718$new_n19478_ q=$abc$97718$new_n19501_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[34][5] i1=mem1[38][5] q=$abc$97718$new_n19502_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[35][5] i1=mem1[39][5] q=$abc$97718$new_n19503_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][5] i1=mem1[36][5] q=$abc$97718$new_n19504_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19504_ i1=mem1[37][5] i2=mem1[33][5] q=$abc$97718$new_n19505_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19505_ i1=$abc$97718$new_n19503_ i2=$abc$97718$new_n19502_ q=$abc$97718$new_n19506_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][5] i1=mem1[46][5] q=$abc$97718$new_n19507_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19507_ i1=mem1[47][5] i2=mem1[43][5] q=$abc$97718$new_n19508_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][5] i1=mem1[44][5] q=$abc$97718$new_n19509_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19509_ i1=mem1[45][5] i2=mem1[41][5] q=$abc$97718$new_n19510_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19510_ i1=$abc$97718$new_n19508_ q=$abc$97718$new_n19511_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n19511_ i1=$abc$97718$new_n19506_ q=$abc$97718$new_n19512_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[2][5] i1=mem1[6][5] q=$abc$97718$new_n19513_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19513_ i1=mem1[7][5] i2=mem1[3][5] q=$abc$97718$new_n19514_
.subckt no2_x1 i0=$abc$97718$new_n19514_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19515_
.subckt no2_x1 i0=mem1[10][5] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19516_
.subckt no2_x1 i0=mem1[14][5] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n19517_
.subckt no3_x1 i0=$abc$97718$new_n19517_ i1=$abc$97718$new_n19516_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n19518_
.subckt ao22_x2 i0=mem1[15][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19519_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[11][5] i2=$abc$97718$new_n19519_ q=$abc$97718$new_n19520_
.subckt no3_x1 i0=$abc$97718$new_n19520_ i1=$abc$97718$new_n19518_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n19521_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][5] i1=mem1[4][5] q=$abc$97718$new_n19522_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19522_ i1=mem1[5][5] i2=mem1[1][5] q=$abc$97718$new_n19523_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[8][5] i1=mem1[12][5] q=$abc$97718$new_n19524_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19524_ i1=mem1[13][5] i2=mem1[9][5] q=$abc$97718$new_n19525_
.subckt o2_x2 i0=mem1[50][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19526_
.subckt ao22_x2 i0=mem1[54][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19527_
.subckt ao22_x2 i0=mem1[51][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19528_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[55][5] i2=$abc$97718$new_n19528_ q=$abc$97718$new_n19529_
.subckt oa22_x2 i0=$abc$97718$new_n19526_ i1=$abc$97718$new_n19527_ i2=$abc$97718$new_n19529_ q=$abc$97718$new_n19530_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][5] i1=mem1[52][5] q=$abc$97718$new_n19531_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19531_ i1=mem1[53][5] i2=mem1[49][5] q=$abc$97718$new_n19532_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][5] i1=mem1[62][5] q=$abc$97718$new_n19533_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19533_ i1=mem1[63][5] i2=mem1[59][5] q=$abc$97718$new_n19534_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][5] i1=mem1[60][5] q=$abc$97718$new_n19535_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19535_ i1=mem1[61][5] i2=mem1[57][5] q=$abc$97718$new_n19536_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19536_ i1=$abc$97718$new_n19534_ q=$abc$97718$new_n19537_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19537_ i1=$abc$97718$new_n19532_ i2=$abc$97718$new_n19530_ q=$abc$97718$new_n19538_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][5] i1=mem1[22][5] q=$abc$97718$new_n19539_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19539_ i1=mem1[23][5] i2=mem1[19][5] q=$abc$97718$new_n19540_
.subckt ao22_x2 i0=mem1[27][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19541_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[31][5] i2=$abc$97718$new_n19541_ q=$abc$97718$new_n19542_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][5] i1=mem1[30][5] q=$abc$97718$new_n19543_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19543_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19544_
.subckt ao22_x2 i0=$abc$97718$new_n19544_ i1=$abc$97718$new_n19542_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19545_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19540_ i2=$abc$97718$new_n19545_ q=$abc$97718$new_n19546_
.subckt no3_x1 i0=$abc$97718$new_n19521_ i1=$abc$97718$new_n19515_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19547_
.subckt no3_x1 i0=$abc$97718$new_n19547_ i1=$abc$97718$new_n19546_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19548_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19525_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19549_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19523_ i2=$abc$97718$new_n19549_ q=$abc$97718$new_n19550_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][5] i1=mem1[20][5] q=$abc$97718$new_n19551_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19551_ i1=mem1[21][5] i2=mem1[17][5] q=$abc$97718$new_n19552_
.subckt ao22_x2 i0=mem1[25][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19553_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[29][5] i2=$abc$97718$new_n19553_ q=$abc$97718$new_n19554_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][5] i1=mem1[28][5] q=$abc$97718$new_n19555_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19555_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19556_
.subckt ao22_x2 i0=$abc$97718$new_n19556_ i1=$abc$97718$new_n19554_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19557_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19552_ i2=$abc$97718$new_n19557_ q=$abc$97718$new_n19558_
.subckt o3_x2 i0=$abc$97718$new_n19558_ i1=$abc$97718$new_n19550_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19559_
.subckt na2_x1 i0=$abc$97718$new_n19559_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n19560_
.subckt no2_x1 i0=$abc$97718$new_n19538_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n19561_
.subckt no2_x1 i0=$abc$97718$new_n19512_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19562_
.subckt o3_x2 i0=$abc$97718$new_n19562_ i1=$abc$97718$new_n19561_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n19563_
.subckt ao22_x2 i0=$abc$97718$new_n19548_ i1=$abc$97718$new_n19560_ i2=$abc$97718$new_n19563_ q=$abc$97718$new_n19564_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[7] i0=$abc$97718$new_n19564_ i1=$abc$97718$new_n19501_ q=$abc$97718$new_n19565_
.subckt no2_x1 i0=$abc$97718$new_n19565_ i1=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n19566_
.subckt ao22_x2 i0=$abc$97718$new_n19566_ i1=$abc$97718$new_n19432_ i2=$abc$97718$new_n16512_ q=dato[13]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][6] i1=mem1[236][6] q=$abc$97718$new_n19568_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19568_ i1=mem1[237][6] i2=mem1[233][6] q=$abc$97718$new_n19569_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][6] i1=mem1[228][6] q=$abc$97718$new_n19570_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19570_ i1=mem1[229][6] i2=mem1[225][6] q=$abc$97718$new_n19571_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19571_ i1=$abc$97718$new_n19569_ q=$abc$97718$new_n19572_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][6] i1=mem1[244][6] q=$abc$97718$new_n19573_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19573_ i1=mem1[245][6] i2=mem1[241][6] q=$abc$97718$new_n19574_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][6] i1=mem1[252][6] q=$abc$97718$new_n19575_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19575_ i1=mem1[253][6] i2=mem1[249][6] q=$abc$97718$new_n19576_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19572_ i1=$abc$97718$new_n19576_ i2=$abc$97718$new_n19574_ q=$abc$97718$new_n19577_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[227][6] i1=mem1[231][6] q=$abc$97718$new_n19578_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19578_ i1=mem1[230][6] i2=mem1[226][6] q=$abc$97718$new_n19579_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][6] i1=mem1[238][6] q=$abc$97718$new_n19580_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19580_ i1=mem1[239][6] i2=mem1[235][6] q=$abc$97718$new_n19581_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19581_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19582_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19579_ i2=$abc$97718$new_n19582_ q=$abc$97718$new_n19583_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[242][6] i1=mem1[246][6] q=$abc$97718$new_n19584_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19584_ i1=mem1[247][6] i2=mem1[243][6] q=$abc$97718$new_n19585_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][6] i1=mem1[254][6] q=$abc$97718$new_n19586_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19586_ i1=mem1[255][6] i2=mem1[251][6] q=$abc$97718$new_n19587_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19585_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19588_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19587_ i2=$abc$97718$new_n19588_ q=$abc$97718$new_n19589_
.subckt o3_x2 i0=$abc$97718$new_n19589_ i1=$abc$97718$new_n19583_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19590_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[179][6] i1=mem1[183][6] q=$abc$97718$new_n19591_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19591_ i1=mem1[182][6] i2=mem1[178][6] q=$abc$97718$new_n19592_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][6] i1=mem1[190][6] q=$abc$97718$new_n19593_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19593_ i1=mem1[191][6] i2=mem1[187][6] q=$abc$97718$new_n19594_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][6] i1=mem1[188][6] q=$abc$97718$new_n19595_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19595_ i1=mem1[189][6] i2=mem1[185][6] q=$abc$97718$new_n19596_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][6] i1=mem1[180][6] q=$abc$97718$new_n19597_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19597_ i1=mem1[181][6] i2=mem1[177][6] q=$abc$97718$new_n19598_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19598_ i1=$abc$97718$new_n19596_ q=$abc$97718$new_n19599_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19599_ i1=$abc$97718$new_n19594_ i2=$abc$97718$new_n19592_ q=$abc$97718$new_n19600_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][6] i1=mem1[174][6] q=$abc$97718$new_n19601_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19601_ i1=mem1[175][6] i2=mem1[171][6] q=$abc$97718$new_n19602_
.subckt o2_x2 i0=mem1[162][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19603_
.subckt ao22_x2 i0=mem1[166][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19604_
.subckt ao22_x2 i0=mem1[163][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19605_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[167][6] i2=$abc$97718$new_n19605_ q=$abc$97718$new_n19606_
.subckt oa22_x2 i0=$abc$97718$new_n19603_ i1=$abc$97718$new_n19604_ i2=$abc$97718$new_n19606_ q=$abc$97718$new_n19607_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][6] i1=mem1[172][6] q=$abc$97718$new_n19608_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19608_ i1=mem1[173][6] i2=mem1[169][6] q=$abc$97718$new_n19609_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][6] i1=mem1[164][6] q=$abc$97718$new_n19610_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19610_ i1=mem1[165][6] i2=mem1[161][6] q=$abc$97718$new_n19611_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19611_ i1=$abc$97718$new_n19609_ q=$abc$97718$new_n19612_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19612_ i1=$abc$97718$new_n19607_ i2=$abc$97718$new_n19602_ q=$abc$97718$new_n19613_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19613_ i1=$abc$97718$new_n19600_ q=$abc$97718$new_n19614_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[34][6] i1=mem1[38][6] q=$abc$97718$new_n19615_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19615_ i1=mem1[39][6] i2=mem1[35][6] q=$abc$97718$new_n19616_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][6] i1=mem1[36][6] q=$abc$97718$new_n19617_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19617_ i1=mem1[37][6] i2=mem1[33][6] q=$abc$97718$new_n19618_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19618_ i1=$abc$97718$new_n19616_ q=$abc$97718$new_n19619_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][6] i1=mem1[52][6] q=$abc$97718$new_n19620_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[50][6] i1=mem1[54][6] q=$abc$97718$new_n19621_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19621_ i1=mem1[55][6] i2=mem1[51][6] q=$abc$97718$new_n19622_
.subckt no2_x1 i0=$abc$97718$new_n19622_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n19623_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19620_ i1=mem1[53][6] i2=mem1[49][6] q=$abc$97718$new_n19624_
.subckt no2_x1 i0=$abc$97718$new_n19624_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19625_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[98][6] i1=mem1[102][6] q=$abc$97718$new_n19626_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][6] i1=mem1[100][6] q=$abc$97718$new_n19627_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19627_ i1=mem1[101][6] i2=mem1[97][6] q=$abc$97718$new_n19628_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[120][6] i1=mem1[121][6] q=$abc$97718$new_n19629_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19629_ i1=mem1[125][6] i2=mem1[124][6] q=$abc$97718$new_n19630_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[122][6] i1=mem1[123][6] q=$abc$97718$new_n19631_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19631_ i1=mem1[127][6] i2=mem1[126][6] q=$abc$97718$new_n19632_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[192][6] i1=mem1[196][6] q=$abc$97718$new_n19633_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19633_ i1=mem1[197][6] i2=mem1[193][6] q=$abc$97718$new_n19634_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][6] i1=mem1[204][6] q=$abc$97718$new_n19635_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19635_ i1=mem1[205][6] i2=mem1[201][6] q=$abc$97718$new_n19636_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19636_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19637_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19634_ i2=$abc$97718$new_n19637_ q=$abc$97718$new_n19638_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[208][6] i1=mem1[212][6] q=$abc$97718$new_n19639_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19639_ i1=mem1[213][6] i2=mem1[209][6] q=$abc$97718$new_n19640_
.subckt no2_x1 i0=$abc$97718$new_n19640_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19641_
.subckt ao22_x2 i0=mem1[217][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19642_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[221][6] i2=$abc$97718$new_n19642_ q=$abc$97718$new_n19643_
.subckt ao22_x2 i0=mem1[220][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19644_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[216][6] i2=$abc$97718$new_n19644_ q=$abc$97718$new_n19645_
.subckt no3_x1 i0=$abc$97718$new_n19645_ i1=$abc$97718$new_n19643_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n19646_
.subckt no3_x1 i0=$abc$97718$new_n19646_ i1=$abc$97718$new_n19641_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19647_
.subckt no3_x1 i0=$abc$97718$new_n19647_ i1=$abc$97718$new_n19638_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19648_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][6] i1=mem1[214][6] q=$abc$97718$new_n19649_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19649_ i1=mem1[215][6] i2=mem1[211][6] q=$abc$97718$new_n19650_
.subckt ao22_x2 i0=mem1[219][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19651_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[223][6] i2=$abc$97718$new_n19651_ q=$abc$97718$new_n19652_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[218][6] i1=mem1[222][6] q=$abc$97718$new_n19653_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19653_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19654_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][6] i1=mem1[198][6] q=$abc$97718$new_n19655_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19655_ i1=mem1[199][6] i2=mem1[195][6] q=$abc$97718$new_n19656_
.subckt no2_x1 i0=$abc$97718$new_n19656_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19657_
.subckt no2_x1 i0=mem1[202][6] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19658_
.subckt no2_x1 i0=mem1[206][6] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n19659_
.subckt no3_x1 i0=$abc$97718$new_n19659_ i1=$abc$97718$new_n19658_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n19660_
.subckt ao22_x2 i0=mem1[207][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19661_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[203][6] i2=$abc$97718$new_n19661_ q=$abc$97718$new_n19662_
.subckt no3_x1 i0=$abc$97718$new_n19662_ i1=$abc$97718$new_n19660_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n19663_
.subckt ao22_x2 i0=$abc$97718$new_n19654_ i1=$abc$97718$new_n19652_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19664_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n19650_ i2=$abc$97718$new_n19664_ q=$abc$97718$new_n19665_
.subckt no3_x1 i0=$abc$97718$new_n19663_ i1=$abc$97718$new_n19657_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19666_
.subckt no3_x1 i0=$abc$97718$new_n19666_ i1=$abc$97718$new_n19665_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19667_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][6] i1=mem1[148][6] q=$abc$97718$new_n19668_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][6] i1=mem1[150][6] q=$abc$97718$new_n19669_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19669_ i1=mem1[151][6] i2=mem1[147][6] q=$abc$97718$new_n19670_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19668_ i1=mem1[149][6] i2=mem1[145][6] q=$abc$97718$new_n19671_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19671_ i1=$abc$97718$new_n19670_ q=$abc$97718$new_n19672_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[136][6] i1=mem1[137][6] q=$abc$97718$new_n19673_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19673_ i1=mem1[141][6] i2=mem1[140][6] q=$abc$97718$new_n19674_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[138][6] i1=mem1[139][6] q=$abc$97718$new_n19675_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19675_ i1=mem1[143][6] i2=mem1[142][6] q=$abc$97718$new_n19676_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[10][6] i1=mem1[11][6] q=$abc$97718$new_n19677_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19677_ i1=mem1[15][6] i2=mem1[14][6] q=$abc$97718$new_n19678_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[8][6] i1=mem1[9][6] q=$abc$97718$new_n19679_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19679_ i1=mem1[13][6] i2=mem1[12][6] q=$abc$97718$new_n19680_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[2][6] i1=mem1[6][6] q=$abc$97718$new_n19681_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19681_ i1=mem1[7][6] i2=mem1[3][6] q=$abc$97718$new_n19682_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][6] i1=mem1[4][6] q=$abc$97718$new_n19683_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19683_ i1=mem1[5][6] i2=mem1[1][6] q=$abc$97718$new_n19684_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19684_ i1=$abc$97718$new_n19682_ q=$abc$97718$new_n19685_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][6] i1=mem1[68][6] q=$abc$97718$new_n19686_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19686_ i1=mem1[69][6] i2=mem1[65][6] q=$abc$97718$new_n19687_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][6] i1=mem1[70][6] q=$abc$97718$new_n19688_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19688_ i1=mem1[71][6] i2=mem1[67][6] q=$abc$97718$new_n19689_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][6] i1=mem1[84][6] q=$abc$97718$new_n19690_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19690_ i1=mem1[85][6] i2=mem1[81][6] q=$abc$97718$new_n19691_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][6] i1=mem1[86][6] q=$abc$97718$new_n19692_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19692_ i1=mem1[87][6] i2=mem1[83][6] q=$abc$97718$new_n19693_
.subckt no3_x1 i0=$abc$97718$new_n19667_ i1=$abc$97718$new_n19648_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19694_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19577_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19695_
.subckt oa22_x2 i0=$abc$97718$new_n19695_ i1=$abc$97718$new_n19590_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n19696_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][6] i1=mem1[156][6] q=$abc$97718$new_n19697_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19697_ i1=mem1[157][6] i2=mem1[153][6] q=$abc$97718$new_n19698_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][6] i1=mem1[158][6] q=$abc$97718$new_n19699_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19699_ i1=mem1[159][6] i2=mem1[155][6] q=$abc$97718$new_n19700_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19700_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19701_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19698_ i2=$abc$97718$new_n19701_ q=$abc$97718$new_n19702_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19672_ i2=$abc$97718$new_n19702_ q=$abc$97718$new_n19703_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][6] i1=mem1[134][6] q=$abc$97718$new_n19704_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19704_ i1=mem1[135][6] i2=mem1[131][6] q=$abc$97718$new_n19705_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][6] i1=mem1[132][6] q=$abc$97718$new_n19706_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19706_ i1=mem1[133][6] i2=mem1[129][6] q=$abc$97718$new_n19707_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19707_ i1=$abc$97718$new_n19705_ q=$abc$97718$new_n19708_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19708_ i1=$abc$97718$new_n19676_ i2=$abc$97718$new_n19674_ q=$abc$97718$new_n19709_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n19614_ i1=$abc$97718$new_n19709_ i2=$abc$97718$new_n19703_ q=$abc$97718$new_n19710_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[6] i1=$abc$97718$new_n19710_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n19711_
.subckt ao22_x2 i0=$abc$97718$new_n19694_ i1=$abc$97718$new_n19696_ i2=$abc$97718$new_n19711_ q=$abc$97718$new_n19712_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19626_ i1=mem1[103][6] i2=mem1[99][6] q=$abc$97718$new_n19713_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19713_ i1=$abc$97718$new_n19628_ q=$abc$97718$new_n19714_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][6] i1=mem1[108][6] q=$abc$97718$new_n19715_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19715_ i1=mem1[109][6] i2=mem1[105][6] q=$abc$97718$new_n19716_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][6] i1=mem1[110][6] q=$abc$97718$new_n19717_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19717_ i1=mem1[111][6] i2=mem1[107][6] q=$abc$97718$new_n19718_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19718_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19719_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19716_ i2=$abc$97718$new_n19719_ q=$abc$97718$new_n19720_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19714_ i2=$abc$97718$new_n19720_ q=$abc$97718$new_n19721_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][6] i1=mem1[118][6] q=$abc$97718$new_n19722_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19722_ i1=mem1[119][6] i2=mem1[115][6] q=$abc$97718$new_n19723_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][6] i1=mem1[116][6] q=$abc$97718$new_n19724_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19724_ i1=mem1[117][6] i2=mem1[113][6] q=$abc$97718$new_n19725_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19725_ i1=$abc$97718$new_n19723_ q=$abc$97718$new_n19726_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19726_ i1=$abc$97718$new_n19632_ i2=$abc$97718$new_n19630_ q=$abc$97718$new_n19727_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19693_ i1=$abc$97718$new_n19691_ q=$abc$97718$new_n19728_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][6] i1=mem1[92][6] q=$abc$97718$new_n19729_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19729_ i1=mem1[93][6] i2=mem1[89][6] q=$abc$97718$new_n19730_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][6] i1=mem1[94][6] q=$abc$97718$new_n19731_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19731_ i1=mem1[95][6] i2=mem1[91][6] q=$abc$97718$new_n19732_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19732_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19733_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19730_ i2=$abc$97718$new_n19733_ q=$abc$97718$new_n19734_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19728_ i2=$abc$97718$new_n19734_ q=$abc$97718$new_n19735_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19689_ i1=$abc$97718$new_n19687_ q=$abc$97718$new_n19736_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][6] i1=mem1[76][6] q=$abc$97718$new_n19737_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19737_ i1=mem1[77][6] i2=mem1[73][6] q=$abc$97718$new_n19738_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][6] i1=mem1[78][6] q=$abc$97718$new_n19739_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19739_ i1=mem1[79][6] i2=mem1[75][6] q=$abc$97718$new_n19740_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19736_ i1=$abc$97718$new_n19740_ i2=$abc$97718$new_n19738_ q=$abc$97718$new_n19741_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19741_ i1=$abc$97718$new_n19735_ q=$abc$97718$new_n19742_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19742_ i1=$abc$97718$new_n19727_ i2=$abc$97718$new_n19721_ q=$abc$97718$new_n19743_
.subckt o2_x2 i0=$abc$97718$new_n19743_ i1=$abc$97718$new_n16510_ q=$abc$97718$new_n19744_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][6] i1=mem1[44][6] q=$abc$97718$new_n19745_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19745_ i1=mem1[45][6] i2=mem1[41][6] q=$abc$97718$new_n19746_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][6] i1=mem1[46][6] q=$abc$97718$new_n19747_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19747_ i1=mem1[47][6] i2=mem1[43][6] q=$abc$97718$new_n19748_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19748_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19749_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19746_ i2=$abc$97718$new_n19749_ q=$abc$97718$new_n19750_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19619_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19751_
.subckt no3_x1 i0=$abc$97718$new_n19625_ i1=$abc$97718$new_n19623_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19752_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][6] i1=mem1[60][6] q=$abc$97718$new_n19753_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19753_ i1=mem1[61][6] i2=mem1[57][6] q=$abc$97718$new_n19754_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][6] i1=mem1[62][6] q=$abc$97718$new_n19755_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19755_ i1=mem1[63][6] i2=mem1[59][6] q=$abc$97718$new_n19756_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19756_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19757_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19754_ i2=$abc$97718$new_n19757_ q=$abc$97718$new_n19758_
.subckt o3_x2 i0=$abc$97718$new_n19758_ i1=$abc$97718$new_n19752_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19759_
.subckt ao22_x2 i0=$abc$97718$new_n19751_ i1=$abc$97718$new_n19750_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19760_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][6] i1=mem1[30][6] q=$abc$97718$new_n19761_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19761_ i1=mem1[31][6] i2=mem1[27][6] q=$abc$97718$new_n19762_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][6] i1=mem1[28][6] q=$abc$97718$new_n19763_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19763_ i1=mem1[29][6] i2=mem1[25][6] q=$abc$97718$new_n19764_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][6] i1=mem1[22][6] q=$abc$97718$new_n19765_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19765_ i1=mem1[23][6] i2=mem1[19][6] q=$abc$97718$new_n19766_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][6] i1=mem1[20][6] q=$abc$97718$new_n19767_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19767_ i1=mem1[21][6] i2=mem1[17][6] q=$abc$97718$new_n19768_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19768_ i1=$abc$97718$new_n19766_ q=$abc$97718$new_n19769_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19769_ i1=$abc$97718$new_n19764_ i2=$abc$97718$new_n19762_ q=$abc$97718$new_n19770_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19685_ i1=$abc$97718$new_n19680_ i2=$abc$97718$new_n19678_ q=$abc$97718$new_n19771_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19771_ i1=$abc$97718$new_n19770_ q=$abc$97718$new_n19772_
.subckt oa22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n19772_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n19773_
.subckt oa22_x2 i0=$abc$97718$new_n19759_ i1=$abc$97718$new_n19760_ i2=$abc$97718$new_n19773_ q=$abc$97718$new_n19774_
.subckt a3_x2 i0=$abc$97718$new_n19774_ i1=$abc$97718$new_n19744_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n19775_
.subckt ao22_x2 i0=$abc$97718$new_n19775_ i1=$abc$97718$new_n19712_ i2=$abc$97718$new_n16512_ q=dato[14]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][7] i1=mem1[254][7] q=$abc$97718$new_n19777_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][7] i1=mem1[252][7] q=$abc$97718$new_n19778_
.subckt ao22_x2 i0=mem1[243][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19779_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[247][7] i2=$abc$97718$new_n19779_ q=$abc$97718$new_n19780_
.subckt ao22_x2 i0=mem1[246][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19781_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[242][7] i2=$abc$97718$new_n19781_ q=$abc$97718$new_n19782_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][7] i1=mem1[244][7] q=$abc$97718$new_n19783_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][7] i1=mem1[238][7] q=$abc$97718$new_n19784_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][7] i1=mem1[236][7] q=$abc$97718$new_n19785_
.subckt ao22_x2 i0=mem1[227][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19786_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[231][7] i2=$abc$97718$new_n19786_ q=$abc$97718$new_n19787_
.subckt ao22_x2 i0=mem1[230][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19788_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[226][7] i2=$abc$97718$new_n19788_ q=$abc$97718$new_n19789_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][7] i1=mem1[228][7] q=$abc$97718$new_n19790_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][7] i1=mem1[100][7] q=$abc$97718$new_n19791_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19791_ i1=mem1[101][7] i2=mem1[97][7] q=$abc$97718$new_n19792_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[98][7] i1=mem1[102][7] q=$abc$97718$new_n19793_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19793_ i1=mem1[103][7] i2=mem1[99][7] q=$abc$97718$new_n19794_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][7] i1=mem1[116][7] q=$abc$97718$new_n19795_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19795_ i1=mem1[117][7] i2=mem1[113][7] q=$abc$97718$new_n19796_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][7] i1=mem1[118][7] q=$abc$97718$new_n19797_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19797_ i1=mem1[119][7] i2=mem1[115][7] q=$abc$97718$new_n19798_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19798_ i1=$abc$97718$new_n19796_ q=$abc$97718$new_n19799_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][7] i1=mem1[126][7] q=$abc$97718$new_n19800_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19800_ i1=mem1[127][7] i2=mem1[123][7] q=$abc$97718$new_n19801_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][7] i1=mem1[124][7] q=$abc$97718$new_n19802_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19802_ i1=mem1[125][7] i2=mem1[121][7] q=$abc$97718$new_n19803_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][7] i1=mem1[198][7] q=$abc$97718$new_n19804_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[202][7] i1=mem1[206][7] q=$abc$97718$new_n19805_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][7] i1=mem1[204][7] q=$abc$97718$new_n19806_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19806_ i1=mem1[205][7] i2=mem1[201][7] q=$abc$97718$new_n19807_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[192][7] i1=mem1[196][7] q=$abc$97718$new_n19808_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19808_ i1=mem1[197][7] i2=mem1[193][7] q=$abc$97718$new_n19809_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19809_ i1=$abc$97718$new_n19807_ q=$abc$97718$new_n19810_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19804_ i1=mem1[199][7] i2=mem1[195][7] q=$abc$97718$new_n19811_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19805_ i1=mem1[207][7] i2=mem1[203][7] q=$abc$97718$new_n19812_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19810_ i1=$abc$97718$new_n19812_ i2=$abc$97718$new_n19811_ q=$abc$97718$new_n19813_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][7] i1=mem1[220][7] q=$abc$97718$new_n19814_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19814_ i1=mem1[221][7] i2=mem1[217][7] q=$abc$97718$new_n19815_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[208][7] i1=mem1[212][7] q=$abc$97718$new_n19816_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19816_ i1=mem1[213][7] i2=mem1[209][7] q=$abc$97718$new_n19817_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19817_ i1=$abc$97718$new_n19815_ q=$abc$97718$new_n19818_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[210][7] i1=mem1[211][7] q=$abc$97718$new_n19819_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19819_ i1=mem1[215][7] i2=mem1[214][7] q=$abc$97718$new_n19820_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[218][7] i1=mem1[219][7] q=$abc$97718$new_n19821_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19821_ i1=mem1[223][7] i2=mem1[222][7] q=$abc$97718$new_n19822_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19818_ i1=$abc$97718$new_n19822_ i2=$abc$97718$new_n19820_ q=$abc$97718$new_n19823_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][7] i1=mem1[94][7] q=$abc$97718$new_n19824_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19824_ i1=mem1[95][7] i2=mem1[91][7] q=$abc$97718$new_n19825_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][7] i1=mem1[92][7] q=$abc$97718$new_n19826_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19826_ i1=mem1[93][7] i2=mem1[89][7] q=$abc$97718$new_n19827_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][7] i1=mem1[70][7] q=$abc$97718$new_n19828_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19828_ i1=mem1[71][7] i2=mem1[67][7] q=$abc$97718$new_n19829_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][7] i1=mem1[68][7] q=$abc$97718$new_n19830_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19830_ i1=mem1[69][7] i2=mem1[65][7] q=$abc$97718$new_n19831_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][7] i1=mem1[86][7] q=$abc$97718$new_n19832_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19832_ i1=mem1[87][7] i2=mem1[83][7] q=$abc$97718$new_n19833_
.subckt no2_x1 i0=$abc$97718$new_n19833_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n19834_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][7] i1=mem1[84][7] q=$abc$97718$new_n19835_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19835_ i1=mem1[85][7] i2=mem1[81][7] q=$abc$97718$new_n19836_
.subckt no2_x1 i0=$abc$97718$new_n19836_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19837_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][7] i1=mem1[76][7] q=$abc$97718$new_n19838_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19838_ i1=mem1[77][7] i2=mem1[73][7] q=$abc$97718$new_n19839_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][7] i1=mem1[78][7] q=$abc$97718$new_n19840_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19840_ i1=mem1[79][7] i2=mem1[75][7] q=$abc$97718$new_n19841_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19841_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19842_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19839_ i2=$abc$97718$new_n19842_ q=$abc$97718$new_n19843_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19831_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19844_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19829_ i2=$abc$97718$new_n19844_ q=$abc$97718$new_n19845_
.subckt no3_x1 i0=$abc$97718$new_n19845_ i1=$abc$97718$new_n19843_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19846_
.subckt no3_x1 i0=$abc$97718$new_n19837_ i1=$abc$97718$new_n19834_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19847_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19827_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19848_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19825_ i2=$abc$97718$new_n19848_ q=$abc$97718$new_n19849_
.subckt no3_x1 i0=$abc$97718$new_n19849_ i1=$abc$97718$new_n19847_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19850_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n19823_ i1=$abc$97718$new_n19813_ q=$abc$97718$new_n19851_
.subckt no2_x1 i0=$abc$97718$new_n19851_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19852_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19778_ i1=mem1[253][7] i2=mem1[249][7] q=$abc$97718$new_n19853_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19777_ i1=mem1[255][7] i2=mem1[251][7] q=$abc$97718$new_n19854_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19854_ i1=$abc$97718$new_n19853_ q=$abc$97718$new_n19855_
.subckt ao22_x2 i0=$abc$97718$new_n19782_ i1=$abc$97718$new_n19780_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19856_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19783_ i1=mem1[245][7] i2=mem1[241][7] q=$abc$97718$new_n19857_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19857_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19858_
.subckt ao22_x2 i0=$abc$97718$new_n19858_ i1=$abc$97718$new_n19856_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19859_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19855_ i2=$abc$97718$new_n19859_ q=$abc$97718$new_n19860_
.subckt ao22_x2 i0=$abc$97718$new_n19789_ i1=$abc$97718$new_n19787_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19861_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19790_ i1=mem1[229][7] i2=mem1[225][7] q=$abc$97718$new_n19862_
.subckt a2_x2 i0=$abc$97718$new_n19862_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n19863_
.subckt no3_x1 i0=$abc$97718$new_n19863_ i1=$abc$97718$new_n19861_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19864_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19784_ i1=mem1[239][7] i2=mem1[235][7] q=$abc$97718$new_n19865_
.subckt na2_x1 i0=$abc$97718$new_n19865_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19866_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19785_ i1=mem1[237][7] i2=mem1[233][7] q=$abc$97718$new_n19867_
.subckt na2_x1 i0=$abc$97718$new_n19867_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n19868_
.subckt a3_x2 i0=$abc$97718$new_n19868_ i1=$abc$97718$new_n19866_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19869_
.subckt no3_x1 i0=$abc$97718$new_n19869_ i1=$abc$97718$new_n19864_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19870_
.subckt no3_x1 i0=$abc$97718$new_n19870_ i1=$abc$97718$new_n19860_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n19871_
.subckt ao22_x2 i0=$abc$97718$new_n19871_ i1=$abc$97718$new_n19852_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n19872_
.subckt no3_x1 i0=$abc$97718$new_n19850_ i1=$abc$97718$new_n19846_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n19873_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19803_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19874_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19801_ i2=$abc$97718$new_n19874_ q=$abc$97718$new_n19875_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n19799_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n19876_
.subckt no2_x1 i0=$abc$97718$new_n19876_ i1=$abc$97718$new_n19875_ nq=$abc$97718$new_n19877_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19792_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n19878_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19794_ i2=$abc$97718$new_n19878_ q=$abc$97718$new_n19879_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][7] i1=mem1[108][7] q=$abc$97718$new_n19880_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19880_ i1=mem1[109][7] i2=mem1[105][7] q=$abc$97718$new_n19881_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][7] i1=mem1[110][7] q=$abc$97718$new_n19882_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19882_ i1=mem1[111][7] i2=mem1[107][7] q=$abc$97718$new_n19883_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n19883_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n19884_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n19881_ i2=$abc$97718$new_n19884_ q=$abc$97718$new_n19885_
.subckt no3_x1 i0=$abc$97718$new_n19885_ i1=$abc$97718$new_n19879_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19886_
.subckt no3_x1 i0=$abc$97718$new_n19886_ i1=$abc$97718$new_n19877_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n19887_
.subckt no3_x1 i0=$abc$97718$new_n19887_ i1=$abc$97718$new_n19873_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n19888_
.subckt no3_x1 i0=$abc$97718$new_n19888_ i1=$abc$97718$new_n19872_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n19889_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][7] i1=mem1[190][7] q=$abc$97718$new_n19890_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19890_ i1=mem1[191][7] i2=mem1[187][7] q=$abc$97718$new_n19891_
.subckt o2_x2 i0=mem1[178][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n19892_
.subckt ao22_x2 i0=mem1[182][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19893_
.subckt ao22_x2 i0=mem1[179][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19894_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[183][7] i2=$abc$97718$new_n19894_ q=$abc$97718$new_n19895_
.subckt oa22_x2 i0=$abc$97718$new_n19892_ i1=$abc$97718$new_n19893_ i2=$abc$97718$new_n19895_ q=$abc$97718$new_n19896_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][7] i1=mem1[188][7] q=$abc$97718$new_n19897_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19897_ i1=mem1[189][7] i2=mem1[185][7] q=$abc$97718$new_n19898_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][7] i1=mem1[180][7] q=$abc$97718$new_n19899_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19899_ i1=mem1[181][7] i2=mem1[177][7] q=$abc$97718$new_n19900_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19900_ i1=$abc$97718$new_n19898_ q=$abc$97718$new_n19901_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19901_ i1=$abc$97718$new_n19896_ i2=$abc$97718$new_n19891_ q=$abc$97718$new_n19902_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][7] i1=mem1[174][7] q=$abc$97718$new_n19903_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19903_ i1=mem1[175][7] i2=mem1[171][7] q=$abc$97718$new_n19904_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][7] i1=mem1[166][7] q=$abc$97718$new_n19905_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19905_ i1=mem1[167][7] i2=mem1[163][7] q=$abc$97718$new_n19906_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][7] i1=mem1[172][7] q=$abc$97718$new_n19907_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19907_ i1=mem1[173][7] i2=mem1[169][7] q=$abc$97718$new_n19908_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][7] i1=mem1[164][7] q=$abc$97718$new_n19909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19909_ i1=mem1[165][7] i2=mem1[161][7] q=$abc$97718$new_n19910_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n19910_ i1=$abc$97718$new_n19908_ q=$abc$97718$new_n19911_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n19911_ i1=$abc$97718$new_n19906_ i2=$abc$97718$new_n19904_ q=$abc$97718$new_n19912_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n19912_ i1=$abc$97718$new_n19902_ q=$abc$97718$new_n19913_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][7] i1=mem1[44][7] q=$abc$97718$new_n19914_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19914_ i1=mem1[45][7] i2=mem1[41][7] q=$abc$97718$new_n19915_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][7] i1=mem1[46][7] q=$abc$97718$new_n19916_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19916_ i1=mem1[47][7] i2=mem1[43][7] q=$abc$97718$new_n19917_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][7] i1=mem1[62][7] q=$abc$97718$new_n19918_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19918_ i1=mem1[63][7] i2=mem1[59][7] q=$abc$97718$new_n19919_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][7] i1=mem1[60][7] q=$abc$97718$new_n19920_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19920_ i1=mem1[61][7] i2=mem1[57][7] q=$abc$97718$new_n19921_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19917_ i1=$abc$97718$new_n19915_ q=$abc$97718$new_n19922_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19922_ i1=$abc$97718$new_n19921_ i2=$abc$97718$new_n19919_ q=$abc$97718$new_n19923_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][7] i1=mem1[36][7] q=$abc$97718$new_n19924_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19924_ i1=mem1[37][7] i2=mem1[33][7] q=$abc$97718$new_n19925_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[34][7] i1=mem1[38][7] q=$abc$97718$new_n19926_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19926_ i1=mem1[39][7] i2=mem1[35][7] q=$abc$97718$new_n19927_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n19927_ i1=$abc$97718$new_n19925_ q=$abc$97718$new_n19928_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[51][7] i1=mem1[55][7] q=$abc$97718$new_n19929_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19929_ i1=mem1[54][7] i2=mem1[50][7] q=$abc$97718$new_n19930_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[49][7] i1=mem1[53][7] q=$abc$97718$new_n19931_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19931_ i1=mem1[52][7] i2=mem1[48][7] q=$abc$97718$new_n19932_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n19928_ i1=$abc$97718$new_n19932_ i2=$abc$97718$new_n19930_ q=$abc$97718$new_n19933_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][7] i1=mem1[28][7] q=$abc$97718$new_n19934_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][7] i1=mem1[30][7] q=$abc$97718$new_n19935_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[8][7] i1=mem1[12][7] q=$abc$97718$new_n19936_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19936_ i1=mem1[13][7] i2=mem1[9][7] q=$abc$97718$new_n19937_
.subckt no2_x1 i0=$abc$97718$new_n19937_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19938_
.subckt no2_x1 i0=mem1[10][7] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n19939_
.subckt no2_x1 i0=mem1[14][7] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n19940_
.subckt no3_x1 i0=$abc$97718$new_n19940_ i1=$abc$97718$new_n19939_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n19941_
.subckt ao22_x2 i0=mem1[15][7] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19942_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[11][7] i2=$abc$97718$new_n19942_ q=$abc$97718$new_n19943_
.subckt no3_x1 i0=$abc$97718$new_n19943_ i1=$abc$97718$new_n19941_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19944_
.subckt no3_x1 i0=$abc$97718$new_n19944_ i1=$abc$97718$new_n19938_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19945_
.subckt ao22_x2 i0=mem1[25][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19946_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[29][7] i2=$abc$97718$new_n19946_ q=$abc$97718$new_n19947_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19934_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19948_
.subckt ao22_x2 i0=mem1[31][7] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19949_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[27][7] i2=$abc$97718$new_n19949_ q=$abc$97718$new_n19950_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19935_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n19951_
.subckt ao22_x2 i0=$abc$97718$new_n19948_ i1=$abc$97718$new_n19947_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n19952_
.subckt ao22_x2 i0=$abc$97718$new_n19950_ i1=$abc$97718$new_n19951_ i2=$abc$97718$new_n19952_ q=$abc$97718$new_n19953_
.subckt ao22_x2 i0=mem1[22][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19954_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[18][7] i2=$abc$97718$new_n19954_ q=$abc$97718$new_n19955_
.subckt ao22_x2 i0=mem1[19][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19956_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[23][7] i2=$abc$97718$new_n19956_ q=$abc$97718$new_n19957_
.subckt no3_x1 i0=$abc$97718$new_n19957_ i1=$abc$97718$new_n19955_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19958_
.subckt ao22_x2 i0=mem1[17][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19959_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[21][7] i2=$abc$97718$new_n19959_ q=$abc$97718$new_n19960_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][7] i1=mem1[20][7] q=$abc$97718$new_n19961_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n19961_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n19962_
.subckt no2_x1 i0=$abc$97718$new_n19962_ i1=$abc$97718$new_n19960_ nq=$abc$97718$new_n19963_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][7] i1=mem1[4][7] q=$abc$97718$new_n19964_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19964_ i1=mem1[5][7] i2=mem1[1][7] q=$abc$97718$new_n19965_
.subckt no2_x1 i0=$abc$97718$new_n19965_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n19966_
.subckt ao22_x2 i0=mem1[3][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n19967_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[7][7] i2=$abc$97718$new_n19967_ q=$abc$97718$new_n19968_
.subckt ao22_x2 i0=mem1[6][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n19969_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[2][7] i2=$abc$97718$new_n19969_ q=$abc$97718$new_n19970_
.subckt no3_x1 i0=$abc$97718$new_n19970_ i1=$abc$97718$new_n19968_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n19971_
.subckt no3_x1 i0=$abc$97718$new_n19971_ i1=$abc$97718$new_n19966_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n19972_
.subckt no3_x1 i0=$abc$97718$new_n19963_ i1=$abc$97718$new_n19958_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n19973_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][7] i1=mem1[150][7] q=$abc$97718$new_n19974_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19974_ i1=mem1[151][7] i2=mem1[147][7] q=$abc$97718$new_n19975_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][7] i1=mem1[148][7] q=$abc$97718$new_n19976_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19976_ i1=mem1[149][7] i2=mem1[145][7] q=$abc$97718$new_n19977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19977_ i1=$abc$97718$new_n19975_ q=$abc$97718$new_n19978_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[136][7] i1=mem1[137][7] q=$abc$97718$new_n19979_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19979_ i1=mem1[141][7] i2=mem1[140][7] q=$abc$97718$new_n19980_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[138][7] i1=mem1[139][7] q=$abc$97718$new_n19981_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n19981_ i1=mem1[143][7] i2=mem1[142][7] q=$abc$97718$new_n19982_
.subckt a2_x2 i0=$abc$97718$new_n19933_ i1=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19983_
.subckt ao22_x2 i0=$abc$97718$new_n19973_ i1=$abc$97718$new_n19972_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n19984_
.subckt no3_x1 i0=$abc$97718$new_n19984_ i1=$abc$97718$new_n19983_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n19985_
.subckt ao22_x2 i0=$abc$97718$new_n19953_ i1=$abc$97718$new_n19945_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n19986_
.subckt a2_x2 i0=$abc$97718$new_n19923_ i1=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n19987_
.subckt no3_x1 i0=$abc$97718$new_n19987_ i1=$abc$97718$new_n19986_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n19988_
.subckt ao22_x2 i0=$abc$97718$new_n19988_ i1=$abc$97718$new_n19985_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n19989_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][7] i1=mem1[156][7] q=$abc$97718$new_n19990_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19990_ i1=mem1[157][7] i2=mem1[153][7] q=$abc$97718$new_n19991_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][7] i1=mem1[158][7] q=$abc$97718$new_n19992_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19992_ i1=mem1[159][7] i2=mem1[155][7] q=$abc$97718$new_n19993_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19978_ i1=$abc$97718$new_n19993_ i2=$abc$97718$new_n19991_ q=$abc$97718$new_n19994_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][7] i1=mem1[134][7] q=$abc$97718$new_n19995_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19995_ i1=mem1[135][7] i2=mem1[131][7] q=$abc$97718$new_n19996_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][7] i1=mem1[132][7] q=$abc$97718$new_n19997_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n19997_ i1=mem1[133][7] i2=mem1[129][7] q=$abc$97718$new_n19998_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19998_ i1=$abc$97718$new_n19996_ q=$abc$97718$new_n19999_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n19999_ i1=$abc$97718$new_n19982_ i2=$abc$97718$new_n19980_ q=$abc$97718$new_n20000_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n19913_ i1=$abc$97718$new_n20000_ i2=$abc$97718$new_n19994_ q=$abc$97718$new_n20001_
.subckt no2_x1 i0=$abc$97718$new_n20001_ i1=$abc$97718$new_n16511_ nq=$abc$97718$new_n20002_
.subckt no3_x1 i0=$abc$97718$new_n20002_ i1=$abc$97718$new_n19989_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n20003_
.subckt ao22_x2 i0=$abc$97718$new_n20003_ i1=$abc$97718$new_n19889_ i2=$abc$97718$new_n16512_ q=dato[15]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][0] i1=mem2[238][0] q=$abc$97718$new_n20005_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][0] i1=mem2[236][0] q=$abc$97718$new_n20006_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][0] i1=mem2[244][0] q=$abc$97718$new_n20007_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20007_ i1=mem2[245][0] i2=mem2[241][0] q=$abc$97718$new_n20008_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][0] i1=mem2[246][0] q=$abc$97718$new_n20009_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20009_ i1=mem2[247][0] i2=mem2[243][0] q=$abc$97718$new_n20010_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20006_ i1=mem2[237][0] i2=mem2[233][0] q=$abc$97718$new_n20011_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20005_ i1=mem2[239][0] i2=mem2[235][0] q=$abc$97718$new_n20012_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[226][0] i1=mem2[230][0] q=$abc$97718$new_n20013_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20013_ i1=mem2[231][0] i2=mem2[227][0] q=$abc$97718$new_n20014_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][0] i1=mem2[228][0] q=$abc$97718$new_n20015_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20015_ i1=mem2[229][0] i2=mem2[225][0] q=$abc$97718$new_n20016_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20016_ i1=$abc$97718$new_n20014_ q=$abc$97718$new_n20017_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20017_ i1=$abc$97718$new_n20012_ i2=$abc$97718$new_n20011_ q=$abc$97718$new_n20018_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20010_ i1=$abc$97718$new_n20008_ q=$abc$97718$new_n20019_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][0] i1=mem2[252][0] q=$abc$97718$new_n20020_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20020_ i1=mem2[253][0] i2=mem2[249][0] q=$abc$97718$new_n20021_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][0] i1=mem2[254][0] q=$abc$97718$new_n20022_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20022_ i1=mem2[255][0] i2=mem2[251][0] q=$abc$97718$new_n20023_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20019_ i1=$abc$97718$new_n20023_ i2=$abc$97718$new_n20021_ q=$abc$97718$new_n20024_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[193][0] i1=mem2[197][0] q=$abc$97718$new_n20025_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20025_ i1=mem2[196][0] i2=mem2[192][0] q=$abc$97718$new_n20026_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[195][0] i1=mem2[199][0] q=$abc$97718$new_n20027_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20027_ i1=mem2[198][0] i2=mem2[194][0] q=$abc$97718$new_n20028_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20028_ i1=$abc$97718$new_n20026_ q=$abc$97718$new_n20029_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][0] i1=mem2[206][0] q=$abc$97718$new_n20030_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20030_ i1=mem2[207][0] i2=mem2[203][0] q=$abc$97718$new_n20031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][0] i1=mem2[204][0] q=$abc$97718$new_n20032_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20032_ i1=mem2[205][0] i2=mem2[201][0] q=$abc$97718$new_n20033_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][0] i1=mem2[214][0] q=$abc$97718$new_n20034_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20034_ i1=mem2[215][0] i2=mem2[211][0] q=$abc$97718$new_n20035_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][0] i1=mem2[212][0] q=$abc$97718$new_n20036_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20036_ i1=mem2[213][0] i2=mem2[209][0] q=$abc$97718$new_n20037_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20037_ i1=$abc$97718$new_n20035_ q=$abc$97718$new_n20038_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][0] i1=mem2[220][0] q=$abc$97718$new_n20039_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20039_ i1=mem2[221][0] i2=mem2[217][0] q=$abc$97718$new_n20040_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][0] i1=mem2[222][0] q=$abc$97718$new_n20041_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20041_ i1=mem2[223][0] i2=mem2[219][0] q=$abc$97718$new_n20042_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20038_ i1=$abc$97718$new_n20042_ i2=$abc$97718$new_n20040_ q=$abc$97718$new_n20043_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20031_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20044_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20033_ i2=$abc$97718$new_n20044_ q=$abc$97718$new_n20045_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20029_ i2=$abc$97718$new_n20045_ q=$abc$97718$new_n20046_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20046_ i1=$abc$97718$new_n20043_ q=$abc$97718$new_n20047_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20047_ i1=$abc$97718$new_n20024_ i2=$abc$97718$new_n20018_ q=$abc$97718$new_n20048_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][0] i1=mem2[100][0] q=$abc$97718$new_n20049_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20049_ i1=mem2[101][0] i2=mem2[97][0] q=$abc$97718$new_n20050_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][0] i1=mem2[108][0] q=$abc$97718$new_n20051_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20051_ i1=mem2[109][0] i2=mem2[105][0] q=$abc$97718$new_n20052_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20052_ i1=$abc$97718$new_n20050_ q=$abc$97718$new_n20053_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][0] i1=mem2[124][0] q=$abc$97718$new_n20054_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20054_ i1=mem2[125][0] i2=mem2[121][0] q=$abc$97718$new_n20055_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[113][0] i1=mem2[117][0] q=$abc$97718$new_n20056_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][0] i1=mem2[116][0] q=$abc$97718$new_n20057_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n20057_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20058_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20056_ i2=$abc$97718$new_n20058_ q=$abc$97718$new_n20059_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[98][0] i1=mem2[99][0] q=$abc$97718$new_n20060_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20060_ i1=mem2[103][0] i2=mem2[102][0] q=$abc$97718$new_n20061_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[106][0] i1=mem2[107][0] q=$abc$97718$new_n20062_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20062_ i1=mem2[111][0] i2=mem2[110][0] q=$abc$97718$new_n20063_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][0] i1=mem2[118][0] q=$abc$97718$new_n20064_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20064_ i1=mem2[119][0] i2=mem2[115][0] q=$abc$97718$new_n20065_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][0] i1=mem2[126][0] q=$abc$97718$new_n20066_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20066_ i1=mem2[127][0] i2=mem2[123][0] q=$abc$97718$new_n20067_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20055_ i2=$abc$97718$new_n20059_ q=$abc$97718$new_n20068_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20068_ i1=$abc$97718$new_n20067_ i2=$abc$97718$new_n20065_ q=$abc$97718$new_n20069_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20053_ i1=$abc$97718$new_n20063_ i2=$abc$97718$new_n20061_ q=$abc$97718$new_n20070_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][0] i1=mem2[84][0] q=$abc$97718$new_n20071_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20071_ i1=mem2[85][0] i2=mem2[81][0] q=$abc$97718$new_n20072_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][0] i1=mem2[92][0] q=$abc$97718$new_n20073_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20073_ i1=mem2[93][0] i2=mem2[89][0] q=$abc$97718$new_n20074_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][0] i1=mem2[68][0] q=$abc$97718$new_n20075_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20075_ i1=mem2[69][0] i2=mem2[65][0] q=$abc$97718$new_n20076_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[72][0] i1=mem2[76][0] q=$abc$97718$new_n20077_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20077_ i1=mem2[77][0] i2=mem2[73][0] q=$abc$97718$new_n20078_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][0] i1=mem2[70][0] q=$abc$97718$new_n20079_
.subckt ao22_x2 i0=$abc$97718$new_n20074_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20080_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20072_ i2=$abc$97718$new_n20080_ q=$abc$97718$new_n20081_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][0] i1=mem2[86][0] q=$abc$97718$new_n20082_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20082_ i1=mem2[87][0] i2=mem2[83][0] q=$abc$97718$new_n20083_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[90][0] i1=mem2[94][0] q=$abc$97718$new_n20084_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20084_ i1=mem2[95][0] i2=mem2[91][0] q=$abc$97718$new_n20085_
.subckt ao22_x2 i0=$abc$97718$new_n20083_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20086_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20085_ i2=$abc$97718$new_n20086_ q=$abc$97718$new_n20087_
.subckt no3_x1 i0=$abc$97718$new_n20087_ i1=$abc$97718$new_n20081_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20088_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20078_ i1=$abc$97718$new_n20076_ q=$abc$97718$new_n20089_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[74][0] i1=mem2[78][0] q=$abc$97718$new_n20090_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20090_ i1=mem2[79][0] i2=mem2[75][0] q=$abc$97718$new_n20091_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20079_ i1=mem2[71][0] i2=mem2[67][0] q=$abc$97718$new_n20092_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n20089_ i1=$abc$97718$new_n20092_ i2=$abc$97718$new_n20091_ q=$abc$97718$new_n20093_
.subckt no2_x1 i0=$abc$97718$new_n20093_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20094_
.subckt no2_x1 i0=$abc$97718$new_n20094_ i1=$abc$97718$new_n20088_ nq=$abc$97718$new_n20095_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n20095_ i1=$abc$97718$new_n20070_ i2=$abc$97718$new_n20069_ q=$abc$97718$new_n20096_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][0] i1=mem2[190][0] q=$abc$97718$new_n20097_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20097_ i1=mem2[191][0] i2=mem2[187][0] q=$abc$97718$new_n20098_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[178][0] i1=mem2[182][0] q=$abc$97718$new_n20099_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20099_ i1=mem2[183][0] i2=mem2[179][0] q=$abc$97718$new_n20100_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][0] i1=mem2[180][0] q=$abc$97718$new_n20101_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20101_ i1=mem2[181][0] i2=mem2[177][0] q=$abc$97718$new_n20102_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][0] i1=mem2[188][0] q=$abc$97718$new_n20103_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20103_ i1=mem2[189][0] i2=mem2[185][0] q=$abc$97718$new_n20104_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20104_ i1=$abc$97718$new_n20102_ q=$abc$97718$new_n20105_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n20105_ i1=$abc$97718$new_n20100_ i2=$abc$97718$new_n20098_ q=$abc$97718$new_n20106_
.subckt o2_x2 i0=mem2[162][0] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n20107_
.subckt ao22_x2 i0=mem2[166][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20108_
.subckt ao22_x2 i0=mem2[163][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20109_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[167][0] i2=$abc$97718$new_n20109_ q=$abc$97718$new_n20110_
.subckt oa22_x2 i0=$abc$97718$new_n20107_ i1=$abc$97718$new_n20108_ i2=$abc$97718$new_n20110_ q=$abc$97718$new_n20111_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][0] i1=mem2[174][0] q=$abc$97718$new_n20112_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20112_ i1=mem2[175][0] i2=mem2[171][0] q=$abc$97718$new_n20113_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][0] i1=mem2[172][0] q=$abc$97718$new_n20114_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20114_ i1=mem2[173][0] i2=mem2[169][0] q=$abc$97718$new_n20115_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][0] i1=mem2[164][0] q=$abc$97718$new_n20116_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20116_ i1=mem2[165][0] i2=mem2[161][0] q=$abc$97718$new_n20117_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20117_ i1=$abc$97718$new_n20115_ q=$abc$97718$new_n20118_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20118_ i1=$abc$97718$new_n20113_ i2=$abc$97718$new_n20111_ q=$abc$97718$new_n20119_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20119_ i1=$abc$97718$new_n20106_ q=$abc$97718$new_n20120_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[136][0] i1=mem2[137][0] q=$abc$97718$new_n20121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20121_ i1=mem2[141][0] i2=mem2[140][0] q=$abc$97718$new_n20122_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[138][0] i1=mem2[139][0] q=$abc$97718$new_n20123_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20123_ i1=mem2[143][0] i2=mem2[142][0] q=$abc$97718$new_n20124_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][0] i1=mem2[150][0] q=$abc$97718$new_n20125_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20125_ i1=mem2[151][0] i2=mem2[147][0] q=$abc$97718$new_n20126_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[145][0] i1=mem2[149][0] q=$abc$97718$new_n20127_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][0] i1=mem2[148][0] q=$abc$97718$new_n20128_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n20128_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20129_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20127_ i2=$abc$97718$new_n20129_ q=$abc$97718$new_n20130_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][0] i1=mem2[158][0] q=$abc$97718$new_n20131_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20131_ i1=mem2[159][0] i2=mem2[155][0] q=$abc$97718$new_n20132_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][0] i1=mem2[156][0] q=$abc$97718$new_n20133_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20133_ i1=mem2[157][0] i2=mem2[153][0] q=$abc$97718$new_n20134_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20126_ i2=$abc$97718$new_n20130_ q=$abc$97718$new_n20135_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n20135_ i1=$abc$97718$new_n20134_ i2=$abc$97718$new_n20132_ q=$abc$97718$new_n20136_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[130][0] i1=mem2[134][0] q=$abc$97718$new_n20137_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20137_ i1=mem2[135][0] i2=mem2[131][0] q=$abc$97718$new_n20138_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[128][0] i1=mem2[132][0] q=$abc$97718$new_n20139_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20139_ i1=mem2[133][0] i2=mem2[129][0] q=$abc$97718$new_n20140_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20140_ i1=$abc$97718$new_n20138_ q=$abc$97718$new_n20141_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20141_ i1=$abc$97718$new_n20124_ i2=$abc$97718$new_n20122_ q=$abc$97718$new_n20142_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n20120_ i1=$abc$97718$new_n20142_ i2=$abc$97718$new_n20136_ q=$abc$97718$new_n20143_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][0] i1=mem2[36][0] q=$abc$97718$new_n20144_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20144_ i1=mem2[37][0] i2=mem2[33][0] q=$abc$97718$new_n20145_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][0] i1=mem2[38][0] q=$abc$97718$new_n20146_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20146_ i1=mem2[39][0] i2=mem2[35][0] q=$abc$97718$new_n20147_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[56][0] i1=mem2[57][0] q=$abc$97718$new_n20148_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20148_ i1=mem2[61][0] i2=mem2[60][0] q=$abc$97718$new_n20149_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[58][0] i1=mem2[59][0] q=$abc$97718$new_n20150_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20150_ i1=mem2[63][0] i2=mem2[62][0] q=$abc$97718$new_n20151_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20147_ i1=$abc$97718$new_n20145_ q=$abc$97718$new_n20152_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][0] i1=mem2[44][0] q=$abc$97718$new_n20153_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20153_ i1=mem2[45][0] i2=mem2[41][0] q=$abc$97718$new_n20154_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][0] i1=mem2[46][0] q=$abc$97718$new_n20155_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20155_ i1=mem2[47][0] i2=mem2[43][0] q=$abc$97718$new_n20156_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20156_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20157_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20154_ i2=$abc$97718$new_n20157_ q=$abc$97718$new_n20158_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20152_ i2=$abc$97718$new_n20158_ q=$abc$97718$new_n20159_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][0] i1=mem2[54][0] q=$abc$97718$new_n20160_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20160_ i1=mem2[55][0] i2=mem2[51][0] q=$abc$97718$new_n20161_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][0] i1=mem2[52][0] q=$abc$97718$new_n20162_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20162_ i1=mem2[53][0] i2=mem2[49][0] q=$abc$97718$new_n20163_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20163_ i1=$abc$97718$new_n20161_ q=$abc$97718$new_n20164_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20164_ i1=$abc$97718$new_n20151_ i2=$abc$97718$new_n20149_ q=$abc$97718$new_n20165_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[3][0] i1=mem2[7][0] q=$abc$97718$new_n20166_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20166_ i1=mem2[6][0] i2=mem2[2][0] q=$abc$97718$new_n20167_
.subckt no2_x1 i0=$abc$97718$new_n20167_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20168_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[1][0] i1=mem2[5][0] q=$abc$97718$new_n20169_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20169_ i1=mem2[4][0] i2=mem2[0][0] q=$abc$97718$new_n20170_
.subckt no2_x1 i0=$abc$97718$new_n20170_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20171_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[10][0] i1=mem2[14][0] q=$abc$97718$new_n20172_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20172_ i1=mem2[15][0] i2=mem2[11][0] q=$abc$97718$new_n20173_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][0] i1=mem2[12][0] q=$abc$97718$new_n20174_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20174_ i1=mem2[13][0] i2=mem2[9][0] q=$abc$97718$new_n20175_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][0] i1=mem2[30][0] q=$abc$97718$new_n20176_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20176_ i1=mem2[31][0] i2=mem2[27][0] q=$abc$97718$new_n20177_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][0] i1=mem2[28][0] q=$abc$97718$new_n20178_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20178_ i1=mem2[29][0] i2=mem2[25][0] q=$abc$97718$new_n20179_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][0] i1=mem2[22][0] q=$abc$97718$new_n20180_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20180_ i1=mem2[23][0] i2=mem2[19][0] q=$abc$97718$new_n20181_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][0] i1=mem2[20][0] q=$abc$97718$new_n20182_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20182_ i1=mem2[21][0] i2=mem2[17][0] q=$abc$97718$new_n20183_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20183_ i1=$abc$97718$new_n20181_ q=$abc$97718$new_n20184_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n20184_ i1=$abc$97718$new_n20179_ i2=$abc$97718$new_n20177_ q=$abc$97718$new_n20185_
.subckt no2_x1 i0=$abc$97718$new_n20185_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n20186_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20173_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20187_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20175_ i2=$abc$97718$new_n20187_ q=$abc$97718$new_n20188_
.subckt no3_x1 i0=$abc$97718$new_n20171_ i1=$abc$97718$new_n20168_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20189_
.subckt no3_x1 i0=$abc$97718$new_n20189_ i1=$abc$97718$new_n20188_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20190_
.subckt no2_x1 i0=$abc$97718$new_n20190_ i1=$abc$97718$new_n20186_ nq=$abc$97718$new_n20191_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20191_ i1=$abc$97718$new_n20165_ i2=$abc$97718$new_n20159_ q=$abc$97718$new_n20192_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[7] i0=$abc$97718$new_n20192_ i1=$abc$97718$new_n20143_ q=$abc$97718$new_n20193_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n20193_ i1=$abc$97718$new_n20096_ i2=$abc$97718$new_n20048_ q=$abc$97718$new_n20194_
.subckt a2_x2 i0=$abc$97718$new_n20194_ i1=$abc$97718$new_n16512_ q=dato[16]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][1] i1=mem2[238][1] q=$abc$97718$new_n20196_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][1] i1=mem2[236][1] q=$abc$97718$new_n20197_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][1] i1=mem2[204][1] q=$abc$97718$new_n20198_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20198_ i1=mem2[205][1] i2=mem2[201][1] q=$abc$97718$new_n20199_
.subckt no2_x1 i0=$abc$97718$new_n20199_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20200_
.subckt no2_x1 i0=mem2[202][1] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n20201_
.subckt no2_x1 i0=mem2[206][1] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n20202_
.subckt no3_x1 i0=$abc$97718$new_n20202_ i1=$abc$97718$new_n20201_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n20203_
.subckt ao22_x2 i0=mem2[207][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20204_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[203][1] i2=$abc$97718$new_n20204_ q=$abc$97718$new_n20205_
.subckt no3_x1 i0=$abc$97718$new_n20205_ i1=$abc$97718$new_n20203_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20206_
.subckt no3_x1 i0=$abc$97718$new_n20206_ i1=$abc$97718$new_n20200_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20207_
.subckt ao22_x2 i0=mem2[223][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20208_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[219][1] i2=$abc$97718$new_n20208_ q=$abc$97718$new_n20209_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][1] i1=mem2[222][1] q=$abc$97718$new_n20210_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20210_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20211_
.subckt ao22_x2 i0=mem2[217][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20212_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[221][1] i2=$abc$97718$new_n20212_ q=$abc$97718$new_n20213_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][1] i1=mem2[220][1] q=$abc$97718$new_n20214_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20214_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20215_
.subckt ao22_x2 i0=$abc$97718$new_n20215_ i1=$abc$97718$new_n20213_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20216_
.subckt ao22_x2 i0=$abc$97718$new_n20209_ i1=$abc$97718$new_n20211_ i2=$abc$97718$new_n20216_ q=$abc$97718$new_n20217_
.subckt no3_x1 i0=$abc$97718$new_n20217_ i1=$abc$97718$new_n20207_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20196_ i1=mem2[239][1] i2=mem2[235][1] q=$abc$97718$new_n20219_
.subckt no2_x1 i0=$abc$97718$new_n20219_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20220_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20197_ i1=mem2[237][1] i2=mem2[233][1] q=$abc$97718$new_n20221_
.subckt no2_x1 i0=$abc$97718$new_n20221_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20222_
.subckt no3_x1 i0=$abc$97718$new_n20222_ i1=$abc$97718$new_n20220_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20223_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][1] i1=mem2[252][1] q=$abc$97718$new_n20224_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20224_ i1=mem2[253][1] i2=mem2[249][1] q=$abc$97718$new_n20225_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][1] i1=mem2[254][1] q=$abc$97718$new_n20226_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20226_ i1=mem2[255][1] i2=mem2[251][1] q=$abc$97718$new_n20227_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20227_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20228_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20225_ i2=$abc$97718$new_n20228_ q=$abc$97718$new_n20229_
.subckt o3_x2 i0=$abc$97718$new_n20229_ i1=$abc$97718$new_n20223_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n20230_
.subckt no2_x1 i0=$abc$97718$new_n20218_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n20231_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][1] i1=mem2[228][1] q=$abc$97718$new_n20232_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[226][1] i1=mem2[230][1] q=$abc$97718$new_n20233_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20233_ i1=mem2[231][1] i2=mem2[227][1] q=$abc$97718$new_n20234_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20232_ i1=mem2[229][1] i2=mem2[225][1] q=$abc$97718$new_n20235_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20235_ i1=$abc$97718$new_n20234_ q=$abc$97718$new_n20236_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][1] i1=mem2[244][1] q=$abc$97718$new_n20237_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20237_ i1=mem2[245][1] i2=mem2[241][1] q=$abc$97718$new_n20238_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][1] i1=mem2[246][1] q=$abc$97718$new_n20239_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20239_ i1=mem2[247][1] i2=mem2[243][1] q=$abc$97718$new_n20240_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20236_ i1=$abc$97718$new_n20240_ i2=$abc$97718$new_n20238_ q=$abc$97718$new_n20241_
.subckt no2_x1 i0=$abc$97718$new_n20241_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n20242_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][1] i1=mem2[196][1] q=$abc$97718$new_n20243_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20243_ i1=mem2[197][1] i2=mem2[193][1] q=$abc$97718$new_n20244_
.subckt no2_x1 i0=$abc$97718$new_n20244_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20245_
.subckt ao22_x2 i0=mem2[195][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20246_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[199][1] i2=$abc$97718$new_n20246_ q=$abc$97718$new_n20247_
.subckt ao22_x2 i0=mem2[198][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20248_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[194][1] i2=$abc$97718$new_n20248_ q=$abc$97718$new_n20249_
.subckt no3_x1 i0=$abc$97718$new_n20249_ i1=$abc$97718$new_n20247_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20250_
.subckt no3_x1 i0=$abc$97718$new_n20250_ i1=$abc$97718$new_n20245_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20251_
.subckt ao22_x2 i0=mem2[214][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20252_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[210][1] i2=$abc$97718$new_n20252_ q=$abc$97718$new_n20253_
.subckt ao22_x2 i0=mem2[211][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20254_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[215][1] i2=$abc$97718$new_n20254_ q=$abc$97718$new_n20255_
.subckt no3_x1 i0=$abc$97718$new_n20255_ i1=$abc$97718$new_n20253_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20256_
.subckt ao22_x2 i0=mem2[209][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20257_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[213][1] i2=$abc$97718$new_n20257_ q=$abc$97718$new_n20258_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][1] i1=mem2[212][1] q=$abc$97718$new_n20259_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20259_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20260_
.subckt no2_x1 i0=$abc$97718$new_n20260_ i1=$abc$97718$new_n20258_ nq=$abc$97718$new_n20261_
.subckt no3_x1 i0=$abc$97718$new_n20261_ i1=$abc$97718$new_n20256_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20262_
.subckt no3_x1 i0=$abc$97718$new_n20262_ i1=$abc$97718$new_n20251_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20263_
.subckt no3_x1 i0=$abc$97718$new_n20263_ i1=$abc$97718$new_n20242_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20264_
.subckt oa22_x2 i0=$abc$97718$new_n20230_ i1=$abc$97718$new_n20231_ i2=$abc$97718$new_n20264_ q=$abc$97718$new_n20265_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[136][1] i1=mem2[140][1] q=$abc$97718$new_n20266_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20266_ i1=mem2[141][1] i2=mem2[137][1] q=$abc$97718$new_n20267_
.subckt no2_x1 i0=$abc$97718$new_n20267_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20268_
.subckt no2_x1 i0=mem2[138][1] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n20269_
.subckt no2_x1 i0=mem2[142][1] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n20270_
.subckt no3_x1 i0=$abc$97718$new_n20270_ i1=$abc$97718$new_n20269_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n20271_
.subckt ao22_x2 i0=mem2[143][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20272_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[139][1] i2=$abc$97718$new_n20272_ q=$abc$97718$new_n20273_
.subckt no3_x1 i0=$abc$97718$new_n20273_ i1=$abc$97718$new_n20271_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20274_
.subckt no3_x1 i0=$abc$97718$new_n20274_ i1=$abc$97718$new_n20268_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20275_
.subckt ao22_x2 i0=mem2[159][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20276_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[155][1] i2=$abc$97718$new_n20276_ q=$abc$97718$new_n20277_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][1] i1=mem2[158][1] q=$abc$97718$new_n20278_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20278_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20279_
.subckt ao22_x2 i0=mem2[153][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20280_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[157][1] i2=$abc$97718$new_n20280_ q=$abc$97718$new_n20281_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][1] i1=mem2[156][1] q=$abc$97718$new_n20282_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20282_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20283_
.subckt ao22_x2 i0=$abc$97718$new_n20283_ i1=$abc$97718$new_n20281_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20284_
.subckt ao22_x2 i0=$abc$97718$new_n20277_ i1=$abc$97718$new_n20279_ i2=$abc$97718$new_n20284_ q=$abc$97718$new_n20285_
.subckt no3_x1 i0=$abc$97718$new_n20285_ i1=$abc$97718$new_n20275_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20286_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][1] i1=mem2[188][1] q=$abc$97718$new_n20287_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20287_ i1=mem2[189][1] i2=mem2[185][1] q=$abc$97718$new_n20288_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][1] i1=mem2[190][1] q=$abc$97718$new_n20289_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20289_ i1=mem2[191][1] i2=mem2[187][1] q=$abc$97718$new_n20290_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][1] i1=mem2[174][1] q=$abc$97718$new_n20291_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20291_ i1=mem2[175][1] i2=mem2[171][1] q=$abc$97718$new_n20292_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][1] i1=mem2[172][1] q=$abc$97718$new_n20293_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20293_ i1=mem2[173][1] i2=mem2[169][1] q=$abc$97718$new_n20294_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20294_ i1=$abc$97718$new_n20292_ q=$abc$97718$new_n20295_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20295_ i1=$abc$97718$new_n20290_ i2=$abc$97718$new_n20288_ q=$abc$97718$new_n20296_
.subckt no2_x1 i0=$abc$97718$new_n20296_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n20297_
.subckt no3_x1 i0=$abc$97718$new_n20297_ i1=$abc$97718$new_n20286_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n20298_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[128][1] i1=mem2[129][1] q=$abc$97718$new_n20299_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20299_ i1=mem2[133][1] i2=mem2[132][1] q=$abc$97718$new_n20300_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[130][1] i1=mem2[131][1] q=$abc$97718$new_n20301_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20301_ i1=mem2[135][1] i2=mem2[134][1] q=$abc$97718$new_n20302_
.subckt o2_x2 i0=mem2[146][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n20303_
.subckt ao22_x2 i0=mem2[150][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20304_
.subckt ao22_x2 i0=mem2[147][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20305_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[151][1] i2=$abc$97718$new_n20305_ q=$abc$97718$new_n20306_
.subckt oa22_x2 i0=$abc$97718$new_n20304_ i1=$abc$97718$new_n20303_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20307_
.subckt ao22_x2 i0=mem2[145][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20308_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[149][1] i2=$abc$97718$new_n20308_ q=$abc$97718$new_n20309_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][1] i1=mem2[148][1] q=$abc$97718$new_n20310_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20310_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20311_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[162][1] i1=mem2[166][1] q=$abc$97718$new_n20312_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][1] i1=mem2[164][1] q=$abc$97718$new_n20313_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20312_ i1=mem2[167][1] i2=mem2[163][1] q=$abc$97718$new_n20314_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20313_ i1=mem2[165][1] i2=mem2[161][1] q=$abc$97718$new_n20315_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20315_ i1=$abc$97718$new_n20314_ q=$abc$97718$new_n20316_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][1] i1=mem2[180][1] q=$abc$97718$new_n20317_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20317_ i1=mem2[181][1] i2=mem2[177][1] q=$abc$97718$new_n20318_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[178][1] i1=mem2[182][1] q=$abc$97718$new_n20319_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20319_ i1=mem2[183][1] i2=mem2[179][1] q=$abc$97718$new_n20320_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20316_ i1=$abc$97718$new_n20320_ i2=$abc$97718$new_n20318_ q=$abc$97718$new_n20321_
.subckt no2_x1 i0=$abc$97718$new_n20321_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n20322_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20302_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n20323_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20300_ i2=$abc$97718$new_n20323_ q=$abc$97718$new_n20324_
.subckt ao22_x2 i0=$abc$97718$new_n20311_ i1=$abc$97718$new_n20309_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20325_
.subckt ao22_x2 i0=$abc$97718$new_n20306_ i1=$abc$97718$new_n20307_ i2=$abc$97718$new_n20325_ q=$abc$97718$new_n20326_
.subckt no3_x1 i0=$abc$97718$new_n20326_ i1=$abc$97718$new_n20324_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20327_
.subckt no3_x1 i0=$abc$97718$new_n20327_ i1=$abc$97718$new_n20322_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20328_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][1] i1=mem2[12][1] q=$abc$97718$new_n20329_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20329_ i1=mem2[13][1] i2=mem2[9][1] q=$abc$97718$new_n20330_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][1] i1=mem2[46][1] q=$abc$97718$new_n20331_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][1] i1=mem2[44][1] q=$abc$97718$new_n20332_
.subckt no2_x1 i0=$abc$97718$new_n20330_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20333_
.subckt no2_x1 i0=mem2[10][1] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n20334_
.subckt no2_x1 i0=mem2[14][1] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n20335_
.subckt no3_x1 i0=$abc$97718$new_n20335_ i1=$abc$97718$new_n20334_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n20336_
.subckt ao22_x2 i0=mem2[15][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20337_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[11][1] i2=$abc$97718$new_n20337_ q=$abc$97718$new_n20338_
.subckt no3_x1 i0=$abc$97718$new_n20338_ i1=$abc$97718$new_n20336_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20339_
.subckt no3_x1 i0=$abc$97718$new_n20339_ i1=$abc$97718$new_n20333_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20340_
.subckt ao22_x2 i0=mem2[31][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20341_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[27][1] i2=$abc$97718$new_n20341_ q=$abc$97718$new_n20342_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][1] i1=mem2[30][1] q=$abc$97718$new_n20343_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20343_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20344_
.subckt ao22_x2 i0=mem2[25][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20345_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[29][1] i2=$abc$97718$new_n20345_ q=$abc$97718$new_n20346_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][1] i1=mem2[28][1] q=$abc$97718$new_n20347_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20347_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20348_
.subckt ao22_x2 i0=$abc$97718$new_n20348_ i1=$abc$97718$new_n20346_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20349_
.subckt ao22_x2 i0=$abc$97718$new_n20342_ i1=$abc$97718$new_n20344_ i2=$abc$97718$new_n20349_ q=$abc$97718$new_n20350_
.subckt no3_x1 i0=$abc$97718$new_n20350_ i1=$abc$97718$new_n20340_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20351_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20331_ i1=mem2[47][1] i2=mem2[43][1] q=$abc$97718$new_n20352_
.subckt no2_x1 i0=$abc$97718$new_n20352_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20353_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20332_ i1=mem2[45][1] i2=mem2[41][1] q=$abc$97718$new_n20354_
.subckt no2_x1 i0=$abc$97718$new_n20354_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20355_
.subckt no3_x1 i0=$abc$97718$new_n20355_ i1=$abc$97718$new_n20353_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20356_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][1] i1=mem2[60][1] q=$abc$97718$new_n20357_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20357_ i1=mem2[61][1] i2=mem2[57][1] q=$abc$97718$new_n20358_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][1] i1=mem2[62][1] q=$abc$97718$new_n20359_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20359_ i1=mem2[63][1] i2=mem2[59][1] q=$abc$97718$new_n20360_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20360_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20361_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20358_ i2=$abc$97718$new_n20361_ q=$abc$97718$new_n20362_
.subckt no3_x1 i0=$abc$97718$new_n20362_ i1=$abc$97718$new_n20356_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n20363_
.subckt o3_x2 i0=$abc$97718$new_n20363_ i1=$abc$97718$new_n20351_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20364_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][1] i1=mem2[36][1] q=$abc$97718$new_n20365_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][1] i1=mem2[38][1] q=$abc$97718$new_n20366_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20366_ i1=mem2[39][1] i2=mem2[35][1] q=$abc$97718$new_n20367_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20365_ i1=mem2[37][1] i2=mem2[33][1] q=$abc$97718$new_n20368_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20368_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n20369_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20367_ i2=$abc$97718$new_n20369_ q=$abc$97718$new_n20370_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][1] i1=mem2[52][1] q=$abc$97718$new_n20371_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20371_ i1=mem2[53][1] i2=mem2[49][1] q=$abc$97718$new_n20372_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][1] i1=mem2[54][1] q=$abc$97718$new_n20373_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20373_ i1=mem2[55][1] i2=mem2[51][1] q=$abc$97718$new_n20374_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20374_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20375_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20372_ i2=$abc$97718$new_n20375_ q=$abc$97718$new_n20376_
.subckt no3_x1 i0=$abc$97718$new_n20376_ i1=$abc$97718$new_n20370_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n20377_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][1] i1=mem2[4][1] q=$abc$97718$new_n20378_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20378_ i1=mem2[5][1] i2=mem2[1][1] q=$abc$97718$new_n20379_
.subckt no2_x1 i0=$abc$97718$new_n20379_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20380_
.subckt ao22_x2 i0=mem2[3][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20381_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[7][1] i2=$abc$97718$new_n20381_ q=$abc$97718$new_n20382_
.subckt ao22_x2 i0=mem2[6][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20383_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[2][1] i2=$abc$97718$new_n20383_ q=$abc$97718$new_n20384_
.subckt no3_x1 i0=$abc$97718$new_n20384_ i1=$abc$97718$new_n20382_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20385_
.subckt no3_x1 i0=$abc$97718$new_n20385_ i1=$abc$97718$new_n20380_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20386_
.subckt ao22_x2 i0=mem2[22][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20387_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[18][1] i2=$abc$97718$new_n20387_ q=$abc$97718$new_n20388_
.subckt ao22_x2 i0=mem2[19][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20389_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[23][1] i2=$abc$97718$new_n20389_ q=$abc$97718$new_n20390_
.subckt no3_x1 i0=$abc$97718$new_n20390_ i1=$abc$97718$new_n20388_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n20391_
.subckt ao22_x2 i0=mem2[17][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20392_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[21][1] i2=$abc$97718$new_n20392_ q=$abc$97718$new_n20393_
.subckt no2_x1 i0=mem2[16][1] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n20394_
.subckt no2_x1 i0=mem2[20][1] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n20395_
.subckt no3_x1 i0=$abc$97718$new_n20395_ i1=$abc$97718$new_n20394_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n20396_
.subckt no3_x1 i0=$abc$97718$new_n20396_ i1=$abc$97718$new_n20393_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20397_
.subckt no3_x1 i0=$abc$97718$new_n20397_ i1=$abc$97718$new_n20391_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20398_
.subckt no3_x1 i0=$abc$97718$new_n20398_ i1=$abc$97718$new_n20386_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20399_
.subckt o3_x2 i0=$abc$97718$new_n20399_ i1=$abc$97718$new_n20377_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20400_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[82][1] i1=mem2[83][1] q=$abc$97718$new_n20401_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20401_ i1=mem2[87][1] i2=mem2[86][1] q=$abc$97718$new_n20402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[90][1] i1=mem2[91][1] q=$abc$97718$new_n20403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20403_ i1=mem2[95][1] i2=mem2[94][1] q=$abc$97718$new_n20404_
.subckt ao22_x2 i0=$abc$97718$new_n20402_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20405_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20404_ i2=$abc$97718$new_n20405_ q=$abc$97718$new_n20406_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][1] i1=mem2[84][1] q=$abc$97718$new_n20407_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20407_ i1=mem2[85][1] i2=mem2[81][1] q=$abc$97718$new_n20408_
.subckt no2_x1 i0=$abc$97718$new_n20408_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20409_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][1] i1=mem2[92][1] q=$abc$97718$new_n20410_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20410_ i1=mem2[93][1] i2=mem2[89][1] q=$abc$97718$new_n20411_
.subckt no2_x1 i0=$abc$97718$new_n20411_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n20412_
.subckt no3_x1 i0=$abc$97718$new_n20412_ i1=$abc$97718$new_n20409_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20413_
.subckt no3_x1 i0=$abc$97718$new_n20413_ i1=$abc$97718$new_n20406_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20414_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][1] i1=mem2[68][1] q=$abc$97718$new_n20415_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20415_ i1=mem2[69][1] i2=mem2[65][1] q=$abc$97718$new_n20416_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[72][1] i1=mem2[76][1] q=$abc$97718$new_n20417_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20417_ i1=mem2[77][1] i2=mem2[73][1] q=$abc$97718$new_n20418_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][1] i1=mem2[70][1] q=$abc$97718$new_n20419_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20419_ i1=mem2[71][1] i2=mem2[67][1] q=$abc$97718$new_n20420_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[74][1] i1=mem2[78][1] q=$abc$97718$new_n20421_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20421_ i1=mem2[79][1] i2=mem2[75][1] q=$abc$97718$new_n20422_
.subckt ao22_x2 i0=$abc$97718$new_n20420_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20423_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20422_ i2=$abc$97718$new_n20423_ q=$abc$97718$new_n20424_
.subckt ao22_x2 i0=$abc$97718$new_n20416_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20425_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20418_ i2=$abc$97718$new_n20425_ q=$abc$97718$new_n20426_
.subckt no3_x1 i0=$abc$97718$new_n20426_ i1=$abc$97718$new_n20424_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20427_
.subckt no2_x1 i0=$abc$97718$new_n20427_ i1=$abc$97718$new_n20414_ nq=$abc$97718$new_n20428_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][1] i1=mem2[100][1] q=$abc$97718$new_n20429_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20429_ i1=mem2[101][1] i2=mem2[97][1] q=$abc$97718$new_n20430_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[98][1] i1=mem2[102][1] q=$abc$97718$new_n20431_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[99][1] i1=mem2[103][1] q=$abc$97718$new_n20432_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20430_ i1=$abc$97718$new_n20432_ i2=$abc$97718$new_n20431_ q=$abc$97718$new_n20433_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][1] i1=mem2[108][1] q=$abc$97718$new_n20434_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20434_ i1=mem2[109][1] i2=mem2[105][1] q=$abc$97718$new_n20435_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[106][1] i1=mem2[110][1] q=$abc$97718$new_n20436_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20436_ i1=mem2[111][1] i2=mem2[107][1] q=$abc$97718$new_n20437_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20433_ i1=$abc$97718$new_n20437_ i2=$abc$97718$new_n20435_ q=$abc$97718$new_n20438_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][1] i1=mem2[116][1] q=$abc$97718$new_n20439_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20439_ i1=mem2[117][1] i2=mem2[113][1] q=$abc$97718$new_n20440_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][1] i1=mem2[118][1] q=$abc$97718$new_n20441_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[115][1] i1=mem2[119][1] q=$abc$97718$new_n20442_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20440_ i1=$abc$97718$new_n20442_ i2=$abc$97718$new_n20441_ q=$abc$97718$new_n20443_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][1] i1=mem2[124][1] q=$abc$97718$new_n20444_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20444_ i1=mem2[125][1] i2=mem2[121][1] q=$abc$97718$new_n20445_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][1] i1=mem2[126][1] q=$abc$97718$new_n20446_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20446_ i1=mem2[127][1] i2=mem2[123][1] q=$abc$97718$new_n20447_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20447_ i1=$abc$97718$new_n20445_ q=$abc$97718$new_n20448_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20438_ i1=$abc$97718$new_n20448_ i2=$abc$97718$new_n20443_ q=$abc$97718$new_n20449_
.subckt no3_x1 i0=$abc$97718$new_n20328_ i1=$abc$97718$new_n20298_ i2=$abc$97718$new_n16511_ nq=$abc$97718$new_n20450_
.subckt a3_x2 i0=$abc$97718$new_n20400_ i1=$abc$97718$new_n20364_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n20451_
.subckt no3_x1 i0=$abc$97718$new_n20451_ i1=$abc$97718$new_n20450_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n20452_
.subckt mx2_x2 cmd=$abc$97718$new_n16509_ i0=$abc$97718$new_n20449_ i1=$abc$97718$new_n20428_ q=$abc$97718$new_n20453_
.subckt ao22_x2 i0=$abc$97718$new_n20453_ i1=$\mem0$rdreg[0]$q[7] i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n20454_
.subckt ao22_x2 i0=$abc$97718$new_n16511_ i1=$abc$97718$new_n20265_ i2=$abc$97718$new_n20454_ q=$abc$97718$new_n20455_
.subckt ao22_x2 i0=$abc$97718$new_n20455_ i1=$abc$97718$new_n20452_ i2=$abc$97718$new_n16512_ q=dato[17]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[224][2] i1=mem2[225][2] q=$abc$97718$new_n20457_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20457_ i1=mem2[229][2] i2=mem2[228][2] q=$abc$97718$new_n20458_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[226][2] i1=mem2[227][2] q=$abc$97718$new_n20459_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20459_ i1=mem2[231][2] i2=mem2[230][2] q=$abc$97718$new_n20460_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][2] i1=mem2[244][2] q=$abc$97718$new_n20461_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20461_ i1=mem2[245][2] i2=mem2[241][2] q=$abc$97718$new_n20462_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][2] i1=mem2[246][2] q=$abc$97718$new_n20463_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20463_ i1=mem2[247][2] i2=mem2[243][2] q=$abc$97718$new_n20464_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][2] i1=mem2[164][2] q=$abc$97718$new_n20465_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20465_ i1=mem2[165][2] i2=mem2[161][2] q=$abc$97718$new_n20466_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[162][2] i1=mem2[166][2] q=$abc$97718$new_n20467_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20467_ i1=mem2[167][2] i2=mem2[163][2] q=$abc$97718$new_n20468_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[178][2] i1=mem2[182][2] q=$abc$97718$new_n20469_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][2] i1=mem2[180][2] q=$abc$97718$new_n20470_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][2] i1=mem2[62][2] q=$abc$97718$new_n20471_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][2] i1=mem2[60][2] q=$abc$97718$new_n20472_
.subckt ao22_x2 i0=mem2[51][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20473_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[55][2] i2=$abc$97718$new_n20473_ q=$abc$97718$new_n20474_
.subckt ao22_x2 i0=mem2[54][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20475_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[50][2] i2=$abc$97718$new_n20475_ q=$abc$97718$new_n20476_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][2] i1=mem2[52][2] q=$abc$97718$new_n20477_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][2] i1=mem2[46][2] q=$abc$97718$new_n20478_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][2] i1=mem2[44][2] q=$abc$97718$new_n20479_
.subckt ao22_x2 i0=mem2[35][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20480_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[39][2] i2=$abc$97718$new_n20480_ q=$abc$97718$new_n20481_
.subckt ao22_x2 i0=mem2[38][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20482_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[34][2] i2=$abc$97718$new_n20482_ q=$abc$97718$new_n20483_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][2] i1=mem2[36][2] q=$abc$97718$new_n20484_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[98][2] i1=mem2[102][2] q=$abc$97718$new_n20485_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][2] i1=mem2[100][2] q=$abc$97718$new_n20486_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20486_ i1=mem2[101][2] i2=mem2[97][2] q=$abc$97718$new_n20487_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20485_ i1=mem2[103][2] i2=mem2[99][2] q=$abc$97718$new_n20488_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20488_ i1=$abc$97718$new_n20487_ q=$abc$97718$new_n20489_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][2] i1=mem2[108][2] q=$abc$97718$new_n20490_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20490_ i1=mem2[109][2] i2=mem2[105][2] q=$abc$97718$new_n20491_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[106][2] i1=mem2[110][2] q=$abc$97718$new_n20492_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20492_ i1=mem2[111][2] i2=mem2[107][2] q=$abc$97718$new_n20493_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20493_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20494_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20491_ i2=$abc$97718$new_n20494_ q=$abc$97718$new_n20495_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20489_ i2=$abc$97718$new_n20495_ q=$abc$97718$new_n20496_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[120][2] i1=mem2[121][2] q=$abc$97718$new_n20497_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20497_ i1=mem2[125][2] i2=mem2[124][2] q=$abc$97718$new_n20498_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[122][2] i1=mem2[123][2] q=$abc$97718$new_n20499_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20499_ i1=mem2[127][2] i2=mem2[126][2] q=$abc$97718$new_n20500_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][2] i1=mem2[118][2] q=$abc$97718$new_n20501_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20501_ i1=mem2[119][2] i2=mem2[115][2] q=$abc$97718$new_n20502_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][2] i1=mem2[116][2] q=$abc$97718$new_n20503_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20503_ i1=mem2[117][2] i2=mem2[113][2] q=$abc$97718$new_n20504_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20504_ i1=$abc$97718$new_n20502_ q=$abc$97718$new_n20505_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20505_ i1=$abc$97718$new_n20500_ i2=$abc$97718$new_n20498_ q=$abc$97718$new_n20506_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][2] i1=mem2[220][2] q=$abc$97718$new_n20507_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20507_ i1=mem2[221][2] i2=mem2[217][2] q=$abc$97718$new_n20508_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][2] i1=mem2[222][2] q=$abc$97718$new_n20509_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20509_ i1=mem2[223][2] i2=mem2[219][2] q=$abc$97718$new_n20510_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[194][2] i1=mem2[198][2] q=$abc$97718$new_n20511_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20511_ i1=mem2[199][2] i2=mem2[195][2] q=$abc$97718$new_n20512_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][2] i1=mem2[196][2] q=$abc$97718$new_n20513_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20513_ i1=mem2[197][2] i2=mem2[193][2] q=$abc$97718$new_n20514_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][2] i1=mem2[206][2] q=$abc$97718$new_n20515_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20515_ i1=mem2[207][2] i2=mem2[203][2] q=$abc$97718$new_n20516_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][2] i1=mem2[204][2] q=$abc$97718$new_n20517_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20517_ i1=mem2[205][2] i2=mem2[201][2] q=$abc$97718$new_n20518_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][2] i1=mem2[214][2] q=$abc$97718$new_n20519_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20519_ i1=mem2[215][2] i2=mem2[211][2] q=$abc$97718$new_n20520_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][2] i1=mem2[212][2] q=$abc$97718$new_n20521_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20521_ i1=mem2[213][2] i2=mem2[209][2] q=$abc$97718$new_n20522_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20522_ i1=$abc$97718$new_n20520_ q=$abc$97718$new_n20523_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20523_ i1=$abc$97718$new_n20510_ i2=$abc$97718$new_n20508_ q=$abc$97718$new_n20524_
.subckt no2_x1 i0=$abc$97718$new_n20524_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n20525_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20516_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20526_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20518_ i2=$abc$97718$new_n20526_ q=$abc$97718$new_n20527_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20514_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20528_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20512_ i2=$abc$97718$new_n20528_ q=$abc$97718$new_n20529_
.subckt no3_x1 i0=$abc$97718$new_n20529_ i1=$abc$97718$new_n20527_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20530_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[136][2] i1=mem2[137][2] q=$abc$97718$new_n20531_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20531_ i1=mem2[141][2] i2=mem2[140][2] q=$abc$97718$new_n20532_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[138][2] i1=mem2[139][2] q=$abc$97718$new_n20533_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20533_ i1=mem2[143][2] i2=mem2[142][2] q=$abc$97718$new_n20534_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[144][2] i1=mem2[145][2] q=$abc$97718$new_n20535_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20535_ i1=mem2[149][2] i2=mem2[148][2] q=$abc$97718$new_n20536_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[146][2] i1=mem2[147][2] q=$abc$97718$new_n20537_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20537_ i1=mem2[151][2] i2=mem2[150][2] q=$abc$97718$new_n20538_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][2] i1=mem2[12][2] q=$abc$97718$new_n20539_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20539_ i1=mem2[13][2] i2=mem2[9][2] q=$abc$97718$new_n20540_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][2] i1=mem2[4][2] q=$abc$97718$new_n20541_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20541_ i1=mem2[5][2] i2=mem2[1][2] q=$abc$97718$new_n20542_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[10][2] i1=mem2[14][2] q=$abc$97718$new_n20543_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20543_ i1=mem2[15][2] i2=mem2[11][2] q=$abc$97718$new_n20544_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[3][2] i1=mem2[7][2] q=$abc$97718$new_n20545_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20545_ i1=mem2[6][2] i2=mem2[2][2] q=$abc$97718$new_n20546_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20546_ i1=$abc$97718$new_n20544_ q=$abc$97718$new_n20547_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][2] i1=mem2[30][2] q=$abc$97718$new_n20548_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20548_ i1=mem2[31][2] i2=mem2[27][2] q=$abc$97718$new_n20549_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][2] i1=mem2[22][2] q=$abc$97718$new_n20550_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20550_ i1=mem2[23][2] i2=mem2[19][2] q=$abc$97718$new_n20551_
.subckt ao22_x2 i0=$abc$97718$new_n20551_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20552_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20549_ i2=$abc$97718$new_n20552_ q=$abc$97718$new_n20553_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][2] i1=mem2[20][2] q=$abc$97718$new_n20554_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20554_ i1=mem2[21][2] i2=mem2[17][2] q=$abc$97718$new_n20555_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][2] i1=mem2[28][2] q=$abc$97718$new_n20556_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20556_ i1=mem2[29][2] i2=mem2[25][2] q=$abc$97718$new_n20557_
.subckt ao22_x2 i0=$abc$97718$new_n20557_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20558_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20555_ i2=$abc$97718$new_n20558_ q=$abc$97718$new_n20559_
.subckt no3_x1 i0=$abc$97718$new_n20559_ i1=$abc$97718$new_n20553_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20560_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n20547_ i1=$abc$97718$new_n20542_ i2=$abc$97718$new_n20540_ q=$abc$97718$new_n20561_
.subckt no2_x1 i0=$abc$97718$new_n20561_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20562_
.subckt o2_x2 i0=$abc$97718$new_n20562_ i1=$abc$97718$new_n20560_ q=$abc$97718$new_n20563_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][2] i1=mem2[68][2] q=$abc$97718$new_n20564_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20564_ i1=mem2[69][2] i2=mem2[65][2] q=$abc$97718$new_n20565_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][2] i1=mem2[70][2] q=$abc$97718$new_n20566_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20566_ i1=mem2[71][2] i2=mem2[67][2] q=$abc$97718$new_n20567_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20567_ i1=$abc$97718$new_n20565_ q=$abc$97718$new_n20568_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[72][2] i1=mem2[76][2] q=$abc$97718$new_n20569_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20569_ i1=mem2[77][2] i2=mem2[73][2] q=$abc$97718$new_n20570_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[74][2] i1=mem2[78][2] q=$abc$97718$new_n20571_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20571_ i1=mem2[79][2] i2=mem2[75][2] q=$abc$97718$new_n20572_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20568_ i1=$abc$97718$new_n20572_ i2=$abc$97718$new_n20570_ q=$abc$97718$new_n20573_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][2] i1=mem2[92][2] q=$abc$97718$new_n20574_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20574_ i1=mem2[93][2] i2=mem2[89][2] q=$abc$97718$new_n20575_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[90][2] i1=mem2[94][2] q=$abc$97718$new_n20576_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20576_ i1=mem2[95][2] i2=mem2[91][2] q=$abc$97718$new_n20577_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][2] i1=mem2[86][2] q=$abc$97718$new_n20578_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20578_ i1=mem2[87][2] i2=mem2[83][2] q=$abc$97718$new_n20579_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][2] i1=mem2[84][2] q=$abc$97718$new_n20580_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20580_ i1=mem2[85][2] i2=mem2[81][2] q=$abc$97718$new_n20581_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20581_ i1=$abc$97718$new_n20579_ q=$abc$97718$new_n20582_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20582_ i1=$abc$97718$new_n20577_ i2=$abc$97718$new_n20575_ q=$abc$97718$new_n20583_
.subckt no3_x1 i0=$abc$97718$new_n20530_ i1=$abc$97718$new_n20525_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20584_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20460_ i1=$abc$97718$new_n20458_ q=$abc$97718$new_n20585_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][2] i1=mem2[238][2] q=$abc$97718$new_n20586_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20586_ i1=mem2[239][2] i2=mem2[235][2] q=$abc$97718$new_n20587_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][2] i1=mem2[236][2] q=$abc$97718$new_n20588_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20588_ i1=mem2[237][2] i2=mem2[233][2] q=$abc$97718$new_n20589_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n20585_ i1=$abc$97718$new_n20589_ i2=$abc$97718$new_n20587_ q=$abc$97718$new_n20590_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20464_ i1=$abc$97718$new_n20462_ q=$abc$97718$new_n20591_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][2] i1=mem2[252][2] q=$abc$97718$new_n20592_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20592_ i1=mem2[253][2] i2=mem2[249][2] q=$abc$97718$new_n20593_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][2] i1=mem2[254][2] q=$abc$97718$new_n20594_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20594_ i1=mem2[255][2] i2=mem2[251][2] q=$abc$97718$new_n20595_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20595_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20596_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20593_ i2=$abc$97718$new_n20596_ q=$abc$97718$new_n20597_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20591_ i2=$abc$97718$new_n20597_ q=$abc$97718$new_n20598_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n20590_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n20599_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n20598_ i2=$abc$97718$new_n20599_ q=$abc$97718$new_n20600_
.subckt no2_x1 i0=$abc$97718$new_n20600_ i1=$abc$97718$new_n20584_ nq=$abc$97718$new_n20601_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][2] i1=mem2[172][2] q=$abc$97718$new_n20602_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20602_ i1=mem2[173][2] i2=mem2[169][2] q=$abc$97718$new_n20603_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][2] i1=mem2[174][2] q=$abc$97718$new_n20604_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20604_ i1=mem2[175][2] i2=mem2[171][2] q=$abc$97718$new_n20605_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20605_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20606_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20603_ i2=$abc$97718$new_n20606_ q=$abc$97718$new_n20607_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20468_ i1=$abc$97718$new_n20466_ q=$abc$97718$new_n20608_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20608_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20609_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20469_ i1=mem2[183][2] i2=mem2[179][2] q=$abc$97718$new_n20610_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20470_ i1=mem2[181][2] i2=mem2[177][2] q=$abc$97718$new_n20611_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20611_ i1=$abc$97718$new_n20610_ q=$abc$97718$new_n20612_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][2] i1=mem2[188][2] q=$abc$97718$new_n20613_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20613_ i1=mem2[189][2] i2=mem2[185][2] q=$abc$97718$new_n20614_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][2] i1=mem2[190][2] q=$abc$97718$new_n20615_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20615_ i1=mem2[191][2] i2=mem2[187][2] q=$abc$97718$new_n20616_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20616_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20617_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20614_ i2=$abc$97718$new_n20617_ q=$abc$97718$new_n20618_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20612_ i2=$abc$97718$new_n20618_ q=$abc$97718$new_n20619_
.subckt ao22_x2 i0=$abc$97718$new_n20609_ i1=$abc$97718$new_n20607_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n20620_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n20619_ i2=$abc$97718$new_n20620_ q=$abc$97718$new_n20621_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][2] i1=mem2[158][2] q=$abc$97718$new_n20622_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20622_ i1=mem2[159][2] i2=mem2[155][2] q=$abc$97718$new_n20623_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][2] i1=mem2[156][2] q=$abc$97718$new_n20624_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20624_ i1=mem2[157][2] i2=mem2[153][2] q=$abc$97718$new_n20625_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20538_ i1=$abc$97718$new_n20536_ q=$abc$97718$new_n20626_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n20626_ i1=$abc$97718$new_n20625_ i2=$abc$97718$new_n20623_ q=$abc$97718$new_n20627_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[130][2] i1=mem2[134][2] q=$abc$97718$new_n20628_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20628_ i1=mem2[135][2] i2=mem2[131][2] q=$abc$97718$new_n20629_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[128][2] i1=mem2[132][2] q=$abc$97718$new_n20630_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20630_ i1=mem2[133][2] i2=mem2[129][2] q=$abc$97718$new_n20631_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20631_ i1=$abc$97718$new_n20629_ q=$abc$97718$new_n20632_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20632_ i1=$abc$97718$new_n20534_ i2=$abc$97718$new_n20532_ q=$abc$97718$new_n20633_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n20633_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n20634_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n20627_ i2=$abc$97718$new_n20634_ q=$abc$97718$new_n20635_
.subckt no2_x1 i0=$abc$97718$new_n20635_ i1=$abc$97718$new_n20621_ nq=$abc$97718$new_n20636_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20472_ i1=mem2[61][2] i2=mem2[57][2] q=$abc$97718$new_n20637_
.subckt na2_x1 i0=$abc$97718$new_n20637_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20638_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20471_ i1=mem2[63][2] i2=mem2[59][2] q=$abc$97718$new_n20639_
.subckt na2_x1 i0=$abc$97718$new_n20639_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20640_
.subckt a3_x2 i0=$abc$97718$new_n20640_ i1=$abc$97718$new_n20638_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20641_
.subckt ao22_x2 i0=$abc$97718$new_n20476_ i1=$abc$97718$new_n20474_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20642_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20477_ i1=mem2[53][2] i2=mem2[49][2] q=$abc$97718$new_n20643_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20643_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20644_
.subckt no2_x1 i0=$abc$97718$new_n20644_ i1=$abc$97718$new_n20642_ nq=$abc$97718$new_n20645_
.subckt no3_x1 i0=$abc$97718$new_n20645_ i1=$abc$97718$new_n20641_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20646_
.subckt ao22_x2 i0=$abc$97718$new_n20483_ i1=$abc$97718$new_n20481_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20647_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20484_ i1=mem2[37][2] i2=mem2[33][2] q=$abc$97718$new_n20648_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20648_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20649_
.subckt no2_x1 i0=$abc$97718$new_n20649_ i1=$abc$97718$new_n20647_ nq=$abc$97718$new_n20650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20478_ i1=mem2[47][2] i2=mem2[43][2] q=$abc$97718$new_n20651_
.subckt na2_x1 i0=$abc$97718$new_n20651_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20652_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20479_ i1=mem2[45][2] i2=mem2[41][2] q=$abc$97718$new_n20653_
.subckt na2_x1 i0=$abc$97718$new_n20653_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20654_
.subckt a3_x2 i0=$abc$97718$new_n20654_ i1=$abc$97718$new_n20652_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20655_
.subckt no3_x1 i0=$abc$97718$new_n20655_ i1=$abc$97718$new_n20650_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20656_
.subckt no2_x1 i0=$abc$97718$new_n20656_ i1=$abc$97718$new_n20646_ nq=$abc$97718$new_n20657_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n20583_ i1=$abc$97718$new_n20573_ q=$abc$97718$new_n20658_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20658_ i1=$abc$97718$new_n20506_ i2=$abc$97718$new_n20496_ q=$abc$97718$new_n20659_
.subckt inv_x1 i=$abc$97718$new_n20659_ nq=$abc$97718$new_n20660_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$\mem0$rdreg[0]$q[5] i0=$abc$97718$new_n20660_ i1=$abc$97718$new_n20657_ i2=$abc$97718$new_n20563_ q=$abc$97718$new_n20661_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n20661_ i1=$abc$97718$new_n20636_ i2=$abc$97718$new_n20601_ q=$abc$97718$new_n20662_
.subckt no2_x1 i0=$abc$97718$new_n20662_ i1=rst nq=dato[18]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][3] i1=mem2[164][3] q=$abc$97718$new_n20664_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20664_ i1=mem2[165][3] i2=mem2[161][3] q=$abc$97718$new_n20665_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][3] i1=mem2[172][3] q=$abc$97718$new_n20666_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20666_ i1=mem2[173][3] i2=mem2[169][3] q=$abc$97718$new_n20667_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20667_ i1=$abc$97718$new_n20665_ q=$abc$97718$new_n20668_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][3] i1=mem2[174][3] q=$abc$97718$new_n20669_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20669_ i1=mem2[175][3] i2=mem2[171][3] q=$abc$97718$new_n20670_
.subckt o2_x2 i0=mem2[162][3] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n20671_
.subckt ao22_x2 i0=mem2[166][3] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20672_
.subckt ao22_x2 i0=mem2[163][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20673_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[167][3] i2=$abc$97718$new_n20673_ q=$abc$97718$new_n20674_
.subckt oa22_x2 i0=$abc$97718$new_n20671_ i1=$abc$97718$new_n20672_ i2=$abc$97718$new_n20674_ q=$abc$97718$new_n20675_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n20668_ i1=$abc$97718$new_n20675_ i2=$abc$97718$new_n20670_ q=$abc$97718$new_n20676_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[178][3] i1=mem2[182][3] q=$abc$97718$new_n20677_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20677_ i1=mem2[183][3] i2=mem2[179][3] q=$abc$97718$new_n20678_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][3] i1=mem2[190][3] q=$abc$97718$new_n20679_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20679_ i1=mem2[191][3] i2=mem2[187][3] q=$abc$97718$new_n20680_
.subckt oa22_x2 i0=$abc$97718$new_n20680_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20681_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20678_ i2=$abc$97718$new_n20681_ q=$abc$97718$new_n20682_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][3] i1=mem2[180][3] q=$abc$97718$new_n20683_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20683_ i1=mem2[181][3] i2=mem2[177][3] q=$abc$97718$new_n20684_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][3] i1=mem2[188][3] q=$abc$97718$new_n20685_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20685_ i1=mem2[189][3] i2=mem2[185][3] q=$abc$97718$new_n20686_
.subckt oa22_x2 i0=$abc$97718$new_n20686_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20687_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20684_ i2=$abc$97718$new_n20687_ q=$abc$97718$new_n20688_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][3] i1=mem2[254][3] q=$abc$97718$new_n20689_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][3] i1=mem2[252][3] q=$abc$97718$new_n20690_
.subckt ao22_x2 i0=mem2[243][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20691_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[247][3] i2=$abc$97718$new_n20691_ q=$abc$97718$new_n20692_
.subckt o2_x2 i0=mem2[242][3] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n20693_
.subckt ao22_x2 i0=mem2[246][3] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20694_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][3] i1=mem2[244][3] q=$abc$97718$new_n20695_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][3] i1=mem2[236][3] q=$abc$97718$new_n20696_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20696_ i1=mem2[237][3] i2=mem2[233][3] q=$abc$97718$new_n20697_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][3] i1=mem2[238][3] q=$abc$97718$new_n20698_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20698_ i1=mem2[239][3] i2=mem2[235][3] q=$abc$97718$new_n20699_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][3] i1=mem2[228][3] q=$abc$97718$new_n20700_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20700_ i1=mem2[229][3] i2=mem2[225][3] q=$abc$97718$new_n20701_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[227][3] i1=mem2[231][3] q=$abc$97718$new_n20702_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20702_ i1=mem2[230][3] i2=mem2[226][3] q=$abc$97718$new_n20703_
.subckt na3_x1 i0=$abc$97718$new_n20688_ i1=$abc$97718$new_n20682_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20704_
.subckt na2_x1 i0=$abc$97718$new_n20676_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n20705_
.subckt na3_x1 i0=$abc$97718$new_n20705_ i1=$abc$97718$new_n20704_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n20706_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20703_ i1=$abc$97718$new_n20701_ q=$abc$97718$new_n20707_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20707_ i1=$abc$97718$new_n20699_ i2=$abc$97718$new_n20697_ q=$abc$97718$new_n20708_
.subckt na2_x1 i0=$abc$97718$new_n20708_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n20709_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20690_ i1=mem2[253][3] i2=mem2[249][3] q=$abc$97718$new_n20710_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20689_ i1=mem2[255][3] i2=mem2[251][3] q=$abc$97718$new_n20711_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20711_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20712_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20710_ i2=$abc$97718$new_n20712_ q=$abc$97718$new_n20713_
.subckt oa22_x2 i0=$abc$97718$new_n20694_ i1=$abc$97718$new_n20693_ i2=$abc$97718$new_n20692_ q=$abc$97718$new_n20714_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20695_ i1=mem2[245][3] i2=mem2[241][3] q=$abc$97718$new_n20715_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20715_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20716_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20714_ i2=$abc$97718$new_n20716_ q=$abc$97718$new_n20717_
.subckt na3_x1 i0=$abc$97718$new_n20717_ i1=$abc$97718$new_n20713_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20718_
.subckt na3_x1 i0=$abc$97718$new_n20718_ i1=$abc$97718$new_n20709_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n20719_
.subckt na3_x1 i0=$abc$97718$new_n20719_ i1=$abc$97718$new_n20706_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n20720_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[136][3] i1=mem2[137][3] q=$abc$97718$new_n20721_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20721_ i1=mem2[141][3] i2=mem2[140][3] q=$abc$97718$new_n20722_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[138][3] i1=mem2[139][3] q=$abc$97718$new_n20723_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20723_ i1=mem2[143][3] i2=mem2[142][3] q=$abc$97718$new_n20724_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[130][3] i1=mem2[134][3] q=$abc$97718$new_n20725_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20725_ i1=mem2[135][3] i2=mem2[131][3] q=$abc$97718$new_n20726_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[128][3] i1=mem2[132][3] q=$abc$97718$new_n20727_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20727_ i1=mem2[133][3] i2=mem2[129][3] q=$abc$97718$new_n20728_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20728_ i1=$abc$97718$new_n20726_ q=$abc$97718$new_n20729_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20729_ i1=$abc$97718$new_n20724_ i2=$abc$97718$new_n20722_ q=$abc$97718$new_n20730_
.subckt no2_x1 i0=$abc$97718$new_n20730_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20731_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[145][3] i1=mem2[149][3] q=$abc$97718$new_n20732_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][3] i1=mem2[150][3] q=$abc$97718$new_n20733_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20733_ i1=mem2[151][3] i2=mem2[147][3] q=$abc$97718$new_n20734_
.subckt no2_x1 i0=$abc$97718$new_n20734_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20735_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20732_ i1=mem2[148][3] i2=mem2[144][3] q=$abc$97718$new_n20736_
.subckt no2_x1 i0=$abc$97718$new_n20736_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20737_
.subckt no3_x1 i0=$abc$97718$new_n20737_ i1=$abc$97718$new_n20735_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20738_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][3] i1=mem2[156][3] q=$abc$97718$new_n20739_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20739_ i1=mem2[157][3] i2=mem2[153][3] q=$abc$97718$new_n20740_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][3] i1=mem2[158][3] q=$abc$97718$new_n20741_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20741_ i1=mem2[159][3] i2=mem2[155][3] q=$abc$97718$new_n20742_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20742_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20743_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20740_ i2=$abc$97718$new_n20743_ q=$abc$97718$new_n20744_
.subckt no3_x1 i0=$abc$97718$new_n20744_ i1=$abc$97718$new_n20738_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n20745_
.subckt no3_x1 i0=$abc$97718$new_n20745_ i1=$abc$97718$new_n20731_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n20746_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][3] i1=mem2[214][3] q=$abc$97718$new_n20747_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20747_ i1=mem2[215][3] i2=mem2[211][3] q=$abc$97718$new_n20748_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][3] i1=mem2[222][3] q=$abc$97718$new_n20749_
.subckt ao22_x2 i0=mem2[219][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20750_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[223][3] i2=$abc$97718$new_n20750_ q=$abc$97718$new_n20751_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20749_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20752_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem2[195][3] i1=mem2[203][3] q=$abc$97718$new_n20753_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20753_ i1=mem2[207][3] i2=mem2[199][3] q=$abc$97718$new_n20754_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem2[194][3] i1=mem2[202][3] q=$abc$97718$new_n20755_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20755_ i1=mem2[206][3] i2=mem2[198][3] q=$abc$97718$new_n20756_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20756_ i1=$abc$97718$new_n20754_ q=$abc$97718$new_n20757_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[193][3] i1=mem2[197][3] q=$abc$97718$new_n20758_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20758_ i1=mem2[196][3] i2=mem2[192][3] q=$abc$97718$new_n20759_
.subckt no2_x1 i0=$abc$97718$new_n20759_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20760_
.subckt no2_x1 i0=mem2[200][3] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n20761_
.subckt no2_x1 i0=mem2[204][3] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n20762_
.subckt no3_x1 i0=$abc$97718$new_n20762_ i1=$abc$97718$new_n20761_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n20763_
.subckt ao22_x2 i0=mem2[205][3] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20764_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[201][3] i2=$abc$97718$new_n20764_ q=$abc$97718$new_n20765_
.subckt no3_x1 i0=$abc$97718$new_n20765_ i1=$abc$97718$new_n20763_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n20766_
.subckt ao22_x2 i0=$abc$97718$new_n20752_ i1=$abc$97718$new_n20751_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20767_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20748_ i2=$abc$97718$new_n20767_ q=$abc$97718$new_n20768_
.subckt oa22_x2 i0=$abc$97718$new_n20757_ i1=$abc$97718$new_n16508_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20769_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][3] i1=mem2[212][3] q=$abc$97718$new_n20770_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20770_ i1=mem2[213][3] i2=mem2[209][3] q=$abc$97718$new_n20771_
.subckt ao22_x2 i0=mem2[217][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20772_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[221][3] i2=$abc$97718$new_n20772_ q=$abc$97718$new_n20773_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][3] i1=mem2[220][3] q=$abc$97718$new_n20774_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20774_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20775_
.subckt ao22_x2 i0=$abc$97718$new_n20775_ i1=$abc$97718$new_n20773_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20776_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20771_ i2=$abc$97718$new_n20776_ q=$abc$97718$new_n20777_
.subckt no3_x1 i0=$abc$97718$new_n20766_ i1=$abc$97718$new_n20760_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n20778_
.subckt o3_x2 i0=$abc$97718$new_n20778_ i1=$abc$97718$new_n20777_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20779_
.subckt ao22_x2 i0=$abc$97718$new_n20769_ i1=$abc$97718$new_n20768_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n20780_
.subckt oa22_x2 i0=$abc$97718$new_n20780_ i1=$abc$97718$new_n20779_ i2=$abc$97718$new_n20746_ q=$abc$97718$new_n20781_
.subckt na2_x1 i0=$abc$97718$new_n20781_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n20782_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][3] i1=mem2[20][3] q=$abc$97718$new_n20783_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20783_ i1=mem2[21][3] i2=mem2[17][3] q=$abc$97718$new_n20784_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][3] i1=mem2[28][3] q=$abc$97718$new_n20785_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20785_ i1=mem2[29][3] i2=mem2[25][3] q=$abc$97718$new_n20786_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20786_ i1=$abc$97718$new_n20784_ q=$abc$97718$new_n20787_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][3] i1=mem2[22][3] q=$abc$97718$new_n20788_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20788_ i1=mem2[23][3] i2=mem2[19][3] q=$abc$97718$new_n20789_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][3] i1=mem2[30][3] q=$abc$97718$new_n20790_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20790_ i1=mem2[31][3] i2=mem2[27][3] q=$abc$97718$new_n20791_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20787_ i1=$abc$97718$new_n20791_ i2=$abc$97718$new_n20789_ q=$abc$97718$new_n20792_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][3] i1=mem2[12][3] q=$abc$97718$new_n20793_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20793_ i1=mem2[13][3] i2=mem2[9][3] q=$abc$97718$new_n20794_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[1][3] i1=mem2[5][3] q=$abc$97718$new_n20795_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20795_ i1=mem2[4][3] i2=mem2[0][3] q=$abc$97718$new_n20796_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20796_ i1=$abc$97718$new_n20794_ q=$abc$97718$new_n20797_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[2][3] i1=mem2[6][3] q=$abc$97718$new_n20798_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20798_ i1=mem2[7][3] i2=mem2[3][3] q=$abc$97718$new_n20799_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[10][3] i1=mem2[14][3] q=$abc$97718$new_n20800_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20800_ i1=mem2[15][3] i2=mem2[11][3] q=$abc$97718$new_n20801_
.subckt ao22_x2 i0=$abc$97718$new_n20799_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20802_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20801_ i2=$abc$97718$new_n20802_ q=$abc$97718$new_n20803_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20797_ i2=$abc$97718$new_n20803_ q=$abc$97718$new_n20804_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20804_ i1=$abc$97718$new_n20792_ q=$abc$97718$new_n20805_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[72][3] i1=mem2[76][3] q=$abc$97718$new_n20806_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20806_ i1=mem2[77][3] i2=mem2[73][3] q=$abc$97718$new_n20807_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[74][3] i1=mem2[78][3] q=$abc$97718$new_n20808_
.subckt o2_x2 i0=mem2[75][3] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n20809_
.subckt ao22_x2 i0=mem2[79][3] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20810_
.subckt oa22_x2 i0=$abc$97718$new_n20810_ i1=$abc$97718$new_n20809_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20811_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n20808_ i2=$abc$97718$new_n20811_ q=$abc$97718$new_n20812_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20807_ i2=$abc$97718$new_n20812_ q=$abc$97718$new_n20813_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][3] i1=mem2[68][3] q=$abc$97718$new_n20814_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20814_ i1=mem2[69][3] i2=mem2[65][3] q=$abc$97718$new_n20815_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][3] i1=mem2[70][3] q=$abc$97718$new_n20816_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20816_ i1=mem2[71][3] i2=mem2[67][3] q=$abc$97718$new_n20817_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20813_ i1=$abc$97718$new_n20817_ i2=$abc$97718$new_n20815_ q=$abc$97718$new_n20818_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][3] i1=mem2[84][3] q=$abc$97718$new_n20819_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20819_ i1=mem2[85][3] i2=mem2[81][3] q=$abc$97718$new_n20820_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][3] i1=mem2[86][3] q=$abc$97718$new_n20821_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20821_ i1=mem2[87][3] i2=mem2[83][3] q=$abc$97718$new_n20822_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20822_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20823_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20820_ i2=$abc$97718$new_n20823_ q=$abc$97718$new_n20824_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[88][3] i1=mem2[89][3] q=$abc$97718$new_n20825_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20825_ i1=mem2[93][3] i2=mem2[92][3] q=$abc$97718$new_n20826_
.subckt a2_x2 i0=$abc$97718$new_n20826_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n20827_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[90][3] i1=mem2[91][3] q=$abc$97718$new_n20828_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20828_ i1=mem2[95][3] i2=mem2[94][3] q=$abc$97718$new_n20829_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20829_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20830_
.subckt ao22_x2 i0=$abc$97718$new_n20830_ i1=$abc$97718$new_n20827_ i2=$abc$97718$new_n20824_ q=$abc$97718$new_n20831_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20805_ i1=$abc$97718$new_n20831_ i2=$abc$97718$new_n20818_ q=$abc$97718$new_n20832_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][3] i1=mem2[118][3] q=$abc$97718$new_n20833_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20833_ i1=mem2[119][3] i2=mem2[115][3] q=$abc$97718$new_n20834_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][3] i1=mem2[126][3] q=$abc$97718$new_n20835_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20835_ i1=mem2[127][3] i2=mem2[123][3] q=$abc$97718$new_n20836_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][3] i1=mem2[116][3] q=$abc$97718$new_n20837_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20837_ i1=mem2[117][3] i2=mem2[113][3] q=$abc$97718$new_n20838_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][3] i1=mem2[124][3] q=$abc$97718$new_n20839_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20839_ i1=mem2[125][3] i2=mem2[121][3] q=$abc$97718$new_n20840_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][3] i1=mem2[100][3] q=$abc$97718$new_n20841_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20841_ i1=mem2[101][3] i2=mem2[97][3] q=$abc$97718$new_n20842_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][3] i1=mem2[108][3] q=$abc$97718$new_n20843_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20843_ i1=mem2[109][3] i2=mem2[105][3] q=$abc$97718$new_n20844_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20844_ i1=$abc$97718$new_n20842_ q=$abc$97718$new_n20845_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[99][3] i1=mem2[103][3] q=$abc$97718$new_n20846_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20846_ i1=mem2[102][3] i2=mem2[98][3] q=$abc$97718$new_n20847_
.subckt a2_x2 i0=$abc$97718$new_n20847_ i1=$abc$97718$new_n16507_ q=$abc$97718$new_n20848_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[106][3] i1=mem2[110][3] q=$abc$97718$new_n20849_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20849_ i1=mem2[111][3] i2=mem2[107][3] q=$abc$97718$new_n20850_
.subckt oa22_x2 i0=$abc$97718$new_n20850_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20851_
.subckt ao22_x2 i0=$abc$97718$new_n20851_ i1=$abc$97718$new_n20848_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n20852_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20845_ i2=$abc$97718$new_n20852_ q=$abc$97718$new_n20853_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n20840_ i1=$abc$97718$new_n20838_ q=$abc$97718$new_n20854_
.subckt oa22_x2 i0=$abc$97718$new_n20834_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20855_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20836_ i2=$abc$97718$new_n20855_ q=$abc$97718$new_n20856_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20854_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20857_
.subckt oa22_x2 i0=$abc$97718$new_n20857_ i1=$abc$97718$new_n20856_ i2=$abc$97718$new_n20853_ q=$abc$97718$new_n20858_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][3] i1=mem2[60][3] q=$abc$97718$new_n20859_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20859_ i1=mem2[61][3] i2=mem2[57][3] q=$abc$97718$new_n20860_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[49][3] i1=mem2[53][3] q=$abc$97718$new_n20861_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20861_ i1=mem2[52][3] i2=mem2[48][3] q=$abc$97718$new_n20862_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20862_ i1=$abc$97718$new_n20860_ q=$abc$97718$new_n20863_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][3] i1=mem2[46][3] q=$abc$97718$new_n20864_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20864_ i1=mem2[47][3] i2=mem2[43][3] q=$abc$97718$new_n20865_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][3] i1=mem2[38][3] q=$abc$97718$new_n20866_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20866_ i1=mem2[39][3] i2=mem2[35][3] q=$abc$97718$new_n20867_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][3] i1=mem2[54][3] q=$abc$97718$new_n20868_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20868_ i1=mem2[55][3] i2=mem2[51][3] q=$abc$97718$new_n20869_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][3] i1=mem2[62][3] q=$abc$97718$new_n20870_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20870_ i1=mem2[63][3] i2=mem2[59][3] q=$abc$97718$new_n20871_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n20863_ i1=$abc$97718$new_n20871_ i2=$abc$97718$new_n20869_ q=$abc$97718$new_n20872_
.subckt ao22_x2 i0=$abc$97718$new_n20867_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20873_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n20865_ i2=$abc$97718$new_n20873_ q=$abc$97718$new_n20874_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][3] i1=mem2[36][3] q=$abc$97718$new_n20875_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20875_ i1=mem2[37][3] i2=mem2[33][3] q=$abc$97718$new_n20876_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][3] i1=mem2[44][3] q=$abc$97718$new_n20877_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20877_ i1=mem2[45][3] i2=mem2[41][3] q=$abc$97718$new_n20878_
.subckt ao22_x2 i0=$abc$97718$new_n20878_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n20879_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20876_ i2=$abc$97718$new_n20879_ q=$abc$97718$new_n20880_
.subckt o3_x2 i0=$abc$97718$new_n20880_ i1=$abc$97718$new_n20874_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20881_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n20872_ i2=$abc$97718$new_n20881_ q=$abc$97718$new_n20882_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n20832_ i1=$abc$97718$new_n20882_ i2=$abc$97718$new_n20858_ q=$abc$97718$new_n20883_
.subckt a3_x2 i0=$abc$97718$new_n20782_ i1=$abc$97718$new_n20720_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n20884_
.subckt no2_x1 i0=$abc$97718$new_n20883_ i1=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n20885_
.subckt no3_x1 i0=$abc$97718$new_n20885_ i1=$abc$97718$new_n20884_ i2=rst nq=dato[19]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[248][4] i1=mem2[249][4] q=$abc$97718$new_n20887_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20887_ i1=mem2[253][4] i2=mem2[252][4] q=$abc$97718$new_n20888_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[250][4] i1=mem2[251][4] q=$abc$97718$new_n20889_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20889_ i1=mem2[255][4] i2=mem2[254][4] q=$abc$97718$new_n20890_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[226][4] i1=mem2[230][4] q=$abc$97718$new_n20891_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][4] i1=mem2[228][4] q=$abc$97718$new_n20892_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20892_ i1=mem2[229][4] i2=mem2[225][4] q=$abc$97718$new_n20893_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][4] i1=mem2[118][4] q=$abc$97718$new_n20894_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][4] i1=mem2[116][4] q=$abc$97718$new_n20895_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[104][4] i1=mem2[105][4] q=$abc$97718$new_n20896_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20896_ i1=mem2[109][4] i2=mem2[108][4] q=$abc$97718$new_n20897_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[106][4] i1=mem2[107][4] q=$abc$97718$new_n20898_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20898_ i1=mem2[111][4] i2=mem2[110][4] q=$abc$97718$new_n20899_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[90][4] i1=mem2[94][4] q=$abc$97718$new_n20900_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20900_ i1=mem2[95][4] i2=mem2[91][4] q=$abc$97718$new_n20901_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][4] i1=mem2[92][4] q=$abc$97718$new_n20902_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20902_ i1=mem2[93][4] i2=mem2[89][4] q=$abc$97718$new_n20903_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20903_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20904_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20901_ i2=$abc$97718$new_n20904_ q=$abc$97718$new_n20905_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][4] i1=mem2[84][4] q=$abc$97718$new_n20906_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][4] i1=mem2[86][4] q=$abc$97718$new_n20907_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20907_ i1=mem2[87][4] i2=mem2[83][4] q=$abc$97718$new_n20908_
.subckt no2_x1 i0=$abc$97718$new_n20908_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20906_ i1=mem2[85][4] i2=mem2[81][4] q=$abc$97718$new_n20910_
.subckt no2_x1 i0=$abc$97718$new_n20910_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20911_
.subckt no3_x1 i0=$abc$97718$new_n20911_ i1=$abc$97718$new_n20909_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n20912_
.subckt o3_x2 i0=$abc$97718$new_n20912_ i1=$abc$97718$new_n20905_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n20913_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[74][4] i1=mem2[75][4] q=$abc$97718$new_n20914_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20914_ i1=mem2[79][4] i2=mem2[78][4] q=$abc$97718$new_n20915_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[72][4] i1=mem2[73][4] q=$abc$97718$new_n20916_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n20916_ i1=mem2[77][4] i2=mem2[76][4] q=$abc$97718$new_n20917_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n20917_ i1=$abc$97718$new_n20915_ q=$abc$97718$new_n20918_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][4] i1=mem2[70][4] q=$abc$97718$new_n20919_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20919_ i1=mem2[71][4] i2=mem2[67][4] q=$abc$97718$new_n20920_
.subckt o2_x2 i0=$abc$97718$new_n20920_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n20921_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][4] i1=mem2[68][4] q=$abc$97718$new_n20922_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20922_ i1=mem2[69][4] i2=mem2[65][4] q=$abc$97718$new_n20923_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20923_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20924_
.subckt oa22_x2 i0=$abc$97718$new_n20924_ i1=$abc$97718$new_n20921_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20925_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20918_ i2=$abc$97718$new_n20925_ q=$abc$97718$new_n20926_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][4] i1=mem2[196][4] q=$abc$97718$new_n20927_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20927_ i1=mem2[197][4] i2=mem2[193][4] q=$abc$97718$new_n20928_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[194][4] i1=mem2[198][4] q=$abc$97718$new_n20929_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20929_ i1=mem2[199][4] i2=mem2[195][4] q=$abc$97718$new_n20930_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][4] i1=mem2[204][4] q=$abc$97718$new_n20931_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20931_ i1=mem2[205][4] i2=mem2[201][4] q=$abc$97718$new_n20932_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][4] i1=mem2[206][4] q=$abc$97718$new_n20933_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20933_ i1=mem2[207][4] i2=mem2[203][4] q=$abc$97718$new_n20934_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20934_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20935_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20932_ i2=$abc$97718$new_n20935_ q=$abc$97718$new_n20936_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20928_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20937_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20930_ i2=$abc$97718$new_n20937_ q=$abc$97718$new_n20938_
.subckt o3_x2 i0=$abc$97718$new_n20938_ i1=$abc$97718$new_n20936_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20939_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][4] i1=mem2[222][4] q=$abc$97718$new_n20940_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20940_ i1=mem2[223][4] i2=mem2[219][4] q=$abc$97718$new_n20941_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][4] i1=mem2[220][4] q=$abc$97718$new_n20942_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20942_ i1=mem2[221][4] i2=mem2[217][4] q=$abc$97718$new_n20943_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][4] i1=mem2[212][4] q=$abc$97718$new_n20944_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20944_ i1=mem2[213][4] i2=mem2[209][4] q=$abc$97718$new_n20945_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][4] i1=mem2[214][4] q=$abc$97718$new_n20946_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20946_ i1=mem2[215][4] i2=mem2[211][4] q=$abc$97718$new_n20947_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20947_ i1=$abc$97718$new_n20945_ q=$abc$97718$new_n20948_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n20948_ i1=$abc$97718$new_n20943_ i2=$abc$97718$new_n20941_ q=$abc$97718$new_n20949_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][4] i1=mem2[180][4] q=$abc$97718$new_n20950_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20950_ i1=mem2[181][4] i2=mem2[177][4] q=$abc$97718$new_n20951_
.subckt ao22_x2 i0=mem2[182][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n20952_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[178][4] i2=$abc$97718$new_n20952_ q=$abc$97718$new_n20953_
.subckt ao22_x2 i0=mem2[179][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n20954_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[183][4] i2=$abc$97718$new_n20954_ q=$abc$97718$new_n20955_
.subckt ao22_x2 i0=$abc$97718$new_n20955_ i1=$abc$97718$new_n20953_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20956_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][4] i1=mem2[164][4] q=$abc$97718$new_n20957_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20957_ i1=mem2[165][4] i2=mem2[161][4] q=$abc$97718$new_n20958_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[162][4] i1=mem2[166][4] q=$abc$97718$new_n20959_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20959_ i1=mem2[167][4] i2=mem2[163][4] q=$abc$97718$new_n20960_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][4] i1=mem2[188][4] q=$abc$97718$new_n20961_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20961_ i1=mem2[189][4] i2=mem2[185][4] q=$abc$97718$new_n20962_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][4] i1=mem2[190][4] q=$abc$97718$new_n20963_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20963_ i1=mem2[191][4] i2=mem2[187][4] q=$abc$97718$new_n20964_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][4] i1=mem2[174][4] q=$abc$97718$new_n20965_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20965_ i1=mem2[175][4] i2=mem2[171][4] q=$abc$97718$new_n20966_
.subckt a2_x2 i0=$abc$97718$new_n20966_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n20967_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][4] i1=mem2[172][4] q=$abc$97718$new_n20968_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20968_ i1=mem2[173][4] i2=mem2[169][4] q=$abc$97718$new_n20969_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n20960_ i1=$abc$97718$new_n20958_ q=$abc$97718$new_n20970_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20969_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20971_
.subckt ao22_x2 i0=$abc$97718$new_n20971_ i1=$abc$97718$new_n20967_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n20972_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n20970_ i2=$abc$97718$new_n20972_ q=$abc$97718$new_n20973_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20951_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20974_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20964_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20975_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20962_ i2=$abc$97718$new_n20975_ q=$abc$97718$new_n20976_
.subckt ao22_x2 i0=$abc$97718$new_n20974_ i1=$abc$97718$new_n20956_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n20977_
.subckt oa22_x2 i0=$abc$97718$new_n20977_ i1=$abc$97718$new_n20976_ i2=$abc$97718$new_n20973_ q=$abc$97718$new_n20978_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][4] i1=mem2[62][4] q=$abc$97718$new_n20979_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20979_ i1=mem2[63][4] i2=mem2[59][4] q=$abc$97718$new_n20980_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][4] i1=mem2[60][4] q=$abc$97718$new_n20981_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20981_ i1=mem2[61][4] i2=mem2[57][4] q=$abc$97718$new_n20982_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][4] i1=mem2[38][4] q=$abc$97718$new_n20983_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20983_ i1=mem2[39][4] i2=mem2[35][4] q=$abc$97718$new_n20984_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][4] i1=mem2[36][4] q=$abc$97718$new_n20985_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20985_ i1=mem2[37][4] i2=mem2[33][4] q=$abc$97718$new_n20986_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][4] i1=mem2[54][4] q=$abc$97718$new_n20987_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20987_ i1=mem2[55][4] i2=mem2[51][4] q=$abc$97718$new_n20988_
.subckt no2_x1 i0=$abc$97718$new_n20988_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n20989_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][4] i1=mem2[52][4] q=$abc$97718$new_n20990_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20990_ i1=mem2[53][4] i2=mem2[49][4] q=$abc$97718$new_n20991_
.subckt no2_x1 i0=$abc$97718$new_n20991_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n20992_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][4] i1=mem2[44][4] q=$abc$97718$new_n20993_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20993_ i1=mem2[45][4] i2=mem2[41][4] q=$abc$97718$new_n20994_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][4] i1=mem2[46][4] q=$abc$97718$new_n20995_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20995_ i1=mem2[47][4] i2=mem2[43][4] q=$abc$97718$new_n20996_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20996_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n20997_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20994_ i2=$abc$97718$new_n20997_ q=$abc$97718$new_n20998_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20986_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n20999_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20984_ i2=$abc$97718$new_n20999_ q=$abc$97718$new_n21000_
.subckt no3_x1 i0=$abc$97718$new_n21000_ i1=$abc$97718$new_n20998_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21001_
.subckt no3_x1 i0=$abc$97718$new_n20992_ i1=$abc$97718$new_n20989_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21002_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20982_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21003_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20980_ i2=$abc$97718$new_n21003_ q=$abc$97718$new_n21004_
.subckt no3_x1 i0=$abc$97718$new_n21004_ i1=$abc$97718$new_n21002_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21005_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][4] i1=mem2[20][4] q=$abc$97718$new_n21006_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21006_ i1=mem2[21][4] i2=mem2[17][4] q=$abc$97718$new_n21007_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][4] i1=mem2[22][4] q=$abc$97718$new_n21008_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21008_ i1=mem2[23][4] i2=mem2[19][4] q=$abc$97718$new_n21009_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21009_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21010_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21007_ i2=$abc$97718$new_n21010_ q=$abc$97718$new_n21011_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][4] i1=mem2[28][4] q=$abc$97718$new_n21012_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21012_ i1=mem2[29][4] i2=mem2[25][4] q=$abc$97718$new_n21013_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][4] i1=mem2[30][4] q=$abc$97718$new_n21014_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21014_ i1=mem2[31][4] i2=mem2[27][4] q=$abc$97718$new_n21015_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21015_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21016_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21013_ i2=$abc$97718$new_n21016_ q=$abc$97718$new_n21017_
.subckt no3_x1 i0=$abc$97718$new_n21017_ i1=$abc$97718$new_n21011_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21018_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][4] i1=mem2[4][4] q=$abc$97718$new_n21019_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21019_ i1=mem2[5][4] i2=mem2[1][4] q=$abc$97718$new_n21020_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[2][4] i1=mem2[6][4] q=$abc$97718$new_n21021_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21021_ i1=mem2[7][4] i2=mem2[3][4] q=$abc$97718$new_n21022_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21022_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21023_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21020_ i2=$abc$97718$new_n21023_ q=$abc$97718$new_n21024_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][4] i1=mem2[12][4] q=$abc$97718$new_n21025_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21025_ i1=mem2[13][4] i2=mem2[9][4] q=$abc$97718$new_n21026_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[10][4] i1=mem2[14][4] q=$abc$97718$new_n21027_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21027_ i1=mem2[15][4] i2=mem2[11][4] q=$abc$97718$new_n21028_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21026_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21029_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21028_ i2=$abc$97718$new_n21029_ q=$abc$97718$new_n21030_
.subckt no3_x1 i0=$abc$97718$new_n21030_ i1=$abc$97718$new_n21024_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[138][4] i1=mem2[142][4] q=$abc$97718$new_n21032_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21032_ i1=mem2[143][4] i2=mem2[139][4] q=$abc$97718$new_n21033_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[131][4] i1=mem2[135][4] q=$abc$97718$new_n21034_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21034_ i1=mem2[134][4] i2=mem2[130][4] q=$abc$97718$new_n21035_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[136][4] i1=mem2[137][4] q=$abc$97718$new_n21036_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21036_ i1=mem2[141][4] i2=mem2[140][4] q=$abc$97718$new_n21037_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[128][4] i1=mem2[129][4] q=$abc$97718$new_n21038_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21038_ i1=mem2[133][4] i2=mem2[132][4] q=$abc$97718$new_n21039_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21039_ i1=$abc$97718$new_n21037_ q=$abc$97718$new_n21040_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n21040_ i1=$abc$97718$new_n21035_ i2=$abc$97718$new_n21033_ q=$abc$97718$new_n21041_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][4] i1=mem2[156][4] q=$abc$97718$new_n21042_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][4] i1=mem2[148][4] q=$abc$97718$new_n21043_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21043_ i1=mem2[149][4] i2=mem2[145][4] q=$abc$97718$new_n21044_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21042_ i1=mem2[157][4] i2=mem2[153][4] q=$abc$97718$new_n21045_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21045_ i1=$abc$97718$new_n21044_ q=$abc$97718$new_n21046_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][4] i1=mem2[150][4] q=$abc$97718$new_n21047_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21047_ i1=mem2[151][4] i2=mem2[147][4] q=$abc$97718$new_n21048_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][4] i1=mem2[158][4] q=$abc$97718$new_n21049_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21049_ i1=mem2[159][4] i2=mem2[155][4] q=$abc$97718$new_n21050_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21046_ i1=$abc$97718$new_n21050_ i2=$abc$97718$new_n21048_ q=$abc$97718$new_n21051_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20891_ i1=mem2[231][4] i2=mem2[227][4] q=$abc$97718$new_n21052_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21052_ i1=$abc$97718$new_n20893_ q=$abc$97718$new_n21053_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][4] i1=mem2[236][4] q=$abc$97718$new_n21054_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21054_ i1=mem2[237][4] i2=mem2[233][4] q=$abc$97718$new_n21055_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][4] i1=mem2[238][4] q=$abc$97718$new_n21056_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21056_ i1=mem2[239][4] i2=mem2[235][4] q=$abc$97718$new_n21057_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21057_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21058_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21055_ i2=$abc$97718$new_n21058_ q=$abc$97718$new_n21059_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21053_ i2=$abc$97718$new_n21059_ q=$abc$97718$new_n21060_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][4] i1=mem2[246][4] q=$abc$97718$new_n21061_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21061_ i1=mem2[247][4] i2=mem2[243][4] q=$abc$97718$new_n21062_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][4] i1=mem2[244][4] q=$abc$97718$new_n21063_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21063_ i1=mem2[245][4] i2=mem2[241][4] q=$abc$97718$new_n21064_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21064_ i1=$abc$97718$new_n21062_ q=$abc$97718$new_n21065_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21065_ i1=$abc$97718$new_n20890_ i2=$abc$97718$new_n20888_ q=$abc$97718$new_n21066_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n20978_ i1=$abc$97718$new_n21066_ i2=$abc$97718$new_n21060_ q=$abc$97718$new_n21067_
.subckt no3_x1 i0=$abc$97718$new_n21005_ i1=$abc$97718$new_n21001_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21068_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20894_ i1=mem2[119][4] i2=mem2[115][4] q=$abc$97718$new_n21069_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n20895_ i1=mem2[117][4] i2=mem2[113][4] q=$abc$97718$new_n21070_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21070_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21071_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21069_ i2=$abc$97718$new_n21071_ q=$abc$97718$new_n21072_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][4] i1=mem2[126][4] q=$abc$97718$new_n21073_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21073_ i1=mem2[127][4] i2=mem2[123][4] q=$abc$97718$new_n21074_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][4] i1=mem2[124][4] q=$abc$97718$new_n21075_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21075_ i1=mem2[125][4] i2=mem2[121][4] q=$abc$97718$new_n21076_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21076_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21077_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21074_ i2=$abc$97718$new_n21077_ q=$abc$97718$new_n21078_
.subckt o3_x2 i0=$abc$97718$new_n21078_ i1=$abc$97718$new_n21072_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21079_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n20899_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21080_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n20897_ i2=$abc$97718$new_n21080_ q=$abc$97718$new_n21081_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[98][4] i1=mem2[102][4] q=$abc$97718$new_n21082_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21082_ i1=mem2[103][4] i2=mem2[99][4] q=$abc$97718$new_n21083_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][4] i1=mem2[100][4] q=$abc$97718$new_n21084_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21084_ i1=mem2[101][4] i2=mem2[97][4] q=$abc$97718$new_n21085_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21085_ i1=$abc$97718$new_n21083_ q=$abc$97718$new_n21086_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21086_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21087_
.subckt ao22_x2 i0=$abc$97718$new_n21087_ i1=$abc$97718$new_n21081_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21088_
.subckt oa22_x2 i0=$abc$97718$new_n21088_ i1=$abc$97718$new_n21079_ i2=$abc$97718$new_n21068_ q=$abc$97718$new_n21089_
.subckt o3_x2 i0=$abc$97718$new_n21031_ i1=$abc$97718$new_n21018_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21090_
.subckt na3_x1 i0=$abc$97718$new_n20926_ i1=$abc$97718$new_n20913_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21091_
.subckt na3_x1 i0=$abc$97718$new_n21091_ i1=$abc$97718$new_n21090_ i2=$abc$97718$new_n16511_ nq=$abc$97718$new_n21092_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21041_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n21093_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n21051_ i2=$abc$97718$new_n21093_ q=$abc$97718$new_n21094_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n20949_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21095_
.subckt oa22_x2 i0=$abc$97718$new_n21095_ i1=$abc$97718$new_n20939_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n21096_
.subckt ao22_x2 i0=$abc$97718$new_n21096_ i1=$abc$97718$new_n21094_ i2=$abc$97718$new_n21092_ q=$abc$97718$new_n21097_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n21097_ i1=$abc$97718$new_n21089_ i2=$abc$97718$new_n21067_ q=$abc$97718$new_n21098_
.subckt a2_x2 i0=$abc$97718$new_n21098_ i1=$abc$97718$new_n16512_ q=dato[20]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][5] i1=mem2[228][5] q=$abc$97718$new_n21100_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21100_ i1=mem2[229][5] i2=mem2[225][5] q=$abc$97718$new_n21101_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[226][5] i1=mem2[230][5] q=$abc$97718$new_n21102_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21102_ i1=mem2[231][5] i2=mem2[227][5] q=$abc$97718$new_n21103_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][5] i1=mem2[236][5] q=$abc$97718$new_n21104_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21104_ i1=mem2[237][5] i2=mem2[233][5] q=$abc$97718$new_n21105_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][5] i1=mem2[238][5] q=$abc$97718$new_n21106_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21106_ i1=mem2[239][5] i2=mem2[235][5] q=$abc$97718$new_n21107_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21107_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21108_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21105_ i2=$abc$97718$new_n21108_ q=$abc$97718$new_n21109_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21101_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21110_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21103_ i2=$abc$97718$new_n21110_ q=$abc$97718$new_n21111_
.subckt o3_x2 i0=$abc$97718$new_n21111_ i1=$abc$97718$new_n21109_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21112_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][5] i1=mem2[244][5] q=$abc$97718$new_n21113_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21113_ i1=mem2[245][5] i2=mem2[241][5] q=$abc$97718$new_n21114_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][5] i1=mem2[246][5] q=$abc$97718$new_n21115_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21115_ i1=mem2[247][5] i2=mem2[243][5] q=$abc$97718$new_n21116_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21114_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21117_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21116_ i2=$abc$97718$new_n21117_ q=$abc$97718$new_n21118_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][5] i1=mem2[252][5] q=$abc$97718$new_n21119_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21119_ i1=mem2[253][5] i2=mem2[249][5] q=$abc$97718$new_n21120_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][5] i1=mem2[254][5] q=$abc$97718$new_n21121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21121_ i1=mem2[255][5] i2=mem2[251][5] q=$abc$97718$new_n21122_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21122_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21123_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21120_ i2=$abc$97718$new_n21123_ q=$abc$97718$new_n21124_
.subckt o3_x2 i0=$abc$97718$new_n21124_ i1=$abc$97718$new_n21118_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21125_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][5] i1=mem2[188][5] q=$abc$97718$new_n21126_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][5] i1=mem2[172][5] q=$abc$97718$new_n21127_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][5] i1=mem2[164][5] q=$abc$97718$new_n21128_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][5] i1=mem2[190][5] q=$abc$97718$new_n21129_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][5] i1=mem2[174][5] q=$abc$97718$new_n21130_
.subckt o2_x2 i0=mem2[162][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21131_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][5] i1=mem2[214][5] q=$abc$97718$new_n21132_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21132_ i1=mem2[215][5] i2=mem2[211][5] q=$abc$97718$new_n21133_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][5] i1=mem2[212][5] q=$abc$97718$new_n21134_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21134_ i1=mem2[213][5] i2=mem2[209][5] q=$abc$97718$new_n21135_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21135_ i1=$abc$97718$new_n21133_ q=$abc$97718$new_n21136_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][5] i1=mem2[222][5] q=$abc$97718$new_n21137_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21137_ i1=mem2[223][5] i2=mem2[219][5] q=$abc$97718$new_n21138_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][5] i1=mem2[220][5] q=$abc$97718$new_n21139_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21139_ i1=mem2[221][5] i2=mem2[217][5] q=$abc$97718$new_n21140_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21136_ i1=$abc$97718$new_n21140_ i2=$abc$97718$new_n21138_ q=$abc$97718$new_n21141_
.subckt no2_x1 i0=$abc$97718$new_n21141_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n21142_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[194][5] i1=mem2[198][5] q=$abc$97718$new_n21143_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21143_ i1=mem2[199][5] i2=mem2[195][5] q=$abc$97718$new_n21144_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][5] i1=mem2[196][5] q=$abc$97718$new_n21145_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21145_ i1=mem2[197][5] i2=mem2[193][5] q=$abc$97718$new_n21146_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21146_ i1=$abc$97718$new_n21144_ q=$abc$97718$new_n21147_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][5] i1=mem2[204][5] q=$abc$97718$new_n21148_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21148_ i1=mem2[205][5] i2=mem2[201][5] q=$abc$97718$new_n21149_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][5] i1=mem2[206][5] q=$abc$97718$new_n21150_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21150_ i1=mem2[207][5] i2=mem2[203][5] q=$abc$97718$new_n21151_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21147_ i1=$abc$97718$new_n21151_ i2=$abc$97718$new_n21149_ q=$abc$97718$new_n21152_
.subckt no2_x1 i0=$abc$97718$new_n21152_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21153_
.subckt no2_x1 i0=mem2[136][5] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n21154_
.subckt no2_x1 i0=mem2[140][5] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n21155_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[128][5] i1=mem2[132][5] q=$abc$97718$new_n21156_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[130][5] i1=mem2[134][5] q=$abc$97718$new_n21157_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21157_ i1=mem2[135][5] i2=mem2[131][5] q=$abc$97718$new_n21158_
.subckt no2_x1 i0=$abc$97718$new_n21158_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21159_
.subckt no2_x1 i0=mem2[138][5] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n21160_
.subckt no2_x1 i0=mem2[142][5] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n21161_
.subckt no3_x1 i0=$abc$97718$new_n21161_ i1=$abc$97718$new_n21160_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n21162_
.subckt ao22_x2 i0=mem2[143][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21163_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[139][5] i2=$abc$97718$new_n21163_ q=$abc$97718$new_n21164_
.subckt no3_x1 i0=$abc$97718$new_n21164_ i1=$abc$97718$new_n21162_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n21165_
.subckt no3_x1 i0=$abc$97718$new_n21165_ i1=$abc$97718$new_n21159_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21166_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][5] i1=mem2[158][5] q=$abc$97718$new_n21167_
.subckt o2_x2 i0=mem2[155][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21168_
.subckt ao22_x2 i0=mem2[159][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21169_
.subckt oa22_x2 i0=$abc$97718$new_n21169_ i1=$abc$97718$new_n21168_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21170_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21167_ i2=$abc$97718$new_n21170_ q=$abc$97718$new_n21171_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][5] i1=mem2[150][5] q=$abc$97718$new_n21172_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21172_ i1=mem2[151][5] i2=mem2[147][5] q=$abc$97718$new_n21173_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21173_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21174_
.subckt oa22_x2 i0=$abc$97718$new_n21174_ i1=$abc$97718$new_n21171_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21175_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21156_ i1=mem2[133][5] i2=mem2[129][5] q=$abc$97718$new_n21176_
.subckt no2_x1 i0=$abc$97718$new_n21176_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21177_
.subckt no3_x1 i0=$abc$97718$new_n21155_ i1=$abc$97718$new_n21154_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n21178_
.subckt ao22_x2 i0=mem2[141][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21179_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[137][5] i2=$abc$97718$new_n21179_ q=$abc$97718$new_n21180_
.subckt no3_x1 i0=$abc$97718$new_n21180_ i1=$abc$97718$new_n21178_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n21181_
.subckt no3_x1 i0=$abc$97718$new_n21181_ i1=$abc$97718$new_n21177_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21182_
.subckt ao22_x2 i0=mem2[157][5] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21183_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[153][5] i2=$abc$97718$new_n21183_ q=$abc$97718$new_n21184_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][5] i1=mem2[156][5] q=$abc$97718$new_n21185_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21185_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21186_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][5] i1=mem2[148][5] q=$abc$97718$new_n21187_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21187_ i1=mem2[149][5] i2=mem2[145][5] q=$abc$97718$new_n21188_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21188_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21189_
.subckt ao22_x2 i0=$abc$97718$new_n21184_ i1=$abc$97718$new_n21186_ i2=$abc$97718$new_n21189_ q=$abc$97718$new_n21190_
.subckt o3_x2 i0=$abc$97718$new_n21190_ i1=$abc$97718$new_n21182_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21191_
.subckt ao22_x2 i0=$abc$97718$new_n21166_ i1=$abc$97718$new_n21175_ i2=$abc$97718$new_n21191_ q=$abc$97718$new_n21192_
.subckt o3_x2 i0=$abc$97718$new_n21153_ i1=$abc$97718$new_n21142_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n21193_
.subckt na3_x1 i0=$abc$97718$new_n21125_ i1=$abc$97718$new_n21112_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n21194_
.subckt na2_x1 i0=$abc$97718$new_n21194_ i1=$abc$97718$new_n21193_ nq=$abc$97718$new_n21195_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21129_ i1=mem2[191][5] i2=mem2[187][5] q=$abc$97718$new_n21196_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21126_ i1=mem2[189][5] i2=mem2[185][5] q=$abc$97718$new_n21197_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21197_ i1=$abc$97718$new_n21196_ q=$abc$97718$new_n21198_
.subckt o2_x2 i0=mem2[178][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21199_
.subckt ao22_x2 i0=mem2[182][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21200_
.subckt ao22_x2 i0=mem2[179][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21201_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[183][5] i2=$abc$97718$new_n21201_ q=$abc$97718$new_n21202_
.subckt oa22_x2 i0=$abc$97718$new_n21199_ i1=$abc$97718$new_n21200_ i2=$abc$97718$new_n21202_ q=$abc$97718$new_n21203_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][5] i1=mem2[180][5] q=$abc$97718$new_n21204_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21204_ i1=mem2[181][5] i2=mem2[177][5] q=$abc$97718$new_n21205_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21198_ i1=$abc$97718$new_n21205_ i2=$abc$97718$new_n21203_ q=$abc$97718$new_n21206_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21130_ i1=mem2[175][5] i2=mem2[171][5] q=$abc$97718$new_n21207_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21127_ i1=mem2[173][5] i2=mem2[169][5] q=$abc$97718$new_n21208_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21208_ i1=$abc$97718$new_n21207_ q=$abc$97718$new_n21209_
.subckt ao22_x2 i0=mem2[166][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21210_
.subckt ao22_x2 i0=mem2[163][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21211_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[167][5] i2=$abc$97718$new_n21211_ q=$abc$97718$new_n21212_
.subckt oa22_x2 i0=$abc$97718$new_n21131_ i1=$abc$97718$new_n21210_ i2=$abc$97718$new_n21212_ q=$abc$97718$new_n21213_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21128_ i1=mem2[165][5] i2=mem2[161][5] q=$abc$97718$new_n21214_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21209_ i1=$abc$97718$new_n21214_ i2=$abc$97718$new_n21213_ q=$abc$97718$new_n21215_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n21192_ i1=$abc$97718$new_n21215_ i2=$abc$97718$new_n21206_ q=$abc$97718$new_n21216_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][5] i1=mem2[124][5] q=$abc$97718$new_n21217_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][5] i1=mem2[126][5] q=$abc$97718$new_n21218_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][5] i1=mem2[118][5] q=$abc$97718$new_n21219_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21219_ i1=mem2[119][5] i2=mem2[115][5] q=$abc$97718$new_n21220_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21218_ i1=mem2[127][5] i2=mem2[123][5] q=$abc$97718$new_n21221_
.subckt oa22_x2 i0=$abc$97718$new_n21221_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21222_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21220_ i2=$abc$97718$new_n21222_ q=$abc$97718$new_n21223_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21217_ i1=mem2[125][5] i2=mem2[121][5] q=$abc$97718$new_n21224_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[113][5] i1=mem2[117][5] q=$abc$97718$new_n21225_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21225_ i1=mem2[116][5] i2=mem2[112][5] q=$abc$97718$new_n21226_
.subckt oa22_x2 i0=$abc$97718$new_n21226_ i1=$abc$97718$new_n16507_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21227_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21224_ i2=$abc$97718$new_n21227_ q=$abc$97718$new_n21228_
.subckt a3_x2 i0=$abc$97718$new_n21228_ i1=$abc$97718$new_n21223_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21229_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][5] i1=mem2[108][5] q=$abc$97718$new_n21230_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][5] i1=mem2[100][5] q=$abc$97718$new_n21231_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[106][5] i1=mem2[110][5] q=$abc$97718$new_n21232_
.subckt ao22_x2 i0=mem2[99][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21233_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[103][5] i2=$abc$97718$new_n21233_ q=$abc$97718$new_n21234_
.subckt o2_x2 i0=mem2[98][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21235_
.subckt ao22_x2 i0=mem2[102][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21236_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21230_ i1=mem2[109][5] i2=mem2[105][5] q=$abc$97718$new_n21237_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21231_ i1=mem2[101][5] i2=mem2[97][5] q=$abc$97718$new_n21238_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21238_ i1=$abc$97718$new_n21237_ q=$abc$97718$new_n21239_
.subckt oa22_x2 i0=$abc$97718$new_n21236_ i1=$abc$97718$new_n21235_ i2=$abc$97718$new_n21234_ q=$abc$97718$new_n21240_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21232_ i1=mem2[111][5] i2=mem2[107][5] q=$abc$97718$new_n21241_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21239_ i1=$abc$97718$new_n21241_ i2=$abc$97718$new_n21240_ q=$abc$97718$new_n21242_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n21242_ i2=$abc$97718$new_n21229_ q=$abc$97718$new_n21243_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][5] i1=mem2[36][5] q=$abc$97718$new_n21244_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21244_ i1=mem2[37][5] i2=mem2[33][5] q=$abc$97718$new_n21245_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][5] i1=mem2[38][5] q=$abc$97718$new_n21246_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21246_ i1=mem2[39][5] i2=mem2[35][5] q=$abc$97718$new_n21247_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][5] i1=mem2[54][5] q=$abc$97718$new_n21248_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][5] i1=mem2[52][5] q=$abc$97718$new_n21249_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][5] i1=mem2[22][5] q=$abc$97718$new_n21250_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21250_ i1=mem2[23][5] i2=mem2[19][5] q=$abc$97718$new_n21251_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][5] i1=mem2[20][5] q=$abc$97718$new_n21252_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21252_ i1=mem2[21][5] i2=mem2[17][5] q=$abc$97718$new_n21253_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21253_ i1=$abc$97718$new_n21251_ q=$abc$97718$new_n21254_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[8][5] i1=mem2[9][5] q=$abc$97718$new_n21255_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21255_ i1=mem2[13][5] i2=mem2[12][5] q=$abc$97718$new_n21256_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[10][5] i1=mem2[11][5] q=$abc$97718$new_n21257_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21257_ i1=mem2[15][5] i2=mem2[14][5] q=$abc$97718$new_n21258_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][5] i1=mem2[86][5] q=$abc$97718$new_n21259_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21259_ i1=mem2[87][5] i2=mem2[83][5] q=$abc$97718$new_n21260_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][5] i1=mem2[84][5] q=$abc$97718$new_n21261_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21261_ i1=mem2[85][5] i2=mem2[81][5] q=$abc$97718$new_n21262_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21262_ i1=$abc$97718$new_n21260_ q=$abc$97718$new_n21263_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][5] i1=mem2[68][5] q=$abc$97718$new_n21264_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21264_ i1=mem2[69][5] i2=mem2[65][5] q=$abc$97718$new_n21265_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][5] i1=mem2[70][5] q=$abc$97718$new_n21266_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21266_ i1=mem2[71][5] i2=mem2[67][5] q=$abc$97718$new_n21267_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21267_ i1=$abc$97718$new_n21265_ q=$abc$97718$new_n21268_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[90][5] i1=mem2[94][5] q=$abc$97718$new_n21269_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21269_ i1=mem2[95][5] i2=mem2[91][5] q=$abc$97718$new_n21270_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][5] i1=mem2[92][5] q=$abc$97718$new_n21271_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21271_ i1=mem2[93][5] i2=mem2[89][5] q=$abc$97718$new_n21272_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21270_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21273_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21272_ i2=$abc$97718$new_n21273_ q=$abc$97718$new_n21274_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21263_ i2=$abc$97718$new_n21274_ q=$abc$97718$new_n21275_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[72][5] i1=mem2[76][5] q=$abc$97718$new_n21276_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21276_ i1=mem2[77][5] i2=mem2[73][5] q=$abc$97718$new_n21277_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[74][5] i1=mem2[78][5] q=$abc$97718$new_n21278_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21278_ i1=mem2[79][5] i2=mem2[75][5] q=$abc$97718$new_n21279_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21279_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21280_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21277_ i2=$abc$97718$new_n21280_ q=$abc$97718$new_n21281_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21268_ i2=$abc$97718$new_n21281_ q=$abc$97718$new_n21282_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n21243_ i1=$abc$97718$new_n21282_ i2=$abc$97718$new_n21275_ q=$abc$97718$new_n21283_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][5] i1=mem2[44][5] q=$abc$97718$new_n21284_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21284_ i1=mem2[45][5] i2=mem2[41][5] q=$abc$97718$new_n21285_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][5] i1=mem2[46][5] q=$abc$97718$new_n21286_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21286_ i1=mem2[47][5] i2=mem2[43][5] q=$abc$97718$new_n21287_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21287_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21288_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21285_ i2=$abc$97718$new_n21288_ q=$abc$97718$new_n21289_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21245_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21290_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21247_ i2=$abc$97718$new_n21290_ q=$abc$97718$new_n21291_
.subckt no3_x1 i0=$abc$97718$new_n21291_ i1=$abc$97718$new_n21289_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21292_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21248_ i1=mem2[55][5] i2=mem2[51][5] q=$abc$97718$new_n21293_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21249_ i1=mem2[53][5] i2=mem2[49][5] q=$abc$97718$new_n21294_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21294_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21295_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21293_ i2=$abc$97718$new_n21295_ q=$abc$97718$new_n21296_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][5] i1=mem2[60][5] q=$abc$97718$new_n21297_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21297_ i1=mem2[61][5] i2=mem2[57][5] q=$abc$97718$new_n21298_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][5] i1=mem2[62][5] q=$abc$97718$new_n21299_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21299_ i1=mem2[63][5] i2=mem2[59][5] q=$abc$97718$new_n21300_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21300_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21301_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21298_ i2=$abc$97718$new_n21301_ q=$abc$97718$new_n21302_
.subckt no3_x1 i0=$abc$97718$new_n21302_ i1=$abc$97718$new_n21296_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21303_
.subckt no3_x1 i0=$abc$97718$new_n21303_ i1=$abc$97718$new_n21292_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n21304_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][5] i1=mem2[28][5] q=$abc$97718$new_n21305_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21305_ i1=mem2[29][5] i2=mem2[25][5] q=$abc$97718$new_n21306_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][5] i1=mem2[30][5] q=$abc$97718$new_n21307_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21307_ i1=mem2[31][5] i2=mem2[27][5] q=$abc$97718$new_n21308_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21254_ i1=$abc$97718$new_n21308_ i2=$abc$97718$new_n21306_ q=$abc$97718$new_n21309_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[2][5] i1=mem2[6][5] q=$abc$97718$new_n21310_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21310_ i1=mem2[7][5] i2=mem2[3][5] q=$abc$97718$new_n21311_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][5] i1=mem2[4][5] q=$abc$97718$new_n21312_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21312_ i1=mem2[5][5] i2=mem2[1][5] q=$abc$97718$new_n21313_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21313_ i1=$abc$97718$new_n21311_ q=$abc$97718$new_n21314_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21314_ i1=$abc$97718$new_n21258_ i2=$abc$97718$new_n21256_ q=$abc$97718$new_n21315_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21315_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n21316_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n21309_ i2=$abc$97718$new_n21316_ q=$abc$97718$new_n21317_
.subckt o3_x2 i0=$abc$97718$new_n21317_ i1=$abc$97718$new_n21304_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21318_
.subckt ao22_x2 i0=$abc$97718$new_n16510_ i1=$abc$97718$new_n21283_ i2=$abc$97718$new_n21318_ q=$abc$97718$new_n21319_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n21319_ i1=$abc$97718$new_n21216_ i2=$abc$97718$new_n21195_ q=$abc$97718$new_n21320_
.subckt a2_x2 i0=$abc$97718$new_n21320_ i1=$abc$97718$new_n16512_ q=dato[21]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[226][6] i1=mem2[230][6] q=$abc$97718$new_n21322_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][6] i1=mem2[228][6] q=$abc$97718$new_n21323_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21323_ i1=mem2[229][6] i2=mem2[225][6] q=$abc$97718$new_n21324_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21322_ i1=mem2[231][6] i2=mem2[227][6] q=$abc$97718$new_n21325_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21325_ i1=$abc$97718$new_n21324_ q=$abc$97718$new_n21326_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][6] i1=mem2[244][6] q=$abc$97718$new_n21327_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21327_ i1=mem2[245][6] i2=mem2[241][6] q=$abc$97718$new_n21328_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[242][6] i1=mem2[246][6] q=$abc$97718$new_n21329_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21329_ i1=mem2[247][6] i2=mem2[243][6] q=$abc$97718$new_n21330_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21326_ i1=$abc$97718$new_n21330_ i2=$abc$97718$new_n21328_ q=$abc$97718$new_n21331_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][6] i1=mem2[238][6] q=$abc$97718$new_n21332_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21332_ i1=mem2[239][6] i2=mem2[235][6] q=$abc$97718$new_n21333_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][6] i1=mem2[236][6] q=$abc$97718$new_n21334_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21334_ i1=mem2[237][6] i2=mem2[233][6] q=$abc$97718$new_n21335_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21335_ i1=$abc$97718$new_n21333_ q=$abc$97718$new_n21336_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][6] i1=mem2[252][6] q=$abc$97718$new_n21337_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21337_ i1=mem2[253][6] i2=mem2[249][6] q=$abc$97718$new_n21338_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][6] i1=mem2[254][6] q=$abc$97718$new_n21339_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21339_ i1=mem2[255][6] i2=mem2[251][6] q=$abc$97718$new_n21340_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21336_ i1=$abc$97718$new_n21340_ i2=$abc$97718$new_n21338_ q=$abc$97718$new_n21341_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21341_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21342_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21331_ i2=$abc$97718$new_n21342_ q=$abc$97718$new_n21343_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][6] i1=mem2[174][6] q=$abc$97718$new_n21344_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21344_ i1=mem2[175][6] i2=mem2[171][6] q=$abc$97718$new_n21345_
.subckt na2_x1 i0=$abc$97718$new_n21345_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21346_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][6] i1=mem2[172][6] q=$abc$97718$new_n21347_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21347_ i1=mem2[173][6] i2=mem2[169][6] q=$abc$97718$new_n21348_
.subckt na2_x1 i0=$abc$97718$new_n21348_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21349_
.subckt a3_x2 i0=$abc$97718$new_n21349_ i1=$abc$97718$new_n21346_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21350_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][6] i1=mem2[164][6] q=$abc$97718$new_n21351_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21351_ i1=mem2[165][6] i2=mem2[161][6] q=$abc$97718$new_n21352_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[162][6] i1=mem2[166][6] q=$abc$97718$new_n21353_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21353_ i1=mem2[167][6] i2=mem2[163][6] q=$abc$97718$new_n21354_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21354_ i1=$abc$97718$new_n21352_ q=$abc$97718$new_n21355_
.subckt no2_x1 i0=$abc$97718$new_n21355_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21356_
.subckt no3_x1 i0=$abc$97718$new_n21356_ i1=$abc$97718$new_n21350_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21357_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][6] i1=mem2[188][6] q=$abc$97718$new_n21358_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21358_ i1=mem2[189][6] i2=mem2[185][6] q=$abc$97718$new_n21359_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][6] i1=mem2[190][6] q=$abc$97718$new_n21360_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21360_ i1=mem2[191][6] i2=mem2[187][6] q=$abc$97718$new_n21361_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21361_ i1=$abc$97718$new_n21359_ q=$abc$97718$new_n21362_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[176][6] i1=mem2[180][6] q=$abc$97718$new_n21363_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21363_ i1=mem2[181][6] i2=mem2[177][6] q=$abc$97718$new_n21364_
.subckt ao22_x2 i0=mem2[182][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21365_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[178][6] i2=$abc$97718$new_n21365_ q=$abc$97718$new_n21366_
.subckt ao22_x2 i0=mem2[179][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21367_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[183][6] i2=$abc$97718$new_n21367_ q=$abc$97718$new_n21368_
.subckt ao22_x2 i0=$abc$97718$new_n21368_ i1=$abc$97718$new_n21366_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21369_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21364_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21370_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21362_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21371_
.subckt ao22_x2 i0=$abc$97718$new_n21369_ i1=$abc$97718$new_n21370_ i2=$abc$97718$new_n21371_ q=$abc$97718$new_n21372_
.subckt ao22_x2 i0=$abc$97718$new_n21372_ i1=$abc$97718$new_n21357_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n21373_
.subckt no2_x1 i0=$abc$97718$new_n21373_ i1=$abc$97718$new_n21343_ nq=$abc$97718$new_n21374_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[104][6] i1=mem2[105][6] q=$abc$97718$new_n21375_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21375_ i1=mem2[109][6] i2=mem2[108][6] q=$abc$97718$new_n21376_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[106][6] i1=mem2[107][6] q=$abc$97718$new_n21377_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21377_ i1=mem2[111][6] i2=mem2[110][6] q=$abc$97718$new_n21378_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][6] i1=mem2[116][6] q=$abc$97718$new_n21379_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21379_ i1=mem2[117][6] i2=mem2[113][6] q=$abc$97718$new_n21380_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][6] i1=mem2[118][6] q=$abc$97718$new_n21381_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21381_ i1=mem2[119][6] i2=mem2[115][6] q=$abc$97718$new_n21382_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21382_ i1=$abc$97718$new_n21380_ q=$abc$97718$new_n21383_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][6] i1=mem2[126][6] q=$abc$97718$new_n21384_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21384_ i1=mem2[127][6] i2=mem2[123][6] q=$abc$97718$new_n21385_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][6] i1=mem2[124][6] q=$abc$97718$new_n21386_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21386_ i1=mem2[125][6] i2=mem2[121][6] q=$abc$97718$new_n21387_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21387_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21388_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21385_ i2=$abc$97718$new_n21388_ q=$abc$97718$new_n21389_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21383_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21390_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21378_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21391_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21376_ i2=$abc$97718$new_n21391_ q=$abc$97718$new_n21392_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[98][6] i1=mem2[102][6] q=$abc$97718$new_n21393_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21393_ i1=mem2[103][6] i2=mem2[99][6] q=$abc$97718$new_n21394_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][6] i1=mem2[100][6] q=$abc$97718$new_n21395_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21395_ i1=mem2[101][6] i2=mem2[97][6] q=$abc$97718$new_n21396_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21396_ i1=$abc$97718$new_n21394_ q=$abc$97718$new_n21397_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21397_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21398_
.subckt ao22_x2 i0=$abc$97718$new_n21398_ i1=$abc$97718$new_n21392_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21399_
.subckt ao22_x2 i0=$abc$97718$new_n21389_ i1=$abc$97718$new_n21390_ i2=$abc$97718$new_n21399_ q=$abc$97718$new_n21400_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][6] i1=mem2[38][6] q=$abc$97718$new_n21401_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21401_ i1=mem2[39][6] i2=mem2[35][6] q=$abc$97718$new_n21402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][6] i1=mem2[36][6] q=$abc$97718$new_n21403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21403_ i1=mem2[37][6] i2=mem2[33][6] q=$abc$97718$new_n21404_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21404_ i1=$abc$97718$new_n21402_ q=$abc$97718$new_n21405_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][6] i1=mem2[46][6] q=$abc$97718$new_n21406_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21406_ i1=mem2[47][6] i2=mem2[43][6] q=$abc$97718$new_n21407_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][6] i1=mem2[44][6] q=$abc$97718$new_n21408_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21408_ i1=mem2[45][6] i2=mem2[41][6] q=$abc$97718$new_n21409_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][6] i1=mem2[54][6] q=$abc$97718$new_n21410_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21410_ i1=mem2[55][6] i2=mem2[51][6] q=$abc$97718$new_n21411_
.subckt no2_x1 i0=$abc$97718$new_n21411_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21412_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][6] i1=mem2[52][6] q=$abc$97718$new_n21413_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21413_ i1=mem2[53][6] i2=mem2[49][6] q=$abc$97718$new_n21414_
.subckt no2_x1 i0=$abc$97718$new_n21414_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21415_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][6] i1=mem2[62][6] q=$abc$97718$new_n21416_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21416_ i1=mem2[63][6] i2=mem2[59][6] q=$abc$97718$new_n21417_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][6] i1=mem2[60][6] q=$abc$97718$new_n21418_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21418_ i1=mem2[61][6] i2=mem2[57][6] q=$abc$97718$new_n21419_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21405_ i1=$abc$97718$new_n21409_ i2=$abc$97718$new_n21407_ q=$abc$97718$new_n21420_
.subckt no2_x1 i0=$abc$97718$new_n21420_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21421_
.subckt no3_x1 i0=$abc$97718$new_n21415_ i1=$abc$97718$new_n21412_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21422_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21419_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21423_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21417_ i2=$abc$97718$new_n21423_ q=$abc$97718$new_n21424_
.subckt no3_x1 i0=$abc$97718$new_n21424_ i1=$abc$97718$new_n21422_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21425_
.subckt no3_x1 i0=$abc$97718$new_n21425_ i1=$abc$97718$new_n21421_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21426_
.subckt no2_x1 i0=$abc$97718$new_n21426_ i1=$abc$97718$new_n21400_ nq=$abc$97718$new_n21427_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][6] i1=mem2[196][6] q=$abc$97718$new_n21428_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21428_ i1=mem2[197][6] i2=mem2[193][6] q=$abc$97718$new_n21429_
.subckt no2_x1 i0=$abc$97718$new_n21429_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21430_
.subckt ao22_x2 i0=mem2[195][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21431_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[199][6] i2=$abc$97718$new_n21431_ q=$abc$97718$new_n21432_
.subckt ao22_x2 i0=mem2[198][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21433_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[194][6] i2=$abc$97718$new_n21433_ q=$abc$97718$new_n21434_
.subckt no3_x1 i0=$abc$97718$new_n21434_ i1=$abc$97718$new_n21432_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n21435_
.subckt no3_x1 i0=$abc$97718$new_n21435_ i1=$abc$97718$new_n21430_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21436_
.subckt ao22_x2 i0=mem2[214][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21437_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[210][6] i2=$abc$97718$new_n21437_ q=$abc$97718$new_n21438_
.subckt ao22_x2 i0=mem2[211][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21439_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[215][6] i2=$abc$97718$new_n21439_ q=$abc$97718$new_n21440_
.subckt no3_x1 i0=$abc$97718$new_n21440_ i1=$abc$97718$new_n21438_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n21441_
.subckt ao22_x2 i0=mem2[209][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21442_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[213][6] i2=$abc$97718$new_n21442_ q=$abc$97718$new_n21443_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][6] i1=mem2[212][6] q=$abc$97718$new_n21444_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21444_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21445_
.subckt no2_x1 i0=$abc$97718$new_n21445_ i1=$abc$97718$new_n21443_ nq=$abc$97718$new_n21446_
.subckt no3_x1 i0=$abc$97718$new_n21446_ i1=$abc$97718$new_n21441_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21447_
.subckt no3_x1 i0=$abc$97718$new_n21447_ i1=$abc$97718$new_n21436_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21448_
.subckt o2_x2 i0=mem2[219][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21449_
.subckt ao22_x2 i0=mem2[223][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21450_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][6] i1=mem2[222][6] q=$abc$97718$new_n21451_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21451_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21452_
.subckt oa22_x2 i0=$abc$97718$new_n21449_ i1=$abc$97718$new_n21450_ i2=$abc$97718$new_n21452_ q=$abc$97718$new_n21453_
.subckt ao22_x2 i0=mem2[217][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21454_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[221][6] i2=$abc$97718$new_n21454_ q=$abc$97718$new_n21455_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][6] i1=mem2[220][6] q=$abc$97718$new_n21456_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21456_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21457_
.subckt ao22_x2 i0=$abc$97718$new_n21457_ i1=$abc$97718$new_n21455_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21458_
.subckt na2_x1 i0=$abc$97718$new_n21458_ i1=$abc$97718$new_n21453_ nq=$abc$97718$new_n21459_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][6] i1=mem2[204][6] q=$abc$97718$new_n21460_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21460_ i1=mem2[205][6] i2=mem2[201][6] q=$abc$97718$new_n21461_
.subckt no2_x1 i0=$abc$97718$new_n21461_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21462_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][6] i1=mem2[206][6] q=$abc$97718$new_n21463_
.subckt na2_x1 i0=$abc$97718$new_n21463_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n21464_
.subckt no2_x1 i0=mem2[203][6] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n21465_
.subckt oa22_x2 i0=$abc$97718$new_n16515_ i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21466_
.subckt ao22_x2 i0=$abc$97718$new_n21466_ i1=$abc$97718$new_n21465_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21467_
.subckt oa22_x2 i0=$abc$97718$new_n21467_ i1=$abc$97718$new_n21464_ i2=$abc$97718$new_n21462_ q=$abc$97718$new_n21468_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21468_ i2=$abc$97718$new_n21459_ q=$abc$97718$new_n21469_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21469_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n21470_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[129][6] i1=mem2[133][6] q=$abc$97718$new_n21471_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21471_ i1=mem2[132][6] i2=mem2[128][6] q=$abc$97718$new_n21472_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[136][6] i1=mem2[140][6] q=$abc$97718$new_n21473_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21473_ i1=mem2[141][6] i2=mem2[137][6] q=$abc$97718$new_n21474_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[131][6] i1=mem2[135][6] q=$abc$97718$new_n21475_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21475_ i1=mem2[134][6] i2=mem2[130][6] q=$abc$97718$new_n21476_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[138][6] i1=mem2[142][6] q=$abc$97718$new_n21477_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21477_ i1=mem2[143][6] i2=mem2[139][6] q=$abc$97718$new_n21478_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21478_ i1=$abc$97718$new_n21476_ q=$abc$97718$new_n21479_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][6] i1=mem2[156][6] q=$abc$97718$new_n21480_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][6] i1=mem2[148][6] q=$abc$97718$new_n21481_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21481_ i1=mem2[149][6] i2=mem2[145][6] q=$abc$97718$new_n21482_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21480_ i1=mem2[157][6] i2=mem2[153][6] q=$abc$97718$new_n21483_
.subckt ao22_x2 i0=$abc$97718$new_n21483_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21484_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21482_ i2=$abc$97718$new_n21484_ q=$abc$97718$new_n21485_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][6] i1=mem2[150][6] q=$abc$97718$new_n21486_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21486_ i1=mem2[151][6] i2=mem2[147][6] q=$abc$97718$new_n21487_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][6] i1=mem2[158][6] q=$abc$97718$new_n21488_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21488_ i1=mem2[159][6] i2=mem2[155][6] q=$abc$97718$new_n21489_
.subckt ao22_x2 i0=$abc$97718$new_n21487_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21490_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21489_ i2=$abc$97718$new_n21490_ q=$abc$97718$new_n21491_
.subckt no3_x1 i0=$abc$97718$new_n21491_ i1=$abc$97718$new_n21485_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21492_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21479_ i1=$abc$97718$new_n21474_ i2=$abc$97718$new_n21472_ q=$abc$97718$new_n21493_
.subckt no2_x1 i0=$abc$97718$new_n21493_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21494_
.subckt o3_x2 i0=$abc$97718$new_n21494_ i1=$abc$97718$new_n21492_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21495_
.subckt ao22_x2 i0=$abc$97718$new_n21448_ i1=$abc$97718$new_n21470_ i2=$abc$97718$new_n21495_ q=$abc$97718$new_n21496_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][6] i1=mem2[28][6] q=$abc$97718$new_n21497_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21497_ i1=mem2[29][6] i2=mem2[25][6] q=$abc$97718$new_n21498_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][6] i1=mem2[30][6] q=$abc$97718$new_n21499_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21499_ i1=mem2[31][6] i2=mem2[27][6] q=$abc$97718$new_n21500_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[19][6] i1=mem2[23][6] q=$abc$97718$new_n21501_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21501_ i1=mem2[22][6] i2=mem2[18][6] q=$abc$97718$new_n21502_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[17][6] i1=mem2[21][6] q=$abc$97718$new_n21503_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21503_ i1=mem2[20][6] i2=mem2[16][6] q=$abc$97718$new_n21504_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][6] i1=mem2[4][6] q=$abc$97718$new_n21505_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21505_ i1=mem2[5][6] i2=mem2[1][6] q=$abc$97718$new_n21506_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[2][6] i1=mem2[6][6] q=$abc$97718$new_n21507_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21507_ i1=mem2[7][6] i2=mem2[3][6] q=$abc$97718$new_n21508_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][6] i1=mem2[12][6] q=$abc$97718$new_n21509_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21509_ i1=mem2[13][6] i2=mem2[9][6] q=$abc$97718$new_n21510_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[10][6] i1=mem2[14][6] q=$abc$97718$new_n21511_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21511_ i1=mem2[15][6] i2=mem2[11][6] q=$abc$97718$new_n21512_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21512_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21513_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21510_ i2=$abc$97718$new_n21513_ q=$abc$97718$new_n21514_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21506_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21515_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21508_ i2=$abc$97718$new_n21515_ q=$abc$97718$new_n21516_
.subckt no3_x1 i0=$abc$97718$new_n21516_ i1=$abc$97718$new_n21514_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21517_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21498_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21518_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21500_ i2=$abc$97718$new_n21518_ q=$abc$97718$new_n21519_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21504_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21520_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21502_ i2=$abc$97718$new_n21520_ q=$abc$97718$new_n21521_
.subckt no3_x1 i0=$abc$97718$new_n21521_ i1=$abc$97718$new_n21519_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21522_
.subckt no3_x1 i0=$abc$97718$new_n21522_ i1=$abc$97718$new_n21517_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21523_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[74][6] i1=mem2[75][6] q=$abc$97718$new_n21524_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21524_ i1=mem2[79][6] i2=mem2[78][6] q=$abc$97718$new_n21525_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[72][6] i1=mem2[73][6] q=$abc$97718$new_n21526_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21526_ i1=mem2[77][6] i2=mem2[76][6] q=$abc$97718$new_n21527_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][6] i1=mem2[70][6] q=$abc$97718$new_n21528_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21528_ i1=mem2[71][6] i2=mem2[67][6] q=$abc$97718$new_n21529_
.subckt no2_x1 i0=$abc$97718$new_n21529_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21530_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[64][6] i1=mem2[68][6] q=$abc$97718$new_n21531_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21531_ i1=mem2[69][6] i2=mem2[65][6] q=$abc$97718$new_n21532_
.subckt no2_x1 i0=$abc$97718$new_n21532_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21533_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][6] i1=mem2[84][6] q=$abc$97718$new_n21534_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][6] i1=mem2[86][6] q=$abc$97718$new_n21535_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21535_ i1=mem2[87][6] i2=mem2[83][6] q=$abc$97718$new_n21536_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21534_ i1=mem2[85][6] i2=mem2[81][6] q=$abc$97718$new_n21537_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21537_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21538_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21536_ i2=$abc$97718$new_n21538_ q=$abc$97718$new_n21539_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[90][6] i1=mem2[94][6] q=$abc$97718$new_n21540_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21540_ i1=mem2[95][6] i2=mem2[91][6] q=$abc$97718$new_n21541_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[88][6] i1=mem2[92][6] q=$abc$97718$new_n21542_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21542_ i1=mem2[93][6] i2=mem2[89][6] q=$abc$97718$new_n21543_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21543_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21544_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21541_ i2=$abc$97718$new_n21544_ q=$abc$97718$new_n21545_
.subckt no3_x1 i0=$abc$97718$new_n21545_ i1=$abc$97718$new_n21539_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21546_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21525_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21547_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21527_ i2=$abc$97718$new_n21547_ q=$abc$97718$new_n21548_
.subckt no3_x1 i0=$abc$97718$new_n21533_ i1=$abc$97718$new_n21530_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21549_
.subckt no3_x1 i0=$abc$97718$new_n21549_ i1=$abc$97718$new_n21548_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21550_
.subckt no3_x1 i0=$abc$97718$new_n21550_ i1=$abc$97718$new_n21546_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n21551_
.subckt no3_x1 i0=$abc$97718$new_n21551_ i1=$abc$97718$new_n21523_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n21552_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[7] i1=$abc$97718$new_n21496_ i2=$abc$97718$new_n21552_ q=$abc$97718$new_n21553_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n21553_ i1=$abc$97718$new_n21427_ i2=$abc$97718$new_n21374_ q=$abc$97718$new_n21554_
.subckt no2_x1 i0=$abc$97718$new_n21554_ i1=rst nq=dato[22]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[208][7] i1=mem2[212][7] q=$abc$97718$new_n21556_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21556_ i1=mem2[213][7] i2=mem2[209][7] q=$abc$97718$new_n21557_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[216][7] i1=mem2[220][7] q=$abc$97718$new_n21558_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21558_ i1=mem2[221][7] i2=mem2[217][7] q=$abc$97718$new_n21559_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21559_ i1=$abc$97718$new_n21557_ q=$abc$97718$new_n21560_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[218][7] i1=mem2[222][7] q=$abc$97718$new_n21561_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21561_ i1=mem2[223][7] i2=mem2[219][7] q=$abc$97718$new_n21562_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[210][7] i1=mem2[214][7] q=$abc$97718$new_n21563_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21563_ i1=mem2[215][7] i2=mem2[211][7] q=$abc$97718$new_n21564_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n21560_ i1=$abc$97718$new_n21564_ i2=$abc$97718$new_n21562_ q=$abc$97718$new_n21565_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[200][7] i1=mem2[204][7] q=$abc$97718$new_n21566_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21566_ i1=mem2[205][7] i2=mem2[201][7] q=$abc$97718$new_n21567_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[192][7] i1=mem2[196][7] q=$abc$97718$new_n21568_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21568_ i1=mem2[197][7] i2=mem2[193][7] q=$abc$97718$new_n21569_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21569_ i1=$abc$97718$new_n21567_ q=$abc$97718$new_n21570_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[194][7] i1=mem2[198][7] q=$abc$97718$new_n21571_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21571_ i1=mem2[199][7] i2=mem2[195][7] q=$abc$97718$new_n21572_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[202][7] i1=mem2[206][7] q=$abc$97718$new_n21573_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21573_ i1=mem2[207][7] i2=mem2[203][7] q=$abc$97718$new_n21574_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21570_ i1=$abc$97718$new_n21574_ i2=$abc$97718$new_n21572_ q=$abc$97718$new_n21575_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n21575_ i1=$abc$97718$new_n21565_ q=$abc$97718$new_n21576_
.subckt na2_x1 i0=$abc$97718$new_n21576_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n21577_
.subckt ao22_x2 i0=mem2[243][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21578_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[247][7] i2=$abc$97718$new_n21578_ q=$abc$97718$new_n21579_
.subckt o2_x2 i0=mem2[242][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n21580_
.subckt ao22_x2 i0=mem2[246][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21581_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[240][7] i1=mem2[244][7] q=$abc$97718$new_n21582_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[250][7] i1=mem2[254][7] q=$abc$97718$new_n21583_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[248][7] i1=mem2[252][7] q=$abc$97718$new_n21584_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21583_ i1=mem2[255][7] i2=mem2[251][7] q=$abc$97718$new_n21585_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21584_ i1=mem2[253][7] i2=mem2[249][7] q=$abc$97718$new_n21586_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21586_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21587_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21585_ i2=$abc$97718$new_n21587_ q=$abc$97718$new_n21588_
.subckt oa22_x2 i0=$abc$97718$new_n21581_ i1=$abc$97718$new_n21580_ i2=$abc$97718$new_n21579_ q=$abc$97718$new_n21589_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21582_ i1=mem2[245][7] i2=mem2[241][7] q=$abc$97718$new_n21590_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21590_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21591_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21589_ i2=$abc$97718$new_n21591_ q=$abc$97718$new_n21592_
.subckt na3_x1 i0=$abc$97718$new_n21592_ i1=$abc$97718$new_n21588_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21593_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[224][7] i1=mem2[228][7] q=$abc$97718$new_n21594_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21594_ i1=mem2[229][7] i2=mem2[225][7] q=$abc$97718$new_n21595_
.subckt no2_x1 i0=$abc$97718$new_n21595_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21596_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[227][7] i1=mem2[231][7] q=$abc$97718$new_n21597_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21597_ i1=mem2[230][7] i2=mem2[226][7] q=$abc$97718$new_n21598_
.subckt no2_x1 i0=$abc$97718$new_n21598_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21599_
.subckt no3_x1 i0=$abc$97718$new_n21599_ i1=$abc$97718$new_n21596_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21600_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[232][7] i1=mem2[236][7] q=$abc$97718$new_n21601_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21601_ i1=mem2[237][7] i2=mem2[233][7] q=$abc$97718$new_n21602_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[234][7] i1=mem2[238][7] q=$abc$97718$new_n21603_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21603_ i1=mem2[239][7] i2=mem2[235][7] q=$abc$97718$new_n21604_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21604_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21605_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21602_ i2=$abc$97718$new_n21605_ q=$abc$97718$new_n21606_
.subckt no2_x1 i0=$abc$97718$new_n21606_ i1=$abc$97718$new_n21600_ nq=$abc$97718$new_n21607_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21607_ i2=$abc$97718$new_n21593_ q=$abc$97718$new_n21608_
.subckt ao22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n21608_ i2=$abc$97718$new_n21577_ q=$abc$97718$new_n21609_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[72][7] i1=mem2[73][7] q=$abc$97718$new_n21610_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21610_ i1=mem2[77][7] i2=mem2[76][7] q=$abc$97718$new_n21611_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem2[74][7] i1=mem2[75][7] q=$abc$97718$new_n21612_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21612_ i1=mem2[79][7] i2=mem2[78][7] q=$abc$97718$new_n21613_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[65][7] i1=mem2[69][7] q=$abc$97718$new_n21614_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21614_ i1=mem2[68][7] i2=mem2[64][7] q=$abc$97718$new_n21615_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[67][7] i1=mem2[71][7] q=$abc$97718$new_n21616_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[66][7] i1=mem2[70][7] q=$abc$97718$new_n21617_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n21615_ i1=$abc$97718$new_n21617_ i2=$abc$97718$new_n21616_ q=$abc$97718$new_n21618_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21618_ i1=$abc$97718$new_n21613_ i2=$abc$97718$new_n21611_ q=$abc$97718$new_n21619_
.subckt no2_x1 i0=$abc$97718$new_n21619_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21620_
.subckt oa22_x2 i0=mem2[94][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21621_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem2[90][7] i2=$abc$97718$new_n21621_ q=$abc$97718$new_n21622_
.subckt oa22_x2 i0=mem2[91][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21623_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[95][7] i2=$abc$97718$new_n21623_ q=$abc$97718$new_n21624_
.subckt na2_x1 i0=$abc$97718$new_n21624_ i1=$abc$97718$new_n21622_ nq=$abc$97718$new_n21625_
.subckt oa22_x2 i0=mem2[92][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21626_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem2[88][7] i2=$abc$97718$new_n21626_ q=$abc$97718$new_n21627_
.subckt oa22_x2 i0=mem2[93][7] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21628_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem2[89][7] i2=$abc$97718$new_n21628_ q=$abc$97718$new_n21629_
.subckt na2_x1 i0=$abc$97718$new_n21629_ i1=$abc$97718$new_n21627_ nq=$abc$97718$new_n21630_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[82][7] i1=mem2[86][7] q=$abc$97718$new_n21631_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[83][7] i1=mem2[87][7] q=$abc$97718$new_n21632_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n21632_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21633_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21631_ i2=$abc$97718$new_n21633_ q=$abc$97718$new_n21634_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[80][7] i1=mem2[84][7] q=$abc$97718$new_n21635_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[81][7] i1=mem2[85][7] q=$abc$97718$new_n21636_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n21636_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21637_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21635_ i2=$abc$97718$new_n21637_ q=$abc$97718$new_n21638_
.subckt na2_x1 i0=$abc$97718$new_n21638_ i1=$abc$97718$new_n21634_ nq=$abc$97718$new_n21639_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21639_ i1=$abc$97718$new_n21630_ i2=$abc$97718$new_n21625_ q=$abc$97718$new_n21640_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21640_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n21641_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[96][7] i1=mem2[100][7] q=$abc$97718$new_n21642_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21642_ i1=mem2[101][7] i2=mem2[97][7] q=$abc$97718$new_n21643_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[99][7] i1=mem2[103][7] q=$abc$97718$new_n21644_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21644_ i1=mem2[102][7] i2=mem2[98][7] q=$abc$97718$new_n21645_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[104][7] i1=mem2[108][7] q=$abc$97718$new_n21646_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21646_ i1=mem2[109][7] i2=mem2[105][7] q=$abc$97718$new_n21647_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[106][7] i1=mem2[110][7] q=$abc$97718$new_n21648_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21648_ i1=mem2[111][7] i2=mem2[107][7] q=$abc$97718$new_n21649_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[112][7] i1=mem2[116][7] q=$abc$97718$new_n21650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21650_ i1=mem2[117][7] i2=mem2[113][7] q=$abc$97718$new_n21651_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[114][7] i1=mem2[118][7] q=$abc$97718$new_n21652_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21652_ i1=mem2[119][7] i2=mem2[115][7] q=$abc$97718$new_n21653_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21653_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21654_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21651_ i2=$abc$97718$new_n21654_ q=$abc$97718$new_n21655_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21643_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21656_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21645_ i2=$abc$97718$new_n21656_ q=$abc$97718$new_n21657_
.subckt o3_x2 i0=$abc$97718$new_n21657_ i1=$abc$97718$new_n21655_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21658_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21647_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21659_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21649_ i2=$abc$97718$new_n21659_ q=$abc$97718$new_n21660_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[120][7] i1=mem2[124][7] q=$abc$97718$new_n21661_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21661_ i1=mem2[125][7] i2=mem2[121][7] q=$abc$97718$new_n21662_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[122][7] i1=mem2[126][7] q=$abc$97718$new_n21663_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21663_ i1=mem2[127][7] i2=mem2[123][7] q=$abc$97718$new_n21664_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21664_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21665_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21662_ i2=$abc$97718$new_n21665_ q=$abc$97718$new_n21666_
.subckt o3_x2 i0=$abc$97718$new_n21666_ i1=$abc$97718$new_n21660_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21667_
.subckt na3_x1 i0=$abc$97718$new_n21667_ i1=$abc$97718$new_n21658_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n21668_
.subckt ao22_x2 i0=$abc$97718$new_n21620_ i1=$abc$97718$new_n21641_ i2=$abc$97718$new_n21668_ q=$abc$97718$new_n21669_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[177][7] i1=mem2[181][7] q=$abc$97718$new_n21670_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[178][7] i1=mem2[182][7] q=$abc$97718$new_n21671_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21670_ i1=mem2[180][7] i2=mem2[176][7] q=$abc$97718$new_n21672_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21671_ i1=mem2[183][7] i2=mem2[179][7] q=$abc$97718$new_n21673_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21673_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21674_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21672_ i2=$abc$97718$new_n21674_ q=$abc$97718$new_n21675_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[186][7] i1=mem2[190][7] q=$abc$97718$new_n21676_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21676_ i1=mem2[191][7] i2=mem2[187][7] q=$abc$97718$new_n21677_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[184][7] i1=mem2[188][7] q=$abc$97718$new_n21678_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21678_ i1=mem2[189][7] i2=mem2[185][7] q=$abc$97718$new_n21679_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21679_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21680_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21677_ i2=$abc$97718$new_n21680_ q=$abc$97718$new_n21681_
.subckt o2_x2 i0=$abc$97718$new_n21681_ i1=$abc$97718$new_n21675_ q=$abc$97718$new_n21682_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[168][7] i1=mem2[172][7] q=$abc$97718$new_n21683_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21683_ i1=mem2[173][7] i2=mem2[169][7] q=$abc$97718$new_n21684_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[170][7] i1=mem2[174][7] q=$abc$97718$new_n21685_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21685_ i1=mem2[175][7] i2=mem2[171][7] q=$abc$97718$new_n21686_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21684_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21687_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21686_ i2=$abc$97718$new_n21687_ q=$abc$97718$new_n21688_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[162][7] i1=mem2[166][7] q=$abc$97718$new_n21689_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21689_ i1=mem2[167][7] i2=mem2[163][7] q=$abc$97718$new_n21690_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[160][7] i1=mem2[164][7] q=$abc$97718$new_n21691_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21691_ i1=mem2[165][7] i2=mem2[161][7] q=$abc$97718$new_n21692_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21692_ i1=$abc$97718$new_n21690_ q=$abc$97718$new_n21693_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21693_ i2=$abc$97718$new_n21688_ q=$abc$97718$new_n21694_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[152][7] i1=mem2[156][7] q=$abc$97718$new_n21695_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21695_ i1=mem2[157][7] i2=mem2[153][7] q=$abc$97718$new_n21696_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[154][7] i1=mem2[158][7] q=$abc$97718$new_n21697_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21697_ i1=mem2[159][7] i2=mem2[155][7] q=$abc$97718$new_n21698_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[146][7] i1=mem2[150][7] q=$abc$97718$new_n21699_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21699_ i1=mem2[151][7] i2=mem2[147][7] q=$abc$97718$new_n21700_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[144][7] i1=mem2[148][7] q=$abc$97718$new_n21701_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21701_ i1=mem2[149][7] i2=mem2[145][7] q=$abc$97718$new_n21702_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21702_ i1=$abc$97718$new_n21700_ q=$abc$97718$new_n21703_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21703_ i1=$abc$97718$new_n21698_ i2=$abc$97718$new_n21696_ q=$abc$97718$new_n21704_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[136][7] i1=mem2[140][7] q=$abc$97718$new_n21705_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21705_ i1=mem2[141][7] i2=mem2[137][7] q=$abc$97718$new_n21706_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[138][7] i1=mem2[142][7] q=$abc$97718$new_n21707_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21707_ i1=mem2[143][7] i2=mem2[139][7] q=$abc$97718$new_n21708_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[128][7] i1=mem2[132][7] q=$abc$97718$new_n21709_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21709_ i1=mem2[133][7] i2=mem2[129][7] q=$abc$97718$new_n21710_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[130][7] i1=mem2[134][7] q=$abc$97718$new_n21711_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21711_ i1=mem2[135][7] i2=mem2[131][7] q=$abc$97718$new_n21712_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21712_ i1=$abc$97718$new_n21710_ q=$abc$97718$new_n21713_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21713_ i1=$abc$97718$new_n21708_ i2=$abc$97718$new_n21706_ q=$abc$97718$new_n21714_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n21714_ i1=$abc$97718$new_n21704_ q=$abc$97718$new_n21715_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n21715_ i1=$abc$97718$new_n21694_ i2=$abc$97718$new_n21682_ q=$abc$97718$new_n21716_
.subckt na2_x1 i0=$abc$97718$new_n21716_ i1=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n21717_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[18][7] i1=mem2[22][7] q=$abc$97718$new_n21718_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21718_ i1=mem2[23][7] i2=mem2[19][7] q=$abc$97718$new_n21719_
.subckt ao22_x2 i0=mem2[27][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21720_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[31][7] i2=$abc$97718$new_n21720_ q=$abc$97718$new_n21721_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[26][7] i1=mem2[30][7] q=$abc$97718$new_n21722_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21722_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21723_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[8][7] i1=mem2[12][7] q=$abc$97718$new_n21724_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21724_ i1=mem2[13][7] i2=mem2[9][7] q=$abc$97718$new_n21725_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[0][7] i1=mem2[4][7] q=$abc$97718$new_n21726_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21726_ i1=mem2[5][7] i2=mem2[1][7] q=$abc$97718$new_n21727_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21727_ i1=$abc$97718$new_n21725_ q=$abc$97718$new_n21728_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[2][7] i1=mem2[6][7] q=$abc$97718$new_n21729_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21729_ i1=mem2[7][7] i2=mem2[3][7] q=$abc$97718$new_n21730_
.subckt no2_x1 i0=$abc$97718$new_n21730_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21731_
.subckt no2_x1 i0=mem2[10][7] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n21732_
.subckt no2_x1 i0=mem2[14][7] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n21733_
.subckt no3_x1 i0=$abc$97718$new_n21733_ i1=$abc$97718$new_n21732_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n21734_
.subckt ao22_x2 i0=mem2[15][7] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21735_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem2[11][7] i2=$abc$97718$new_n21735_ q=$abc$97718$new_n21736_
.subckt no3_x1 i0=$abc$97718$new_n21736_ i1=$abc$97718$new_n21734_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n21737_
.subckt ao22_x2 i0=$abc$97718$new_n21723_ i1=$abc$97718$new_n21721_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21738_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21719_ i2=$abc$97718$new_n21738_ q=$abc$97718$new_n21739_
.subckt no3_x1 i0=$abc$97718$new_n21737_ i1=$abc$97718$new_n21731_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21740_
.subckt no3_x1 i0=$abc$97718$new_n21740_ i1=$abc$97718$new_n21739_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n21741_
.subckt na2_x1 i0=$abc$97718$new_n21728_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n21742_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[16][7] i1=mem2[20][7] q=$abc$97718$new_n21743_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21743_ i1=mem2[21][7] i2=mem2[17][7] q=$abc$97718$new_n21744_
.subckt ao22_x2 i0=mem2[25][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21745_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem2[29][7] i2=$abc$97718$new_n21745_ q=$abc$97718$new_n21746_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[24][7] i1=mem2[28][7] q=$abc$97718$new_n21747_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n21747_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21748_
.subckt ao22_x2 i0=$abc$97718$new_n21748_ i1=$abc$97718$new_n21746_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21749_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21744_ i2=$abc$97718$new_n21749_ q=$abc$97718$new_n21750_
.subckt no2_x1 i0=$abc$97718$new_n21750_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21751_
.subckt oa22_x2 i0=$abc$97718$new_n21751_ i1=$abc$97718$new_n21742_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n21752_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[35][7] i1=mem2[39][7] q=$abc$97718$new_n21753_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[34][7] i1=mem2[38][7] q=$abc$97718$new_n21754_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[32][7] i1=mem2[36][7] q=$abc$97718$new_n21755_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21755_ i1=mem2[37][7] i2=mem2[33][7] q=$abc$97718$new_n21756_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n21756_ i1=$abc$97718$new_n21754_ i2=$abc$97718$new_n21753_ q=$abc$97718$new_n21757_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[42][7] i1=mem2[46][7] q=$abc$97718$new_n21758_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21758_ i1=mem2[47][7] i2=mem2[43][7] q=$abc$97718$new_n21759_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[40][7] i1=mem2[44][7] q=$abc$97718$new_n21760_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21760_ i1=mem2[45][7] i2=mem2[41][7] q=$abc$97718$new_n21761_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21761_ i1=$abc$97718$new_n21759_ q=$abc$97718$new_n21762_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21762_ i1=$abc$97718$new_n21757_ q=$abc$97718$new_n21763_
.subckt no2_x1 i0=$abc$97718$new_n21763_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21764_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[51][7] i1=mem2[55][7] q=$abc$97718$new_n21765_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[50][7] i1=mem2[54][7] q=$abc$97718$new_n21766_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[48][7] i1=mem2[52][7] q=$abc$97718$new_n21767_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21767_ i1=mem2[53][7] i2=mem2[49][7] q=$abc$97718$new_n21768_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n21768_ i1=$abc$97718$new_n21766_ i2=$abc$97718$new_n21765_ q=$abc$97718$new_n21769_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[58][7] i1=mem2[62][7] q=$abc$97718$new_n21770_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21770_ i1=mem2[63][7] i2=mem2[59][7] q=$abc$97718$new_n21771_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem2[56][7] i1=mem2[60][7] q=$abc$97718$new_n21772_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21772_ i1=mem2[61][7] i2=mem2[57][7] q=$abc$97718$new_n21773_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21773_ i1=$abc$97718$new_n21771_ q=$abc$97718$new_n21774_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21774_ i1=$abc$97718$new_n21769_ q=$abc$97718$new_n21775_
.subckt no2_x1 i0=$abc$97718$new_n21775_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n21776_
.subckt o3_x2 i0=$abc$97718$new_n21776_ i1=$abc$97718$new_n21764_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n21777_
.subckt ao22_x2 i0=$abc$97718$new_n21741_ i1=$abc$97718$new_n21752_ i2=$abc$97718$new_n21777_ q=$abc$97718$new_n21778_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[7] i1=$abc$97718$new_n21778_ i2=$abc$97718$new_n21717_ q=$abc$97718$new_n21779_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n21779_ i1=$abc$97718$new_n21669_ i2=$abc$97718$new_n21609_ q=$abc$97718$new_n21780_
.subckt no2_x1 i0=$abc$97718$new_n21780_ i1=rst nq=dato[23]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][0] i1=mem3[238][0] q=$abc$97718$new_n21782_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21782_ i1=mem3[239][0] i2=mem3[235][0] q=$abc$97718$new_n21783_
.subckt na2_x1 i0=$abc$97718$new_n21783_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21784_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][0] i1=mem3[236][0] q=$abc$97718$new_n21785_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21785_ i1=mem3[237][0] i2=mem3[233][0] q=$abc$97718$new_n21786_
.subckt na2_x1 i0=$abc$97718$new_n21786_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21787_
.subckt a3_x2 i0=$abc$97718$new_n21787_ i1=$abc$97718$new_n21784_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21788_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][0] i1=mem3[228][0] q=$abc$97718$new_n21789_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21789_ i1=mem3[229][0] i2=mem3[225][0] q=$abc$97718$new_n21790_
.subckt a2_x2 i0=$abc$97718$new_n21790_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n21791_
.subckt ao22_x2 i0=mem3[230][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21792_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[226][0] i2=$abc$97718$new_n21792_ q=$abc$97718$new_n21793_
.subckt ao22_x2 i0=mem3[227][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21794_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[231][0] i2=$abc$97718$new_n21794_ q=$abc$97718$new_n21795_
.subckt ao22_x2 i0=$abc$97718$new_n21795_ i1=$abc$97718$new_n21793_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21796_
.subckt no3_x1 i0=$abc$97718$new_n21796_ i1=$abc$97718$new_n21791_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21797_
.subckt no3_x1 i0=$abc$97718$new_n21797_ i1=$abc$97718$new_n21788_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21798_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][0] i1=mem3[252][0] q=$abc$97718$new_n21799_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21799_ i1=mem3[253][0] i2=mem3[249][0] q=$abc$97718$new_n21800_
.subckt na2_x1 i0=$abc$97718$new_n21800_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n21801_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][0] i1=mem3[254][0] q=$abc$97718$new_n21802_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21802_ i1=mem3[255][0] i2=mem3[251][0] q=$abc$97718$new_n21803_
.subckt na2_x1 i0=$abc$97718$new_n21803_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21804_
.subckt a3_x2 i0=$abc$97718$new_n21804_ i1=$abc$97718$new_n21801_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21805_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][0] i1=mem3[244][0] q=$abc$97718$new_n21806_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21806_ i1=mem3[245][0] i2=mem3[241][0] q=$abc$97718$new_n21807_
.subckt ao22_x2 i0=mem3[246][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n21808_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[242][0] i2=$abc$97718$new_n21808_ q=$abc$97718$new_n21809_
.subckt ao22_x2 i0=mem3[243][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21810_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[247][0] i2=$abc$97718$new_n21810_ q=$abc$97718$new_n21811_
.subckt ao22_x2 i0=$abc$97718$new_n21811_ i1=$abc$97718$new_n21809_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21812_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21807_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21813_
.subckt no2_x1 i0=$abc$97718$new_n21813_ i1=$abc$97718$new_n21812_ nq=$abc$97718$new_n21814_
.subckt no3_x1 i0=$abc$97718$new_n21814_ i1=$abc$97718$new_n21805_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21815_
.subckt ao22_x2 i0=$abc$97718$new_n21815_ i1=$abc$97718$new_n21798_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21816_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[163][0] i1=mem3[167][0] q=$abc$97718$new_n21817_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21817_ i1=mem3[166][0] i2=mem3[162][0] q=$abc$97718$new_n21818_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][0] i1=mem3[164][0] q=$abc$97718$new_n21819_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21819_ i1=mem3[165][0] i2=mem3[161][0] q=$abc$97718$new_n21820_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21820_ i1=$abc$97718$new_n21818_ q=$abc$97718$new_n21821_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][0] i1=mem3[172][0] q=$abc$97718$new_n21822_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21822_ i1=mem3[173][0] i2=mem3[169][0] q=$abc$97718$new_n21823_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][0] i1=mem3[174][0] q=$abc$97718$new_n21824_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21824_ i1=mem3[175][0] i2=mem3[171][0] q=$abc$97718$new_n21825_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][0] i1=mem3[182][0] q=$abc$97718$new_n21826_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][0] i1=mem3[180][0] q=$abc$97718$new_n21827_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21826_ i1=mem3[183][0] i2=mem3[179][0] q=$abc$97718$new_n21828_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21827_ i1=mem3[181][0] i2=mem3[177][0] q=$abc$97718$new_n21829_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21829_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21830_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21828_ i2=$abc$97718$new_n21830_ q=$abc$97718$new_n21831_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][0] i1=mem3[188][0] q=$abc$97718$new_n21832_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21832_ i1=mem3[189][0] i2=mem3[185][0] q=$abc$97718$new_n21833_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][0] i1=mem3[190][0] q=$abc$97718$new_n21834_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21834_ i1=mem3[191][0] i2=mem3[187][0] q=$abc$97718$new_n21835_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21835_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21836_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21833_ i2=$abc$97718$new_n21836_ q=$abc$97718$new_n21837_
.subckt no3_x1 i0=$abc$97718$new_n21837_ i1=$abc$97718$new_n21831_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21838_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21823_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21839_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21825_ i2=$abc$97718$new_n21839_ q=$abc$97718$new_n21840_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21821_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21841_
.subckt no2_x1 i0=$abc$97718$new_n21841_ i1=$abc$97718$new_n21840_ nq=$abc$97718$new_n21842_
.subckt no3_x1 i0=$abc$97718$new_n21842_ i1=$abc$97718$new_n21838_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21843_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][0] i1=mem3[100][0] q=$abc$97718$new_n21844_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21844_ i1=mem3[101][0] i2=mem3[97][0] q=$abc$97718$new_n21845_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][0] i1=mem3[108][0] q=$abc$97718$new_n21846_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21846_ i1=mem3[109][0] i2=mem3[105][0] q=$abc$97718$new_n21847_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n21847_ i1=$abc$97718$new_n21845_ q=$abc$97718$new_n21848_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][0] i1=mem3[102][0] q=$abc$97718$new_n21849_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21849_ i1=mem3[103][0] i2=mem3[99][0] q=$abc$97718$new_n21850_
.subckt a2_x2 i0=$abc$97718$new_n21850_ i1=$abc$97718$new_n16507_ q=$abc$97718$new_n21851_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][0] i1=mem3[110][0] q=$abc$97718$new_n21852_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21852_ i1=mem3[111][0] i2=mem3[107][0] q=$abc$97718$new_n21853_
.subckt oa22_x2 i0=$abc$97718$new_n21853_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21854_
.subckt ao22_x2 i0=$abc$97718$new_n21854_ i1=$abc$97718$new_n21851_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n21855_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21848_ i2=$abc$97718$new_n21855_ q=$abc$97718$new_n21856_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][0] i1=mem3[116][0] q=$abc$97718$new_n21857_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21857_ i1=mem3[117][0] i2=mem3[113][0] q=$abc$97718$new_n21858_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][0] i1=mem3[124][0] q=$abc$97718$new_n21859_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21859_ i1=mem3[125][0] i2=mem3[121][0] q=$abc$97718$new_n21860_
.subckt oa22_x2 i0=$abc$97718$new_n21860_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21861_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21858_ i2=$abc$97718$new_n21861_ q=$abc$97718$new_n21862_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][0] i1=mem3[118][0] q=$abc$97718$new_n21863_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21863_ i1=mem3[119][0] i2=mem3[115][0] q=$abc$97718$new_n21864_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][0] i1=mem3[126][0] q=$abc$97718$new_n21865_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21865_ i1=mem3[127][0] i2=mem3[123][0] q=$abc$97718$new_n21866_
.subckt oa22_x2 i0=$abc$97718$new_n21866_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21867_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21864_ i2=$abc$97718$new_n21867_ q=$abc$97718$new_n21868_
.subckt a3_x2 i0=$abc$97718$new_n21868_ i1=$abc$97718$new_n21862_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21869_
.subckt ao22_x2 i0=$abc$97718$new_n21869_ i1=$abc$97718$new_n21856_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n21870_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][0] i1=mem3[36][0] q=$abc$97718$new_n21871_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21871_ i1=mem3[37][0] i2=mem3[33][0] q=$abc$97718$new_n21872_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][0] i1=mem3[38][0] q=$abc$97718$new_n21873_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21873_ i1=mem3[39][0] i2=mem3[35][0] q=$abc$97718$new_n21874_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][0] i1=mem3[52][0] q=$abc$97718$new_n21875_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21875_ i1=mem3[53][0] i2=mem3[49][0] q=$abc$97718$new_n21876_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][0] i1=mem3[54][0] q=$abc$97718$new_n21877_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21877_ i1=mem3[55][0] i2=mem3[51][0] q=$abc$97718$new_n21878_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21876_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21879_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21878_ i2=$abc$97718$new_n21879_ q=$abc$97718$new_n21880_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][0] i1=mem3[60][0] q=$abc$97718$new_n21881_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21881_ i1=mem3[61][0] i2=mem3[57][0] q=$abc$97718$new_n21882_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][0] i1=mem3[62][0] q=$abc$97718$new_n21883_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21883_ i1=mem3[63][0] i2=mem3[59][0] q=$abc$97718$new_n21884_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21884_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21885_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21882_ i2=$abc$97718$new_n21885_ q=$abc$97718$new_n21886_
.subckt no3_x1 i0=$abc$97718$new_n21886_ i1=$abc$97718$new_n21880_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n21887_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][0] i1=mem3[44][0] q=$abc$97718$new_n21888_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21888_ i1=mem3[45][0] i2=mem3[41][0] q=$abc$97718$new_n21889_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][0] i1=mem3[46][0] q=$abc$97718$new_n21890_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21890_ i1=mem3[47][0] i2=mem3[43][0] q=$abc$97718$new_n21891_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21891_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21892_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21889_ i2=$abc$97718$new_n21892_ q=$abc$97718$new_n21893_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21872_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n21894_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21874_ i2=$abc$97718$new_n21894_ q=$abc$97718$new_n21895_
.subckt no3_x1 i0=$abc$97718$new_n21895_ i1=$abc$97718$new_n21893_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21896_
.subckt no3_x1 i0=$abc$97718$new_n21896_ i1=$abc$97718$new_n21887_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n21897_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][0] i1=mem3[206][0] q=$abc$97718$new_n21898_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[195][0] i1=mem3[199][0] q=$abc$97718$new_n21899_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][0] i1=mem3[212][0] q=$abc$97718$new_n21900_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[210][0] i1=mem3[211][0] q=$abc$97718$new_n21901_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21901_ i1=mem3[215][0] i2=mem3[214][0] q=$abc$97718$new_n21902_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[218][0] i1=mem3[219][0] q=$abc$97718$new_n21903_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21903_ i1=mem3[223][0] i2=mem3[222][0] q=$abc$97718$new_n21904_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21898_ i1=mem3[207][0] i2=mem3[203][0] q=$abc$97718$new_n21905_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21899_ i1=mem3[198][0] i2=mem3[194][0] q=$abc$97718$new_n21906_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][0] i1=mem3[204][0] q=$abc$97718$new_n21907_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21907_ i1=mem3[205][0] i2=mem3[201][0] q=$abc$97718$new_n21908_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][0] i1=mem3[196][0] q=$abc$97718$new_n21909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21909_ i1=mem3[197][0] i2=mem3[193][0] q=$abc$97718$new_n21910_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n21910_ i1=$abc$97718$new_n21908_ q=$abc$97718$new_n21911_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n21911_ i1=$abc$97718$new_n21906_ i2=$abc$97718$new_n21905_ q=$abc$97718$new_n21912_
.subckt ao22_x2 i0=$abc$97718$new_n21902_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n21913_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21904_ i2=$abc$97718$new_n21913_ q=$abc$97718$new_n21914_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21900_ i1=mem3[213][0] i2=mem3[209][0] q=$abc$97718$new_n21915_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][0] i1=mem3[220][0] q=$abc$97718$new_n21916_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21916_ i1=mem3[221][0] i2=mem3[217][0] q=$abc$97718$new_n21917_
.subckt ao22_x2 i0=$abc$97718$new_n21917_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n21918_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n21915_ i2=$abc$97718$new_n21918_ q=$abc$97718$new_n21919_
.subckt o2_x2 i0=$abc$97718$new_n21919_ i1=$abc$97718$new_n21914_ q=$abc$97718$new_n21920_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[129][0] i1=mem3[133][0] q=$abc$97718$new_n21921_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21921_ i1=mem3[132][0] i2=mem3[128][0] q=$abc$97718$new_n21922_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[131][0] i1=mem3[135][0] q=$abc$97718$new_n21923_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21923_ i1=mem3[134][0] i2=mem3[130][0] q=$abc$97718$new_n21924_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n21924_ i1=$abc$97718$new_n21922_ q=$abc$97718$new_n21925_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[138][0] i1=mem3[142][0] q=$abc$97718$new_n21926_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21926_ i1=mem3[143][0] i2=mem3[139][0] q=$abc$97718$new_n21927_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][0] i1=mem3[140][0] q=$abc$97718$new_n21928_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21928_ i1=mem3[141][0] i2=mem3[137][0] q=$abc$97718$new_n21929_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][0] i1=mem3[156][0] q=$abc$97718$new_n21930_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21930_ i1=mem3[157][0] i2=mem3[153][0] q=$abc$97718$new_n21931_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][0] i1=mem3[158][0] q=$abc$97718$new_n21932_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21932_ i1=mem3[159][0] i2=mem3[155][0] q=$abc$97718$new_n21933_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][0] i1=mem3[150][0] q=$abc$97718$new_n21934_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21934_ i1=mem3[151][0] i2=mem3[147][0] q=$abc$97718$new_n21935_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][0] i1=mem3[148][0] q=$abc$97718$new_n21936_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21936_ i1=mem3[149][0] i2=mem3[145][0] q=$abc$97718$new_n21937_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21937_ i1=$abc$97718$new_n21935_ q=$abc$97718$new_n21938_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21938_ i1=$abc$97718$new_n21933_ i2=$abc$97718$new_n21931_ q=$abc$97718$new_n21939_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n21927_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n21940_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n21929_ i2=$abc$97718$new_n21940_ q=$abc$97718$new_n21941_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n21925_ i2=$abc$97718$new_n21941_ q=$abc$97718$new_n21942_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n21942_ i1=$abc$97718$new_n21939_ q=$abc$97718$new_n21943_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n21943_ i1=$abc$97718$new_n21920_ i2=$abc$97718$new_n21912_ q=$abc$97718$new_n21944_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[2][0] i1=mem3[6][0] q=$abc$97718$new_n21945_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21945_ i1=mem3[7][0] i2=mem3[3][0] q=$abc$97718$new_n21946_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][0] i1=mem3[4][0] q=$abc$97718$new_n21947_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21947_ i1=mem3[5][0] i2=mem3[1][0] q=$abc$97718$new_n21948_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21948_ i1=$abc$97718$new_n21946_ q=$abc$97718$new_n21949_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[66][0] i1=mem3[70][0] q=$abc$97718$new_n21950_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21950_ i1=mem3[71][0] i2=mem3[67][0] q=$abc$97718$new_n21951_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][0] i1=mem3[68][0] q=$abc$97718$new_n21952_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21952_ i1=mem3[69][0] i2=mem3[65][0] q=$abc$97718$new_n21953_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21953_ i1=$abc$97718$new_n21951_ q=$abc$97718$new_n21954_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][0] i1=mem3[86][0] q=$abc$97718$new_n21955_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21955_ i1=mem3[87][0] i2=mem3[83][0] q=$abc$97718$new_n21956_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][0] i1=mem3[84][0] q=$abc$97718$new_n21957_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21957_ i1=mem3[85][0] i2=mem3[81][0] q=$abc$97718$new_n21958_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[90][0] i1=mem3[91][0] q=$abc$97718$new_n21959_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21959_ i1=mem3[95][0] i2=mem3[94][0] q=$abc$97718$new_n21960_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[88][0] i1=mem3[89][0] q=$abc$97718$new_n21961_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n21961_ i1=mem3[93][0] i2=mem3[92][0] q=$abc$97718$new_n21962_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21962_ i1=$abc$97718$new_n21960_ q=$abc$97718$new_n21963_
.subckt a2_x2 i0=$abc$97718$new_n21963_ i1=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n21964_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][0] i1=mem3[76][0] q=$abc$97718$new_n21965_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21965_ i1=mem3[77][0] i2=mem3[73][0] q=$abc$97718$new_n21966_
.subckt no2_x1 i0=$abc$97718$new_n21966_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n21967_
.subckt no2_x1 i0=mem3[74][0] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n21968_
.subckt no2_x1 i0=mem3[78][0] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n21969_
.subckt no3_x1 i0=$abc$97718$new_n21969_ i1=$abc$97718$new_n21968_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n21970_
.subckt ao22_x2 i0=mem3[79][0] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n21971_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[75][0] i2=$abc$97718$new_n21971_ q=$abc$97718$new_n21972_
.subckt no3_x1 i0=$abc$97718$new_n21972_ i1=$abc$97718$new_n21970_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n21973_
.subckt no3_x1 i0=$abc$97718$new_n21973_ i1=$abc$97718$new_n21967_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n21974_
.subckt no3_x1 i0=$abc$97718$new_n21843_ i1=$abc$97718$new_n21816_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n21975_
.subckt no2_x1 i0=$abc$97718$new_n21944_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n21976_
.subckt no3_x1 i0=$abc$97718$new_n21976_ i1=$abc$97718$new_n21975_ i2=$abc$97718$new_n16511_ nq=$abc$97718$new_n21977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][0] i1=mem3[30][0] q=$abc$97718$new_n21978_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21978_ i1=mem3[31][0] i2=mem3[27][0] q=$abc$97718$new_n21979_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][0] i1=mem3[28][0] q=$abc$97718$new_n21980_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21980_ i1=mem3[29][0] i2=mem3[25][0] q=$abc$97718$new_n21981_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][0] i1=mem3[22][0] q=$abc$97718$new_n21982_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21982_ i1=mem3[23][0] i2=mem3[19][0] q=$abc$97718$new_n21983_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][0] i1=mem3[20][0] q=$abc$97718$new_n21984_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21984_ i1=mem3[21][0] i2=mem3[17][0] q=$abc$97718$new_n21985_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21985_ i1=$abc$97718$new_n21983_ q=$abc$97718$new_n21986_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21986_ i1=$abc$97718$new_n21981_ i2=$abc$97718$new_n21979_ q=$abc$97718$new_n21987_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][0] i1=mem3[12][0] q=$abc$97718$new_n21988_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21988_ i1=mem3[13][0] i2=mem3[9][0] q=$abc$97718$new_n21989_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[10][0] i1=mem3[14][0] q=$abc$97718$new_n21990_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n21990_ i1=mem3[15][0] i2=mem3[11][0] q=$abc$97718$new_n21991_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n21949_ i1=$abc$97718$new_n21991_ i2=$abc$97718$new_n21989_ q=$abc$97718$new_n21992_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n21992_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n21993_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n21987_ i2=$abc$97718$new_n21993_ q=$abc$97718$new_n21994_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n21954_ i1=$abc$97718$new_n21958_ i2=$abc$97718$new_n21956_ q=$abc$97718$new_n21995_
.subckt no2_x1 i0=$abc$97718$new_n21995_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n21996_
.subckt no3_x1 i0=$abc$97718$new_n21974_ i1=$abc$97718$new_n21964_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n21997_
.subckt no3_x1 i0=$abc$97718$new_n21997_ i1=$abc$97718$new_n21996_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n21998_
.subckt no3_x1 i0=$abc$97718$new_n21998_ i1=$abc$97718$new_n21994_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n21999_
.subckt no3_x1 i0=$abc$97718$new_n21897_ i1=$abc$97718$new_n21870_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n22000_
.subckt no3_x1 i0=$abc$97718$new_n22000_ i1=$abc$97718$new_n21999_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n22001_
.subckt ao22_x2 i0=$abc$97718$new_n22001_ i1=$abc$97718$new_n21977_ i2=$abc$97718$new_n16512_ q=dato[24]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][1] i1=mem3[164][1] q=$abc$97718$new_n22003_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22003_ i1=mem3[165][1] i2=mem3[161][1] q=$abc$97718$new_n22004_
.subckt o2_x2 i0=mem3[162][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22005_
.subckt ao22_x2 i0=mem3[166][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22006_
.subckt ao22_x2 i0=mem3[163][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22007_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[167][1] i2=$abc$97718$new_n22007_ q=$abc$97718$new_n22008_
.subckt oa22_x2 i0=$abc$97718$new_n22005_ i1=$abc$97718$new_n22006_ i2=$abc$97718$new_n22008_ q=$abc$97718$new_n22009_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][1] i1=mem3[174][1] q=$abc$97718$new_n22010_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22010_ i1=mem3[175][1] i2=mem3[171][1] q=$abc$97718$new_n22011_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][1] i1=mem3[172][1] q=$abc$97718$new_n22012_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22012_ i1=mem3[173][1] i2=mem3[169][1] q=$abc$97718$new_n22013_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22013_ i1=$abc$97718$new_n22011_ q=$abc$97718$new_n22014_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22014_ i1=$abc$97718$new_n22009_ i2=$abc$97718$new_n22004_ q=$abc$97718$new_n22015_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][1] i1=mem3[188][1] q=$abc$97718$new_n22016_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22016_ i1=mem3[189][1] i2=mem3[185][1] q=$abc$97718$new_n22017_
.subckt na2_x1 i0=$abc$97718$new_n22017_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n22018_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][1] i1=mem3[190][1] q=$abc$97718$new_n22019_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22019_ i1=mem3[191][1] i2=mem3[187][1] q=$abc$97718$new_n22020_
.subckt na2_x1 i0=$abc$97718$new_n22020_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22021_
.subckt a3_x2 i0=$abc$97718$new_n22021_ i1=$abc$97718$new_n22018_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22022_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][1] i1=mem3[180][1] q=$abc$97718$new_n22023_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22023_ i1=mem3[181][1] i2=mem3[177][1] q=$abc$97718$new_n22024_
.subckt a2_x2 i0=$abc$97718$new_n22024_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n22025_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][1] i1=mem3[182][1] q=$abc$97718$new_n22026_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[179][1] i1=mem3[183][1] q=$abc$97718$new_n22027_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22027_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22028_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n22026_ i2=$abc$97718$new_n22028_ q=$abc$97718$new_n22029_
.subckt no3_x1 i0=$abc$97718$new_n22029_ i1=$abc$97718$new_n22025_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n22030_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][1] i1=mem3[254][1] q=$abc$97718$new_n22031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][1] i1=mem3[246][1] q=$abc$97718$new_n22032_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][1] i1=mem3[252][1] q=$abc$97718$new_n22033_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][1] i1=mem3[244][1] q=$abc$97718$new_n22034_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[226][1] i1=mem3[230][1] q=$abc$97718$new_n22035_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22035_ i1=mem3[231][1] i2=mem3[227][1] q=$abc$97718$new_n22036_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][1] i1=mem3[238][1] q=$abc$97718$new_n22037_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22037_ i1=mem3[239][1] i2=mem3[235][1] q=$abc$97718$new_n22038_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][1] i1=mem3[228][1] q=$abc$97718$new_n22039_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22039_ i1=mem3[229][1] i2=mem3[225][1] q=$abc$97718$new_n22040_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][1] i1=mem3[236][1] q=$abc$97718$new_n22041_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22041_ i1=mem3[237][1] i2=mem3[233][1] q=$abc$97718$new_n22042_
.subckt o3_x2 i0=$abc$97718$new_n22030_ i1=$abc$97718$new_n22022_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22043_
.subckt na2_x1 i0=$abc$97718$new_n22015_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n22044_
.subckt na2_x1 i0=$abc$97718$new_n22044_ i1=$abc$97718$new_n22043_ nq=$abc$97718$new_n22045_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n22042_ i1=$abc$97718$new_n22040_ q=$abc$97718$new_n22046_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22046_ i1=$abc$97718$new_n22038_ i2=$abc$97718$new_n22036_ q=$abc$97718$new_n22047_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22032_ i1=mem3[247][1] i2=mem3[243][1] q=$abc$97718$new_n22048_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22031_ i1=mem3[255][1] i2=mem3[251][1] q=$abc$97718$new_n22049_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n22049_ i1=$abc$97718$new_n22048_ q=$abc$97718$new_n22050_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22033_ i1=mem3[253][1] i2=mem3[249][1] q=$abc$97718$new_n22051_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22034_ i1=mem3[245][1] i2=mem3[241][1] q=$abc$97718$new_n22052_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22052_ i1=$abc$97718$new_n22051_ q=$abc$97718$new_n22053_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22047_ i1=$abc$97718$new_n22053_ i2=$abc$97718$new_n22050_ q=$abc$97718$new_n22054_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][1] i1=mem3[134][1] q=$abc$97718$new_n22055_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22055_ i1=mem3[135][1] i2=mem3[131][1] q=$abc$97718$new_n22056_
.subckt oa22_x2 i0=mem3[142][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22057_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem3[138][1] i2=$abc$97718$new_n22057_ q=$abc$97718$new_n22058_
.subckt a2_x2 i0=mem3[139][1] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n22059_
.subckt oa22_x2 i0=mem3[143][1] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22060_
.subckt ao22_x2 i0=$abc$97718$new_n22060_ i1=$abc$97718$new_n22059_ i2=$abc$97718$new_n22058_ q=$abc$97718$new_n22061_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n22061_ i1=$abc$97718$new_n22056_ q=$abc$97718$new_n22062_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][1] i1=mem3[150][1] q=$abc$97718$new_n22063_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22063_ i1=mem3[151][1] i2=mem3[147][1] q=$abc$97718$new_n22064_
.subckt oa22_x2 i0=mem3[158][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22065_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem3[154][1] i2=$abc$97718$new_n22065_ q=$abc$97718$new_n22066_
.subckt oa22_x2 i0=mem3[159][1] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22067_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem3[155][1] i2=$abc$97718$new_n22067_ q=$abc$97718$new_n22068_
.subckt a2_x2 i0=$abc$97718$new_n22068_ i1=$abc$97718$new_n22066_ q=$abc$97718$new_n22069_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22062_ i1=$abc$97718$new_n22069_ i2=$abc$97718$new_n22064_ q=$abc$97718$new_n22070_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][1] i1=mem3[148][1] q=$abc$97718$new_n22071_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22071_ i1=mem3[149][1] i2=mem3[145][1] q=$abc$97718$new_n22072_
.subckt ao22_x2 i0=mem3[153][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22073_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[157][1] i2=$abc$97718$new_n22073_ q=$abc$97718$new_n22074_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][1] i1=mem3[156][1] q=$abc$97718$new_n22075_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22075_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22076_
.subckt ao22_x2 i0=$abc$97718$new_n22076_ i1=$abc$97718$new_n22074_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22077_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22072_ i2=$abc$97718$new_n22077_ q=$abc$97718$new_n22078_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][1] i1=mem3[140][1] q=$abc$97718$new_n22079_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22079_ i1=mem3[141][1] i2=mem3[137][1] q=$abc$97718$new_n22080_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][1] i1=mem3[132][1] q=$abc$97718$new_n22081_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22081_ i1=mem3[133][1] i2=mem3[129][1] q=$abc$97718$new_n22082_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22082_ i1=$abc$97718$new_n22080_ q=$abc$97718$new_n22083_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22083_ i2=$abc$97718$new_n22078_ q=$abc$97718$new_n22084_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22084_ i1=$abc$97718$new_n22070_ q=$abc$97718$new_n22085_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][1] i1=mem3[198][1] q=$abc$97718$new_n22086_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22086_ i1=mem3[199][1] i2=mem3[195][1] q=$abc$97718$new_n22087_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][1] i1=mem3[196][1] q=$abc$97718$new_n22088_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22088_ i1=mem3[197][1] i2=mem3[193][1] q=$abc$97718$new_n22089_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22089_ i1=$abc$97718$new_n22087_ q=$abc$97718$new_n22090_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][1] i1=mem3[204][1] q=$abc$97718$new_n22091_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22091_ i1=mem3[205][1] i2=mem3[201][1] q=$abc$97718$new_n22092_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][1] i1=mem3[206][1] q=$abc$97718$new_n22093_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22093_ i1=mem3[207][1] i2=mem3[203][1] q=$abc$97718$new_n22094_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22090_ i1=$abc$97718$new_n22094_ i2=$abc$97718$new_n22092_ q=$abc$97718$new_n22095_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][1] i1=mem3[212][1] q=$abc$97718$new_n22096_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22096_ i1=mem3[213][1] i2=mem3[209][1] q=$abc$97718$new_n22097_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[210][1] i1=mem3[214][1] q=$abc$97718$new_n22098_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22098_ i1=mem3[215][1] i2=mem3[211][1] q=$abc$97718$new_n22099_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][1] i1=mem3[220][1] q=$abc$97718$new_n22100_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22100_ i1=mem3[221][1] i2=mem3[217][1] q=$abc$97718$new_n22101_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][1] i1=mem3[222][1] q=$abc$97718$new_n22102_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22102_ i1=mem3[223][1] i2=mem3[219][1] q=$abc$97718$new_n22103_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22103_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22104_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22101_ i2=$abc$97718$new_n22104_ q=$abc$97718$new_n22105_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22099_ i1=$abc$97718$new_n22097_ q=$abc$97718$new_n22106_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22106_ i2=$abc$97718$new_n22105_ q=$abc$97718$new_n22107_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22085_ i1=$abc$97718$new_n22107_ i2=$abc$97718$new_n22095_ q=$abc$97718$new_n22108_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[6] i0=$abc$97718$new_n22108_ i1=$abc$97718$new_n22054_ i2=$abc$97718$new_n22045_ q=$abc$97718$new_n22109_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][1] i1=mem3[62][1] q=$abc$97718$new_n22110_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][1] i1=mem3[60][1] q=$abc$97718$new_n22111_
.subckt ao22_x2 i0=mem3[51][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22112_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[55][1] i2=$abc$97718$new_n22112_ q=$abc$97718$new_n22113_
.subckt o2_x2 i0=mem3[50][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22114_
.subckt ao22_x2 i0=mem3[54][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22115_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][1] i1=mem3[52][1] q=$abc$97718$new_n22116_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][1] i1=mem3[44][1] q=$abc$97718$new_n22117_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22117_ i1=mem3[45][1] i2=mem3[41][1] q=$abc$97718$new_n22118_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][1] i1=mem3[46][1] q=$abc$97718$new_n22119_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22119_ i1=mem3[47][1] i2=mem3[43][1] q=$abc$97718$new_n22120_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][1] i1=mem3[36][1] q=$abc$97718$new_n22121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22121_ i1=mem3[37][1] i2=mem3[33][1] q=$abc$97718$new_n22122_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][1] i1=mem3[38][1] q=$abc$97718$new_n22123_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22123_ i1=mem3[39][1] i2=mem3[35][1] q=$abc$97718$new_n22124_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][1] i1=mem3[126][1] q=$abc$97718$new_n22125_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][1] i1=mem3[124][1] q=$abc$97718$new_n22126_
.subckt ao22_x2 i0=mem3[115][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22127_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[119][1] i2=$abc$97718$new_n22127_ q=$abc$97718$new_n22128_
.subckt ao22_x2 i0=mem3[118][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22129_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[114][1] i2=$abc$97718$new_n22129_ q=$abc$97718$new_n22130_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][1] i1=mem3[116][1] q=$abc$97718$new_n22131_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][1] i1=mem3[108][1] q=$abc$97718$new_n22132_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22132_ i1=mem3[109][1] i2=mem3[105][1] q=$abc$97718$new_n22133_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][1] i1=mem3[110][1] q=$abc$97718$new_n22134_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22134_ i1=mem3[111][1] i2=mem3[107][1] q=$abc$97718$new_n22135_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][1] i1=mem3[100][1] q=$abc$97718$new_n22136_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22136_ i1=mem3[101][1] i2=mem3[97][1] q=$abc$97718$new_n22137_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[99][1] i1=mem3[103][1] q=$abc$97718$new_n22138_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22138_ i1=mem3[102][1] i2=mem3[98][1] q=$abc$97718$new_n22139_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22139_ i1=$abc$97718$new_n22137_ q=$abc$97718$new_n22140_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22135_ i1=$abc$97718$new_n22133_ q=$abc$97718$new_n22141_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22141_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22142_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22140_ i2=$abc$97718$new_n22142_ q=$abc$97718$new_n22143_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22125_ i1=mem3[127][1] i2=mem3[123][1] q=$abc$97718$new_n22144_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22126_ i1=mem3[125][1] i2=mem3[121][1] q=$abc$97718$new_n22145_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22145_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22146_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22144_ i2=$abc$97718$new_n22146_ q=$abc$97718$new_n22147_
.subckt ao22_x2 i0=$abc$97718$new_n22130_ i1=$abc$97718$new_n22128_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22148_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22131_ i1=mem3[117][1] i2=mem3[113][1] q=$abc$97718$new_n22149_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22149_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22150_
.subckt ao22_x2 i0=$abc$97718$new_n22150_ i1=$abc$97718$new_n22148_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22151_
.subckt oa22_x2 i0=$abc$97718$new_n22151_ i1=$abc$97718$new_n22147_ i2=$abc$97718$new_n22143_ q=$abc$97718$new_n22152_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22124_ i1=$abc$97718$new_n22122_ q=$abc$97718$new_n22153_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22153_ i1=$abc$97718$new_n22120_ i2=$abc$97718$new_n22118_ q=$abc$97718$new_n22154_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22111_ i1=mem3[61][1] i2=mem3[57][1] q=$abc$97718$new_n22155_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22110_ i1=mem3[63][1] i2=mem3[59][1] q=$abc$97718$new_n22156_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22156_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22157_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22155_ i2=$abc$97718$new_n22157_ q=$abc$97718$new_n22158_
.subckt oa22_x2 i0=$abc$97718$new_n22115_ i1=$abc$97718$new_n22114_ i2=$abc$97718$new_n22113_ q=$abc$97718$new_n22159_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22116_ i1=mem3[53][1] i2=mem3[49][1] q=$abc$97718$new_n22160_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22160_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22161_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22159_ i2=$abc$97718$new_n22161_ q=$abc$97718$new_n22162_
.subckt a3_x2 i0=$abc$97718$new_n22162_ i1=$abc$97718$new_n22158_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22163_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22154_ i2=$abc$97718$new_n22163_ q=$abc$97718$new_n22164_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][1] i1=mem3[86][1] q=$abc$97718$new_n22165_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22165_ i1=mem3[87][1] i2=mem3[83][1] q=$abc$97718$new_n22166_
.subckt o2_x2 i0=$abc$97718$new_n22166_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22167_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][1] i1=mem3[94][1] q=$abc$97718$new_n22168_
.subckt ao22_x2 i0=mem3[91][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22169_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[95][1] i2=$abc$97718$new_n22169_ q=$abc$97718$new_n22170_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22168_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22171_
.subckt ao22_x2 i0=$abc$97718$new_n22171_ i1=$abc$97718$new_n22170_ i2=$abc$97718$new_n22167_ q=$abc$97718$new_n22172_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem3[67][1] i1=mem3[75][1] q=$abc$97718$new_n22173_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22173_ i1=mem3[79][1] i2=mem3[71][1] q=$abc$97718$new_n22174_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem3[66][1] i1=mem3[74][1] q=$abc$97718$new_n22175_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22175_ i1=mem3[78][1] i2=mem3[70][1] q=$abc$97718$new_n22176_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22176_ i1=$abc$97718$new_n22174_ q=$abc$97718$new_n22177_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][1] i1=mem3[84][1] q=$abc$97718$new_n22178_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22178_ i1=mem3[85][1] i2=mem3[81][1] q=$abc$97718$new_n22179_
.subckt ao22_x2 i0=mem3[89][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22180_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[93][1] i2=$abc$97718$new_n22180_ q=$abc$97718$new_n22181_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][1] i1=mem3[92][1] q=$abc$97718$new_n22182_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22182_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22183_
.subckt ao22_x2 i0=$abc$97718$new_n22183_ i1=$abc$97718$new_n22181_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22184_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22179_ i2=$abc$97718$new_n22184_ q=$abc$97718$new_n22185_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][1] i1=mem3[68][1] q=$abc$97718$new_n22186_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22186_ i1=mem3[69][1] i2=mem3[65][1] q=$abc$97718$new_n22187_
.subckt o2_x2 i0=$abc$97718$new_n22187_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22188_
.subckt no2_x1 i0=mem3[72][1] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n22189_
.subckt no2_x1 i0=mem3[76][1] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n22190_
.subckt no3_x1 i0=$abc$97718$new_n22190_ i1=$abc$97718$new_n22189_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n22191_
.subckt o2_x2 i0=mem3[73][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22192_
.subckt ao22_x2 i0=mem3[77][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22193_
.subckt oa22_x2 i0=$abc$97718$new_n22193_ i1=$abc$97718$new_n22192_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22194_
.subckt ao22_x2 i0=$abc$97718$new_n22194_ i1=$abc$97718$new_n22191_ i2=$abc$97718$new_n22188_ q=$abc$97718$new_n22195_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22195_ i2=$abc$97718$new_n22185_ q=$abc$97718$new_n22196_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22196_ i1=$abc$97718$new_n22177_ i2=$abc$97718$new_n22172_ q=$abc$97718$new_n22197_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[10][1] i1=mem3[11][1] q=$abc$97718$new_n22198_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22198_ i1=mem3[15][1] i2=mem3[14][1] q=$abc$97718$new_n22199_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[2][1] i1=mem3[3][1] q=$abc$97718$new_n22200_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22200_ i1=mem3[7][1] i2=mem3[6][1] q=$abc$97718$new_n22201_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][1] i1=mem3[12][1] q=$abc$97718$new_n22202_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22202_ i1=mem3[13][1] i2=mem3[9][1] q=$abc$97718$new_n22203_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][1] i1=mem3[4][1] q=$abc$97718$new_n22204_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22204_ i1=mem3[5][1] i2=mem3[1][1] q=$abc$97718$new_n22205_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22205_ i1=$abc$97718$new_n22203_ q=$abc$97718$new_n22206_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][1] i1=mem3[22][1] q=$abc$97718$new_n22207_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22207_ i1=mem3[23][1] i2=mem3[19][1] q=$abc$97718$new_n22208_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][1] i1=mem3[30][1] q=$abc$97718$new_n22209_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22209_ i1=mem3[31][1] i2=mem3[27][1] q=$abc$97718$new_n22210_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][1] i1=mem3[28][1] q=$abc$97718$new_n22211_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22211_ i1=mem3[29][1] i2=mem3[25][1] q=$abc$97718$new_n22212_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][1] i1=mem3[20][1] q=$abc$97718$new_n22213_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22213_ i1=mem3[21][1] i2=mem3[17][1] q=$abc$97718$new_n22214_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22214_ i1=$abc$97718$new_n22212_ q=$abc$97718$new_n22215_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22215_ i1=$abc$97718$new_n22210_ i2=$abc$97718$new_n22208_ q=$abc$97718$new_n22216_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n22206_ i1=$abc$97718$new_n22201_ i2=$abc$97718$new_n22199_ q=$abc$97718$new_n22217_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22197_ i1=$abc$97718$new_n22217_ i2=$abc$97718$new_n22216_ q=$abc$97718$new_n22218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n22218_ i1=$abc$97718$new_n22164_ i2=$abc$97718$new_n22152_ q=$abc$97718$new_n22219_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[7] i1=$abc$97718$new_n22219_ i2=$abc$97718$new_n16512_ q=$abc$97718$new_n22220_
.subckt ao22_x2 i0=$abc$97718$new_n16511_ i1=$abc$97718$new_n22109_ i2=$abc$97718$new_n22220_ q=dato[25]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][2] i1=mem3[220][2] q=$abc$97718$new_n22222_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22222_ i1=mem3[221][2] i2=mem3[217][2] q=$abc$97718$new_n22223_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][2] i1=mem3[222][2] q=$abc$97718$new_n22224_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22224_ i1=mem3[223][2] i2=mem3[219][2] q=$abc$97718$new_n22225_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[210][2] i1=mem3[214][2] q=$abc$97718$new_n22226_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22226_ i1=mem3[215][2] i2=mem3[211][2] q=$abc$97718$new_n22227_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][2] i1=mem3[212][2] q=$abc$97718$new_n22228_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22228_ i1=mem3[213][2] i2=mem3[209][2] q=$abc$97718$new_n22229_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22229_ i1=$abc$97718$new_n22227_ q=$abc$97718$new_n22230_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22230_ i1=$abc$97718$new_n22225_ i2=$abc$97718$new_n22223_ q=$abc$97718$new_n22231_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][2] i1=mem3[206][2] q=$abc$97718$new_n22232_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22232_ i1=mem3[207][2] i2=mem3[203][2] q=$abc$97718$new_n22233_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][2] i1=mem3[204][2] q=$abc$97718$new_n22234_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22234_ i1=mem3[205][2] i2=mem3[201][2] q=$abc$97718$new_n22235_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][2] i1=mem3[198][2] q=$abc$97718$new_n22236_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22236_ i1=mem3[199][2] i2=mem3[195][2] q=$abc$97718$new_n22237_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][2] i1=mem3[196][2] q=$abc$97718$new_n22238_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22238_ i1=mem3[197][2] i2=mem3[193][2] q=$abc$97718$new_n22239_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22239_ i1=$abc$97718$new_n22237_ q=$abc$97718$new_n22240_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22240_ i1=$abc$97718$new_n22235_ i2=$abc$97718$new_n22233_ q=$abc$97718$new_n22241_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n22241_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n22242_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22231_ i2=$abc$97718$new_n22242_ q=$abc$97718$new_n22243_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][2] i1=mem3[228][2] q=$abc$97718$new_n22244_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22244_ i1=mem3[229][2] i2=mem3[225][2] q=$abc$97718$new_n22245_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[226][2] i1=mem3[230][2] q=$abc$97718$new_n22246_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22246_ i1=mem3[231][2] i2=mem3[227][2] q=$abc$97718$new_n22247_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][2] i1=mem3[236][2] q=$abc$97718$new_n22248_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22248_ i1=mem3[237][2] i2=mem3[233][2] q=$abc$97718$new_n22249_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][2] i1=mem3[238][2] q=$abc$97718$new_n22250_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22250_ i1=mem3[239][2] i2=mem3[235][2] q=$abc$97718$new_n22251_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22251_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22252_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22249_ i2=$abc$97718$new_n22252_ q=$abc$97718$new_n22253_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22245_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22254_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22247_ i2=$abc$97718$new_n22254_ q=$abc$97718$new_n22255_
.subckt no3_x1 i0=$abc$97718$new_n22255_ i1=$abc$97718$new_n22253_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22256_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][2] i1=mem3[244][2] q=$abc$97718$new_n22257_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22257_ i1=mem3[245][2] i2=mem3[241][2] q=$abc$97718$new_n22258_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][2] i1=mem3[246][2] q=$abc$97718$new_n22259_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22259_ i1=mem3[247][2] i2=mem3[243][2] q=$abc$97718$new_n22260_
.subckt no2_x1 i0=$abc$97718$new_n22260_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n22261_
.subckt no2_x1 i0=$abc$97718$new_n22258_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22262_
.subckt no3_x1 i0=$abc$97718$new_n22262_ i1=$abc$97718$new_n22261_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n22263_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][2] i1=mem3[252][2] q=$abc$97718$new_n22264_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22264_ i1=mem3[253][2] i2=mem3[249][2] q=$abc$97718$new_n22265_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][2] i1=mem3[254][2] q=$abc$97718$new_n22266_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22266_ i1=mem3[255][2] i2=mem3[251][2] q=$abc$97718$new_n22267_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22267_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22268_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22265_ i2=$abc$97718$new_n22268_ q=$abc$97718$new_n22269_
.subckt o3_x2 i0=$abc$97718$new_n22269_ i1=$abc$97718$new_n22263_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22270_
.subckt no2_x1 i0=$abc$97718$new_n22256_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n22271_
.subckt oa22_x2 i0=$abc$97718$new_n22271_ i1=$abc$97718$new_n22270_ i2=$abc$97718$new_n22243_ q=$abc$97718$new_n22272_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[162][2] i1=mem3[166][2] q=$abc$97718$new_n22273_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22273_ i1=mem3[167][2] i2=mem3[163][2] q=$abc$97718$new_n22274_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[161][2] i1=mem3[165][2] q=$abc$97718$new_n22275_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22275_ i1=mem3[164][2] i2=mem3[160][2] q=$abc$97718$new_n22276_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[179][2] i1=mem3[183][2] q=$abc$97718$new_n22277_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22277_ i1=mem3[182][2] i2=mem3[178][2] q=$abc$97718$new_n22278_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[177][2] i1=mem3[181][2] q=$abc$97718$new_n22279_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22279_ i1=mem3[180][2] i2=mem3[176][2] q=$abc$97718$new_n22280_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22278_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22281_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22280_ i2=$abc$97718$new_n22281_ q=$abc$97718$new_n22282_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22276_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22283_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22274_ i2=$abc$97718$new_n22283_ q=$abc$97718$new_n22284_
.subckt o3_x2 i0=$abc$97718$new_n22284_ i1=$abc$97718$new_n22282_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22285_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][2] i1=mem3[188][2] q=$abc$97718$new_n22286_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22286_ i1=mem3[189][2] i2=mem3[185][2] q=$abc$97718$new_n22287_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][2] i1=mem3[190][2] q=$abc$97718$new_n22288_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22288_ i1=mem3[191][2] i2=mem3[187][2] q=$abc$97718$new_n22289_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][2] i1=mem3[174][2] q=$abc$97718$new_n22290_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22290_ i1=mem3[175][2] i2=mem3[171][2] q=$abc$97718$new_n22291_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][2] i1=mem3[172][2] q=$abc$97718$new_n22292_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22292_ i1=mem3[173][2] i2=mem3[169][2] q=$abc$97718$new_n22293_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22293_ i1=$abc$97718$new_n22291_ q=$abc$97718$new_n22294_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22294_ i1=$abc$97718$new_n22289_ i2=$abc$97718$new_n22287_ q=$abc$97718$new_n22295_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22295_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n22296_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][2] i1=mem3[132][2] q=$abc$97718$new_n22297_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22297_ i1=mem3[133][2] i2=mem3[129][2] q=$abc$97718$new_n22298_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[131][2] i1=mem3[135][2] q=$abc$97718$new_n22299_
.subckt na2_x1 i0=$abc$97718$new_n22299_ i1=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n22300_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][2] i1=mem3[134][2] q=$abc$97718$new_n22301_
.subckt na2_x1 i0=$abc$97718$new_n22301_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n22302_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][2] i1=mem3[150][2] q=$abc$97718$new_n22303_
.subckt na2_x1 i0=$abc$97718$new_n22303_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n22304_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[147][2] i1=mem3[151][2] q=$abc$97718$new_n22305_
.subckt na2_x1 i0=$abc$97718$new_n22305_ i1=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n22306_
.subckt na3_x1 i0=$abc$97718$new_n22306_ i1=$abc$97718$new_n22304_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22307_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][2] i1=mem3[148][2] q=$abc$97718$new_n22308_
.subckt ao22_x2 i0=mem3[145][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22309_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[149][2] i2=$abc$97718$new_n22309_ q=$abc$97718$new_n22310_
.subckt o2_x2 i0=$abc$97718$new_n22310_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22311_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22308_ i2=$abc$97718$new_n22311_ q=$abc$97718$new_n22312_
.subckt a3_x2 i0=$abc$97718$new_n22312_ i1=$abc$97718$new_n22307_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22313_
.subckt no2_x1 i0=$abc$97718$new_n22298_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22314_
.subckt a3_x2 i0=$abc$97718$new_n22302_ i1=$abc$97718$new_n22300_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22315_
.subckt no3_x1 i0=$abc$97718$new_n22315_ i1=$abc$97718$new_n22314_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22316_
.subckt no3_x1 i0=$abc$97718$new_n22316_ i1=$abc$97718$new_n22313_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n22317_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][2] i1=mem3[140][2] q=$abc$97718$new_n22318_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22318_ i1=mem3[141][2] i2=mem3[137][2] q=$abc$97718$new_n22319_
.subckt no2_x1 i0=$abc$97718$new_n22319_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22320_
.subckt no2_x1 i0=mem3[138][2] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n22321_
.subckt no2_x1 i0=mem3[142][2] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n22322_
.subckt no3_x1 i0=$abc$97718$new_n22322_ i1=$abc$97718$new_n22321_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n22323_
.subckt ao22_x2 i0=mem3[143][2] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22324_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[139][2] i2=$abc$97718$new_n22324_ q=$abc$97718$new_n22325_
.subckt no3_x1 i0=$abc$97718$new_n22325_ i1=$abc$97718$new_n22323_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n22326_
.subckt no3_x1 i0=$abc$97718$new_n22326_ i1=$abc$97718$new_n22320_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22327_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][2] i1=mem3[156][2] q=$abc$97718$new_n22328_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22328_ i1=mem3[157][2] i2=mem3[153][2] q=$abc$97718$new_n22329_
.subckt ao22_x2 i0=mem3[155][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22330_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[159][2] i2=$abc$97718$new_n22330_ q=$abc$97718$new_n22331_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][2] i1=mem3[158][2] q=$abc$97718$new_n22332_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22332_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n22333_
.subckt ao22_x2 i0=$abc$97718$new_n22333_ i1=$abc$97718$new_n22331_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22334_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22329_ i2=$abc$97718$new_n22334_ q=$abc$97718$new_n22335_
.subckt no3_x1 i0=$abc$97718$new_n22335_ i1=$abc$97718$new_n22327_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n22336_
.subckt no3_x1 i0=$abc$97718$new_n22336_ i1=$abc$97718$new_n22317_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n22337_
.subckt oa22_x2 i0=$abc$97718$new_n22285_ i1=$abc$97718$new_n22296_ i2=$abc$97718$new_n22337_ q=$abc$97718$new_n22338_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][2] i1=mem3[102][2] q=$abc$97718$new_n22339_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22339_ i1=mem3[103][2] i2=mem3[99][2] q=$abc$97718$new_n22340_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][2] i1=mem3[100][2] q=$abc$97718$new_n22341_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22341_ i1=mem3[101][2] i2=mem3[97][2] q=$abc$97718$new_n22342_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22342_ i1=$abc$97718$new_n22340_ q=$abc$97718$new_n22343_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][2] i1=mem3[118][2] q=$abc$97718$new_n22344_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][2] i1=mem3[116][2] q=$abc$97718$new_n22345_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22344_ i1=mem3[119][2] i2=mem3[115][2] q=$abc$97718$new_n22346_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22345_ i1=mem3[117][2] i2=mem3[113][2] q=$abc$97718$new_n22347_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22347_ i1=$abc$97718$new_n22346_ q=$abc$97718$new_n22348_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][2] i1=mem3[124][2] q=$abc$97718$new_n22349_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22349_ i1=mem3[125][2] i2=mem3[121][2] q=$abc$97718$new_n22350_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][2] i1=mem3[126][2] q=$abc$97718$new_n22351_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22351_ i1=mem3[127][2] i2=mem3[123][2] q=$abc$97718$new_n22352_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22352_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22353_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22350_ i2=$abc$97718$new_n22353_ q=$abc$97718$new_n22354_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22348_ i2=$abc$97718$new_n22354_ q=$abc$97718$new_n22355_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][2] i1=mem3[108][2] q=$abc$97718$new_n22356_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22356_ i1=mem3[109][2] i2=mem3[105][2] q=$abc$97718$new_n22357_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][2] i1=mem3[110][2] q=$abc$97718$new_n22358_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22358_ i1=mem3[111][2] i2=mem3[107][2] q=$abc$97718$new_n22359_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22343_ i1=$abc$97718$new_n22359_ i2=$abc$97718$new_n22357_ q=$abc$97718$new_n22360_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][2] i1=mem3[68][2] q=$abc$97718$new_n22361_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22361_ i1=mem3[69][2] i2=mem3[65][2] q=$abc$97718$new_n22362_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[66][2] i1=mem3[70][2] q=$abc$97718$new_n22363_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22363_ i1=mem3[71][2] i2=mem3[67][2] q=$abc$97718$new_n22364_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][2] i1=mem3[92][2] q=$abc$97718$new_n22365_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22365_ i1=mem3[93][2] i2=mem3[89][2] q=$abc$97718$new_n22366_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][2] i1=mem3[94][2] q=$abc$97718$new_n22367_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22367_ i1=mem3[95][2] i2=mem3[91][2] q=$abc$97718$new_n22368_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][2] i1=mem3[86][2] q=$abc$97718$new_n22369_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22369_ i1=mem3[87][2] i2=mem3[83][2] q=$abc$97718$new_n22370_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][2] i1=mem3[84][2] q=$abc$97718$new_n22371_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22371_ i1=mem3[85][2] i2=mem3[81][2] q=$abc$97718$new_n22372_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22372_ i1=$abc$97718$new_n22370_ q=$abc$97718$new_n22373_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22373_ i1=$abc$97718$new_n22368_ i2=$abc$97718$new_n22366_ q=$abc$97718$new_n22374_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][2] i1=mem3[76][2] q=$abc$97718$new_n22375_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22375_ i1=mem3[77][2] i2=mem3[73][2] q=$abc$97718$new_n22376_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[74][2] i1=mem3[78][2] q=$abc$97718$new_n22377_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22377_ i1=mem3[79][2] i2=mem3[75][2] q=$abc$97718$new_n22378_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22378_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22379_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22376_ i2=$abc$97718$new_n22379_ q=$abc$97718$new_n22380_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22364_ i1=$abc$97718$new_n22362_ q=$abc$97718$new_n22381_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22381_ i2=$abc$97718$new_n22380_ q=$abc$97718$new_n22382_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22382_ i1=$abc$97718$new_n22374_ q=$abc$97718$new_n22383_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22383_ i1=$abc$97718$new_n22360_ i2=$abc$97718$new_n22355_ q=$abc$97718$new_n22384_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[10][2] i1=mem3[11][2] q=$abc$97718$new_n22385_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22385_ i1=mem3[15][2] i2=mem3[14][2] q=$abc$97718$new_n22386_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[8][2] i1=mem3[9][2] q=$abc$97718$new_n22387_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22387_ i1=mem3[13][2] i2=mem3[12][2] q=$abc$97718$new_n22388_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[2][2] i1=mem3[6][2] q=$abc$97718$new_n22389_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22389_ i1=mem3[7][2] i2=mem3[3][2] q=$abc$97718$new_n22390_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][2] i1=mem3[4][2] q=$abc$97718$new_n22391_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22391_ i1=mem3[5][2] i2=mem3[1][2] q=$abc$97718$new_n22392_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22392_ i1=$abc$97718$new_n22390_ q=$abc$97718$new_n22393_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][2] i1=mem3[28][2] q=$abc$97718$new_n22394_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22394_ i1=mem3[29][2] i2=mem3[25][2] q=$abc$97718$new_n22395_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][2] i1=mem3[30][2] q=$abc$97718$new_n22396_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22396_ i1=mem3[31][2] i2=mem3[27][2] q=$abc$97718$new_n22397_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][2] i1=mem3[22][2] q=$abc$97718$new_n22398_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22398_ i1=mem3[23][2] i2=mem3[19][2] q=$abc$97718$new_n22399_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][2] i1=mem3[20][2] q=$abc$97718$new_n22400_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22400_ i1=mem3[21][2] i2=mem3[17][2] q=$abc$97718$new_n22401_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22401_ i1=$abc$97718$new_n22399_ q=$abc$97718$new_n22402_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22402_ i1=$abc$97718$new_n22397_ i2=$abc$97718$new_n22395_ q=$abc$97718$new_n22403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22393_ i1=$abc$97718$new_n22388_ i2=$abc$97718$new_n22386_ q=$abc$97718$new_n22404_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n22404_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n22405_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22403_ i2=$abc$97718$new_n22405_ q=$abc$97718$new_n22406_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][2] i1=mem3[36][2] q=$abc$97718$new_n22407_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22407_ i1=mem3[37][2] i2=mem3[33][2] q=$abc$97718$new_n22408_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][2] i1=mem3[38][2] q=$abc$97718$new_n22409_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22409_ i1=mem3[39][2] i2=mem3[35][2] q=$abc$97718$new_n22410_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22410_ i1=$abc$97718$new_n22408_ q=$abc$97718$new_n22411_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][2] i1=mem3[52][2] q=$abc$97718$new_n22412_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][2] i1=mem3[54][2] q=$abc$97718$new_n22413_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][2] i1=mem3[44][2] q=$abc$97718$new_n22414_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22414_ i1=mem3[45][2] i2=mem3[41][2] q=$abc$97718$new_n22415_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][2] i1=mem3[46][2] q=$abc$97718$new_n22416_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22416_ i1=mem3[47][2] i2=mem3[43][2] q=$abc$97718$new_n22417_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22411_ i1=$abc$97718$new_n22417_ i2=$abc$97718$new_n22415_ q=$abc$97718$new_n22418_
.subckt no2_x1 i0=$abc$97718$new_n22418_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22419_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22413_ i1=mem3[55][2] i2=mem3[51][2] q=$abc$97718$new_n22420_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22412_ i1=mem3[53][2] i2=mem3[49][2] q=$abc$97718$new_n22421_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22421_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22422_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22420_ i2=$abc$97718$new_n22422_ q=$abc$97718$new_n22423_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][2] i1=mem3[60][2] q=$abc$97718$new_n22424_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22424_ i1=mem3[61][2] i2=mem3[57][2] q=$abc$97718$new_n22425_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][2] i1=mem3[62][2] q=$abc$97718$new_n22426_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22426_ i1=mem3[63][2] i2=mem3[59][2] q=$abc$97718$new_n22427_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22427_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22428_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22425_ i2=$abc$97718$new_n22428_ q=$abc$97718$new_n22429_
.subckt no3_x1 i0=$abc$97718$new_n22429_ i1=$abc$97718$new_n22423_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n22430_
.subckt no3_x1 i0=$abc$97718$new_n22430_ i1=$abc$97718$new_n22419_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n22431_
.subckt o3_x2 i0=$abc$97718$new_n22431_ i1=$abc$97718$new_n22406_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n22432_
.subckt ao22_x2 i0=$abc$97718$new_n16510_ i1=$abc$97718$new_n22384_ i2=$abc$97718$new_n22432_ q=$abc$97718$new_n22433_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n22433_ i1=$abc$97718$new_n22338_ i2=$abc$97718$new_n22272_ q=$abc$97718$new_n22434_
.subckt a2_x2 i0=$abc$97718$new_n22434_ i1=$abc$97718$new_n16512_ q=dato[26]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][3] i1=mem3[198][3] q=$abc$97718$new_n22436_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][3] i1=mem3[196][3] q=$abc$97718$new_n22437_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][3] i1=mem3[212][3] q=$abc$97718$new_n22438_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[210][3] i1=mem3[214][3] q=$abc$97718$new_n22439_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22439_ i1=mem3[215][3] i2=mem3[211][3] q=$abc$97718$new_n22440_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22438_ i1=mem3[213][3] i2=mem3[209][3] q=$abc$97718$new_n22441_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22441_ i1=$abc$97718$new_n22440_ q=$abc$97718$new_n22442_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][3] i1=mem3[220][3] q=$abc$97718$new_n22443_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22443_ i1=mem3[221][3] i2=mem3[217][3] q=$abc$97718$new_n22444_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][3] i1=mem3[222][3] q=$abc$97718$new_n22445_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22445_ i1=mem3[223][3] i2=mem3[219][3] q=$abc$97718$new_n22446_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22446_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22447_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22444_ i2=$abc$97718$new_n22447_ q=$abc$97718$new_n22448_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22442_ i2=$abc$97718$new_n22448_ q=$abc$97718$new_n22449_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22436_ i1=mem3[199][3] i2=mem3[195][3] q=$abc$97718$new_n22450_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22437_ i1=mem3[197][3] i2=mem3[193][3] q=$abc$97718$new_n22451_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22451_ i1=$abc$97718$new_n22450_ q=$abc$97718$new_n22452_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][3] i1=mem3[204][3] q=$abc$97718$new_n22453_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22453_ i1=mem3[205][3] i2=mem3[201][3] q=$abc$97718$new_n22454_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][3] i1=mem3[206][3] q=$abc$97718$new_n22455_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22455_ i1=mem3[207][3] i2=mem3[203][3] q=$abc$97718$new_n22456_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22452_ i1=$abc$97718$new_n22456_ i2=$abc$97718$new_n22454_ q=$abc$97718$new_n22457_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][3] i1=mem3[238][3] q=$abc$97718$new_n22458_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22458_ i1=mem3[239][3] i2=mem3[235][3] q=$abc$97718$new_n22459_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[226][3] i1=mem3[230][3] q=$abc$97718$new_n22460_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22460_ i1=mem3[231][3] i2=mem3[227][3] q=$abc$97718$new_n22461_
.subckt oa22_x2 i0=$abc$97718$new_n22459_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n22462_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22461_ i2=$abc$97718$new_n22462_ q=$abc$97718$new_n22463_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][3] i1=mem3[228][3] q=$abc$97718$new_n22464_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22464_ i1=mem3[229][3] i2=mem3[225][3] q=$abc$97718$new_n22465_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][3] i1=mem3[236][3] q=$abc$97718$new_n22466_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22466_ i1=mem3[237][3] i2=mem3[233][3] q=$abc$97718$new_n22467_
.subckt oa22_x2 i0=$abc$97718$new_n22467_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22468_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22465_ i2=$abc$97718$new_n22468_ q=$abc$97718$new_n22469_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][3] i1=mem3[252][3] q=$abc$97718$new_n22470_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22470_ i1=mem3[253][3] i2=mem3[249][3] q=$abc$97718$new_n22471_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][3] i1=mem3[244][3] q=$abc$97718$new_n22472_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22472_ i1=mem3[245][3] i2=mem3[241][3] q=$abc$97718$new_n22473_
.subckt oa22_x2 i0=$abc$97718$new_n22471_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22474_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22473_ i2=$abc$97718$new_n22474_ q=$abc$97718$new_n22475_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][3] i1=mem3[246][3] q=$abc$97718$new_n22476_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22476_ i1=mem3[247][3] i2=mem3[243][3] q=$abc$97718$new_n22477_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][3] i1=mem3[254][3] q=$abc$97718$new_n22478_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22478_ i1=mem3[255][3] i2=mem3[251][3] q=$abc$97718$new_n22479_
.subckt oa22_x2 i0=$abc$97718$new_n22479_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n22480_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22477_ i2=$abc$97718$new_n22480_ q=$abc$97718$new_n22481_
.subckt na3_x1 i0=$abc$97718$new_n22469_ i1=$abc$97718$new_n22463_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n22482_
.subckt na3_x1 i0=$abc$97718$new_n22481_ i1=$abc$97718$new_n22475_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22483_
.subckt na2_x1 i0=$abc$97718$new_n22483_ i1=$abc$97718$new_n22482_ nq=$abc$97718$new_n22484_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22484_ i1=$abc$97718$new_n22457_ i2=$abc$97718$new_n22449_ q=$abc$97718$new_n22485_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][3] i1=mem3[150][3] q=$abc$97718$new_n22486_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22486_ i1=mem3[151][3] i2=mem3[147][3] q=$abc$97718$new_n22487_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][3] i1=mem3[148][3] q=$abc$97718$new_n22488_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22488_ i1=mem3[149][3] i2=mem3[145][3] q=$abc$97718$new_n22489_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22489_ i1=$abc$97718$new_n22487_ q=$abc$97718$new_n22490_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[136][3] i1=mem3[137][3] q=$abc$97718$new_n22491_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22491_ i1=mem3[141][3] i2=mem3[140][3] q=$abc$97718$new_n22492_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[138][3] i1=mem3[139][3] q=$abc$97718$new_n22493_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22493_ i1=mem3[143][3] i2=mem3[142][3] q=$abc$97718$new_n22494_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][3] i1=mem3[156][3] q=$abc$97718$new_n22495_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22495_ i1=mem3[157][3] i2=mem3[153][3] q=$abc$97718$new_n22496_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][3] i1=mem3[158][3] q=$abc$97718$new_n22497_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22497_ i1=mem3[159][3] i2=mem3[155][3] q=$abc$97718$new_n22498_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22490_ i1=$abc$97718$new_n22498_ i2=$abc$97718$new_n22496_ q=$abc$97718$new_n22499_
.subckt no2_x1 i0=$abc$97718$new_n22499_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n22500_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][3] i1=mem3[134][3] q=$abc$97718$new_n22501_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22501_ i1=mem3[135][3] i2=mem3[131][3] q=$abc$97718$new_n22502_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][3] i1=mem3[132][3] q=$abc$97718$new_n22503_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22503_ i1=mem3[133][3] i2=mem3[129][3] q=$abc$97718$new_n22504_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22504_ i1=$abc$97718$new_n22502_ q=$abc$97718$new_n22505_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22505_ i1=$abc$97718$new_n22494_ i2=$abc$97718$new_n22492_ q=$abc$97718$new_n22506_
.subckt no2_x1 i0=$abc$97718$new_n22506_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22507_
.subckt no3_x1 i0=$abc$97718$new_n22507_ i1=$abc$97718$new_n22500_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n22508_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][3] i1=mem3[182][3] q=$abc$97718$new_n22509_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][3] i1=mem3[180][3] q=$abc$97718$new_n22510_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][3] i1=mem3[164][3] q=$abc$97718$new_n22511_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22511_ i1=mem3[165][3] i2=mem3[161][3] q=$abc$97718$new_n22512_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[162][3] i1=mem3[166][3] q=$abc$97718$new_n22513_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22513_ i1=mem3[167][3] i2=mem3[163][3] q=$abc$97718$new_n22514_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][3] i1=mem3[172][3] q=$abc$97718$new_n22515_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22515_ i1=mem3[173][3] i2=mem3[169][3] q=$abc$97718$new_n22516_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][3] i1=mem3[174][3] q=$abc$97718$new_n22517_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22517_ i1=mem3[175][3] i2=mem3[171][3] q=$abc$97718$new_n22518_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22518_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22519_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22516_ i2=$abc$97718$new_n22519_ q=$abc$97718$new_n22520_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22514_ i1=$abc$97718$new_n22512_ q=$abc$97718$new_n22521_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22521_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22522_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22509_ i1=mem3[183][3] i2=mem3[179][3] q=$abc$97718$new_n22523_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22510_ i1=mem3[181][3] i2=mem3[177][3] q=$abc$97718$new_n22524_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22524_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22525_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22523_ i2=$abc$97718$new_n22525_ q=$abc$97718$new_n22526_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][3] i1=mem3[188][3] q=$abc$97718$new_n22527_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22527_ i1=mem3[189][3] i2=mem3[185][3] q=$abc$97718$new_n22528_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][3] i1=mem3[190][3] q=$abc$97718$new_n22529_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22529_ i1=mem3[191][3] i2=mem3[187][3] q=$abc$97718$new_n22530_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22530_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22531_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22528_ i2=$abc$97718$new_n22531_ q=$abc$97718$new_n22532_
.subckt o3_x2 i0=$abc$97718$new_n22532_ i1=$abc$97718$new_n22526_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22533_
.subckt ao22_x2 i0=$abc$97718$new_n22522_ i1=$abc$97718$new_n22520_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n22534_
.subckt oa22_x2 i0=$abc$97718$new_n22534_ i1=$abc$97718$new_n22533_ i2=$abc$97718$new_n22508_ q=$abc$97718$new_n22535_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][3] i1=mem3[102][3] q=$abc$97718$new_n22536_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22536_ i1=mem3[103][3] i2=mem3[99][3] q=$abc$97718$new_n22537_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][3] i1=mem3[100][3] q=$abc$97718$new_n22538_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22538_ i1=mem3[101][3] i2=mem3[97][3] q=$abc$97718$new_n22539_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22539_ i1=$abc$97718$new_n22537_ q=$abc$97718$new_n22540_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][3] i1=mem3[110][3] q=$abc$97718$new_n22541_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22541_ i1=mem3[111][3] i2=mem3[107][3] q=$abc$97718$new_n22542_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][3] i1=mem3[108][3] q=$abc$97718$new_n22543_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22543_ i1=mem3[109][3] i2=mem3[105][3] q=$abc$97718$new_n22544_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][3] i1=mem3[118][3] q=$abc$97718$new_n22545_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][3] i1=mem3[116][3] q=$abc$97718$new_n22546_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22545_ i1=mem3[119][3] i2=mem3[115][3] q=$abc$97718$new_n22547_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22546_ i1=mem3[117][3] i2=mem3[113][3] q=$abc$97718$new_n22548_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22548_ i1=$abc$97718$new_n22547_ q=$abc$97718$new_n22549_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][3] i1=mem3[124][3] q=$abc$97718$new_n22550_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22550_ i1=mem3[125][3] i2=mem3[121][3] q=$abc$97718$new_n22551_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][3] i1=mem3[126][3] q=$abc$97718$new_n22552_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22552_ i1=mem3[127][3] i2=mem3[123][3] q=$abc$97718$new_n22553_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22553_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22554_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22551_ i2=$abc$97718$new_n22554_ q=$abc$97718$new_n22555_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22549_ i2=$abc$97718$new_n22555_ q=$abc$97718$new_n22556_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22542_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22557_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22544_ i2=$abc$97718$new_n22557_ q=$abc$97718$new_n22558_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22540_ i2=$abc$97718$new_n22558_ q=$abc$97718$new_n22559_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][3] i1=mem3[68][3] q=$abc$97718$new_n22560_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22560_ i1=mem3[69][3] i2=mem3[65][3] q=$abc$97718$new_n22561_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[66][3] i1=mem3[70][3] q=$abc$97718$new_n22562_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22562_ i1=mem3[71][3] i2=mem3[67][3] q=$abc$97718$new_n22563_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[83][3] i1=mem3[87][3] q=$abc$97718$new_n22564_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][3] i1=mem3[86][3] q=$abc$97718$new_n22565_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n22565_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22566_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22564_ i2=$abc$97718$new_n22566_ q=$abc$97718$new_n22567_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][3] i1=mem3[84][3] q=$abc$97718$new_n22568_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22568_ i1=mem3[85][3] i2=mem3[81][3] q=$abc$97718$new_n22569_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][3] i1=mem3[94][3] q=$abc$97718$new_n22570_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22570_ i1=mem3[95][3] i2=mem3[91][3] q=$abc$97718$new_n22571_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][3] i1=mem3[92][3] q=$abc$97718$new_n22572_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22572_ i1=mem3[93][3] i2=mem3[89][3] q=$abc$97718$new_n22573_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22569_ i2=$abc$97718$new_n22567_ q=$abc$97718$new_n22574_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22574_ i1=$abc$97718$new_n22573_ i2=$abc$97718$new_n22571_ q=$abc$97718$new_n22575_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][3] i1=mem3[76][3] q=$abc$97718$new_n22576_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22576_ i1=mem3[77][3] i2=mem3[73][3] q=$abc$97718$new_n22577_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[74][3] i1=mem3[78][3] q=$abc$97718$new_n22578_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22578_ i1=mem3[79][3] i2=mem3[75][3] q=$abc$97718$new_n22579_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22579_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22580_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22577_ i2=$abc$97718$new_n22580_ q=$abc$97718$new_n22581_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n22563_ i1=$abc$97718$new_n22561_ q=$abc$97718$new_n22582_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22582_ i2=$abc$97718$new_n22581_ q=$abc$97718$new_n22583_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22583_ i1=$abc$97718$new_n22575_ q=$abc$97718$new_n22584_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22584_ i1=$abc$97718$new_n22559_ i2=$abc$97718$new_n22556_ q=$abc$97718$new_n22585_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[2][3] i1=mem3[6][3] q=$abc$97718$new_n22586_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22586_ i1=mem3[7][3] i2=mem3[3][3] q=$abc$97718$new_n22587_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][3] i1=mem3[4][3] q=$abc$97718$new_n22588_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22588_ i1=mem3[5][3] i2=mem3[1][3] q=$abc$97718$new_n22589_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22589_ i1=$abc$97718$new_n22587_ q=$abc$97718$new_n22590_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][3] i1=mem3[20][3] q=$abc$97718$new_n22591_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][3] i1=mem3[22][3] q=$abc$97718$new_n22592_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22592_ i1=mem3[23][3] i2=mem3[19][3] q=$abc$97718$new_n22593_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22591_ i1=mem3[21][3] i2=mem3[17][3] q=$abc$97718$new_n22594_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22594_ i1=$abc$97718$new_n22593_ q=$abc$97718$new_n22595_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][3] i1=mem3[28][3] q=$abc$97718$new_n22596_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22596_ i1=mem3[29][3] i2=mem3[25][3] q=$abc$97718$new_n22597_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][3] i1=mem3[30][3] q=$abc$97718$new_n22598_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22598_ i1=mem3[31][3] i2=mem3[27][3] q=$abc$97718$new_n22599_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22599_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22600_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22597_ i2=$abc$97718$new_n22600_ q=$abc$97718$new_n22601_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22595_ i2=$abc$97718$new_n22601_ q=$abc$97718$new_n22602_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][3] i1=mem3[12][3] q=$abc$97718$new_n22603_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22603_ i1=mem3[13][3] i2=mem3[9][3] q=$abc$97718$new_n22604_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[10][3] i1=mem3[14][3] q=$abc$97718$new_n22605_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22605_ i1=mem3[15][3] i2=mem3[11][3] q=$abc$97718$new_n22606_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22590_ i1=$abc$97718$new_n22606_ i2=$abc$97718$new_n22604_ q=$abc$97718$new_n22607_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22607_ i1=$abc$97718$new_n22602_ q=$abc$97718$new_n22608_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][3] i1=mem3[38][3] q=$abc$97718$new_n22609_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22609_ i1=mem3[39][3] i2=mem3[35][3] q=$abc$97718$new_n22610_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][3] i1=mem3[36][3] q=$abc$97718$new_n22611_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22611_ i1=mem3[37][3] i2=mem3[33][3] q=$abc$97718$new_n22612_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][3] i1=mem3[54][3] q=$abc$97718$new_n22613_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22613_ i1=mem3[55][3] i2=mem3[51][3] q=$abc$97718$new_n22614_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][3] i1=mem3[52][3] q=$abc$97718$new_n22615_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22615_ i1=mem3[53][3] i2=mem3[49][3] q=$abc$97718$new_n22616_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22616_ i1=$abc$97718$new_n22614_ q=$abc$97718$new_n22617_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22612_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22618_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22610_ i2=$abc$97718$new_n22618_ q=$abc$97718$new_n22619_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][3] i1=mem3[44][3] q=$abc$97718$new_n22620_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22620_ i1=mem3[45][3] i2=mem3[41][3] q=$abc$97718$new_n22621_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][3] i1=mem3[46][3] q=$abc$97718$new_n22622_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22622_ i1=mem3[47][3] i2=mem3[43][3] q=$abc$97718$new_n22623_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22623_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22624_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22621_ i2=$abc$97718$new_n22624_ q=$abc$97718$new_n22625_
.subckt o2_x2 i0=$abc$97718$new_n22625_ i1=$abc$97718$new_n22619_ q=$abc$97718$new_n22626_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][3] i1=mem3[60][3] q=$abc$97718$new_n22627_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22627_ i1=mem3[61][3] i2=mem3[57][3] q=$abc$97718$new_n22628_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][3] i1=mem3[62][3] q=$abc$97718$new_n22629_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22629_ i1=mem3[63][3] i2=mem3[59][3] q=$abc$97718$new_n22630_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22617_ i1=$abc$97718$new_n22630_ i2=$abc$97718$new_n22628_ q=$abc$97718$new_n22631_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22608_ i1=$abc$97718$new_n22631_ i2=$abc$97718$new_n22626_ q=$abc$97718$new_n22632_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[6] i0=$abc$97718$new_n22632_ i1=$abc$97718$new_n22585_ q=$abc$97718$new_n22633_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n22633_ i1=$abc$97718$new_n22535_ i2=$abc$97718$new_n22485_ q=$abc$97718$new_n22634_
.subckt a2_x2 i0=$abc$97718$new_n22634_ i1=$abc$97718$new_n16512_ q=dato[27]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][4] i1=mem3[116][4] q=$abc$97718$new_n22636_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][4] i1=mem3[118][4] q=$abc$97718$new_n22637_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22637_ i1=mem3[119][4] i2=mem3[115][4] q=$abc$97718$new_n22638_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22636_ i1=mem3[117][4] i2=mem3[113][4] q=$abc$97718$new_n22639_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22639_ i1=$abc$97718$new_n22638_ q=$abc$97718$new_n22640_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][4] i1=mem3[124][4] q=$abc$97718$new_n22641_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22641_ i1=mem3[125][4] i2=mem3[121][4] q=$abc$97718$new_n22642_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][4] i1=mem3[126][4] q=$abc$97718$new_n22643_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22643_ i1=mem3[127][4] i2=mem3[123][4] q=$abc$97718$new_n22644_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22642_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22645_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22644_ i2=$abc$97718$new_n22645_ q=$abc$97718$new_n22646_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22640_ i2=$abc$97718$new_n22646_ q=$abc$97718$new_n22647_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][4] i1=mem3[102][4] q=$abc$97718$new_n22648_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22648_ i1=mem3[103][4] i2=mem3[99][4] q=$abc$97718$new_n22649_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][4] i1=mem3[100][4] q=$abc$97718$new_n22650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22650_ i1=mem3[101][4] i2=mem3[97][4] q=$abc$97718$new_n22651_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[106][4] i1=mem3[107][4] q=$abc$97718$new_n22652_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22652_ i1=mem3[111][4] i2=mem3[110][4] q=$abc$97718$new_n22653_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[104][4] i1=mem3[105][4] q=$abc$97718$new_n22654_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22654_ i1=mem3[109][4] i2=mem3[108][4] q=$abc$97718$new_n22655_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22655_ i1=$abc$97718$new_n22653_ q=$abc$97718$new_n22656_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22656_ i1=$abc$97718$new_n22651_ i2=$abc$97718$new_n22649_ q=$abc$97718$new_n22657_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22657_ i1=$abc$97718$new_n22647_ q=$abc$97718$new_n22658_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][4] i1=mem3[94][4] q=$abc$97718$new_n22659_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22659_ i1=mem3[95][4] i2=mem3[91][4] q=$abc$97718$new_n22660_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][4] i1=mem3[92][4] q=$abc$97718$new_n22661_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22661_ i1=mem3[93][4] i2=mem3[89][4] q=$abc$97718$new_n22662_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][4] i1=mem3[86][4] q=$abc$97718$new_n22663_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22663_ i1=mem3[87][4] i2=mem3[83][4] q=$abc$97718$new_n22664_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][4] i1=mem3[84][4] q=$abc$97718$new_n22665_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22665_ i1=mem3[85][4] i2=mem3[81][4] q=$abc$97718$new_n22666_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22666_ i1=$abc$97718$new_n22664_ q=$abc$97718$new_n22667_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22667_ i1=$abc$97718$new_n22662_ i2=$abc$97718$new_n22660_ q=$abc$97718$new_n22668_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[67][4] i1=mem3[71][4] q=$abc$97718$new_n22669_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22669_ i1=mem3[70][4] i2=mem3[66][4] q=$abc$97718$new_n22670_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[65][4] i1=mem3[69][4] q=$abc$97718$new_n22671_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22671_ i1=mem3[68][4] i2=mem3[64][4] q=$abc$97718$new_n22672_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22672_ i1=$abc$97718$new_n22670_ q=$abc$97718$new_n22673_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][4] i1=mem3[76][4] q=$abc$97718$new_n22674_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22674_ i1=mem3[77][4] i2=mem3[73][4] q=$abc$97718$new_n22675_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[74][4] i1=mem3[78][4] q=$abc$97718$new_n22676_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22676_ i1=mem3[79][4] i2=mem3[75][4] q=$abc$97718$new_n22677_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22677_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22678_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22675_ i2=$abc$97718$new_n22678_ q=$abc$97718$new_n22679_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22673_ i2=$abc$97718$new_n22679_ q=$abc$97718$new_n22680_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22658_ i1=$abc$97718$new_n22680_ i2=$abc$97718$new_n22668_ q=$abc$97718$new_n22681_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[10][4] i1=mem3[11][4] q=$abc$97718$new_n22682_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22682_ i1=mem3[15][4] i2=mem3[14][4] q=$abc$97718$new_n22683_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[2][4] i1=mem3[3][4] q=$abc$97718$new_n22684_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22684_ i1=mem3[7][4] i2=mem3[6][4] q=$abc$97718$new_n22685_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][4] i1=mem3[12][4] q=$abc$97718$new_n22686_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22686_ i1=mem3[13][4] i2=mem3[9][4] q=$abc$97718$new_n22687_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][4] i1=mem3[4][4] q=$abc$97718$new_n22688_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22688_ i1=mem3[5][4] i2=mem3[1][4] q=$abc$97718$new_n22689_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22689_ i1=$abc$97718$new_n22687_ q=$abc$97718$new_n22690_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][4] i1=mem3[20][4] q=$abc$97718$new_n22691_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][4] i1=mem3[28][4] q=$abc$97718$new_n22692_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22692_ i1=mem3[29][4] i2=mem3[25][4] q=$abc$97718$new_n22693_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22691_ i1=mem3[21][4] i2=mem3[17][4] q=$abc$97718$new_n22694_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][4] i1=mem3[22][4] q=$abc$97718$new_n22695_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[19][4] i1=mem3[23][4] q=$abc$97718$new_n22696_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][4] i1=mem3[30][4] q=$abc$97718$new_n22697_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22697_ i1=mem3[31][4] i2=mem3[27][4] q=$abc$97718$new_n22698_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22698_ i1=$abc$97718$new_n22696_ i2=$abc$97718$new_n22695_ q=$abc$97718$new_n22699_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n22699_ i1=$abc$97718$new_n22694_ i2=$abc$97718$new_n22693_ q=$abc$97718$new_n22700_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n22690_ i1=$abc$97718$new_n22685_ i2=$abc$97718$new_n22683_ q=$abc$97718$new_n22701_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][4] i1=mem3[62][4] q=$abc$97718$new_n22702_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22702_ i1=mem3[63][4] i2=mem3[59][4] q=$abc$97718$new_n22703_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][4] i1=mem3[54][4] q=$abc$97718$new_n22704_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22704_ i1=mem3[55][4] i2=mem3[51][4] q=$abc$97718$new_n22705_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][4] i1=mem3[46][4] q=$abc$97718$new_n22706_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][4] i1=mem3[44][4] q=$abc$97718$new_n22707_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][4] i1=mem3[60][4] q=$abc$97718$new_n22708_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22708_ i1=mem3[61][4] i2=mem3[57][4] q=$abc$97718$new_n22709_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][4] i1=mem3[52][4] q=$abc$97718$new_n22710_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22710_ i1=mem3[53][4] i2=mem3[49][4] q=$abc$97718$new_n22711_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22711_ i1=$abc$97718$new_n22705_ q=$abc$97718$new_n22712_
.subckt a2_x2 i0=$abc$97718$new_n22703_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22713_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22709_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22714_
.subckt ao22_x2 i0=$abc$97718$new_n22714_ i1=$abc$97718$new_n22713_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22715_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22712_ i2=$abc$97718$new_n22715_ q=$abc$97718$new_n22716_
.subckt o2_x2 i0=mem3[34][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22717_
.subckt ao22_x2 i0=mem3[38][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22718_
.subckt ao22_x2 i0=mem3[35][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22719_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[39][4] i2=$abc$97718$new_n22719_ q=$abc$97718$new_n22720_
.subckt oa22_x2 i0=$abc$97718$new_n22717_ i1=$abc$97718$new_n22718_ i2=$abc$97718$new_n22720_ q=$abc$97718$new_n22721_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][4] i1=mem3[36][4] q=$abc$97718$new_n22722_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22722_ i1=mem3[37][4] i2=mem3[33][4] q=$abc$97718$new_n22723_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22706_ i1=mem3[47][4] i2=mem3[43][4] q=$abc$97718$new_n22724_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22707_ i1=mem3[45][4] i2=mem3[41][4] q=$abc$97718$new_n22725_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22725_ i1=$abc$97718$new_n22724_ q=$abc$97718$new_n22726_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22726_ i1=$abc$97718$new_n22723_ i2=$abc$97718$new_n22721_ q=$abc$97718$new_n22727_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22727_ i2=$abc$97718$new_n22716_ q=$abc$97718$new_n22728_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22728_ i1=$abc$97718$new_n22701_ i2=$abc$97718$new_n22700_ q=$abc$97718$new_n22729_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][4] i1=mem3[182][4] q=$abc$97718$new_n22730_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][4] i1=mem3[180][4] q=$abc$97718$new_n22731_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[168][4] i1=mem3[169][4] q=$abc$97718$new_n22732_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22732_ i1=mem3[173][4] i2=mem3[172][4] q=$abc$97718$new_n22733_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[170][4] i1=mem3[171][4] q=$abc$97718$new_n22734_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22734_ i1=mem3[175][4] i2=mem3[174][4] q=$abc$97718$new_n22735_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22730_ i1=mem3[183][4] i2=mem3[179][4] q=$abc$97718$new_n22736_
.subckt no2_x1 i0=$abc$97718$new_n22736_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n22737_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22731_ i1=mem3[181][4] i2=mem3[177][4] q=$abc$97718$new_n22738_
.subckt no2_x1 i0=$abc$97718$new_n22738_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22739_
.subckt no3_x1 i0=$abc$97718$new_n22739_ i1=$abc$97718$new_n22737_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n22740_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][4] i1=mem3[190][4] q=$abc$97718$new_n22741_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22741_ i1=mem3[191][4] i2=mem3[187][4] q=$abc$97718$new_n22742_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][4] i1=mem3[188][4] q=$abc$97718$new_n22743_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22743_ i1=mem3[189][4] i2=mem3[185][4] q=$abc$97718$new_n22744_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22744_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22745_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22742_ i2=$abc$97718$new_n22745_ q=$abc$97718$new_n22746_
.subckt o3_x2 i0=$abc$97718$new_n22746_ i1=$abc$97718$new_n22740_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22747_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22735_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22748_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22733_ i2=$abc$97718$new_n22748_ q=$abc$97718$new_n22749_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[162][4] i1=mem3[166][4] q=$abc$97718$new_n22750_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22750_ i1=mem3[167][4] i2=mem3[163][4] q=$abc$97718$new_n22751_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][4] i1=mem3[164][4] q=$abc$97718$new_n22752_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22752_ i1=mem3[165][4] i2=mem3[161][4] q=$abc$97718$new_n22753_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22753_ i1=$abc$97718$new_n22751_ q=$abc$97718$new_n22754_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22754_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22755_
.subckt ao22_x2 i0=$abc$97718$new_n22755_ i1=$abc$97718$new_n22749_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n22756_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][4] i1=mem3[156][4] q=$abc$97718$new_n22757_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22757_ i1=mem3[157][4] i2=mem3[153][4] q=$abc$97718$new_n22758_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][4] i1=mem3[158][4] q=$abc$97718$new_n22759_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22759_ i1=mem3[159][4] i2=mem3[155][4] q=$abc$97718$new_n22760_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][4] i1=mem3[134][4] q=$abc$97718$new_n22761_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22761_ i1=mem3[135][4] i2=mem3[131][4] q=$abc$97718$new_n22762_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][4] i1=mem3[132][4] q=$abc$97718$new_n22763_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22763_ i1=mem3[133][4] i2=mem3[129][4] q=$abc$97718$new_n22764_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[147][4] i1=mem3[151][4] q=$abc$97718$new_n22765_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22765_ i1=mem3[150][4] i2=mem3[146][4] q=$abc$97718$new_n22766_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[145][4] i1=mem3[149][4] q=$abc$97718$new_n22767_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22767_ i1=mem3[148][4] i2=mem3[144][4] q=$abc$97718$new_n22768_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][4] i1=mem3[140][4] q=$abc$97718$new_n22769_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22769_ i1=mem3[141][4] i2=mem3[137][4] q=$abc$97718$new_n22770_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[138][4] i1=mem3[142][4] q=$abc$97718$new_n22771_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22771_ i1=mem3[143][4] i2=mem3[139][4] q=$abc$97718$new_n22772_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22772_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22773_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22770_ i2=$abc$97718$new_n22773_ q=$abc$97718$new_n22774_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22764_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22775_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22762_ i2=$abc$97718$new_n22775_ q=$abc$97718$new_n22776_
.subckt no3_x1 i0=$abc$97718$new_n22776_ i1=$abc$97718$new_n22774_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22777_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22758_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22778_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22760_ i2=$abc$97718$new_n22778_ q=$abc$97718$new_n22779_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22768_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22780_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22766_ i2=$abc$97718$new_n22780_ q=$abc$97718$new_n22781_
.subckt no3_x1 i0=$abc$97718$new_n22781_ i1=$abc$97718$new_n22779_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n22782_
.subckt no3_x1 i0=$abc$97718$new_n22782_ i1=$abc$97718$new_n22777_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n22783_
.subckt oa22_x2 i0=$abc$97718$new_n22747_ i1=$abc$97718$new_n22756_ i2=$abc$97718$new_n22783_ q=$abc$97718$new_n22784_
.subckt ao22_x2 i0=mem3[209][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22785_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[213][4] i2=$abc$97718$new_n22785_ q=$abc$97718$new_n22786_
.subckt ao22_x2 i0=mem3[212][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22787_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[208][4] i2=$abc$97718$new_n22787_ q=$abc$97718$new_n22788_
.subckt no3_x1 i0=$abc$97718$new_n22788_ i1=$abc$97718$new_n22786_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22789_
.subckt ao22_x2 i0=mem3[214][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22790_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[210][4] i2=$abc$97718$new_n22790_ q=$abc$97718$new_n22791_
.subckt ao22_x2 i0=mem3[211][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22792_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[215][4] i2=$abc$97718$new_n22792_ q=$abc$97718$new_n22793_
.subckt no3_x1 i0=$abc$97718$new_n22793_ i1=$abc$97718$new_n22791_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n22794_
.subckt o3_x2 i0=$abc$97718$new_n22794_ i1=$abc$97718$new_n22789_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n22795_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][4] i1=mem3[196][4] q=$abc$97718$new_n22796_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22796_ i1=mem3[197][4] i2=mem3[193][4] q=$abc$97718$new_n22797_
.subckt no2_x1 i0=$abc$97718$new_n22797_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n22798_
.subckt ao22_x2 i0=mem3[195][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22799_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[199][4] i2=$abc$97718$new_n22799_ q=$abc$97718$new_n22800_
.subckt ao22_x2 i0=mem3[198][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22801_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[194][4] i2=$abc$97718$new_n22801_ q=$abc$97718$new_n22802_
.subckt no3_x1 i0=$abc$97718$new_n22802_ i1=$abc$97718$new_n22800_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n22803_
.subckt o3_x2 i0=$abc$97718$new_n22803_ i1=$abc$97718$new_n22798_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22804_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][4] i1=mem3[244][4] q=$abc$97718$new_n22805_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22805_ i1=mem3[245][4] i2=mem3[241][4] q=$abc$97718$new_n22806_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[243][4] i1=mem3[247][4] q=$abc$97718$new_n22807_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][4] i1=mem3[246][4] q=$abc$97718$new_n22808_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[226][4] i1=mem3[230][4] q=$abc$97718$new_n22809_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22809_ i1=mem3[231][4] i2=mem3[227][4] q=$abc$97718$new_n22810_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][4] i1=mem3[228][4] q=$abc$97718$new_n22811_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22811_ i1=mem3[229][4] i2=mem3[225][4] q=$abc$97718$new_n22812_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n22806_ i1=$abc$97718$new_n22808_ i2=$abc$97718$new_n22807_ q=$abc$97718$new_n22813_
.subckt mx3_x2 cmd0=$abc$97718$new_n16508_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22813_ i1=$abc$97718$new_n22812_ i2=$abc$97718$new_n22810_ q=$abc$97718$new_n22814_
.subckt na2_x1 i0=$abc$97718$new_n22814_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n22815_
.subckt oa22_x2 i0=$abc$97718$new_n22804_ i1=$abc$97718$new_n22795_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n22816_
.subckt na3_x1 i0=$abc$97718$new_n22816_ i1=$abc$97718$new_n22815_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n22817_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][4] i1=mem3[238][4] q=$abc$97718$new_n22818_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22818_ i1=mem3[239][4] i2=mem3[235][4] q=$abc$97718$new_n22819_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][4] i1=mem3[236][4] q=$abc$97718$new_n22820_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22820_ i1=mem3[237][4] i2=mem3[233][4] q=$abc$97718$new_n22821_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22821_ i1=$abc$97718$new_n22819_ q=$abc$97718$new_n22822_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][4] i1=mem3[252][4] q=$abc$97718$new_n22823_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22823_ i1=mem3[253][4] i2=mem3[249][4] q=$abc$97718$new_n22824_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][4] i1=mem3[254][4] q=$abc$97718$new_n22825_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22825_ i1=mem3[255][4] i2=mem3[251][4] q=$abc$97718$new_n22826_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22824_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22827_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22826_ i2=$abc$97718$new_n22827_ q=$abc$97718$new_n22828_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[217][4] i1=mem3[221][4] q=$abc$97718$new_n22829_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[219][4] i1=mem3[223][4] q=$abc$97718$new_n22830_
.subckt oa22_x2 i0=$abc$97718$new_n22830_ i1=$\mem0$rdreg[0]$q[1] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22831_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22829_ i2=$abc$97718$new_n22831_ q=$abc$97718$new_n22832_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][4] i1=mem3[220][4] q=$abc$97718$new_n22833_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][4] i1=mem3[222][4] q=$abc$97718$new_n22834_
.subckt oa22_x2 i0=$abc$97718$new_n22834_ i1=$\mem0$rdreg[0]$q[1] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22835_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22833_ i2=$abc$97718$new_n22835_ q=$abc$97718$new_n22836_
.subckt na3_x1 i0=$abc$97718$new_n22836_ i1=$abc$97718$new_n22832_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n22837_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][4] i1=mem3[204][4] q=$abc$97718$new_n22838_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22838_ i1=mem3[205][4] i2=mem3[201][4] q=$abc$97718$new_n22839_
.subckt o2_x2 i0=$abc$97718$new_n22839_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22840_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][4] i1=mem3[206][4] q=$abc$97718$new_n22841_
.subckt o2_x2 i0=mem3[203][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22842_
.subckt ao22_x2 i0=mem3[207][4] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22843_
.subckt oa22_x2 i0=$abc$97718$new_n22843_ i1=$abc$97718$new_n22842_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n22844_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22841_ i2=$abc$97718$new_n22844_ q=$abc$97718$new_n22845_
.subckt na3_x1 i0=$abc$97718$new_n22845_ i1=$abc$97718$new_n22840_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n22846_
.subckt oa22_x2 i0=$abc$97718$new_n22846_ i1=$abc$97718$new_n22837_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n22847_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22822_ i2=$abc$97718$new_n22828_ q=$abc$97718$new_n22848_
.subckt na2_x1 i0=$abc$97718$new_n22848_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n22849_
.subckt na3_x1 i0=$abc$97718$new_n22849_ i1=$abc$97718$new_n22847_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n22850_
.subckt na3_x1 i0=$abc$97718$new_n22850_ i1=$abc$97718$new_n22817_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n22851_
.subckt na2_x1 i0=$abc$97718$new_n22681_ i1=$abc$97718$new_n16511_ nq=$abc$97718$new_n22852_
.subckt a3_x2 i0=$abc$97718$new_n22852_ i1=$abc$97718$new_n22851_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n22853_
.subckt mx2_x2 cmd=$abc$97718$new_n16511_ i0=$abc$97718$new_n22784_ i1=$abc$97718$new_n22729_ q=$abc$97718$new_n22854_
.subckt no2_x1 i0=$abc$97718$new_n22854_ i1=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n22855_
.subckt no3_x1 i0=$abc$97718$new_n22855_ i1=$abc$97718$new_n22853_ i2=rst nq=dato[28]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][5] i1=mem3[238][5] q=$abc$97718$new_n22857_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22857_ i1=mem3[239][5] i2=mem3[235][5] q=$abc$97718$new_n22858_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][5] i1=mem3[236][5] q=$abc$97718$new_n22859_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22859_ i1=mem3[237][5] i2=mem3[233][5] q=$abc$97718$new_n22860_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22860_ i1=$abc$97718$new_n22858_ q=$abc$97718$new_n22861_
.subckt o2_x2 i0=mem3[226][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22862_
.subckt ao22_x2 i0=mem3[230][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22863_
.subckt ao22_x2 i0=mem3[227][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22864_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[231][5] i2=$abc$97718$new_n22864_ q=$abc$97718$new_n22865_
.subckt oa22_x2 i0=$abc$97718$new_n22862_ i1=$abc$97718$new_n22863_ i2=$abc$97718$new_n22865_ q=$abc$97718$new_n22866_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][5] i1=mem3[228][5] q=$abc$97718$new_n22867_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22867_ i1=mem3[229][5] i2=mem3[225][5] q=$abc$97718$new_n22868_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][5] i1=mem3[254][5] q=$abc$97718$new_n22869_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22869_ i1=mem3[255][5] i2=mem3[251][5] q=$abc$97718$new_n22870_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][5] i1=mem3[252][5] q=$abc$97718$new_n22871_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22871_ i1=mem3[253][5] i2=mem3[249][5] q=$abc$97718$new_n22872_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22872_ i1=$abc$97718$new_n22870_ q=$abc$97718$new_n22873_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[243][5] i1=mem3[247][5] q=$abc$97718$new_n22874_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][5] i1=mem3[246][5] q=$abc$97718$new_n22875_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][5] i1=mem3[244][5] q=$abc$97718$new_n22876_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22876_ i1=mem3[245][5] i2=mem3[241][5] q=$abc$97718$new_n22877_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n22877_ i1=$abc$97718$new_n22875_ i2=$abc$97718$new_n22874_ q=$abc$97718$new_n22878_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22861_ i1=$abc$97718$new_n22868_ i2=$abc$97718$new_n22866_ q=$abc$97718$new_n22879_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22878_ i1=$abc$97718$new_n22873_ q=$abc$97718$new_n22880_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem3[211][5] i1=mem3[219][5] q=$abc$97718$new_n22881_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22881_ i1=mem3[223][5] i2=mem3[215][5] q=$abc$97718$new_n22882_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=mem3[210][5] i1=mem3[218][5] q=$abc$97718$new_n22883_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22883_ i1=mem3[222][5] i2=mem3[214][5] q=$abc$97718$new_n22884_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22884_ i1=$abc$97718$new_n22882_ q=$abc$97718$new_n22885_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][5] i1=mem3[204][5] q=$abc$97718$new_n22886_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22886_ i1=mem3[205][5] i2=mem3[201][5] q=$abc$97718$new_n22887_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][5] i1=mem3[196][5] q=$abc$97718$new_n22888_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22888_ i1=mem3[197][5] i2=mem3[193][5] q=$abc$97718$new_n22889_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22889_ i1=$abc$97718$new_n22887_ q=$abc$97718$new_n22890_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=mem3[207][5] i2=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22891_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=mem3[206][5] i2=$abc$97718$new_n22891_ q=$abc$97718$new_n22892_
.subckt no2_x1 i0=mem3[202][5] i1=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n22893_
.subckt no2_x1 i0=mem3[203][5] i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n22894_
.subckt no3_x1 i0=$abc$97718$new_n22894_ i1=$abc$97718$new_n22893_ i2=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n22895_
.subckt o3_x2 i0=$abc$97718$new_n22895_ i1=$abc$97718$new_n22892_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22896_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][5] i1=mem3[198][5] q=$abc$97718$new_n22897_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22897_ i1=mem3[199][5] i2=mem3[195][5] q=$abc$97718$new_n22898_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22898_ i2=$abc$97718$new_n22896_ q=$abc$97718$new_n22899_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][5] i1=mem3[212][5] q=$abc$97718$new_n22900_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22900_ i1=mem3[213][5] i2=mem3[209][5] q=$abc$97718$new_n22901_
.subckt ao22_x2 i0=mem3[217][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22902_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[221][5] i2=$abc$97718$new_n22902_ q=$abc$97718$new_n22903_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][5] i1=mem3[220][5] q=$abc$97718$new_n22904_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n22904_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22905_
.subckt ao22_x2 i0=$abc$97718$new_n22905_ i1=$abc$97718$new_n22903_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22906_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22901_ i2=$abc$97718$new_n22906_ q=$abc$97718$new_n22907_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22890_ i2=$abc$97718$new_n22907_ q=$abc$97718$new_n22908_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22908_ i1=$abc$97718$new_n22899_ i2=$abc$97718$new_n22885_ q=$abc$97718$new_n22909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22909_ i1=$abc$97718$new_n22880_ i2=$abc$97718$new_n22879_ q=$abc$97718$new_n22910_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][5] i1=mem3[102][5] q=$abc$97718$new_n22911_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[99][5] i1=mem3[103][5] q=$abc$97718$new_n22912_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][5] i1=mem3[100][5] q=$abc$97718$new_n22913_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22913_ i1=mem3[101][5] i2=mem3[97][5] q=$abc$97718$new_n22914_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][5] i1=mem3[110][5] q=$abc$97718$new_n22915_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22915_ i1=mem3[111][5] i2=mem3[107][5] q=$abc$97718$new_n22916_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][5] i1=mem3[108][5] q=$abc$97718$new_n22917_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22917_ i1=mem3[109][5] i2=mem3[105][5] q=$abc$97718$new_n22918_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n22914_ i1=$abc$97718$new_n22912_ i2=$abc$97718$new_n22911_ q=$abc$97718$new_n22919_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22919_ i1=$abc$97718$new_n22918_ i2=$abc$97718$new_n22916_ q=$abc$97718$new_n22920_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][5] i1=mem3[126][5] q=$abc$97718$new_n22921_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22921_ i1=mem3[127][5] i2=mem3[123][5] q=$abc$97718$new_n22922_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][5] i1=mem3[124][5] q=$abc$97718$new_n22923_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22923_ i1=mem3[125][5] i2=mem3[121][5] q=$abc$97718$new_n22924_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][5] i1=mem3[118][5] q=$abc$97718$new_n22925_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22925_ i1=mem3[119][5] i2=mem3[115][5] q=$abc$97718$new_n22926_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][5] i1=mem3[116][5] q=$abc$97718$new_n22927_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22927_ i1=mem3[117][5] i2=mem3[113][5] q=$abc$97718$new_n22928_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22928_ i1=$abc$97718$new_n22926_ q=$abc$97718$new_n22929_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n22929_ i1=$abc$97718$new_n22924_ i2=$abc$97718$new_n22922_ q=$abc$97718$new_n22930_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][5] i1=mem3[68][5] q=$abc$97718$new_n22931_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22931_ i1=mem3[69][5] i2=mem3[65][5] q=$abc$97718$new_n22932_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[66][5] i1=mem3[70][5] q=$abc$97718$new_n22933_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22933_ i1=mem3[71][5] i2=mem3[67][5] q=$abc$97718$new_n22934_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][5] i1=mem3[76][5] q=$abc$97718$new_n22935_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22935_ i1=mem3[77][5] i2=mem3[73][5] q=$abc$97718$new_n22936_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[74][5] i1=mem3[78][5] q=$abc$97718$new_n22937_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22937_ i1=mem3[79][5] i2=mem3[75][5] q=$abc$97718$new_n22938_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22938_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n22939_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22936_ i2=$abc$97718$new_n22939_ q=$abc$97718$new_n22940_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n22932_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n22941_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n22934_ i2=$abc$97718$new_n22941_ q=$abc$97718$new_n22942_
.subckt o3_x2 i0=$abc$97718$new_n22942_ i1=$abc$97718$new_n22940_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22943_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][5] i1=mem3[92][5] q=$abc$97718$new_n22944_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22944_ i1=mem3[93][5] i2=mem3[89][5] q=$abc$97718$new_n22945_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][5] i1=mem3[94][5] q=$abc$97718$new_n22946_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22946_ i1=mem3[95][5] i2=mem3[91][5] q=$abc$97718$new_n22947_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][5] i1=mem3[86][5] q=$abc$97718$new_n22948_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22948_ i1=mem3[87][5] i2=mem3[83][5] q=$abc$97718$new_n22949_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][5] i1=mem3[84][5] q=$abc$97718$new_n22950_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22950_ i1=mem3[85][5] i2=mem3[81][5] q=$abc$97718$new_n22951_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22951_ i1=$abc$97718$new_n22949_ q=$abc$97718$new_n22952_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22952_ i1=$abc$97718$new_n22947_ i2=$abc$97718$new_n22945_ q=$abc$97718$new_n22953_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22953_ i2=$abc$97718$new_n22943_ q=$abc$97718$new_n22954_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n22954_ i1=$abc$97718$new_n22930_ i2=$abc$97718$new_n22920_ q=$abc$97718$new_n22955_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][5] i1=mem3[188][5] q=$abc$97718$new_n22956_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][5] i1=mem3[190][5] q=$abc$97718$new_n22957_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][5] i1=mem3[182][5] q=$abc$97718$new_n22958_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22958_ i1=mem3[183][5] i2=mem3[179][5] q=$abc$97718$new_n22959_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22957_ i1=mem3[191][5] i2=mem3[187][5] q=$abc$97718$new_n22960_
.subckt oa22_x2 i0=$abc$97718$new_n22960_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n22961_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n22959_ i2=$abc$97718$new_n22961_ q=$abc$97718$new_n22962_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22956_ i1=mem3[189][5] i2=mem3[185][5] q=$abc$97718$new_n22963_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[177][5] i1=mem3[181][5] q=$abc$97718$new_n22964_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22964_ i1=mem3[180][5] i2=mem3[176][5] q=$abc$97718$new_n22965_
.subckt oa22_x2 i0=$abc$97718$new_n22965_ i1=$abc$97718$new_n16507_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n22966_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n22963_ i2=$abc$97718$new_n22966_ q=$abc$97718$new_n22967_
.subckt a3_x2 i0=$abc$97718$new_n22967_ i1=$abc$97718$new_n22962_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n22968_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[169][5] i1=mem3[173][5] q=$abc$97718$new_n22969_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[161][5] i1=mem3[165][5] q=$abc$97718$new_n22970_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][5] i1=mem3[174][5] q=$abc$97718$new_n22971_
.subckt ao22_x2 i0=mem3[163][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n22972_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[167][5] i2=$abc$97718$new_n22972_ q=$abc$97718$new_n22973_
.subckt o2_x2 i0=mem3[162][5] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n22974_
.subckt ao22_x2 i0=mem3[166][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n22975_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22969_ i1=mem3[172][5] i2=mem3[168][5] q=$abc$97718$new_n22976_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22970_ i1=mem3[164][5] i2=mem3[160][5] q=$abc$97718$new_n22977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22977_ i1=$abc$97718$new_n22976_ q=$abc$97718$new_n22978_
.subckt oa22_x2 i0=$abc$97718$new_n22975_ i1=$abc$97718$new_n22974_ i2=$abc$97718$new_n22973_ q=$abc$97718$new_n22979_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22971_ i1=mem3[175][5] i2=mem3[171][5] q=$abc$97718$new_n22980_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n22978_ i1=$abc$97718$new_n22980_ i2=$abc$97718$new_n22979_ q=$abc$97718$new_n22981_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n22981_ i2=$abc$97718$new_n22968_ q=$abc$97718$new_n22982_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][5] i1=mem3[134][5] q=$abc$97718$new_n22983_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22983_ i1=mem3[135][5] i2=mem3[131][5] q=$abc$97718$new_n22984_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][5] i1=mem3[132][5] q=$abc$97718$new_n22985_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22985_ i1=mem3[133][5] i2=mem3[129][5] q=$abc$97718$new_n22986_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22986_ i1=$abc$97718$new_n22984_ q=$abc$97718$new_n22987_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][5] i1=mem3[150][5] q=$abc$97718$new_n22988_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][5] i1=mem3[148][5] q=$abc$97718$new_n22989_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][5] i1=mem3[140][5] q=$abc$97718$new_n22990_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[138][5] i1=mem3[142][5] q=$abc$97718$new_n22991_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22988_ i1=mem3[151][5] i2=mem3[147][5] q=$abc$97718$new_n22992_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22989_ i1=mem3[149][5] i2=mem3[145][5] q=$abc$97718$new_n22993_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22993_ i1=$abc$97718$new_n22992_ q=$abc$97718$new_n22994_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][5] i1=mem3[156][5] q=$abc$97718$new_n22995_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22995_ i1=mem3[157][5] i2=mem3[153][5] q=$abc$97718$new_n22996_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][5] i1=mem3[158][5] q=$abc$97718$new_n22997_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22997_ i1=mem3[159][5] i2=mem3[155][5] q=$abc$97718$new_n22998_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22994_ i1=$abc$97718$new_n22998_ i2=$abc$97718$new_n22996_ q=$abc$97718$new_n22999_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22990_ i1=mem3[141][5] i2=mem3[137][5] q=$abc$97718$new_n23000_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n22991_ i1=mem3[143][5] i2=mem3[139][5] q=$abc$97718$new_n23001_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n22987_ i1=$abc$97718$new_n23001_ i2=$abc$97718$new_n23000_ q=$abc$97718$new_n23002_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n22982_ i1=$abc$97718$new_n23002_ i2=$abc$97718$new_n22999_ q=$abc$97718$new_n23003_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][5] i1=mem3[54][5] q=$abc$97718$new_n23004_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][5] i1=mem3[52][5] q=$abc$97718$new_n23005_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][5] i1=mem3[38][5] q=$abc$97718$new_n23006_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][5] i1=mem3[36][5] q=$abc$97718$new_n23007_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23007_ i1=mem3[37][5] i2=mem3[33][5] q=$abc$97718$new_n23008_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23006_ i1=mem3[39][5] i2=mem3[35][5] q=$abc$97718$new_n23009_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n23009_ i1=$abc$97718$new_n23008_ q=$abc$97718$new_n23010_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][5] i1=mem3[44][5] q=$abc$97718$new_n23011_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23011_ i1=mem3[45][5] i2=mem3[41][5] q=$abc$97718$new_n23012_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][5] i1=mem3[46][5] q=$abc$97718$new_n23013_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23013_ i1=mem3[47][5] i2=mem3[43][5] q=$abc$97718$new_n23014_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23010_ i1=$abc$97718$new_n23014_ i2=$abc$97718$new_n23012_ q=$abc$97718$new_n23015_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23004_ i1=mem3[55][5] i2=mem3[51][5] q=$abc$97718$new_n23016_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23005_ i1=mem3[53][5] i2=mem3[49][5] q=$abc$97718$new_n23017_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23017_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n23018_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23016_ i2=$abc$97718$new_n23018_ q=$abc$97718$new_n23019_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][5] i1=mem3[60][5] q=$abc$97718$new_n23020_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23020_ i1=mem3[61][5] i2=mem3[57][5] q=$abc$97718$new_n23021_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][5] i1=mem3[62][5] q=$abc$97718$new_n23022_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23022_ i1=mem3[63][5] i2=mem3[59][5] q=$abc$97718$new_n23023_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23023_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23024_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23021_ i2=$abc$97718$new_n23024_ q=$abc$97718$new_n23025_
.subckt o3_x2 i0=$abc$97718$new_n23025_ i1=$abc$97718$new_n23019_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n23026_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n23015_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n23027_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][5] i1=mem3[22][5] q=$abc$97718$new_n23028_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23028_ i1=mem3[23][5] i2=mem3[19][5] q=$abc$97718$new_n23029_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][5] i1=mem3[20][5] q=$abc$97718$new_n23030_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23030_ i1=mem3[21][5] i2=mem3[17][5] q=$abc$97718$new_n23031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23031_ i1=$abc$97718$new_n23029_ q=$abc$97718$new_n23032_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[8][5] i1=mem3[9][5] q=$abc$97718$new_n23033_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23033_ i1=mem3[13][5] i2=mem3[12][5] q=$abc$97718$new_n23034_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[10][5] i1=mem3[11][5] q=$abc$97718$new_n23035_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23035_ i1=mem3[15][5] i2=mem3[14][5] q=$abc$97718$new_n23036_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][5] i1=mem3[30][5] q=$abc$97718$new_n23037_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23037_ i1=mem3[31][5] i2=mem3[27][5] q=$abc$97718$new_n23038_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][5] i1=mem3[28][5] q=$abc$97718$new_n23039_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23039_ i1=mem3[29][5] i2=mem3[25][5] q=$abc$97718$new_n23040_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n23032_ i1=$abc$97718$new_n23040_ i2=$abc$97718$new_n23038_ q=$abc$97718$new_n23041_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[2][5] i1=mem3[6][5] q=$abc$97718$new_n23042_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23042_ i1=mem3[7][5] i2=mem3[3][5] q=$abc$97718$new_n23043_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[0][5] i1=mem3[4][5] q=$abc$97718$new_n23044_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23044_ i1=mem3[5][5] i2=mem3[1][5] q=$abc$97718$new_n23045_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23045_ i1=$abc$97718$new_n23043_ q=$abc$97718$new_n23046_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23046_ i1=$abc$97718$new_n23036_ i2=$abc$97718$new_n23034_ q=$abc$97718$new_n23047_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n23047_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n23048_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n23041_ i2=$abc$97718$new_n23048_ q=$abc$97718$new_n23049_
.subckt oa22_x2 i0=$abc$97718$new_n23026_ i1=$abc$97718$new_n23027_ i2=$abc$97718$new_n23049_ q=$abc$97718$new_n23050_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[7] i0=$abc$97718$new_n23050_ i1=$abc$97718$new_n23003_ q=$abc$97718$new_n23051_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n23051_ i1=$abc$97718$new_n22955_ i2=$abc$97718$new_n22910_ q=$abc$97718$new_n23052_
.subckt a2_x2 i0=$abc$97718$new_n23052_ i1=$abc$97718$new_n16512_ q=dato[29]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][6] i1=mem3[228][6] q=$abc$97718$new_n23054_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23054_ i1=mem3[229][6] i2=mem3[225][6] q=$abc$97718$new_n23055_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][6] i1=mem3[236][6] q=$abc$97718$new_n23056_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23056_ i1=mem3[237][6] i2=mem3[233][6] q=$abc$97718$new_n23057_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][6] i1=mem3[254][6] q=$abc$97718$new_n23058_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23058_ i1=mem3[255][6] i2=mem3[251][6] q=$abc$97718$new_n23059_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[242][6] i1=mem3[246][6] q=$abc$97718$new_n23060_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][6] i1=mem3[252][6] q=$abc$97718$new_n23061_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[241][6] i1=mem3[245][6] q=$abc$97718$new_n23062_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n23057_ i1=$abc$97718$new_n23055_ q=$abc$97718$new_n23063_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][6] i1=mem3[238][6] q=$abc$97718$new_n23064_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23064_ i1=mem3[239][6] i2=mem3[235][6] q=$abc$97718$new_n23065_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[226][6] i1=mem3[230][6] q=$abc$97718$new_n23066_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23066_ i1=mem3[231][6] i2=mem3[227][6] q=$abc$97718$new_n23067_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n23063_ i1=$abc$97718$new_n23067_ i2=$abc$97718$new_n23065_ q=$abc$97718$new_n23068_
.subckt no2_x1 i0=$abc$97718$new_n23068_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23069_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23062_ i1=mem3[244][6] i2=mem3[240][6] q=$abc$97718$new_n23070_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23061_ i1=mem3[253][6] i2=mem3[249][6] q=$abc$97718$new_n23071_
.subckt ao22_x2 i0=$abc$97718$new_n23071_ i1=$abc$97718$new_n16507_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23072_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n23070_ i2=$abc$97718$new_n23072_ q=$abc$97718$new_n23073_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23060_ i1=mem3[247][6] i2=mem3[243][6] q=$abc$97718$new_n23074_
.subckt ao22_x2 i0=$abc$97718$new_n23074_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23075_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23059_ i2=$abc$97718$new_n23075_ q=$abc$97718$new_n23076_
.subckt no3_x1 i0=$abc$97718$new_n23076_ i1=$abc$97718$new_n23073_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n23077_
.subckt no3_x1 i0=$abc$97718$new_n23077_ i1=$abc$97718$new_n23069_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n23078_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][6] i1=mem3[198][6] q=$abc$97718$new_n23079_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][6] i1=mem3[212][6] q=$abc$97718$new_n23080_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23080_ i1=mem3[213][6] i2=mem3[209][6] q=$abc$97718$new_n23081_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][6] i1=mem3[220][6] q=$abc$97718$new_n23082_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23082_ i1=mem3[221][6] i2=mem3[217][6] q=$abc$97718$new_n23083_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][6] i1=mem3[222][6] q=$abc$97718$new_n23084_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23084_ i1=mem3[223][6] i2=mem3[219][6] q=$abc$97718$new_n23085_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[210][6] i1=mem3[214][6] q=$abc$97718$new_n23086_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23086_ i1=mem3[215][6] i2=mem3[211][6] q=$abc$97718$new_n23087_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n23083_ i1=$abc$97718$new_n23081_ q=$abc$97718$new_n23088_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n23088_ i1=$abc$97718$new_n23087_ i2=$abc$97718$new_n23085_ q=$abc$97718$new_n23089_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][6] i1=mem3[204][6] q=$abc$97718$new_n23090_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23090_ i1=mem3[205][6] i2=mem3[201][6] q=$abc$97718$new_n23091_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][6] i1=mem3[196][6] q=$abc$97718$new_n23092_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23092_ i1=mem3[197][6] i2=mem3[193][6] q=$abc$97718$new_n23093_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n23093_ i1=$abc$97718$new_n23091_ q=$abc$97718$new_n23094_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][6] i1=mem3[206][6] q=$abc$97718$new_n23095_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23095_ i1=mem3[207][6] i2=mem3[203][6] q=$abc$97718$new_n23096_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23079_ i1=mem3[199][6] i2=mem3[195][6] q=$abc$97718$new_n23097_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n23094_ i1=$abc$97718$new_n23097_ i2=$abc$97718$new_n23096_ q=$abc$97718$new_n23098_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n23098_ i1=$abc$97718$new_n23089_ q=$abc$97718$new_n23099_
.subckt oa22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n23099_ i2=$abc$97718$new_n23078_ q=$abc$97718$new_n23100_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][6] i1=mem3[118][6] q=$abc$97718$new_n23101_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[113][6] i1=mem3[117][6] q=$abc$97718$new_n23102_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][6] i1=mem3[102][6] q=$abc$97718$new_n23103_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23103_ i1=mem3[103][6] i2=mem3[99][6] q=$abc$97718$new_n23104_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][6] i1=mem3[100][6] q=$abc$97718$new_n23105_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23105_ i1=mem3[101][6] i2=mem3[97][6] q=$abc$97718$new_n23106_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23106_ i1=$abc$97718$new_n23104_ q=$abc$97718$new_n23107_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23101_ i1=mem3[119][6] i2=mem3[115][6] q=$abc$97718$new_n23108_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23102_ i1=mem3[116][6] i2=mem3[112][6] q=$abc$97718$new_n23109_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n23107_ i1=$abc$97718$new_n23109_ i2=$abc$97718$new_n23108_ q=$abc$97718$new_n23110_
.subckt no2_x1 i0=$abc$97718$new_n23110_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n23111_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][6] i1=mem3[110][6] q=$abc$97718$new_n23112_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23112_ i1=mem3[111][6] i2=mem3[107][6] q=$abc$97718$new_n23113_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][6] i1=mem3[108][6] q=$abc$97718$new_n23114_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23114_ i1=mem3[109][6] i2=mem3[105][6] q=$abc$97718$new_n23115_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23115_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n23116_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23113_ i2=$abc$97718$new_n23116_ q=$abc$97718$new_n23117_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[122][6] i1=mem3[126][6] q=$abc$97718$new_n23118_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23118_ i1=mem3[127][6] i2=mem3[123][6] q=$abc$97718$new_n23119_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[120][6] i1=mem3[124][6] q=$abc$97718$new_n23120_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23120_ i1=mem3[125][6] i2=mem3[121][6] q=$abc$97718$new_n23121_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23121_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23122_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23119_ i2=$abc$97718$new_n23122_ q=$abc$97718$new_n23123_
.subckt no3_x1 i0=$abc$97718$new_n23123_ i1=$abc$97718$new_n23117_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n23124_
.subckt no3_x1 i0=$abc$97718$new_n23124_ i1=$abc$97718$new_n23111_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n23125_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][6] i1=mem3[68][6] q=$abc$97718$new_n23126_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23126_ i1=mem3[69][6] i2=mem3[65][6] q=$abc$97718$new_n23127_
.subckt no2_x1 i0=$abc$97718$new_n23127_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n23128_
.subckt ao22_x2 i0=mem3[67][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23129_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[71][6] i2=$abc$97718$new_n23129_ q=$abc$97718$new_n23130_
.subckt ao22_x2 i0=mem3[70][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23131_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[66][6] i2=$abc$97718$new_n23131_ q=$abc$97718$new_n23132_
.subckt no3_x1 i0=$abc$97718$new_n23132_ i1=$abc$97718$new_n23130_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n23133_
.subckt no3_x1 i0=$abc$97718$new_n23133_ i1=$abc$97718$new_n23128_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23134_
.subckt ao22_x2 i0=mem3[86][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23135_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[82][6] i2=$abc$97718$new_n23135_ q=$abc$97718$new_n23136_
.subckt ao22_x2 i0=mem3[83][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23137_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[87][6] i2=$abc$97718$new_n23137_ q=$abc$97718$new_n23138_
.subckt o3_x2 i0=$abc$97718$new_n23138_ i1=$abc$97718$new_n23136_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23139_
.subckt ao22_x2 i0=mem3[81][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23140_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[85][6] i2=$abc$97718$new_n23140_ q=$abc$97718$new_n23141_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][6] i1=mem3[84][6] q=$abc$97718$new_n23142_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23142_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23143_
.subckt ao22_x2 i0=$abc$97718$new_n23143_ i1=$abc$97718$new_n23141_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23144_
.subckt oa22_x2 i0=$abc$97718$new_n23144_ i1=$abc$97718$new_n23139_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23145_
.subckt o2_x2 i0=mem3[91][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23146_
.subckt ao22_x2 i0=mem3[95][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23147_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][6] i1=mem3[94][6] q=$abc$97718$new_n23148_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23148_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23149_
.subckt oa22_x2 i0=$abc$97718$new_n23146_ i1=$abc$97718$new_n23147_ i2=$abc$97718$new_n23149_ q=$abc$97718$new_n23150_
.subckt ao22_x2 i0=mem3[89][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23151_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[93][6] i2=$abc$97718$new_n23151_ q=$abc$97718$new_n23152_
.subckt ao22_x2 i0=mem3[92][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23153_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[88][6] i2=$abc$97718$new_n23153_ q=$abc$97718$new_n23154_
.subckt o3_x2 i0=$abc$97718$new_n23154_ i1=$abc$97718$new_n23152_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23155_
.subckt na3_x1 i0=$abc$97718$new_n23155_ i1=$abc$97718$new_n23150_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23156_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][6] i1=mem3[76][6] q=$abc$97718$new_n23157_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23157_ i1=mem3[77][6] i2=mem3[73][6] q=$abc$97718$new_n23158_
.subckt o2_x2 i0=$abc$97718$new_n23158_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23159_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[74][6] i1=mem3[78][6] q=$abc$97718$new_n23160_
.subckt o2_x2 i0=mem3[75][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23161_
.subckt ao22_x2 i0=mem3[79][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23162_
.subckt oa22_x2 i0=$abc$97718$new_n23162_ i1=$abc$97718$new_n23161_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23163_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23160_ i2=$abc$97718$new_n23163_ q=$abc$97718$new_n23164_
.subckt na3_x1 i0=$abc$97718$new_n23164_ i1=$abc$97718$new_n23159_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n23165_
.subckt na3_x1 i0=$abc$97718$new_n23165_ i1=$abc$97718$new_n23156_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n23166_
.subckt ao22_x2 i0=$abc$97718$new_n23145_ i1=$abc$97718$new_n23134_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n23167_
.subckt oa22_x2 i0=$abc$97718$new_n23167_ i1=$abc$97718$new_n23166_ i2=$abc$97718$new_n23125_ q=$abc$97718$new_n23168_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][6] i1=mem3[132][6] q=$abc$97718$new_n23169_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23169_ i1=mem3[133][6] i2=mem3[129][6] q=$abc$97718$new_n23170_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[130][6] i1=mem3[134][6] q=$abc$97718$new_n23171_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23171_ i1=mem3[135][6] i2=mem3[131][6] q=$abc$97718$new_n23172_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][6] i1=mem3[148][6] q=$abc$97718$new_n23173_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23173_ i1=mem3[149][6] i2=mem3[145][6] q=$abc$97718$new_n23174_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[146][6] i1=mem3[150][6] q=$abc$97718$new_n23175_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23175_ i1=mem3[151][6] i2=mem3[147][6] q=$abc$97718$new_n23176_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n23176_ i1=$abc$97718$new_n23174_ q=$abc$97718$new_n23177_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][6] i1=mem3[156][6] q=$abc$97718$new_n23178_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23178_ i1=mem3[157][6] i2=mem3[153][6] q=$abc$97718$new_n23179_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[154][6] i1=mem3[158][6] q=$abc$97718$new_n23180_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23180_ i1=mem3[159][6] i2=mem3[155][6] q=$abc$97718$new_n23181_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23181_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23182_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23179_ i2=$abc$97718$new_n23182_ q=$abc$97718$new_n23183_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23177_ i2=$abc$97718$new_n23183_ q=$abc$97718$new_n23184_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n23172_ i1=$abc$97718$new_n23170_ q=$abc$97718$new_n23185_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][6] i1=mem3[140][6] q=$abc$97718$new_n23186_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23186_ i1=mem3[141][6] i2=mem3[137][6] q=$abc$97718$new_n23187_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[138][6] i1=mem3[142][6] q=$abc$97718$new_n23188_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23188_ i1=mem3[143][6] i2=mem3[139][6] q=$abc$97718$new_n23189_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23185_ i1=$abc$97718$new_n23189_ i2=$abc$97718$new_n23187_ q=$abc$97718$new_n23190_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n23190_ i1=$abc$97718$new_n23184_ q=$abc$97718$new_n23191_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[162][6] i1=mem3[166][6] q=$abc$97718$new_n23192_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][6] i1=mem3[164][6] q=$abc$97718$new_n23193_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23193_ i1=mem3[165][6] i2=mem3[161][6] q=$abc$97718$new_n23194_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[184][6] i1=mem3[185][6] q=$abc$97718$new_n23195_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23195_ i1=mem3[189][6] i2=mem3[188][6] q=$abc$97718$new_n23196_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[186][6] i1=mem3[187][6] q=$abc$97718$new_n23197_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23197_ i1=mem3[191][6] i2=mem3[190][6] q=$abc$97718$new_n23198_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23192_ i1=mem3[167][6] i2=mem3[163][6] q=$abc$97718$new_n23199_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n23199_ i1=$abc$97718$new_n23194_ q=$abc$97718$new_n23200_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][6] i1=mem3[172][6] q=$abc$97718$new_n23201_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23201_ i1=mem3[173][6] i2=mem3[169][6] q=$abc$97718$new_n23202_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][6] i1=mem3[174][6] q=$abc$97718$new_n23203_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23203_ i1=mem3[175][6] i2=mem3[171][6] q=$abc$97718$new_n23204_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23204_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23205_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23202_ i2=$abc$97718$new_n23205_ q=$abc$97718$new_n23206_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23200_ i2=$abc$97718$new_n23206_ q=$abc$97718$new_n23207_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23198_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23208_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23196_ i2=$abc$97718$new_n23208_ q=$abc$97718$new_n23209_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][6] i1=mem3[182][6] q=$abc$97718$new_n23210_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23210_ i1=mem3[183][6] i2=mem3[179][6] q=$abc$97718$new_n23211_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][6] i1=mem3[180][6] q=$abc$97718$new_n23212_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23212_ i1=mem3[181][6] i2=mem3[177][6] q=$abc$97718$new_n23213_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23213_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n23214_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23211_ i2=$abc$97718$new_n23214_ q=$abc$97718$new_n23215_
.subckt o2_x2 i0=$abc$97718$new_n23215_ i1=$abc$97718$new_n23209_ q=$abc$97718$new_n23216_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n23191_ i1=$abc$97718$new_n23216_ i2=$abc$97718$new_n23207_ q=$abc$97718$new_n23217_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][6] i1=mem3[20][6] q=$abc$97718$new_n23218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23218_ i1=mem3[21][6] i2=mem3[17][6] q=$abc$97718$new_n23219_
.subckt ao22_x2 i0=mem3[25][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23220_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[29][6] i2=$abc$97718$new_n23220_ q=$abc$97718$new_n23221_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][6] i1=mem3[28][6] q=$abc$97718$new_n23222_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23222_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n23223_
.subckt ao22_x2 i0=$abc$97718$new_n23223_ i1=$abc$97718$new_n23221_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23224_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n23219_ i2=$abc$97718$new_n23224_ q=$abc$97718$new_n23225_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[1][6] i1=mem3[5][6] q=$abc$97718$new_n23226_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23226_ i1=mem3[4][6] i2=mem3[0][6] q=$abc$97718$new_n23227_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][6] i1=mem3[12][6] q=$abc$97718$new_n23228_
.subckt o2_x2 i0=mem3[9][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23229_
.subckt ao22_x2 i0=mem3[13][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23230_
.subckt oa22_x2 i0=$abc$97718$new_n23230_ i1=$abc$97718$new_n23229_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n23231_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23228_ i2=$abc$97718$new_n23231_ q=$abc$97718$new_n23232_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n23227_ i2=$abc$97718$new_n23232_ q=$abc$97718$new_n23233_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n23233_ i2=$abc$97718$new_n23225_ q=$abc$97718$new_n23234_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[2][6] i1=mem3[6][6] q=$abc$97718$new_n23235_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23235_ i1=mem3[7][6] i2=mem3[3][6] q=$abc$97718$new_n23236_
.subckt no2_x1 i0=$abc$97718$new_n23236_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n23237_
.subckt no2_x1 i0=mem3[10][6] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n23238_
.subckt no2_x1 i0=mem3[14][6] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n23239_
.subckt no3_x1 i0=$abc$97718$new_n23239_ i1=$abc$97718$new_n23238_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n23240_
.subckt ao22_x2 i0=mem3[15][6] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23241_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[11][6] i2=$abc$97718$new_n23241_ q=$abc$97718$new_n23242_
.subckt no3_x1 i0=$abc$97718$new_n23242_ i1=$abc$97718$new_n23240_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n23243_
.subckt no2_x1 i0=$abc$97718$new_n23243_ i1=$abc$97718$new_n23237_ nq=$abc$97718$new_n23244_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][6] i1=mem3[22][6] q=$abc$97718$new_n23245_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23245_ i1=mem3[23][6] i2=mem3[19][6] q=$abc$97718$new_n23246_
.subckt oa22_x2 i0=mem3[30][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23247_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem3[26][6] i2=$abc$97718$new_n23247_ q=$abc$97718$new_n23248_
.subckt a2_x2 i0=mem3[27][6] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n23249_
.subckt oa22_x2 i0=mem3[31][6] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23250_
.subckt ao22_x2 i0=$abc$97718$new_n23250_ i1=$abc$97718$new_n23249_ i2=$abc$97718$new_n23248_ q=$abc$97718$new_n23251_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n23244_ i1=$abc$97718$new_n23251_ i2=$abc$97718$new_n23246_ q=$abc$97718$new_n23252_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][6] i1=mem3[62][6] q=$abc$97718$new_n23253_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23253_ i1=mem3[63][6] i2=mem3[59][6] q=$abc$97718$new_n23254_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][6] i1=mem3[60][6] q=$abc$97718$new_n23255_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23255_ i1=mem3[61][6] i2=mem3[57][6] q=$abc$97718$new_n23256_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][6] i1=mem3[54][6] q=$abc$97718$new_n23257_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23257_ i1=mem3[55][6] i2=mem3[51][6] q=$abc$97718$new_n23258_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][6] i1=mem3[52][6] q=$abc$97718$new_n23259_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23259_ i1=mem3[53][6] i2=mem3[49][6] q=$abc$97718$new_n23260_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23260_ i1=$abc$97718$new_n23258_ q=$abc$97718$new_n23261_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n23261_ i1=$abc$97718$new_n23256_ i2=$abc$97718$new_n23254_ q=$abc$97718$new_n23262_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][6] i1=mem3[46][6] q=$abc$97718$new_n23263_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23263_ i1=mem3[47][6] i2=mem3[43][6] q=$abc$97718$new_n23264_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][6] i1=mem3[44][6] q=$abc$97718$new_n23265_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23265_ i1=mem3[45][6] i2=mem3[41][6] q=$abc$97718$new_n23266_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23266_ i1=$abc$97718$new_n23264_ q=$abc$97718$new_n23267_
.subckt o2_x2 i0=mem3[34][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23268_
.subckt ao22_x2 i0=mem3[38][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23269_
.subckt ao22_x2 i0=mem3[35][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23270_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[39][6] i2=$abc$97718$new_n23270_ q=$abc$97718$new_n23271_
.subckt oa22_x2 i0=$abc$97718$new_n23268_ i1=$abc$97718$new_n23269_ i2=$abc$97718$new_n23271_ q=$abc$97718$new_n23272_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][6] i1=mem3[36][6] q=$abc$97718$new_n23273_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23273_ i1=mem3[37][6] i2=mem3[33][6] q=$abc$97718$new_n23274_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n23267_ i1=$abc$97718$new_n23274_ i2=$abc$97718$new_n23272_ q=$abc$97718$new_n23275_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n23275_ i1=$abc$97718$new_n23262_ q=$abc$97718$new_n23276_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23276_ i1=$abc$97718$new_n23252_ i2=$abc$97718$new_n23234_ q=$abc$97718$new_n23277_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[7] i0=$abc$97718$new_n23277_ i1=$abc$97718$new_n23217_ q=$abc$97718$new_n23278_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n23278_ i1=$abc$97718$new_n23168_ i2=$abc$97718$new_n23100_ q=$abc$97718$new_n23279_
.subckt a2_x2 i0=$abc$97718$new_n23279_ i1=$abc$97718$new_n16512_ q=dato[30]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[240][7] i1=mem3[244][7] q=$abc$97718$new_n23281_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23281_ i1=mem3[245][7] i2=mem3[241][7] q=$abc$97718$new_n23282_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[248][7] i1=mem3[252][7] q=$abc$97718$new_n23283_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23283_ i1=mem3[253][7] i2=mem3[249][7] q=$abc$97718$new_n23284_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n23284_ i1=$abc$97718$new_n23282_ q=$abc$97718$new_n23285_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[224][7] i1=mem3[228][7] q=$abc$97718$new_n23286_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23286_ i1=mem3[229][7] i2=mem3[225][7] q=$abc$97718$new_n23287_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[232][7] i1=mem3[236][7] q=$abc$97718$new_n23288_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23288_ i1=mem3[237][7] i2=mem3[233][7] q=$abc$97718$new_n23289_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[250][7] i1=mem3[254][7] q=$abc$97718$new_n23290_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23290_ i1=mem3[255][7] i2=mem3[251][7] q=$abc$97718$new_n23291_
.subckt o2_x2 i0=mem3[242][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23292_
.subckt ao22_x2 i0=mem3[246][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23293_
.subckt ao22_x2 i0=mem3[243][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23294_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[247][7] i2=$abc$97718$new_n23294_ q=$abc$97718$new_n23295_
.subckt oa22_x2 i0=$abc$97718$new_n23292_ i1=$abc$97718$new_n23293_ i2=$abc$97718$new_n23295_ q=$abc$97718$new_n23296_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n23296_ i1=$abc$97718$new_n23291_ q=$abc$97718$new_n23297_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23285_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n23298_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23297_ i2=$abc$97718$new_n23298_ q=$abc$97718$new_n23299_
.subckt oa22_x2 i0=$abc$97718$new_n23289_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23300_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23287_ i2=$abc$97718$new_n23300_ q=$abc$97718$new_n23301_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[227][7] i1=mem3[231][7] q=$abc$97718$new_n23302_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23302_ i1=mem3[230][7] i2=mem3[226][7] q=$abc$97718$new_n23303_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[234][7] i1=mem3[238][7] q=$abc$97718$new_n23304_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23304_ i1=mem3[239][7] i2=mem3[235][7] q=$abc$97718$new_n23305_
.subckt oa22_x2 i0=$abc$97718$new_n23305_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23306_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23303_ i2=$abc$97718$new_n23306_ q=$abc$97718$new_n23307_
.subckt oa22_x2 i0=$abc$97718$new_n23307_ i1=$abc$97718$new_n23301_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23308_
.subckt na3_x1 i0=$abc$97718$new_n23308_ i1=$abc$97718$new_n23299_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n23309_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[208][7] i1=mem3[212][7] q=$abc$97718$new_n23310_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[210][7] i1=mem3[214][7] q=$abc$97718$new_n23311_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23311_ i1=mem3[215][7] i2=mem3[211][7] q=$abc$97718$new_n23312_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23310_ i1=mem3[213][7] i2=mem3[209][7] q=$abc$97718$new_n23313_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23313_ i1=$abc$97718$new_n23312_ q=$abc$97718$new_n23314_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[218][7] i1=mem3[222][7] q=$abc$97718$new_n23315_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23315_ i1=mem3[223][7] i2=mem3[219][7] q=$abc$97718$new_n23316_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[216][7] i1=mem3[220][7] q=$abc$97718$new_n23317_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23317_ i1=mem3[221][7] i2=mem3[217][7] q=$abc$97718$new_n23318_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n23314_ i1=$abc$97718$new_n23318_ i2=$abc$97718$new_n23316_ q=$abc$97718$new_n23319_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[194][7] i1=mem3[198][7] q=$abc$97718$new_n23320_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23320_ i1=mem3[199][7] i2=mem3[195][7] q=$abc$97718$new_n23321_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[192][7] i1=mem3[196][7] q=$abc$97718$new_n23322_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23322_ i1=mem3[197][7] i2=mem3[193][7] q=$abc$97718$new_n23323_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23323_ i1=$abc$97718$new_n23321_ q=$abc$97718$new_n23324_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[202][7] i1=mem3[206][7] q=$abc$97718$new_n23325_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[200][7] i1=mem3[204][7] q=$abc$97718$new_n23326_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23326_ i1=mem3[205][7] i2=mem3[201][7] q=$abc$97718$new_n23327_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23325_ i1=mem3[207][7] i2=mem3[203][7] q=$abc$97718$new_n23328_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23324_ i1=$abc$97718$new_n23328_ i2=$abc$97718$new_n23327_ q=$abc$97718$new_n23329_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n23329_ i1=$abc$97718$new_n23319_ q=$abc$97718$new_n23330_
.subckt na2_x1 i0=$abc$97718$new_n23330_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n23331_
.subckt a2_x2 i0=$abc$97718$new_n23331_ i1=$abc$97718$new_n23309_ q=$abc$97718$new_n23332_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[64][7] i1=mem3[68][7] q=$abc$97718$new_n23333_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23333_ i1=mem3[69][7] i2=mem3[65][7] q=$abc$97718$new_n23334_
.subckt no2_x1 i0=$abc$97718$new_n23334_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n23335_
.subckt ao22_x2 i0=mem3[67][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23336_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[71][7] i2=$abc$97718$new_n23336_ q=$abc$97718$new_n23337_
.subckt ao22_x2 i0=mem3[70][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23338_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[66][7] i2=$abc$97718$new_n23338_ q=$abc$97718$new_n23339_
.subckt no3_x1 i0=$abc$97718$new_n23339_ i1=$abc$97718$new_n23337_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n23340_
.subckt no3_x1 i0=$abc$97718$new_n23340_ i1=$abc$97718$new_n23335_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23341_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[82][7] i1=mem3[86][7] q=$abc$97718$new_n23342_
.subckt na2_x1 i0=$abc$97718$new_n23342_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n23343_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[83][7] i1=mem3[87][7] q=$abc$97718$new_n23344_
.subckt na2_x1 i0=$abc$97718$new_n23344_ i1=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n23345_
.subckt na3_x1 i0=$abc$97718$new_n23345_ i1=$abc$97718$new_n23343_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n23346_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[80][7] i1=mem3[84][7] q=$abc$97718$new_n23347_
.subckt ao22_x2 i0=mem3[81][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23348_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[85][7] i2=$abc$97718$new_n23348_ q=$abc$97718$new_n23349_
.subckt o2_x2 i0=$abc$97718$new_n23349_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23350_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23347_ i2=$abc$97718$new_n23350_ q=$abc$97718$new_n23351_
.subckt a3_x2 i0=$abc$97718$new_n23351_ i1=$abc$97718$new_n23346_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23352_
.subckt no3_x1 i0=$abc$97718$new_n23352_ i1=$abc$97718$new_n23341_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n23353_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[88][7] i1=mem3[92][7] q=$abc$97718$new_n23354_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23354_ i1=mem3[93][7] i2=mem3[89][7] q=$abc$97718$new_n23355_
.subckt ao22_x2 i0=mem3[91][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23356_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[95][7] i2=$abc$97718$new_n23356_ q=$abc$97718$new_n23357_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[90][7] i1=mem3[94][7] q=$abc$97718$new_n23358_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23358_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23359_
.subckt ao22_x2 i0=$abc$97718$new_n23359_ i1=$abc$97718$new_n23357_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23360_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23355_ i2=$abc$97718$new_n23360_ q=$abc$97718$new_n23361_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[72][7] i1=mem3[76][7] q=$abc$97718$new_n23362_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23362_ i1=mem3[77][7] i2=mem3[73][7] q=$abc$97718$new_n23363_
.subckt no2_x1 i0=$abc$97718$new_n23363_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n23364_
.subckt no2_x1 i0=mem3[74][7] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n23365_
.subckt no2_x1 i0=mem3[78][7] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n23366_
.subckt no3_x1 i0=$abc$97718$new_n23366_ i1=$abc$97718$new_n23365_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n23367_
.subckt ao22_x2 i0=mem3[79][7] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23368_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem3[75][7] i2=$abc$97718$new_n23368_ q=$abc$97718$new_n23369_
.subckt no3_x1 i0=$abc$97718$new_n23369_ i1=$abc$97718$new_n23367_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n23370_
.subckt no3_x1 i0=$abc$97718$new_n23370_ i1=$abc$97718$new_n23364_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23371_
.subckt no3_x1 i0=$abc$97718$new_n23371_ i1=$abc$97718$new_n23361_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n23372_
.subckt no3_x1 i0=$abc$97718$new_n23372_ i1=$abc$97718$new_n23353_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n23373_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[98][7] i1=mem3[102][7] q=$abc$97718$new_n23374_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23374_ i1=mem3[103][7] i2=mem3[99][7] q=$abc$97718$new_n23375_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[96][7] i1=mem3[100][7] q=$abc$97718$new_n23376_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23376_ i1=mem3[101][7] i2=mem3[97][7] q=$abc$97718$new_n23377_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23377_ i1=$abc$97718$new_n23375_ q=$abc$97718$new_n23378_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[112][7] i1=mem3[116][7] q=$abc$97718$new_n23379_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23379_ i1=mem3[117][7] i2=mem3[113][7] q=$abc$97718$new_n23380_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[114][7] i1=mem3[118][7] q=$abc$97718$new_n23381_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23381_ i1=mem3[119][7] i2=mem3[115][7] q=$abc$97718$new_n23382_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23378_ i1=$abc$97718$new_n23382_ i2=$abc$97718$new_n23380_ q=$abc$97718$new_n23383_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[120][7] i1=mem3[121][7] q=$abc$97718$new_n23384_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23384_ i1=mem3[125][7] i2=mem3[124][7] q=$abc$97718$new_n23385_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem3[122][7] i1=mem3[123][7] q=$abc$97718$new_n23386_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23386_ i1=mem3[127][7] i2=mem3[126][7] q=$abc$97718$new_n23387_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[106][7] i1=mem3[110][7] q=$abc$97718$new_n23388_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23388_ i1=mem3[111][7] i2=mem3[107][7] q=$abc$97718$new_n23389_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[104][7] i1=mem3[108][7] q=$abc$97718$new_n23390_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23390_ i1=mem3[109][7] i2=mem3[105][7] q=$abc$97718$new_n23391_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23391_ i1=$abc$97718$new_n23389_ q=$abc$97718$new_n23392_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23392_ i1=$abc$97718$new_n23387_ i2=$abc$97718$new_n23385_ q=$abc$97718$new_n23393_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n23393_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n23394_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n23383_ i2=$abc$97718$new_n23394_ q=$abc$97718$new_n23395_
.subckt no2_x1 i0=$abc$97718$new_n23395_ i1=$abc$97718$new_n23373_ nq=$abc$97718$new_n23396_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[184][7] i1=mem3[188][7] q=$abc$97718$new_n23397_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23397_ i1=mem3[189][7] i2=mem3[185][7] q=$abc$97718$new_n23398_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[186][7] i1=mem3[190][7] q=$abc$97718$new_n23399_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23399_ i1=mem3[191][7] i2=mem3[187][7] q=$abc$97718$new_n23400_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23400_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23401_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23398_ i2=$abc$97718$new_n23401_ q=$abc$97718$new_n23402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[170][7] i1=mem3[174][7] q=$abc$97718$new_n23403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23403_ i1=mem3[175][7] i2=mem3[171][7] q=$abc$97718$new_n23404_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[168][7] i1=mem3[172][7] q=$abc$97718$new_n23405_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23405_ i1=mem3[173][7] i2=mem3[169][7] q=$abc$97718$new_n23406_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23406_ i1=$abc$97718$new_n23404_ q=$abc$97718$new_n23407_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n23407_ i2=$abc$97718$new_n23402_ q=$abc$97718$new_n23408_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[176][7] i1=mem3[180][7] q=$abc$97718$new_n23409_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23409_ i1=mem3[181][7] i2=mem3[177][7] q=$abc$97718$new_n23410_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[178][7] i1=mem3[182][7] q=$abc$97718$new_n23411_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23411_ i1=mem3[183][7] i2=mem3[179][7] q=$abc$97718$new_n23412_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[160][7] i1=mem3[164][7] q=$abc$97718$new_n23413_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23413_ i1=mem3[165][7] i2=mem3[161][7] q=$abc$97718$new_n23414_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[162][7] i1=mem3[166][7] q=$abc$97718$new_n23415_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23415_ i1=mem3[167][7] i2=mem3[163][7] q=$abc$97718$new_n23416_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n23416_ i1=$abc$97718$new_n23414_ q=$abc$97718$new_n23417_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23417_ i1=$abc$97718$new_n23412_ i2=$abc$97718$new_n23410_ q=$abc$97718$new_n23418_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[136][7] i1=mem3[140][7] q=$abc$97718$new_n23419_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23419_ i1=mem3[141][7] i2=mem3[137][7] q=$abc$97718$new_n23420_
.subckt no2_x1 i0=$abc$97718$new_n23420_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n23421_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[138][7] i1=mem3[142][7] q=$abc$97718$new_n23422_
.subckt na2_x1 i0=$abc$97718$new_n23422_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n23423_
.subckt no2_x1 i0=mem3[139][7] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n23424_
.subckt oa22_x2 i0=$abc$97718$new_n16516_ i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23425_
.subckt ao22_x2 i0=$abc$97718$new_n23425_ i1=$abc$97718$new_n23424_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23426_
.subckt oa22_x2 i0=$abc$97718$new_n23426_ i1=$abc$97718$new_n23423_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23427_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[153][7] i1=mem3[157][7] q=$abc$97718$new_n23428_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23428_ i1=mem3[159][7] i2=mem3[155][7] q=$abc$97718$new_n23429_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[152][7] i1=mem3[156][7] q=$abc$97718$new_n23430_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23430_ i1=mem3[158][7] i2=mem3[154][7] q=$abc$97718$new_n23431_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n23431_ i1=$abc$97718$new_n23429_ q=$abc$97718$new_n23432_
.subckt na2_x1 i0=$abc$97718$new_n23432_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23433_
.subckt ao22_x2 i0=$abc$97718$new_n23421_ i1=$abc$97718$new_n23427_ i2=$abc$97718$new_n23433_ q=$abc$97718$new_n23434_
.subckt ao22_x2 i0=mem3[145][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23435_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[149][7] i2=$abc$97718$new_n23435_ q=$abc$97718$new_n23436_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[144][7] i1=mem3[148][7] q=$abc$97718$new_n23437_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n23437_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23438_
.subckt o2_x2 i0=mem3[146][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23439_
.subckt ao22_x2 i0=mem3[150][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23440_
.subckt ao22_x2 i0=mem3[147][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23441_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[151][7] i2=$abc$97718$new_n23441_ q=$abc$97718$new_n23442_
.subckt oa22_x2 i0=$abc$97718$new_n23440_ i1=$abc$97718$new_n23439_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23443_
.subckt ao22_x2 i0=$abc$97718$new_n23438_ i1=$abc$97718$new_n23436_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n23444_
.subckt ao22_x2 i0=$abc$97718$new_n23442_ i1=$abc$97718$new_n23443_ i2=$abc$97718$new_n23444_ q=$abc$97718$new_n23445_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[128][7] i1=mem3[132][7] q=$abc$97718$new_n23446_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23446_ i1=mem3[133][7] i2=mem3[129][7] q=$abc$97718$new_n23447_
.subckt o2_x2 i0=$abc$97718$new_n23447_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n23448_
.subckt ao22_x2 i0=mem3[131][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n23449_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem3[135][7] i2=$abc$97718$new_n23449_ q=$abc$97718$new_n23450_
.subckt o2_x2 i0=mem3[130][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n23451_
.subckt ao22_x2 i0=mem3[134][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n23452_
.subckt oa22_x2 i0=$abc$97718$new_n23452_ i1=$abc$97718$new_n23451_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n23453_
.subckt ao22_x2 i0=$abc$97718$new_n23453_ i1=$abc$97718$new_n23450_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n23454_
.subckt oa22_x2 i0=$abc$97718$new_n23454_ i1=$abc$97718$new_n23448_ i2=$abc$97718$new_n23445_ q=$abc$97718$new_n23455_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[5] i0=$abc$97718$new_n23455_ i1=$abc$97718$new_n23418_ q=$abc$97718$new_n23456_
.subckt no2_x1 i0=$abc$97718$new_n23456_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n23457_
.subckt na2_x1 i0=$abc$97718$new_n23408_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n23458_
.subckt ao22_x2 i0=$abc$97718$new_n23434_ i1=$\mem0$rdreg[0]$q[5] i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23459_
.subckt oa22_x2 i0=$abc$97718$new_n23459_ i1=$abc$97718$new_n23458_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n23460_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[50][7] i1=mem3[54][7] q=$abc$97718$new_n23461_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23461_ i1=mem3[55][7] i2=mem3[51][7] q=$abc$97718$new_n23462_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[48][7] i1=mem3[52][7] q=$abc$97718$new_n23463_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23463_ i1=mem3[53][7] i2=mem3[49][7] q=$abc$97718$new_n23464_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23464_ i1=$abc$97718$new_n23462_ q=$abc$97718$new_n23465_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[56][7] i1=mem3[60][7] q=$abc$97718$new_n23466_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23466_ i1=mem3[61][7] i2=mem3[57][7] q=$abc$97718$new_n23467_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[58][7] i1=mem3[62][7] q=$abc$97718$new_n23468_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23468_ i1=mem3[63][7] i2=mem3[59][7] q=$abc$97718$new_n23469_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23465_ i1=$abc$97718$new_n23469_ i2=$abc$97718$new_n23467_ q=$abc$97718$new_n23470_
.subckt no2_x1 i0=$abc$97718$new_n23470_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n23471_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[40][7] i1=mem3[44][7] q=$abc$97718$new_n23472_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23472_ i1=mem3[45][7] i2=mem3[41][7] q=$abc$97718$new_n23473_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[42][7] i1=mem3[46][7] q=$abc$97718$new_n23474_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23474_ i1=mem3[47][7] i2=mem3[43][7] q=$abc$97718$new_n23475_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[34][7] i1=mem3[38][7] q=$abc$97718$new_n23476_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23476_ i1=mem3[39][7] i2=mem3[35][7] q=$abc$97718$new_n23477_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[32][7] i1=mem3[36][7] q=$abc$97718$new_n23478_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23478_ i1=mem3[37][7] i2=mem3[33][7] q=$abc$97718$new_n23479_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23479_ i1=$abc$97718$new_n23477_ q=$abc$97718$new_n23480_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23480_ i1=$abc$97718$new_n23475_ i2=$abc$97718$new_n23473_ q=$abc$97718$new_n23481_
.subckt no2_x1 i0=$abc$97718$new_n23481_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23482_
.subckt o3_x2 i0=$abc$97718$new_n23482_ i1=$abc$97718$new_n23471_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n23483_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[18][7] i1=mem3[22][7] q=$abc$97718$new_n23484_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23484_ i1=mem3[23][7] i2=mem3[19][7] q=$abc$97718$new_n23485_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[16][7] i1=mem3[20][7] q=$abc$97718$new_n23486_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23486_ i1=mem3[21][7] i2=mem3[17][7] q=$abc$97718$new_n23487_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23487_ i1=$abc$97718$new_n23485_ q=$abc$97718$new_n23488_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[24][7] i1=mem3[28][7] q=$abc$97718$new_n23489_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23489_ i1=mem3[29][7] i2=mem3[25][7] q=$abc$97718$new_n23490_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[26][7] i1=mem3[30][7] q=$abc$97718$new_n23491_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23491_ i1=mem3[31][7] i2=mem3[27][7] q=$abc$97718$new_n23492_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n23488_ i1=$abc$97718$new_n23492_ i2=$abc$97718$new_n23490_ q=$abc$97718$new_n23493_
.subckt no2_x1 i0=$abc$97718$new_n23493_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n23494_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[8][7] i1=mem3[12][7] q=$abc$97718$new_n23495_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23495_ i1=mem3[13][7] i2=mem3[9][7] q=$abc$97718$new_n23496_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[10][7] i1=mem3[14][7] q=$abc$97718$new_n23497_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23497_ i1=mem3[15][7] i2=mem3[11][7] q=$abc$97718$new_n23498_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23498_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n23499_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23496_ i2=$abc$97718$new_n23499_ q=$abc$97718$new_n23500_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[3][7] i1=mem3[7][7] q=$abc$97718$new_n23501_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23501_ i1=mem3[6][7] i2=mem3[2][7] q=$abc$97718$new_n23502_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem3[1][7] i1=mem3[5][7] q=$abc$97718$new_n23503_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n23503_ i1=mem3[4][7] i2=mem3[0][7] q=$abc$97718$new_n23504_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n23504_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n23505_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n23502_ i2=$abc$97718$new_n23505_ q=$abc$97718$new_n23506_
.subckt no3_x1 i0=$abc$97718$new_n23506_ i1=$abc$97718$new_n23500_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n23507_
.subckt o3_x2 i0=$abc$97718$new_n23507_ i1=$abc$97718$new_n23494_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n23508_
.subckt oa22_x2 i0=$abc$97718$new_n23508_ i1=$abc$97718$new_n23483_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n23509_
.subckt ao22_x2 i0=$abc$97718$new_n23457_ i1=$abc$97718$new_n23460_ i2=$abc$97718$new_n23509_ q=$abc$97718$new_n23510_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n23510_ i1=$abc$97718$new_n23396_ i2=$abc$97718$new_n23332_ q=$abc$97718$new_n23511_
.subckt no2_x1 i0=$abc$97718$new_n23511_ i1=rst nq=dato[31]
.subckt no2_x1 i0=addr[7] i1=addr[6] nq=$abc$97718$new_n23513_
.subckt no2_x1 i0=addr[5] i1=$abc$97718$new_n16499_ nq=$abc$97718$new_n23514_
.subckt na2_x1 i0=$abc$97718$new_n16500_ i1=addr[4] nq=$abc$97718$new_n23515_
.subckt a2_x2 i0=$abc$97718$new_n23514_ i1=$abc$97718$new_n23513_ q=$abc$97718$new_n23516_
.subckt na2_x1 i0=$abc$97718$new_n23514_ i1=$abc$97718$new_n23513_ nq=$abc$97718$new_n23517_
.subckt na2_x1 i0=addr[3] i1=addr[2] nq=$abc$97718$new_n23518_
.subckt no2_x1 i0=$abc$97718$new_n16496_ i1=addr[0] nq=$abc$97718$new_n23519_
.subckt na2_x1 i0=addr[1] i1=$abc$97718$new_n16495_ nq=$abc$97718$new_n23520_
.subckt no2_x1 i0=$abc$97718$new_n23520_ i1=$abc$97718$new_n23518_ nq=$abc$97718$new_n23521_
.subckt o2_x2 i0=$abc$97718$new_n23520_ i1=$abc$97718$new_n23518_ q=$abc$97718$new_n23522_
.subckt na2_x1 i0=$abc$97718$new_n23521_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n23523_
.subckt a2_x2 i0=we[0] i1=ce q=$abc$97718$new_n23524_
.subckt na2_x1 i0=we[0] i1=ce nq=$abc$97718$new_n23525_
.subckt no2_x1 i0=$abc$97718$new_n23525_ i1=$abc$97718$new_n23523_ nq=$abc$97718$new_n23526_
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74871
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74873
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74875
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74877
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74879
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74881
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74883
.subckt mx2_x2 cmd=$abc$97718$new_n23526_ i0=mem0[30][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74885
.subckt no2_x1 i0=$abc$97718$new_n16502_ i1=addr[6] nq=$abc$97718$new_n23535_
.subckt na2_x1 i0=addr[7] i1=$abc$97718$new_n16501_ nq=$abc$97718$new_n23536_
.subckt no2_x1 i0=addr[5] i1=addr[4] nq=$abc$97718$new_n23537_
.subckt a2_x2 i0=$abc$97718$new_n23537_ i1=$abc$97718$new_n23535_ q=$abc$97718$new_n23538_
.subckt na2_x1 i0=$abc$97718$new_n23537_ i1=$abc$97718$new_n23535_ nq=$abc$97718$new_n23539_
.subckt na2_x1 i0=addr[1] i1=addr[0] nq=$abc$97718$new_n23540_
.subckt no2_x1 i0=addr[3] i1=addr[2] nq=$abc$97718$new_n23541_
.subckt no3_x1 i0=$abc$97718$new_n23540_ i1=addr[3] i2=addr[2] nq=$abc$97718$new_n23542_
.subckt na3_x1 i0=$abc$97718$new_n23541_ i1=addr[1] i2=addr[0] nq=$abc$97718$new_n23543_
.subckt na2_x1 i0=$abc$97718$new_n23542_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23544_
.subckt no2_x1 i0=$abc$97718$new_n23544_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23545_
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74887
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74889
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74891
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74893
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74895
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74897
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74899
.subckt mx2_x2 cmd=$abc$97718$new_n23545_ i0=mem0[131][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74901
.subckt a2_x2 i0=$abc$97718$new_n23541_ i1=$abc$97718$new_n23519_ q=$abc$97718$new_n23554_
.subckt na2_x1 i0=$abc$97718$new_n23541_ i1=$abc$97718$new_n23519_ nq=$abc$97718$new_n23555_
.subckt na2_x1 i0=$abc$97718$new_n23554_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23556_
.subckt no2_x1 i0=$abc$97718$new_n23556_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23557_
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74903
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74905
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74907
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74909
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74911
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74913
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74915
.subckt mx2_x2 cmd=$abc$97718$new_n23557_ i0=mem0[130][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74917
.subckt na2_x1 i0=addr[5] i1=addr[4] nq=$abc$97718$new_n23566_
.subckt no2_x1 i0=addr[7] i1=$abc$97718$new_n16501_ nq=$abc$97718$new_n23567_
.subckt na2_x1 i0=$abc$97718$new_n16502_ i1=addr[6] nq=$abc$97718$new_n23568_
.subckt no2_x1 i0=$abc$97718$new_n23568_ i1=$abc$97718$new_n23566_ nq=$abc$97718$new_n23569_
.subckt o2_x2 i0=$abc$97718$new_n23568_ i1=$abc$97718$new_n23566_ q=$abc$97718$new_n23570_
.subckt no2_x1 i0=addr[1] i1=addr[0] nq=$abc$97718$new_n23571_
.subckt no3_x1 i0=$abc$97718$new_n23518_ i1=addr[1] i2=addr[0] nq=$abc$97718$new_n23572_
.subckt na3_x1 i0=$abc$97718$new_n23571_ i1=addr[3] i2=addr[2] nq=$abc$97718$new_n23573_
.subckt no2_x1 i0=$abc$97718$new_n23573_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23574_
.subckt na2_x1 i0=$abc$97718$new_n23574_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23575_
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[0] i1=mem0[124][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74919
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[1] i1=mem0[124][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74921
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[2] i1=mem0[124][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74923
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[3] i1=mem0[124][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74925
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[4] i1=mem0[124][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74927
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[5] i1=mem0[124][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74929
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[6] i1=mem0[124][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74931
.subckt mx2_x2 cmd=$abc$97718$new_n23575_ i0=di[7] i1=mem0[124][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74933
.subckt a2_x2 i0=$abc$97718$new_n23537_ i1=$abc$97718$new_n23513_ q=$abc$97718$new_n23584_
.subckt na2_x1 i0=$abc$97718$new_n23537_ i1=$abc$97718$new_n23513_ nq=$abc$97718$new_n23585_
.subckt na3_x1 i0=$abc$97718$new_n23584_ i1=$abc$97718$new_n23572_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n23586_
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[0] i1=mem0[12][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74935
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[1] i1=mem0[12][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74937
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[2] i1=mem0[12][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74939
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[3] i1=mem0[12][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74941
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[4] i1=mem0[12][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74943
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[5] i1=mem0[12][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74945
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[6] i1=mem0[12][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74947
.subckt mx2_x2 cmd=$abc$97718$new_n23586_ i0=di[7] i1=mem0[12][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74949
.subckt a2_x2 i0=$abc$97718$new_n23571_ i1=$abc$97718$new_n23541_ q=$abc$97718$new_n23595_
.subckt na2_x1 i0=$abc$97718$new_n23571_ i1=$abc$97718$new_n23541_ nq=$abc$97718$new_n23596_
.subckt no3_x1 i0=$abc$97718$new_n23596_ i1=$abc$97718$new_n23539_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n23597_
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74951
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74953
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74955
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74957
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74959
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74961
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74963
.subckt mx2_x2 cmd=$abc$97718$new_n23597_ i0=mem0[128][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74965
.subckt no2_x1 i0=$abc$97718$new_n16498_ i1=addr[2] nq=$abc$97718$new_n23606_
.subckt na2_x1 i0=addr[3] i1=$abc$97718$new_n16497_ nq=$abc$97718$new_n23607_
.subckt no2_x1 i0=$abc$97718$new_n23607_ i1=$abc$97718$new_n23540_ nq=$abc$97718$new_n23608_
.subckt o2_x2 i0=$abc$97718$new_n23607_ i1=$abc$97718$new_n23540_ q=$abc$97718$new_n23609_
.subckt no2_x1 i0=$abc$97718$new_n23609_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23610_
.subckt na2_x1 i0=$abc$97718$new_n23610_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23611_
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[0] i1=mem0[123][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74967
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[1] i1=mem0[123][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74969
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[2] i1=mem0[123][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74971
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[3] i1=mem0[123][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74973
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[4] i1=mem0[123][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74975
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[5] i1=mem0[123][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74977
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[6] i1=mem0[123][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74979
.subckt mx2_x2 cmd=$abc$97718$new_n23611_ i0=di[7] i1=mem0[123][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74981
.subckt no2_x1 i0=addr[1] i1=$abc$97718$new_n16495_ nq=$abc$97718$new_n23620_
.subckt na2_x1 i0=$abc$97718$new_n16496_ i1=addr[0] nq=$abc$97718$new_n23621_
.subckt no2_x1 i0=$abc$97718$new_n23621_ i1=$abc$97718$new_n23518_ nq=$abc$97718$new_n23622_
.subckt o2_x2 i0=$abc$97718$new_n23621_ i1=$abc$97718$new_n23518_ q=$abc$97718$new_n23623_
.subckt na2_x1 i0=$abc$97718$new_n23622_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23624_
.subckt no2_x1 i0=$abc$97718$new_n23624_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23625_
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74983
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74985
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74987
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74989
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74991
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74993
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74995
.subckt mx2_x2 cmd=$abc$97718$new_n23625_ i0=mem0[141][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74997
.subckt na2_x1 i0=$abc$97718$new_n23572_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23634_
.subckt no2_x1 i0=$abc$97718$new_n23634_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23635_
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$74999
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75001
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75003
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75005
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75007
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75009
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75011
.subckt mx2_x2 cmd=$abc$97718$new_n23635_ i0=mem0[140][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75013
.subckt no2_x1 i0=$abc$97718$new_n23607_ i1=$abc$97718$new_n23520_ nq=$abc$97718$new_n23644_
.subckt na2_x1 i0=$abc$97718$new_n23606_ i1=$abc$97718$new_n23519_ nq=$abc$97718$new_n23645_
.subckt no2_x1 i0=$abc$97718$new_n23645_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23646_
.subckt na2_x1 i0=$abc$97718$new_n23646_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23647_
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[0] i1=mem0[122][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75015
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[1] i1=mem0[122][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75017
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[2] i1=mem0[122][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75019
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[3] i1=mem0[122][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75021
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[4] i1=mem0[122][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75023
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[5] i1=mem0[122][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75025
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[6] i1=mem0[122][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75027
.subckt mx2_x2 cmd=$abc$97718$new_n23647_ i0=di[7] i1=mem0[122][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75029
.subckt na3_x1 i0=$abc$97718$new_n23622_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n23656_
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[0] i1=mem0[13][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75031
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[1] i1=mem0[13][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75033
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[2] i1=mem0[13][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75035
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[3] i1=mem0[13][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75037
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[4] i1=mem0[13][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75039
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[5] i1=mem0[13][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75041
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[6] i1=mem0[13][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75043
.subckt mx2_x2 cmd=$abc$97718$new_n23656_ i0=di[7] i1=mem0[13][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75045
.subckt no2_x1 i0=$abc$97718$new_n23540_ i1=$abc$97718$new_n23518_ nq=$abc$97718$new_n23665_
.subckt o2_x2 i0=$abc$97718$new_n23540_ i1=$abc$97718$new_n23518_ q=$abc$97718$new_n23666_
.subckt na3_x1 i0=$abc$97718$new_n23665_ i1=$abc$97718$new_n23569_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n23667_
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[0] i1=mem0[127][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75047
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[1] i1=mem0[127][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75049
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[2] i1=mem0[127][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75051
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[3] i1=mem0[127][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75053
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[4] i1=mem0[127][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75055
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[5] i1=mem0[127][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75057
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[6] i1=mem0[127][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75059
.subckt mx2_x2 cmd=$abc$97718$new_n23667_ i0=di[7] i1=mem0[127][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75061
.subckt na2_x1 i0=$abc$97718$new_n23644_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23676_
.subckt no2_x1 i0=$abc$97718$new_n23676_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23677_
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75063
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75065
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75067
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75069
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75071
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75073
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75075
.subckt mx2_x2 cmd=$abc$97718$new_n23677_ i0=mem0[138][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75077
.subckt no2_x1 i0=$abc$97718$new_n23621_ i1=$abc$97718$new_n23607_ nq=$abc$97718$new_n23686_
.subckt na2_x1 i0=$abc$97718$new_n23620_ i1=$abc$97718$new_n23606_ nq=$abc$97718$new_n23687_
.subckt na2_x1 i0=$abc$97718$new_n23686_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23688_
.subckt no2_x1 i0=$abc$97718$new_n23688_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23689_
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75079
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75081
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75083
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75085
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75087
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75089
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75091
.subckt mx2_x2 cmd=$abc$97718$new_n23689_ i0=mem0[137][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75093
.subckt a2_x2 i0=$abc$97718$new_n23606_ i1=$abc$97718$new_n23571_ q=$abc$97718$new_n23698_
.subckt na2_x1 i0=$abc$97718$new_n23606_ i1=$abc$97718$new_n23571_ nq=$abc$97718$new_n23699_
.subckt na2_x1 i0=$abc$97718$new_n23698_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23700_
.subckt no2_x1 i0=$abc$97718$new_n23700_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23701_
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75095
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75097
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75099
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75101
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75103
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75105
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75107
.subckt mx2_x2 cmd=$abc$97718$new_n23701_ i0=mem0[136][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75109
.subckt no2_x1 i0=addr[3] i1=$abc$97718$new_n16497_ nq=$abc$97718$new_n23710_
.subckt na2_x1 i0=$abc$97718$new_n16498_ i1=addr[2] nq=$abc$97718$new_n23711_
.subckt no2_x1 i0=$abc$97718$new_n23711_ i1=$abc$97718$new_n23540_ nq=$abc$97718$new_n23712_
.subckt o2_x2 i0=$abc$97718$new_n23711_ i1=$abc$97718$new_n23540_ q=$abc$97718$new_n23713_
.subckt na2_x1 i0=$abc$97718$new_n23712_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23714_
.subckt no2_x1 i0=$abc$97718$new_n23714_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23715_
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75111
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75113
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75115
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75117
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75119
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75121
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75123
.subckt mx2_x2 cmd=$abc$97718$new_n23715_ i0=mem0[135][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75125
.subckt no2_x1 i0=$abc$97718$new_n23711_ i1=$abc$97718$new_n23520_ nq=$abc$97718$new_n23724_
.subckt na2_x1 i0=$abc$97718$new_n23710_ i1=$abc$97718$new_n23519_ nq=$abc$97718$new_n23725_
.subckt na2_x1 i0=$abc$97718$new_n23724_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23726_
.subckt no2_x1 i0=$abc$97718$new_n23726_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23727_
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75127
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75129
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75131
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75133
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75135
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75137
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75139
.subckt mx2_x2 cmd=$abc$97718$new_n23727_ i0=mem0[134][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75141
.subckt no2_x1 i0=$abc$97718$new_n23570_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n23736_
.subckt na2_x1 i0=$abc$97718$new_n23736_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23737_
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[0] i1=mem0[126][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75143
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[1] i1=mem0[126][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75145
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[2] i1=mem0[126][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75147
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[3] i1=mem0[126][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75149
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[4] i1=mem0[126][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75151
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[5] i1=mem0[126][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75153
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[6] i1=mem0[126][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75155
.subckt mx2_x2 cmd=$abc$97718$new_n23737_ i0=di[7] i1=mem0[126][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75157
.subckt no2_x1 i0=$abc$97718$new_n23711_ i1=$abc$97718$new_n23621_ nq=$abc$97718$new_n23746_
.subckt na2_x1 i0=$abc$97718$new_n23710_ i1=$abc$97718$new_n23620_ nq=$abc$97718$new_n23747_
.subckt na2_x1 i0=$abc$97718$new_n23746_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23748_
.subckt no2_x1 i0=$abc$97718$new_n23748_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23749_
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75159
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75161
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75163
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75165
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75167
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75169
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75171
.subckt mx2_x2 cmd=$abc$97718$new_n23749_ i0=mem0[133][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75173
.subckt a2_x2 i0=$abc$97718$new_n23710_ i1=$abc$97718$new_n23571_ q=$abc$97718$new_n23758_
.subckt na2_x1 i0=$abc$97718$new_n23710_ i1=$abc$97718$new_n23571_ nq=$abc$97718$new_n23759_
.subckt na2_x1 i0=$abc$97718$new_n23758_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23760_
.subckt no2_x1 i0=$abc$97718$new_n23760_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23761_
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75175
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75177
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75179
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75181
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75183
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75185
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75187
.subckt mx2_x2 cmd=$abc$97718$new_n23761_ i0=mem0[132][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75189
.subckt no2_x1 i0=$abc$97718$new_n23623_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23770_
.subckt na2_x1 i0=$abc$97718$new_n23770_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23771_
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[0] i1=mem0[125][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75191
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[1] i1=mem0[125][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75193
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[2] i1=mem0[125][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75195
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[3] i1=mem0[125][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75197
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[4] i1=mem0[125][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75199
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[5] i1=mem0[125][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75201
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[6] i1=mem0[125][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75203
.subckt mx2_x2 cmd=$abc$97718$new_n23771_ i0=di[7] i1=mem0[125][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75205
.subckt no3_x1 i0=$abc$97718$new_n23585_ i1=$abc$97718$new_n23555_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n23780_
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75207
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75209
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75211
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75213
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75215
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75217
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75219
.subckt mx2_x2 cmd=$abc$97718$new_n23780_ i0=mem0[2][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75221
.subckt no2_x1 i0=$abc$97718$new_n23687_ i1=$abc$97718$new_n23585_ nq=$abc$97718$new_n23789_
.subckt a2_x2 i0=we[3] i1=ce q=$abc$97718$new_n23790_
.subckt na2_x1 i0=we[3] i1=ce nq=$abc$97718$new_n23791_
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23789_ nq=$abc$97718$new_n23792_
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[24] i1=mem3[9][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75223
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[25] i1=mem3[9][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75225
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[26] i1=mem3[9][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75227
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[27] i1=mem3[9][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75229
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[28] i1=mem3[9][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75231
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[29] i1=mem3[9][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75233
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[30] i1=mem3[9][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75235
.subckt mx2_x2 cmd=$abc$97718$new_n23792_ i0=di[31] i1=mem3[9][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75237
.subckt na3_x1 i0=$abc$97718$new_n23608_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n23801_
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[0] i1=mem0[11][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75239
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[1] i1=mem0[11][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75241
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[2] i1=mem0[11][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75243
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[3] i1=mem0[11][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75245
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[4] i1=mem0[11][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75247
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[5] i1=mem0[11][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75249
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[6] i1=mem0[11][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75251
.subckt mx2_x2 cmd=$abc$97718$new_n23801_ i0=di[7] i1=mem0[11][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75253
.subckt no2_x1 i0=$abc$97718$new_n23687_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23810_
.subckt na2_x1 i0=$abc$97718$new_n23810_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23811_
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[0] i1=mem0[121][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75255
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[1] i1=mem0[121][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75257
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[2] i1=mem0[121][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75259
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[3] i1=mem0[121][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75261
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[4] i1=mem0[121][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75263
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[5] i1=mem0[121][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75265
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[6] i1=mem0[121][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75267
.subckt mx2_x2 cmd=$abc$97718$new_n23811_ i0=di[7] i1=mem0[121][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75269
.subckt na2_x1 i0=$abc$97718$new_n23698_ i1=$abc$97718$new_n23569_ nq=$abc$97718$new_n23820_
.subckt no2_x1 i0=$abc$97718$new_n23820_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23821_
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75271
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75273
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75275
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75277
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75279
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75281
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75283
.subckt mx2_x2 cmd=$abc$97718$new_n23821_ i0=mem0[120][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75285
.subckt na2_x1 i0=addr[7] i1=addr[6] nq=$abc$97718$new_n23830_
.subckt no2_x1 i0=$abc$97718$new_n16500_ i1=addr[4] nq=$abc$97718$new_n23831_
.subckt na2_x1 i0=addr[5] i1=$abc$97718$new_n16499_ nq=$abc$97718$new_n23832_
.subckt no2_x1 i0=$abc$97718$new_n23832_ i1=$abc$97718$new_n23830_ nq=$abc$97718$new_n23833_
.subckt o2_x2 i0=$abc$97718$new_n23832_ i1=$abc$97718$new_n23830_ q=$abc$97718$new_n23834_
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23747_ nq=$abc$97718$new_n23835_
.subckt na2_x1 i0=$abc$97718$new_n23835_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23836_
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[0] i1=mem0[229][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75287
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[1] i1=mem0[229][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75289
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[2] i1=mem0[229][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75291
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[3] i1=mem0[229][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75293
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[4] i1=mem0[229][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75295
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[5] i1=mem0[229][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75297
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[6] i1=mem0[229][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75299
.subckt mx2_x2 cmd=$abc$97718$new_n23836_ i0=di[7] i1=mem0[229][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75301
.subckt no2_x1 i0=$abc$97718$new_n23747_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23845_
.subckt na2_x1 i0=$abc$97718$new_n23845_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23846_
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[0] i1=mem0[117][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75303
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[1] i1=mem0[117][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75305
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[2] i1=mem0[117][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75307
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[3] i1=mem0[117][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75309
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[4] i1=mem0[117][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75311
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[5] i1=mem0[117][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75313
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[6] i1=mem0[117][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75315
.subckt mx2_x2 cmd=$abc$97718$new_n23846_ i0=di[7] i1=mem0[117][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75317
.subckt no2_x1 i0=$abc$97718$new_n23725_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23855_
.subckt na2_x1 i0=$abc$97718$new_n23855_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23856_
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[0] i1=mem0[118][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75319
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[1] i1=mem0[118][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75321
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[2] i1=mem0[118][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75323
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[3] i1=mem0[118][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75325
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[4] i1=mem0[118][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75327
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[5] i1=mem0[118][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75329
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[6] i1=mem0[118][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75331
.subckt mx2_x2 cmd=$abc$97718$new_n23856_ i0=di[7] i1=mem0[118][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75333
.subckt no2_x1 i0=$abc$97718$new_n23568_ i1=$abc$97718$new_n23515_ nq=$abc$97718$new_n23865_
.subckt na2_x1 i0=$abc$97718$new_n23567_ i1=$abc$97718$new_n23514_ nq=$abc$97718$new_n23866_
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n23867_
.subckt no2_x1 i0=$abc$97718$new_n23867_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23868_
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75335
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75337
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75339
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75341
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75343
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75345
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75347
.subckt mx2_x2 cmd=$abc$97718$new_n23868_ i0=mem0[85][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75349
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n23877_
.subckt no2_x1 i0=$abc$97718$new_n23877_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23878_
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75351
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75353
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75355
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75357
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75359
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75361
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75363
.subckt mx2_x2 cmd=$abc$97718$new_n23878_ i0=mem0[86][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75365
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n23887_
.subckt no2_x1 i0=$abc$97718$new_n23887_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23888_
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75367
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75369
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75371
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75373
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75375
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75377
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75379
.subckt mx2_x2 cmd=$abc$97718$new_n23888_ i0=mem0[84][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75381
.subckt no2_x1 i0=$abc$97718$new_n23536_ i1=$abc$97718$new_n23515_ nq=$abc$97718$new_n23897_
.subckt na2_x1 i0=$abc$97718$new_n23535_ i1=$abc$97718$new_n23514_ nq=$abc$97718$new_n23898_
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23665_ nq=$abc$97718$new_n23899_
.subckt no2_x1 i0=$abc$97718$new_n23899_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23900_
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75383
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75385
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75387
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75389
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75391
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75393
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75395
.subckt mx2_x2 cmd=$abc$97718$new_n23900_ i0=mem0[159][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75397
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n23909_
.subckt no2_x1 i0=$abc$97718$new_n23909_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23910_
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75399
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75401
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75403
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75405
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75407
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75409
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75411
.subckt mx2_x2 cmd=$abc$97718$new_n23910_ i0=mem0[149][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75413
.subckt a2_x2 i0=$abc$97718$new_n23620_ i1=$abc$97718$new_n23541_ q=$abc$97718$new_n23919_
.subckt na2_x1 i0=$abc$97718$new_n23620_ i1=$abc$97718$new_n23541_ nq=$abc$97718$new_n23920_
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23921_
.subckt no2_x1 i0=$abc$97718$new_n23921_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23922_
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75415
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75417
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75419
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75421
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75423
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75425
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75427
.subckt mx2_x2 cmd=$abc$97718$new_n23922_ i0=mem0[129][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75429
.subckt na2_x1 i0=$abc$97718$new_n23608_ i1=$abc$97718$new_n23538_ nq=$abc$97718$new_n23931_
.subckt no2_x1 i0=$abc$97718$new_n23931_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23932_
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75431
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75433
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75435
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75437
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75439
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75441
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75443
.subckt mx2_x2 cmd=$abc$97718$new_n23932_ i0=mem0[139][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75445
.subckt no2_x1 i0=$abc$97718$new_n23570_ i1=$abc$97718$new_n23543_ nq=$abc$97718$new_n23941_
.subckt na2_x1 i0=$abc$97718$new_n23941_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23942_
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[0] i1=mem0[115][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75447
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[1] i1=mem0[115][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75449
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[2] i1=mem0[115][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75451
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[3] i1=mem0[115][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75453
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[4] i1=mem0[115][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75455
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[5] i1=mem0[115][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75457
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[6] i1=mem0[115][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75459
.subckt mx2_x2 cmd=$abc$97718$new_n23942_ i0=di[7] i1=mem0[115][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75461
.subckt no2_x1 i0=$abc$97718$new_n23713_ i1=$abc$97718$new_n23570_ nq=$abc$97718$new_n23951_
.subckt na2_x1 i0=$abc$97718$new_n23951_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n23952_
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[0] i1=mem0[119][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75463
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[1] i1=mem0[119][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75465
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[2] i1=mem0[119][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75467
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[3] i1=mem0[119][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75469
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[4] i1=mem0[119][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75471
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[5] i1=mem0[119][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75473
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[6] i1=mem0[119][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75475
.subckt mx2_x2 cmd=$abc$97718$new_n23952_ i0=di[7] i1=mem0[119][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75477
.subckt na2_x1 i0=$abc$97718$new_n23758_ i1=$abc$97718$new_n23569_ nq=$abc$97718$new_n23961_
.subckt no2_x1 i0=$abc$97718$new_n23961_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23962_
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75479
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75481
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75483
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75485
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75487
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75489
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75491
.subckt mx2_x2 cmd=$abc$97718$new_n23962_ i0=mem0[116][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75493
.subckt na2_x1 i0=$abc$97718$new_n23569_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n23971_
.subckt no2_x1 i0=$abc$97718$new_n23971_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23972_
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75495
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75497
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75499
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75501
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75503
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75505
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75507
.subckt mx2_x2 cmd=$abc$97718$new_n23972_ i0=mem0[114][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75509
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23569_ nq=$abc$97718$new_n23981_
.subckt no2_x1 i0=$abc$97718$new_n23981_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n23982_
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75511
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75513
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75515
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75517
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75519
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75521
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75523
.subckt mx2_x2 cmd=$abc$97718$new_n23982_ i0=mem0[113][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75525
.subckt a2_x2 i0=$abc$97718$new_n23567_ i1=$abc$97718$new_n23537_ q=$abc$97718$new_n23991_
.subckt na2_x1 i0=$abc$97718$new_n23567_ i1=$abc$97718$new_n23537_ nq=$abc$97718$new_n23992_
.subckt no3_x1 i0=$abc$97718$new_n23992_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n23993_
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75527
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75529
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75531
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75533
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75535
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75537
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75539
.subckt mx2_x2 cmd=$abc$97718$new_n23993_ i0=mem0[79][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75541
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n24002_
.subckt no2_x1 i0=$abc$97718$new_n24002_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24003_
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75543
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75545
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75547
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75549
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75551
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75553
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75555
.subckt mx2_x2 cmd=$abc$97718$new_n24003_ i0=mem0[89][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75557
.subckt no2_x1 i0=$abc$97718$new_n23832_ i1=$abc$97718$new_n23568_ nq=$abc$97718$new_n24012_
.subckt na2_x1 i0=$abc$97718$new_n23831_ i1=$abc$97718$new_n23567_ nq=$abc$97718$new_n24013_
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23665_ nq=$abc$97718$new_n24014_
.subckt no2_x1 i0=$abc$97718$new_n24014_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24015_
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75559
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75561
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75563
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75565
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75567
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75569
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75571
.subckt mx2_x2 cmd=$abc$97718$new_n24015_ i0=mem0[111][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75573
.subckt no2_x1 i0=$abc$97718$new_n24013_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n24024_
.subckt na2_x1 i0=$abc$97718$new_n24024_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24025_
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[0] i1=mem0[110][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75575
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[1] i1=mem0[110][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75577
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[2] i1=mem0[110][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75579
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[3] i1=mem0[110][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75581
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[4] i1=mem0[110][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75583
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[5] i1=mem0[110][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75585
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[6] i1=mem0[110][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75587
.subckt mx2_x2 cmd=$abc$97718$new_n24025_ i0=di[7] i1=mem0[110][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75589
.subckt na3_x1 i0=$abc$97718$new_n23595_ i1=$abc$97718$new_n23569_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24034_
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[0] i1=mem0[112][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75591
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[1] i1=mem0[112][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75593
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[2] i1=mem0[112][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75595
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[3] i1=mem0[112][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75597
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[4] i1=mem0[112][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75599
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[5] i1=mem0[112][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75601
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[6] i1=mem0[112][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75603
.subckt mx2_x2 cmd=$abc$97718$new_n24034_ i0=di[7] i1=mem0[112][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75605
.subckt no2_x1 i0=$abc$97718$new_n24013_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n24043_
.subckt na2_x1 i0=$abc$97718$new_n24043_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24044_
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[0] i1=mem0[103][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75607
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[1] i1=mem0[103][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75609
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[2] i1=mem0[103][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75611
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[3] i1=mem0[103][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75613
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[4] i1=mem0[103][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75615
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[5] i1=mem0[103][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75617
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[6] i1=mem0[103][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75619
.subckt mx2_x2 cmd=$abc$97718$new_n24044_ i0=di[7] i1=mem0[103][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75621
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n24053_
.subckt no2_x1 i0=$abc$97718$new_n24053_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24054_
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75623
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75625
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75627
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75629
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75631
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75633
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75635
.subckt mx2_x2 cmd=$abc$97718$new_n24054_ i0=mem0[102][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75637
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n24063_
.subckt no2_x1 i0=$abc$97718$new_n24063_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24064_
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75639
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75641
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75643
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75645
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75647
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75649
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75651
.subckt mx2_x2 cmd=$abc$97718$new_n24064_ i0=mem0[101][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75653
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24073_
.subckt no2_x1 i0=$abc$97718$new_n24073_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24074_
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75655
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75657
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75659
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75661
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75663
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75665
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75667
.subckt mx2_x2 cmd=$abc$97718$new_n24074_ i0=mem0[100][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75669
.subckt no2_x1 i0=$abc$97718$new_n23596_ i1=$abc$97718$new_n23585_ nq=$abc$97718$new_n24083_
.subckt na2_x1 i0=$abc$97718$new_n24083_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24084_
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[0] i1=mem0[0][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75671
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[1] i1=mem0[0][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75673
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[2] i1=mem0[0][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75675
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[3] i1=mem0[0][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75677
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[4] i1=mem0[0][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75679
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[5] i1=mem0[0][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75681
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[6] i1=mem0[0][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75683
.subckt mx2_x2 cmd=$abc$97718$new_n24084_ i0=di[7] i1=mem0[0][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75685
.subckt no2_x1 i0=$abc$97718$new_n23830_ i1=$abc$97718$new_n23566_ nq=$abc$97718$new_n24093_
.subckt o2_x2 i0=$abc$97718$new_n23830_ i1=$abc$97718$new_n23566_ q=$abc$97718$new_n24094_
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23573_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24095_
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75687
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75689
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75691
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75693
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75695
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75697
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75699
.subckt mx2_x2 cmd=$abc$97718$new_n24095_ i0=mem0[252][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75701
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23622_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24104_
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[0] i1=mem0[253][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75703
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[1] i1=mem0[253][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75705
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[2] i1=mem0[253][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75707
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[3] i1=mem0[253][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75709
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[4] i1=mem0[253][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75711
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[5] i1=mem0[253][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75713
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[6] i1=mem0[253][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75715
.subckt mx2_x2 cmd=$abc$97718$new_n24104_ i0=di[7] i1=mem0[253][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75717
.subckt na2_x1 i0=$abc$97718$new_n23572_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24113_
.subckt no2_x1 i0=$abc$97718$new_n24113_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24114_
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75719
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75721
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75723
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75725
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75727
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75729
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75731
.subckt mx2_x2 cmd=$abc$97718$new_n24114_ i0=mem0[28][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75733
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23524_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n24123_
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[0] i1=mem0[254][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75735
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[1] i1=mem0[254][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75737
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[2] i1=mem0[254][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75739
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[3] i1=mem0[254][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75741
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[4] i1=mem0[254][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75743
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[5] i1=mem0[254][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75745
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[6] i1=mem0[254][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75747
.subckt mx2_x2 cmd=$abc$97718$new_n24123_ i0=di[7] i1=mem0[254][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75749
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24132_
.subckt no2_x1 i0=$abc$97718$new_n24132_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24133_
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75751
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75753
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75755
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75757
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75759
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75761
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75763
.subckt mx2_x2 cmd=$abc$97718$new_n24133_ i0=mem0[98][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75765
.subckt no2_x1 i0=$abc$97718$new_n24013_ i1=$abc$97718$new_n23596_ nq=$abc$97718$new_n24142_
.subckt na2_x1 i0=$abc$97718$new_n24142_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24143_
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[0] i1=mem0[96][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75767
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[1] i1=mem0[96][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75769
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[2] i1=mem0[96][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75771
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[3] i1=mem0[96][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75773
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[4] i1=mem0[96][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75775
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[5] i1=mem0[96][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75777
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[6] i1=mem0[96][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75779
.subckt mx2_x2 cmd=$abc$97718$new_n24143_ i0=di[7] i1=mem0[96][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75781
.subckt no2_x1 i0=$abc$97718$new_n23866_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n24152_
.subckt na2_x1 i0=$abc$97718$new_n24152_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24153_
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[0] i1=mem0[94][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75783
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[1] i1=mem0[94][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75785
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[2] i1=mem0[94][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75787
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[3] i1=mem0[94][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75789
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[4] i1=mem0[94][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75791
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[5] i1=mem0[94][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75793
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[6] i1=mem0[94][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75795
.subckt mx2_x2 cmd=$abc$97718$new_n24153_ i0=di[7] i1=mem0[94][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75797
.subckt no2_x1 i0=$abc$97718$new_n23866_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n24162_
.subckt na2_x1 i0=$abc$97718$new_n24162_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24163_
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[0] i1=mem0[93][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75799
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[1] i1=mem0[93][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75801
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[2] i1=mem0[93][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75803
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[3] i1=mem0[93][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75805
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[4] i1=mem0[93][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75807
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[5] i1=mem0[93][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75809
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[6] i1=mem0[93][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75811
.subckt mx2_x2 cmd=$abc$97718$new_n24163_ i0=di[7] i1=mem0[93][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75813
.subckt no2_x1 i0=$abc$97718$new_n23866_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n24172_
.subckt na2_x1 i0=$abc$97718$new_n24172_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24173_
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[0] i1=mem0[91][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75815
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[1] i1=mem0[91][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75817
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[2] i1=mem0[91][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75819
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[3] i1=mem0[91][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75821
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[4] i1=mem0[91][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75823
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[5] i1=mem0[91][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75825
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[6] i1=mem0[91][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75827
.subckt mx2_x2 cmd=$abc$97718$new_n24173_ i0=di[7] i1=mem0[91][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75829
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23665_ nq=$abc$97718$new_n24182_
.subckt no2_x1 i0=$abc$97718$new_n24182_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24183_
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75831
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75833
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75835
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75837
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75839
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75841
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75843
.subckt mx2_x2 cmd=$abc$97718$new_n24183_ i0=mem0[95][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75845
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n24192_
.subckt no2_x1 i0=$abc$97718$new_n24192_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24193_
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75847
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75849
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75851
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75853
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75855
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75857
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75859
.subckt mx2_x2 cmd=$abc$97718$new_n24193_ i0=mem0[92][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75861
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n24202_
.subckt no2_x1 i0=$abc$97718$new_n24202_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24203_
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75863
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75865
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75867
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75869
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75871
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75873
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75875
.subckt mx2_x2 cmd=$abc$97718$new_n24203_ i0=mem0[90][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75877
.subckt no3_x1 i0=$abc$97718$new_n23699_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24212_
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75879
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75881
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75883
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75885
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75887
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75889
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75891
.subckt mx2_x2 cmd=$abc$97718$new_n24212_ i0=mem0[8][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75893
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n24221_
.subckt no2_x1 i0=$abc$97718$new_n24221_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24222_
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75895
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75897
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75899
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75901
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75903
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75905
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75907
.subckt mx2_x2 cmd=$abc$97718$new_n24222_ i0=mem0[88][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75909
.subckt no2_x1 i0=$abc$97718$new_n23866_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n24231_
.subckt na2_x1 i0=$abc$97718$new_n24231_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24232_
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[0] i1=mem0[87][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75911
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[1] i1=mem0[87][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75913
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[2] i1=mem0[87][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75915
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[3] i1=mem0[87][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75917
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[4] i1=mem0[87][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75919
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[5] i1=mem0[87][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75921
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[6] i1=mem0[87][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75923
.subckt mx2_x2 cmd=$abc$97718$new_n24232_ i0=di[7] i1=mem0[87][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75925
.subckt no3_x1 i0=$abc$97718$new_n23830_ i1=addr[5] i2=addr[4] nq=$abc$97718$new_n24241_
.subckt na3_x1 i0=$abc$97718$new_n23537_ i1=addr[7] i2=addr[6] nq=$abc$97718$new_n24242_
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n24243_
.subckt no2_x1 i0=$abc$97718$new_n24243_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24244_
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75927
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75929
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75931
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75933
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75935
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75937
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75939
.subckt mx2_x2 cmd=$abc$97718$new_n24244_ i0=mem0[201][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75941
.subckt no3_x1 i0=$abc$97718$new_n23566_ i1=addr[7] i2=addr[6] nq=$abc$97718$new_n24253_
.subckt na3_x1 i0=$abc$97718$new_n23513_ i1=addr[5] i2=addr[4] nq=$abc$97718$new_n24254_
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n24255_
.subckt no2_x1 i0=$abc$97718$new_n24255_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24256_
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75943
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75945
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75947
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75949
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75951
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75953
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75955
.subckt mx2_x2 cmd=$abc$97718$new_n24256_ i0=mem0[54][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75957
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24265_
.subckt no2_x1 i0=$abc$97718$new_n24265_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24266_
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75959
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75961
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75963
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75965
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75967
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75969
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75971
.subckt mx2_x2 cmd=$abc$97718$new_n24266_ i0=mem0[82][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75973
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n24275_
.subckt no2_x1 i0=$abc$97718$new_n24275_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24276_
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75975
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75977
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75979
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75981
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75983
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75985
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75987
.subckt mx2_x2 cmd=$abc$97718$new_n24276_ i0=mem0[202][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75989
.subckt no2_x1 i0=$abc$97718$new_n23898_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n24285_
.subckt na2_x1 i0=$abc$97718$new_n24285_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24286_
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[0] i1=mem0[155][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75991
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[1] i1=mem0[155][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75993
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[2] i1=mem0[155][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75995
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[3] i1=mem0[155][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75997
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[4] i1=mem0[155][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$75999
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[5] i1=mem0[155][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76001
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[6] i1=mem0[155][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76003
.subckt mx2_x2 cmd=$abc$97718$new_n24286_ i0=di[7] i1=mem0[155][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76005
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n24295_
.subckt no2_x1 i0=$abc$97718$new_n24295_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24296_
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76007
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76009
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76011
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76013
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76015
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76017
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76019
.subckt mx2_x2 cmd=$abc$97718$new_n24296_ i0=mem0[53][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76021
.subckt no2_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n24305_
.subckt na2_x1 i0=$abc$97718$new_n24305_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24306_
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[0] i1=mem0[203][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76023
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[1] i1=mem0[203][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76025
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[2] i1=mem0[203][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76027
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[3] i1=mem0[203][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76029
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[4] i1=mem0[203][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76031
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[5] i1=mem0[203][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76033
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[6] i1=mem0[203][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76035
.subckt mx2_x2 cmd=$abc$97718$new_n24306_ i0=di[7] i1=mem0[203][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76037
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23573_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24315_
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76039
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76041
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76043
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76045
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76047
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76049
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76051
.subckt mx2_x2 cmd=$abc$97718$new_n24315_ i0=mem0[204][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76053
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24324_
.subckt no2_x1 i0=$abc$97718$new_n24324_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24325_
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76055
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76057
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76059
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76061
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76063
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76065
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76067
.subckt mx2_x2 cmd=$abc$97718$new_n24325_ i0=mem0[52][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76069
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n24334_
.subckt no2_x1 i0=$abc$97718$new_n24334_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24335_
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76071
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76073
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76075
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76077
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76079
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76081
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76083
.subckt mx2_x2 cmd=$abc$97718$new_n24335_ i0=mem0[249][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76085
.subckt no2_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n24344_
.subckt na2_x1 i0=$abc$97718$new_n24344_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24345_
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[0] i1=mem0[205][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76087
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[1] i1=mem0[205][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76089
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[2] i1=mem0[205][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76091
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[3] i1=mem0[205][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76093
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[4] i1=mem0[205][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76095
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[5] i1=mem0[205][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76097
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[6] i1=mem0[205][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76099
.subckt mx2_x2 cmd=$abc$97718$new_n24345_ i0=di[7] i1=mem0[205][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76101
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23543_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24354_
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76103
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76105
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76107
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76109
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76111
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76113
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76115
.subckt mx2_x2 cmd=$abc$97718$new_n24354_ i0=mem0[51][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76117
.subckt no2_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n24363_
.subckt na2_x1 i0=$abc$97718$new_n24363_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24364_
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[0] i1=mem0[206][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76119
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[1] i1=mem0[206][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76121
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[2] i1=mem0[206][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76123
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[3] i1=mem0[206][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76125
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[4] i1=mem0[206][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76127
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[5] i1=mem0[206][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76129
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[6] i1=mem0[206][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76131
.subckt mx2_x2 cmd=$abc$97718$new_n24364_ i0=di[7] i1=mem0[206][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76133
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24373_
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76135
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76137
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76139
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76141
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76143
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76145
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76147
.subckt mx2_x2 cmd=$abc$97718$new_n24373_ i0=mem0[207][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76149
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24382_
.subckt no2_x1 i0=$abc$97718$new_n24382_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24383_
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76151
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76153
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76155
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76157
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76159
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76161
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76163
.subckt mx2_x2 cmd=$abc$97718$new_n24383_ i0=mem0[50][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76165
.subckt no2_x1 i0=$abc$97718$new_n23830_ i1=$abc$97718$new_n23515_ nq=$abc$97718$new_n24392_
.subckt o2_x2 i0=$abc$97718$new_n23830_ i1=$abc$97718$new_n23515_ q=$abc$97718$new_n24393_
.subckt na3_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24394_
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[0] i1=mem0[208][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76167
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[1] i1=mem0[208][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76169
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[2] i1=mem0[208][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76171
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[3] i1=mem0[208][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76173
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[4] i1=mem0[208][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76175
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[5] i1=mem0[208][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76177
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[6] i1=mem0[208][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76179
.subckt mx2_x2 cmd=$abc$97718$new_n24394_ i0=di[7] i1=mem0[208][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76181
.subckt na2_x1 i0=$abc$97718$new_n23758_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24403_
.subckt no2_x1 i0=$abc$97718$new_n24403_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24404_
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76183
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76185
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76187
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76189
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76191
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76193
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76195
.subckt mx2_x2 cmd=$abc$97718$new_n24404_ i0=mem0[20][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76197
.subckt no3_x1 i0=$abc$97718$new_n23759_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24413_
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76199
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76201
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76203
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76205
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76207
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76209
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76211
.subckt mx2_x2 cmd=$abc$97718$new_n24413_ i0=mem0[4][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76213
.subckt no2_x1 i0=$abc$97718$new_n23898_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n24422_
.subckt na2_x1 i0=$abc$97718$new_n24422_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24423_
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[0] i1=mem0[157][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76215
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[1] i1=mem0[157][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76217
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[2] i1=mem0[157][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76219
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[3] i1=mem0[157][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76221
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[4] i1=mem0[157][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76223
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[5] i1=mem0[157][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76225
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[6] i1=mem0[157][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76227
.subckt mx2_x2 cmd=$abc$97718$new_n24423_ i0=di[7] i1=mem0[157][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76229
.subckt na2_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24432_
.subckt no2_x1 i0=$abc$97718$new_n24432_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24433_
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76231
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76233
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76235
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76237
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76239
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76241
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76243
.subckt mx2_x2 cmd=$abc$97718$new_n24433_ i0=mem0[210][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76245
.subckt na3_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24442_
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[0] i1=mem0[48][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76247
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[1] i1=mem0[48][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76249
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[2] i1=mem0[48][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76251
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[3] i1=mem0[48][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76253
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[4] i1=mem0[48][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76255
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[5] i1=mem0[48][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76257
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[6] i1=mem0[48][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76259
.subckt mx2_x2 cmd=$abc$97718$new_n24442_ i0=di[7] i1=mem0[48][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76261
.subckt na2_x1 i0=$abc$97718$new_n23644_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24451_
.subckt no2_x1 i0=$abc$97718$new_n24451_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24452_
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76263
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76265
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76267
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76269
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76271
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76273
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76275
.subckt mx2_x2 cmd=$abc$97718$new_n24452_ i0=mem0[26][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76277
.subckt no2_x1 i0=$abc$97718$new_n23898_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n24461_
.subckt na2_x1 i0=$abc$97718$new_n24461_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24462_
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[0] i1=mem0[158][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76279
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[1] i1=mem0[158][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76281
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[2] i1=mem0[158][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76283
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[3] i1=mem0[158][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76285
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[4] i1=mem0[158][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76287
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[5] i1=mem0[158][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76289
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[6] i1=mem0[158][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76291
.subckt mx2_x2 cmd=$abc$97718$new_n24462_ i0=di[7] i1=mem0[158][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76293
.subckt a2_x2 i0=$abc$97718$new_n23831_ i1=$abc$97718$new_n23513_ q=$abc$97718$new_n24471_
.subckt na2_x1 i0=$abc$97718$new_n23831_ i1=$abc$97718$new_n23513_ nq=$abc$97718$new_n24472_
.subckt no3_x1 i0=$abc$97718$new_n24472_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n24473_
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76295
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76297
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76299
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76301
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76303
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76305
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76307
.subckt mx2_x2 cmd=$abc$97718$new_n24473_ i0=mem0[47][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76309
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23543_ nq=$abc$97718$new_n24482_
.subckt na2_x1 i0=$abc$97718$new_n24482_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24483_
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[0] i1=mem0[211][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76311
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[1] i1=mem0[211][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76313
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[2] i1=mem0[211][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76315
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[3] i1=mem0[211][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76317
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[4] i1=mem0[211][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76319
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[5] i1=mem0[211][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76321
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[6] i1=mem0[211][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76323
.subckt mx2_x2 cmd=$abc$97718$new_n24483_ i0=di[7] i1=mem0[211][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76325
.subckt na2_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24492_
.subckt no2_x1 i0=$abc$97718$new_n24492_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24493_
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76327
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76329
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76331
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76333
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76335
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76337
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76339
.subckt mx2_x2 cmd=$abc$97718$new_n24493_ i0=mem0[212][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76341
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23747_ nq=$abc$97718$new_n24502_
.subckt na2_x1 i0=$abc$97718$new_n24502_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24503_
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[0] i1=mem0[213][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76343
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[1] i1=mem0[213][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76345
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[2] i1=mem0[213][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76347
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[3] i1=mem0[213][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76349
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[4] i1=mem0[213][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76351
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[5] i1=mem0[213][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76353
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[6] i1=mem0[213][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76355
.subckt mx2_x2 cmd=$abc$97718$new_n24503_ i0=di[7] i1=mem0[213][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76357
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23665_ nq=$abc$97718$new_n24512_
.subckt no2_x1 i0=$abc$97718$new_n24512_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24513_
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76359
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76361
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76363
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76365
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76367
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76369
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76371
.subckt mx2_x2 cmd=$abc$97718$new_n24513_ i0=mem0[255][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76373
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23521_ nq=$abc$97718$new_n24522_
.subckt no2_x1 i0=$abc$97718$new_n24522_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24523_
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76375
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76377
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76379
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76381
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76383
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76385
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76387
.subckt mx2_x2 cmd=$abc$97718$new_n24523_ i0=mem0[46][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76389
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23725_ nq=$abc$97718$new_n24532_
.subckt na2_x1 i0=$abc$97718$new_n24532_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24533_
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[0] i1=mem0[214][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76391
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[1] i1=mem0[214][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76393
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[2] i1=mem0[214][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76395
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[3] i1=mem0[214][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76397
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[4] i1=mem0[214][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76399
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[5] i1=mem0[214][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76401
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[6] i1=mem0[214][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76403
.subckt mx2_x2 cmd=$abc$97718$new_n24533_ i0=di[7] i1=mem0[214][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76405
.subckt na2_x1 i0=$abc$97718$new_n23665_ i1=$abc$97718$new_n23584_ nq=$abc$97718$new_n24542_
.subckt no2_x1 i0=$abc$97718$new_n24542_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24543_
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76407
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76409
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76411
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76413
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76415
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76417
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76419
.subckt mx2_x2 cmd=$abc$97718$new_n24543_ i0=mem0[15][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76421
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23622_ nq=$abc$97718$new_n24552_
.subckt no2_x1 i0=$abc$97718$new_n24552_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24553_
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76423
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76425
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76427
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76429
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76431
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76433
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76435
.subckt mx2_x2 cmd=$abc$97718$new_n24553_ i0=mem0[45][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76437
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n24562_
.subckt na2_x1 i0=$abc$97718$new_n24562_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24563_
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[0] i1=mem0[215][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76439
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[1] i1=mem0[215][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76441
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[2] i1=mem0[215][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76443
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[3] i1=mem0[215][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76445
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[4] i1=mem0[215][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76447
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[5] i1=mem0[215][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76449
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[6] i1=mem0[215][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76451
.subckt mx2_x2 cmd=$abc$97718$new_n24563_ i0=di[7] i1=mem0[215][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76453
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n24572_
.subckt no2_x1 i0=$abc$97718$new_n24572_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24573_
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76455
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76457
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76459
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76461
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76463
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76465
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76467
.subckt mx2_x2 cmd=$abc$97718$new_n24573_ i0=mem0[44][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76469
.subckt na2_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n24582_
.subckt no2_x1 i0=$abc$97718$new_n24582_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24583_
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76471
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76473
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76475
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76477
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76479
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76481
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76483
.subckt mx2_x2 cmd=$abc$97718$new_n24583_ i0=mem0[216][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76485
.subckt no2_x1 i0=$abc$97718$new_n23832_ i1=$abc$97718$new_n23536_ nq=$abc$97718$new_n24592_
.subckt na2_x1 i0=$abc$97718$new_n23831_ i1=$abc$97718$new_n23535_ nq=$abc$97718$new_n24593_
.subckt no2_x1 i0=$abc$97718$new_n24593_ i1=$abc$97718$new_n23596_ nq=$abc$97718$new_n24594_
.subckt na2_x1 i0=$abc$97718$new_n24594_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24595_
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[0] i1=mem0[160][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76487
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[1] i1=mem0[160][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76489
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[2] i1=mem0[160][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76491
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[3] i1=mem0[160][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76493
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[4] i1=mem0[160][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76495
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[5] i1=mem0[160][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76497
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[6] i1=mem0[160][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76499
.subckt mx2_x2 cmd=$abc$97718$new_n24595_ i0=di[7] i1=mem0[160][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76501
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23608_ nq=$abc$97718$new_n24604_
.subckt no2_x1 i0=$abc$97718$new_n24604_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24605_
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76503
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76505
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76507
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76509
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76511
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76513
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76515
.subckt mx2_x2 cmd=$abc$97718$new_n24605_ i0=mem0[43][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76517
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23687_ nq=$abc$97718$new_n24614_
.subckt na2_x1 i0=$abc$97718$new_n24614_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24615_
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[0] i1=mem0[217][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76519
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[1] i1=mem0[217][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76521
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[2] i1=mem0[217][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76523
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[3] i1=mem0[217][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76525
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[4] i1=mem0[217][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76527
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[5] i1=mem0[217][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76529
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[6] i1=mem0[217][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76531
.subckt mx2_x2 cmd=$abc$97718$new_n24615_ i0=di[7] i1=mem0[217][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76533
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23645_ nq=$abc$97718$new_n24624_
.subckt na2_x1 i0=$abc$97718$new_n24624_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24625_
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[0] i1=mem0[218][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76535
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[1] i1=mem0[218][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76537
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[2] i1=mem0[218][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76539
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[3] i1=mem0[218][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76541
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[4] i1=mem0[218][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76543
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[5] i1=mem0[218][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76545
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[6] i1=mem0[218][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76547
.subckt mx2_x2 cmd=$abc$97718$new_n24625_ i0=di[7] i1=mem0[218][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76549
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n24634_
.subckt no2_x1 i0=$abc$97718$new_n24634_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24635_
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76551
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76553
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76555
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76557
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76559
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76561
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76563
.subckt mx2_x2 cmd=$abc$97718$new_n24635_ i0=mem0[42][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76565
.subckt na2_x1 i0=$abc$97718$new_n23746_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24644_
.subckt no2_x1 i0=$abc$97718$new_n24644_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24645_
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76567
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76569
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76571
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76573
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76575
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76577
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76579
.subckt mx2_x2 cmd=$abc$97718$new_n24645_ i0=mem0[21][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76581
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23573_ nq=$abc$97718$new_n24654_
.subckt na2_x1 i0=$abc$97718$new_n24654_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24655_
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[0] i1=mem0[220][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76583
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[1] i1=mem0[220][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76585
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[2] i1=mem0[220][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76587
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[3] i1=mem0[220][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76589
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[4] i1=mem0[220][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76591
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[5] i1=mem0[220][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76593
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[6] i1=mem0[220][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76595
.subckt mx2_x2 cmd=$abc$97718$new_n24655_ i0=di[7] i1=mem0[220][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76597
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n24664_
.subckt no2_x1 i0=$abc$97718$new_n24664_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24665_
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76599
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76601
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76603
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76605
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76607
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76609
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76611
.subckt mx2_x2 cmd=$abc$97718$new_n24665_ i0=mem0[41][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76613
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n24674_
.subckt na2_x1 i0=$abc$97718$new_n24674_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24675_
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[0] i1=mem0[221][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76615
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[1] i1=mem0[221][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76617
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[2] i1=mem0[221][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76619
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[3] i1=mem0[221][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76621
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[4] i1=mem0[221][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76623
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[5] i1=mem0[221][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76625
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[6] i1=mem0[221][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76627
.subckt mx2_x2 cmd=$abc$97718$new_n24675_ i0=di[7] i1=mem0[221][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76629
.subckt no2_x1 i0=$abc$97718$new_n23866_ i1=$abc$97718$new_n23596_ nq=$abc$97718$new_n24684_
.subckt na2_x1 i0=$abc$97718$new_n24684_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24685_
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[0] i1=mem0[80][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76631
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[1] i1=mem0[80][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76633
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[2] i1=mem0[80][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76635
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[3] i1=mem0[80][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76637
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[4] i1=mem0[80][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76639
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[5] i1=mem0[80][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76641
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[6] i1=mem0[80][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76643
.subckt mx2_x2 cmd=$abc$97718$new_n24685_ i0=di[7] i1=mem0[80][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76645
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n24694_
.subckt na2_x1 i0=$abc$97718$new_n24694_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24695_
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[0] i1=mem0[222][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76647
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[1] i1=mem0[222][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76649
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[2] i1=mem0[222][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76651
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[3] i1=mem0[222][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76653
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[4] i1=mem0[222][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76655
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[5] i1=mem0[222][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76657
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[6] i1=mem0[222][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76659
.subckt mx2_x2 cmd=$abc$97718$new_n24695_ i0=di[7] i1=mem0[222][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76661
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n24704_
.subckt no2_x1 i0=$abc$97718$new_n24704_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24705_
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76663
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76665
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76667
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76669
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76671
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76673
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76675
.subckt mx2_x2 cmd=$abc$97718$new_n24705_ i0=mem0[40][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76677
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24714_
.subckt no2_x1 i0=$abc$97718$new_n24714_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24715_
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76679
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76681
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76683
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76685
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76687
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76689
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76691
.subckt mx2_x2 cmd=$abc$97718$new_n24715_ i0=mem0[162][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76693
.subckt na3_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24724_
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[0] i1=mem0[223][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76695
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[1] i1=mem0[223][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76697
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[2] i1=mem0[223][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76699
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[3] i1=mem0[223][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76701
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[4] i1=mem0[223][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76703
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[5] i1=mem0[223][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76705
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[6] i1=mem0[223][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76707
.subckt mx2_x2 cmd=$abc$97718$new_n24724_ i0=di[7] i1=mem0[223][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76709
.subckt na3_x1 i0=$abc$97718$new_n23584_ i1=$abc$97718$new_n23542_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24733_
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[0] i1=mem0[3][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76711
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[1] i1=mem0[3][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76713
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[2] i1=mem0[3][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76715
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[3] i1=mem0[3][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76717
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[4] i1=mem0[3][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76719
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[5] i1=mem0[3][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76721
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[6] i1=mem0[3][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76723
.subckt mx2_x2 cmd=$abc$97718$new_n24733_ i0=di[7] i1=mem0[3][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76725
.subckt na3_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n24742_
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[0] i1=mem0[224][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76727
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[1] i1=mem0[224][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76729
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[2] i1=mem0[224][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76731
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[3] i1=mem0[224][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76733
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[4] i1=mem0[224][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76735
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[5] i1=mem0[224][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76737
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[6] i1=mem0[224][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76739
.subckt mx2_x2 cmd=$abc$97718$new_n24742_ i0=di[7] i1=mem0[224][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76741
.subckt no2_x1 i0=$abc$97718$new_n23898_ i1=$abc$97718$new_n23596_ nq=$abc$97718$new_n24751_
.subckt na2_x1 i0=$abc$97718$new_n24751_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24752_
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[0] i1=mem0[144][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76743
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[1] i1=mem0[144][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76745
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[2] i1=mem0[144][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76747
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[3] i1=mem0[144][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76749
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[4] i1=mem0[144][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76751
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[5] i1=mem0[144][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76753
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[6] i1=mem0[144][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76755
.subckt mx2_x2 cmd=$abc$97718$new_n24752_ i0=di[7] i1=mem0[144][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76757
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n24761_
.subckt no2_x1 i0=$abc$97718$new_n24761_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24762_
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76759
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76761
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76763
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76765
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76767
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76769
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76771
.subckt mx2_x2 cmd=$abc$97718$new_n24762_ i0=mem0[74][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76773
.subckt no2_x1 i0=$abc$97718$new_n23566_ i1=$abc$97718$new_n23536_ nq=$abc$97718$new_n24771_
.subckt o2_x2 i0=$abc$97718$new_n23566_ i1=$abc$97718$new_n23536_ q=$abc$97718$new_n24772_
.subckt na2_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n24773_
.subckt no2_x1 i0=$abc$97718$new_n24773_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24774_
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76775
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76777
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76779
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76781
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76783
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76785
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76787
.subckt mx2_x2 cmd=$abc$97718$new_n24774_ i0=mem0[177][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76789
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23833_ nq=$abc$97718$new_n24783_
.subckt no2_x1 i0=$abc$97718$new_n24783_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24784_
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76791
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76793
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76795
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76797
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76799
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76801
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76803
.subckt mx2_x2 cmd=$abc$97718$new_n24784_ i0=mem0[225][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76805
.subckt na2_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24793_
.subckt no2_x1 i0=$abc$97718$new_n24793_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24794_
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76807
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76809
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76811
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76813
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76815
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76817
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76819
.subckt mx2_x2 cmd=$abc$97718$new_n24794_ i0=mem0[178][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76821
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n24803_
.subckt no2_x1 i0=$abc$97718$new_n24803_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24804_
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76823
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76825
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76827
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76829
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76831
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76833
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76835
.subckt mx2_x2 cmd=$abc$97718$new_n24804_ i0=mem0[38][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76837
.subckt na2_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n24813_
.subckt no2_x1 i0=$abc$97718$new_n24813_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24814_
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76839
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76841
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76843
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76845
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76847
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76849
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76851
.subckt mx2_x2 cmd=$abc$97718$new_n24814_ i0=mem0[226][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76853
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n24823_
.subckt no2_x1 i0=$abc$97718$new_n24823_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24824_
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76855
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76857
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76859
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76861
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76863
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76865
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76867
.subckt mx2_x2 cmd=$abc$97718$new_n24824_ i0=mem0[73][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76869
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24833_
.subckt no2_x1 i0=$abc$97718$new_n24833_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24834_
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76871
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76873
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76875
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76877
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76879
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76881
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76883
.subckt mx2_x2 cmd=$abc$97718$new_n24834_ i0=mem0[17][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76885
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23897_ nq=$abc$97718$new_n24843_
.subckt no2_x1 i0=$abc$97718$new_n24843_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24844_
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76887
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76889
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76891
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76893
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76895
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76897
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76899
.subckt mx2_x2 cmd=$abc$97718$new_n24844_ i0=mem0[145][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76901
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23543_ nq=$abc$97718$new_n24853_
.subckt na2_x1 i0=$abc$97718$new_n24853_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24854_
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[0] i1=mem0[227][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76903
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[1] i1=mem0[227][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76905
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[2] i1=mem0[227][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76907
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[3] i1=mem0[227][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76909
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[4] i1=mem0[227][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76911
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[5] i1=mem0[227][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76913
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[6] i1=mem0[227][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76915
.subckt mx2_x2 cmd=$abc$97718$new_n24854_ i0=di[7] i1=mem0[227][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76917
.subckt na2_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24863_
.subckt no2_x1 i0=$abc$97718$new_n24863_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24864_
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76919
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76921
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76923
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76925
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76927
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76929
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76931
.subckt mx2_x2 cmd=$abc$97718$new_n24864_ i0=mem0[180][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76933
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n24873_
.subckt no2_x1 i0=$abc$97718$new_n24873_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24874_
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76935
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76937
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76939
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76941
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76943
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76945
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76947
.subckt mx2_x2 cmd=$abc$97718$new_n24874_ i0=mem0[37][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76949
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n24883_
.subckt no2_x1 i0=$abc$97718$new_n24883_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24884_
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76951
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76953
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76955
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76957
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76959
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76961
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76963
.subckt mx2_x2 cmd=$abc$97718$new_n24884_ i0=mem0[72][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76965
.subckt na2_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24893_
.subckt no2_x1 i0=$abc$97718$new_n24893_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24894_
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76967
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76969
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76971
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76973
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76975
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76977
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76979
.subckt mx2_x2 cmd=$abc$97718$new_n24894_ i0=mem0[228][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76981
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23747_ nq=$abc$97718$new_n24903_
.subckt na2_x1 i0=$abc$97718$new_n24903_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24904_
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[0] i1=mem0[181][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76983
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[1] i1=mem0[181][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76985
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[2] i1=mem0[181][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76987
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[3] i1=mem0[181][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76989
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[4] i1=mem0[181][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76991
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[5] i1=mem0[181][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76993
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[6] i1=mem0[181][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76995
.subckt mx2_x2 cmd=$abc$97718$new_n24904_ i0=di[7] i1=mem0[181][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76997
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24913_
.subckt no2_x1 i0=$abc$97718$new_n24913_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24914_
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$76999
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77001
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77003
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77005
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77007
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77009
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77011
.subckt mx2_x2 cmd=$abc$97718$new_n24914_ i0=mem0[164][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77013
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n24923_
.subckt no2_x1 i0=$abc$97718$new_n24923_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24924_
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77015
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77017
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77019
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77021
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77023
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77025
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77027
.subckt mx2_x2 cmd=$abc$97718$new_n24924_ i0=mem0[36][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77029
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23712_ nq=$abc$97718$new_n24933_
.subckt no2_x1 i0=$abc$97718$new_n24933_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24934_
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77031
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77033
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77035
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77037
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77039
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77041
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77043
.subckt mx2_x2 cmd=$abc$97718$new_n24934_ i0=mem0[71][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77045
.subckt na2_x1 i0=$abc$97718$new_n23724_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n24943_
.subckt no2_x1 i0=$abc$97718$new_n24943_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24944_
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77047
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77049
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77051
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77053
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77055
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77057
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77059
.subckt mx2_x2 cmd=$abc$97718$new_n24944_ i0=mem0[22][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77061
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23725_ nq=$abc$97718$new_n24953_
.subckt na2_x1 i0=$abc$97718$new_n24953_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24954_
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[0] i1=mem0[182][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77063
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[1] i1=mem0[182][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77065
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[2] i1=mem0[182][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77067
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[3] i1=mem0[182][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77069
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[4] i1=mem0[182][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77071
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[5] i1=mem0[182][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77073
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[6] i1=mem0[182][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77075
.subckt mx2_x2 cmd=$abc$97718$new_n24954_ i0=di[7] i1=mem0[182][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77077
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n24963_
.subckt no2_x1 i0=$abc$97718$new_n24963_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n24964_
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77079
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77081
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77083
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77085
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77087
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77089
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77091
.subckt mx2_x2 cmd=$abc$97718$new_n24964_ i0=mem0[70][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77093
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23725_ nq=$abc$97718$new_n24973_
.subckt na2_x1 i0=$abc$97718$new_n24973_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24974_
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[0] i1=mem0[230][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77095
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[1] i1=mem0[230][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77097
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[2] i1=mem0[230][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77099
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[3] i1=mem0[230][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77101
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[4] i1=mem0[230][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77103
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[5] i1=mem0[230][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77105
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[6] i1=mem0[230][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77107
.subckt mx2_x2 cmd=$abc$97718$new_n24974_ i0=di[7] i1=mem0[230][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77109
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n24983_
.subckt na2_x1 i0=$abc$97718$new_n24983_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24984_
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[0] i1=mem0[231][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77111
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[1] i1=mem0[231][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77113
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[2] i1=mem0[231][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77115
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[3] i1=mem0[231][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77117
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[4] i1=mem0[231][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77119
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[5] i1=mem0[231][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77121
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[6] i1=mem0[231][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77123
.subckt mx2_x2 cmd=$abc$97718$new_n24984_ i0=di[7] i1=mem0[231][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77125
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n24993_
.subckt na2_x1 i0=$abc$97718$new_n24993_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n24994_
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[0] i1=mem0[183][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77127
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[1] i1=mem0[183][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77129
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[2] i1=mem0[183][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77131
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[3] i1=mem0[183][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77133
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[4] i1=mem0[183][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77135
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[5] i1=mem0[183][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77137
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[6] i1=mem0[183][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77139
.subckt mx2_x2 cmd=$abc$97718$new_n24994_ i0=di[7] i1=mem0[183][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77141
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n25003_
.subckt no2_x1 i0=$abc$97718$new_n25003_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25004_
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77143
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77145
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77147
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77149
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77151
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77153
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77155
.subckt mx2_x2 cmd=$abc$97718$new_n25004_ i0=mem0[35][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77157
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n25013_
.subckt no2_x1 i0=$abc$97718$new_n25013_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25014_
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77159
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77161
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77163
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77165
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77167
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77169
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77171
.subckt mx2_x2 cmd=$abc$97718$new_n25014_ i0=mem0[147][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77173
.subckt no2_x1 i0=$abc$97718$new_n23725_ i1=$abc$97718$new_n23585_ nq=$abc$97718$new_n25023_
.subckt na2_x1 i0=$abc$97718$new_n25023_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25024_
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[0] i1=mem0[6][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77175
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[1] i1=mem0[6][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77177
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[2] i1=mem0[6][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77179
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[3] i1=mem0[6][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77181
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[4] i1=mem0[6][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77183
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[5] i1=mem0[6][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77185
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[6] i1=mem0[6][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77187
.subckt mx2_x2 cmd=$abc$97718$new_n25024_ i0=di[7] i1=mem0[6][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77189
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n25033_
.subckt no2_x1 i0=$abc$97718$new_n25033_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25034_
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77191
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77193
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77195
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77197
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77199
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77201
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77203
.subckt mx2_x2 cmd=$abc$97718$new_n25034_ i0=mem0[165][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77205
.subckt na2_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25043_
.subckt no2_x1 i0=$abc$97718$new_n25043_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25044_
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77207
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77209
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77211
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77213
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77215
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77217
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77219
.subckt mx2_x2 cmd=$abc$97718$new_n25044_ i0=mem0[184][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77221
.subckt na2_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25053_
.subckt no2_x1 i0=$abc$97718$new_n25053_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25054_
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77223
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77225
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77227
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77229
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77231
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77233
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77235
.subckt mx2_x2 cmd=$abc$97718$new_n25054_ i0=mem0[232][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77237
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n25063_
.subckt no2_x1 i0=$abc$97718$new_n25063_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25064_
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77239
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77241
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77243
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77245
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77247
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77249
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77251
.subckt mx2_x2 cmd=$abc$97718$new_n25064_ i0=mem0[34][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77253
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23687_ nq=$abc$97718$new_n25073_
.subckt na2_x1 i0=$abc$97718$new_n25073_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25074_
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[0] i1=mem0[233][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77255
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[1] i1=mem0[233][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77257
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[2] i1=mem0[233][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77259
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[3] i1=mem0[233][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77261
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[4] i1=mem0[233][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77263
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[5] i1=mem0[233][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77265
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[6] i1=mem0[233][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77267
.subckt mx2_x2 cmd=$abc$97718$new_n25074_ i0=di[7] i1=mem0[233][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77269
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n25083_
.subckt no2_x1 i0=$abc$97718$new_n25083_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25084_
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77271
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77273
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77275
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77277
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77279
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77281
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77283
.subckt mx2_x2 cmd=$abc$97718$new_n25084_ i0=mem0[68][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77285
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23687_ nq=$abc$97718$new_n25093_
.subckt na2_x1 i0=$abc$97718$new_n25093_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25094_
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[0] i1=mem0[185][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77287
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[1] i1=mem0[185][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77289
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[2] i1=mem0[185][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77291
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[3] i1=mem0[185][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77293
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[4] i1=mem0[185][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77295
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[5] i1=mem0[185][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77297
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[6] i1=mem0[185][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77299
.subckt mx2_x2 cmd=$abc$97718$new_n25094_ i0=di[7] i1=mem0[185][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77301
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n25103_
.subckt no2_x1 i0=$abc$97718$new_n25103_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25104_
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77303
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77305
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77307
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77309
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77311
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77313
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77315
.subckt mx2_x2 cmd=$abc$97718$new_n25104_ i0=mem0[67][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77317
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23645_ nq=$abc$97718$new_n25113_
.subckt na2_x1 i0=$abc$97718$new_n25113_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25114_
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[0] i1=mem0[234][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77319
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[1] i1=mem0[234][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77321
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[2] i1=mem0[234][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77323
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[3] i1=mem0[234][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77325
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[4] i1=mem0[234][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77327
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[5] i1=mem0[234][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77329
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[6] i1=mem0[234][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77331
.subckt mx2_x2 cmd=$abc$97718$new_n25114_ i0=di[7] i1=mem0[234][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77333
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23645_ nq=$abc$97718$new_n25123_
.subckt na2_x1 i0=$abc$97718$new_n25123_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25124_
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[0] i1=mem0[186][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77335
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[1] i1=mem0[186][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77337
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[2] i1=mem0[186][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77339
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[3] i1=mem0[186][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77341
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[4] i1=mem0[186][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77343
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[5] i1=mem0[186][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77345
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[6] i1=mem0[186][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77347
.subckt mx2_x2 cmd=$abc$97718$new_n25124_ i0=di[7] i1=mem0[186][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77349
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25133_
.subckt no2_x1 i0=$abc$97718$new_n25133_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25134_
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77351
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77353
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77355
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77357
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77359
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77361
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77363
.subckt mx2_x2 cmd=$abc$97718$new_n25134_ i0=mem0[33][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77365
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n25143_
.subckt no2_x1 i0=$abc$97718$new_n25143_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25144_
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77367
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77369
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77371
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77373
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77375
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77377
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77379
.subckt mx2_x2 cmd=$abc$97718$new_n25144_ i0=mem0[166][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77381
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n25153_
.subckt no2_x1 i0=$abc$97718$new_n25153_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25154_
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77383
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77385
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77387
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77389
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77391
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77393
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77395
.subckt mx2_x2 cmd=$abc$97718$new_n25154_ i0=mem0[148][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77397
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n25163_
.subckt na2_x1 i0=$abc$97718$new_n25163_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25164_
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[0] i1=mem0[235][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77399
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[1] i1=mem0[235][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77401
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[2] i1=mem0[235][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77403
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[3] i1=mem0[235][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77405
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[4] i1=mem0[235][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77407
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[5] i1=mem0[235][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77409
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[6] i1=mem0[235][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77411
.subckt mx2_x2 cmd=$abc$97718$new_n25164_ i0=di[7] i1=mem0[235][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77413
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n25173_
.subckt na2_x1 i0=$abc$97718$new_n25173_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25174_
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[0] i1=mem0[187][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77415
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[1] i1=mem0[187][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77417
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[2] i1=mem0[187][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77419
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[3] i1=mem0[187][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77421
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[4] i1=mem0[187][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77423
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[5] i1=mem0[187][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77425
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[6] i1=mem0[187][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77427
.subckt mx2_x2 cmd=$abc$97718$new_n25174_ i0=di[7] i1=mem0[187][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77429
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n25183_
.subckt no2_x1 i0=$abc$97718$new_n25183_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25184_
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77431
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77433
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77435
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77437
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77439
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77441
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77443
.subckt mx2_x2 cmd=$abc$97718$new_n25184_ i0=mem0[66][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77445
.subckt no3_x1 i0=$abc$97718$new_n24472_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25193_
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77447
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77449
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77451
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77453
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77455
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77457
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77459
.subckt mx2_x2 cmd=$abc$97718$new_n25193_ i0=mem0[32][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77461
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23573_ nq=$abc$97718$new_n25202_
.subckt na2_x1 i0=$abc$97718$new_n25202_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25203_
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[0] i1=mem0[236][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77463
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[1] i1=mem0[236][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77465
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[2] i1=mem0[236][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77467
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[3] i1=mem0[236][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77469
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[4] i1=mem0[236][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77471
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[5] i1=mem0[236][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77473
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[6] i1=mem0[236][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77475
.subckt mx2_x2 cmd=$abc$97718$new_n25203_ i0=di[7] i1=mem0[236][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77477
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23573_ nq=$abc$97718$new_n25212_
.subckt na2_x1 i0=$abc$97718$new_n25212_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25213_
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[0] i1=mem0[188][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77479
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[1] i1=mem0[188][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77481
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[2] i1=mem0[188][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77483
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[3] i1=mem0[188][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77485
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[4] i1=mem0[188][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77487
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[5] i1=mem0[188][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77489
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[6] i1=mem0[188][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77491
.subckt mx2_x2 cmd=$abc$97718$new_n25213_ i0=di[7] i1=mem0[188][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77493
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n25222_
.subckt na2_x1 i0=$abc$97718$new_n25222_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25223_
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[0] i1=mem0[237][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77495
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[1] i1=mem0[237][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77497
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[2] i1=mem0[237][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77499
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[3] i1=mem0[237][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77501
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[4] i1=mem0[237][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77503
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[5] i1=mem0[237][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77505
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[6] i1=mem0[237][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77507
.subckt mx2_x2 cmd=$abc$97718$new_n25223_ i0=di[7] i1=mem0[237][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77509
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25232_
.subckt no2_x1 i0=$abc$97718$new_n25232_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25233_
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77511
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77513
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77515
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77517
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77519
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77521
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77523
.subckt mx2_x2 cmd=$abc$97718$new_n25233_ i0=mem0[65][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77525
.subckt no3_x1 i0=$abc$97718$new_n23666_ i1=$abc$97718$new_n23525_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n25242_
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77527
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77529
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77531
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77533
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77535
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77537
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77539
.subckt mx2_x2 cmd=$abc$97718$new_n25242_ i0=mem0[31][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77541
.subckt na2_x1 i0=$abc$97718$new_n23554_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25251_
.subckt no2_x1 i0=$abc$97718$new_n25251_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25252_
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77543
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77545
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77547
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77549
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77551
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77553
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77555
.subckt mx2_x2 cmd=$abc$97718$new_n25252_ i0=mem0[18][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77557
.subckt no2_x1 i0=$abc$97718$new_n23834_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n25261_
.subckt na2_x1 i0=$abc$97718$new_n25261_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25262_
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[0] i1=mem0[238][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77559
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[1] i1=mem0[238][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77561
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[2] i1=mem0[238][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77563
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[3] i1=mem0[238][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77565
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[4] i1=mem0[238][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77567
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[5] i1=mem0[238][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77569
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[6] i1=mem0[238][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77571
.subckt mx2_x2 cmd=$abc$97718$new_n25262_ i0=di[7] i1=mem0[238][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77573
.subckt no3_x1 i0=$abc$97718$new_n23992_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25271_
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77575
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77577
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77579
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77581
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77583
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77585
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77587
.subckt mx2_x2 cmd=$abc$97718$new_n25271_ i0=mem0[64][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77589
.subckt no2_x1 i0=$abc$97718$new_n24593_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n25280_
.subckt na2_x1 i0=$abc$97718$new_n25280_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25281_
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[0] i1=mem0[167][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77591
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[1] i1=mem0[167][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77593
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[2] i1=mem0[167][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77595
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[3] i1=mem0[167][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77597
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[4] i1=mem0[167][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77599
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[5] i1=mem0[167][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77601
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[6] i1=mem0[167][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77603
.subckt mx2_x2 cmd=$abc$97718$new_n25281_ i0=di[7] i1=mem0[167][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77605
.subckt na3_x1 i0=$abc$97718$new_n23584_ i1=$abc$97718$new_n23524_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n25290_
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[0] i1=mem0[14][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77607
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[1] i1=mem0[14][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77609
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[2] i1=mem0[14][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77611
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[3] i1=mem0[14][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77613
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[4] i1=mem0[14][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77615
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[5] i1=mem0[14][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77617
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[6] i1=mem0[14][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77619
.subckt mx2_x2 cmd=$abc$97718$new_n25290_ i0=di[7] i1=mem0[14][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77621
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n25299_
.subckt na2_x1 i0=$abc$97718$new_n25299_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25300_
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[0] i1=mem0[190][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77623
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[1] i1=mem0[190][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77625
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[2] i1=mem0[190][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77627
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[3] i1=mem0[190][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77629
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[4] i1=mem0[190][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77631
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[5] i1=mem0[190][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77633
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[6] i1=mem0[190][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77635
.subckt mx2_x2 cmd=$abc$97718$new_n25300_ i0=di[7] i1=mem0[190][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77637
.subckt na2_x1 i0=$abc$97718$new_n23712_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25309_
.subckt no2_x1 i0=$abc$97718$new_n25309_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25310_
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77639
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77641
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77643
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77645
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77647
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77649
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77651
.subckt mx2_x2 cmd=$abc$97718$new_n25310_ i0=mem0[23][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77653
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25319_
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77655
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77657
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77659
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77661
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77663
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77665
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77667
.subckt mx2_x2 cmd=$abc$97718$new_n25319_ i0=mem0[63][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77669
.subckt na3_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25328_
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[0] i1=mem0[191][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77671
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[1] i1=mem0[191][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77673
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[2] i1=mem0[191][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77675
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[3] i1=mem0[191][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77677
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[4] i1=mem0[191][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77679
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[5] i1=mem0[191][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77681
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[6] i1=mem0[191][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77683
.subckt mx2_x2 cmd=$abc$97718$new_n25328_ i0=di[7] i1=mem0[191][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77685
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n25337_
.subckt no2_x1 i0=$abc$97718$new_n25337_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25338_
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77687
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77689
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77691
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77693
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77695
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77697
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77699
.subckt mx2_x2 cmd=$abc$97718$new_n25338_ i0=mem0[150][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77701
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23595_ nq=$abc$97718$new_n25347_
.subckt no2_x1 i0=$abc$97718$new_n25347_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25348_
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77703
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77705
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77707
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77709
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77711
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77713
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77715
.subckt mx2_x2 cmd=$abc$97718$new_n25348_ i0=mem0[240][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77717
.subckt na3_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25357_
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[0] i1=mem0[192][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77719
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[1] i1=mem0[192][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77721
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[2] i1=mem0[192][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77723
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[3] i1=mem0[192][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77725
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[4] i1=mem0[192][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77727
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[5] i1=mem0[192][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77729
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[6] i1=mem0[192][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77731
.subckt mx2_x2 cmd=$abc$97718$new_n25357_ i0=di[7] i1=mem0[192][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77733
.subckt no2_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n25366_
.subckt na2_x1 i0=$abc$97718$new_n25366_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25367_
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[0] i1=mem0[62][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77735
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[1] i1=mem0[62][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77737
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[2] i1=mem0[62][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77739
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[3] i1=mem0[62][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77741
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[4] i1=mem0[62][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77743
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[5] i1=mem0[62][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77745
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[6] i1=mem0[62][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77747
.subckt mx2_x2 cmd=$abc$97718$new_n25367_ i0=di[7] i1=mem0[62][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77749
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23920_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25376_
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77751
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77753
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77755
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77757
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77759
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77761
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77763
.subckt mx2_x2 cmd=$abc$97718$new_n25376_ i0=mem0[241][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77765
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25385_
.subckt no2_x1 i0=$abc$97718$new_n25385_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25386_
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77767
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77769
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77771
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77773
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77775
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77777
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77779
.subckt mx2_x2 cmd=$abc$97718$new_n25386_ i0=mem0[168][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77781
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23555_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25395_
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77783
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77785
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77787
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77789
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77791
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77793
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77795
.subckt mx2_x2 cmd=$abc$97718$new_n25395_ i0=mem0[242][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77797
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25404_
.subckt no2_x1 i0=$abc$97718$new_n25404_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25405_
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77799
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77801
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77803
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77805
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77807
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77809
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77811
.subckt mx2_x2 cmd=$abc$97718$new_n25405_ i0=mem0[193][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77813
.subckt no2_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n25414_
.subckt na2_x1 i0=$abc$97718$new_n25414_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25415_
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[0] i1=mem0[61][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77815
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[1] i1=mem0[61][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77817
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[2] i1=mem0[61][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77819
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[3] i1=mem0[61][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77821
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[4] i1=mem0[61][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77823
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[5] i1=mem0[61][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77825
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[6] i1=mem0[61][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77827
.subckt mx2_x2 cmd=$abc$97718$new_n25415_ i0=di[7] i1=mem0[61][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77829
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23543_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25424_
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77831
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77833
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77835
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77837
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77839
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77841
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77843
.subckt mx2_x2 cmd=$abc$97718$new_n25424_ i0=mem0[243][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77845
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25433_
.subckt no2_x1 i0=$abc$97718$new_n25433_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25434_
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77847
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77849
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77851
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77853
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77855
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77857
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77859
.subckt mx2_x2 cmd=$abc$97718$new_n25434_ i0=mem0[152][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77861
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n25443_
.subckt no2_x1 i0=$abc$97718$new_n25443_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25444_
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77863
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77865
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77867
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77869
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77871
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77873
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77875
.subckt mx2_x2 cmd=$abc$97718$new_n25444_ i0=mem0[194][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77877
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23573_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25453_
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77879
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77881
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77883
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77885
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77887
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77889
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77891
.subckt mx2_x2 cmd=$abc$97718$new_n25453_ i0=mem0[60][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77893
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23543_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25462_
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77895
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77897
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77899
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77901
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77903
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77905
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77907
.subckt mx2_x2 cmd=$abc$97718$new_n25462_ i0=mem0[195][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77909
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23759_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25471_
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77911
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77913
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77915
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77917
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77919
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77921
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77923
.subckt mx2_x2 cmd=$abc$97718$new_n25471_ i0=mem0[244][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77925
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n25480_
.subckt no2_x1 i0=$abc$97718$new_n25480_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25481_
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77927
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77929
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77931
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77933
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77935
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77937
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77939
.subckt mx2_x2 cmd=$abc$97718$new_n25481_ i0=mem0[153][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77941
.subckt no2_x1 i0=$abc$97718$new_n23747_ i1=$abc$97718$new_n23585_ nq=$abc$97718$new_n25490_
.subckt na2_x1 i0=$abc$97718$new_n25490_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25491_
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[0] i1=mem0[5][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77943
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[1] i1=mem0[5][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77945
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[2] i1=mem0[5][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77947
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[3] i1=mem0[5][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77949
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[4] i1=mem0[5][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77951
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[5] i1=mem0[5][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77953
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[6] i1=mem0[5][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77955
.subckt mx2_x2 cmd=$abc$97718$new_n25491_ i0=di[7] i1=mem0[5][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77957
.subckt no3_x1 i0=$abc$97718$new_n23596_ i1=$abc$97718$new_n23525_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n25500_
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77959
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77961
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77963
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77965
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77967
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77969
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77971
.subckt mx2_x2 cmd=$abc$97718$new_n25500_ i0=mem0[16][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77973
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23758_ nq=$abc$97718$new_n25509_
.subckt no2_x1 i0=$abc$97718$new_n25509_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25510_
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77975
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77977
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77979
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77981
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77983
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77985
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77987
.subckt mx2_x2 cmd=$abc$97718$new_n25510_ i0=mem0[196][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77989
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n25519_
.subckt no2_x1 i0=$abc$97718$new_n25519_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25520_
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77991
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77993
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77995
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77997
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$77999
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78001
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78003
.subckt mx2_x2 cmd=$abc$97718$new_n25520_ i0=mem0[245][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78005
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n25529_
.subckt no2_x1 i0=$abc$97718$new_n25529_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25530_
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78007
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78009
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78011
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78013
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78015
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78017
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78019
.subckt mx2_x2 cmd=$abc$97718$new_n25530_ i0=mem0[246][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78021
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23712_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25539_
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[0] i1=mem0[247][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78023
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[1] i1=mem0[247][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78025
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[2] i1=mem0[247][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78027
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[3] i1=mem0[247][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78029
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[4] i1=mem0[247][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78031
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[5] i1=mem0[247][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78033
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[6] i1=mem0[247][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78035
.subckt mx2_x2 cmd=$abc$97718$new_n25539_ i0=di[7] i1=mem0[247][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78037
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n25548_
.subckt no2_x1 i0=$abc$97718$new_n25548_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25549_
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78039
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78041
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78043
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78045
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78047
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78049
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78051
.subckt mx2_x2 cmd=$abc$97718$new_n25549_ i0=mem0[58][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78053
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n25558_
.subckt no2_x1 i0=$abc$97718$new_n25558_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25559_
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78055
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78057
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78059
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78061
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78063
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78065
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78067
.subckt mx2_x2 cmd=$abc$97718$new_n25559_ i0=mem0[170][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78069
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23699_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25568_
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78071
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78073
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78075
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78077
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78079
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78081
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78083
.subckt mx2_x2 cmd=$abc$97718$new_n25568_ i0=mem0[248][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78085
.subckt na2_x1 i0=$abc$97718$new_n23686_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25577_
.subckt no2_x1 i0=$abc$97718$new_n25577_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25578_
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78087
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78089
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78091
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78093
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78095
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78097
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78099
.subckt mx2_x2 cmd=$abc$97718$new_n25578_ i0=mem0[25][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78101
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23521_ nq=$abc$97718$new_n25587_
.subckt no2_x1 i0=$abc$97718$new_n25587_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25588_
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78103
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78105
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78107
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78109
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78111
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78113
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78115
.subckt mx2_x2 cmd=$abc$97718$new_n25588_ i0=mem0[78][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78117
.subckt na2_x1 i0=$abc$97718$new_n23698_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25597_
.subckt no2_x1 i0=$abc$97718$new_n25597_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25598_
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78119
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78121
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78123
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78125
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78127
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78129
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78131
.subckt mx2_x2 cmd=$abc$97718$new_n25598_ i0=mem0[24][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78133
.subckt na2_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n25607_
.subckt no2_x1 i0=$abc$97718$new_n25607_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25608_
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78135
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78137
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78139
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78141
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78143
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78145
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78147
.subckt mx2_x2 cmd=$abc$97718$new_n25608_ i0=mem0[250][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78149
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n25617_
.subckt no2_x1 i0=$abc$97718$new_n25617_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25618_
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78151
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78153
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78155
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78157
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78159
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78161
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78163
.subckt mx2_x2 cmd=$abc$97718$new_n25618_ i0=mem0[172][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78165
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23608_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25627_
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[0] i1=mem0[251][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78167
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[1] i1=mem0[251][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78169
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[2] i1=mem0[251][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78171
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[3] i1=mem0[251][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78173
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[4] i1=mem0[251][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78175
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[5] i1=mem0[251][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78177
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[6] i1=mem0[251][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78179
.subckt mx2_x2 cmd=$abc$97718$new_n25627_ i0=di[7] i1=mem0[251][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78181
.subckt na2_x1 i0=$abc$97718$new_n23608_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25636_
.subckt no2_x1 i0=$abc$97718$new_n25636_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25637_
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78183
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78185
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78187
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78189
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78191
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78193
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78195
.subckt mx2_x2 cmd=$abc$97718$new_n25637_ i0=mem0[27][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78197
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n25646_
.subckt no2_x1 i0=$abc$97718$new_n25646_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25647_
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78199
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78201
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78203
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78205
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78207
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78209
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78211
.subckt mx2_x2 cmd=$abc$97718$new_n25647_ i0=mem0[57][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78213
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n25656_
.subckt no2_x1 i0=$abc$97718$new_n25656_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25657_
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78215
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78217
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78219
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78221
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78223
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78225
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78227
.subckt mx2_x2 cmd=$abc$97718$new_n25657_ i0=mem0[197][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78229
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23724_ nq=$abc$97718$new_n25666_
.subckt no2_x1 i0=$abc$97718$new_n25666_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25667_
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78231
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78233
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78235
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78237
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78239
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78241
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78243
.subckt mx2_x2 cmd=$abc$97718$new_n25667_ i0=mem0[198][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78245
.subckt no3_x1 i0=$abc$97718$new_n23920_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25676_
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78247
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78249
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78251
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78253
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78255
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78257
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78259
.subckt mx2_x2 cmd=$abc$97718$new_n25676_ i0=mem0[1][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78261
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25685_
.subckt no2_x1 i0=$abc$97718$new_n25685_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25686_
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78263
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78265
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78267
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78269
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78271
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78273
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78275
.subckt mx2_x2 cmd=$abc$97718$new_n25686_ i0=mem0[56][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78277
.subckt na2_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n25695_
.subckt no2_x1 i0=$abc$97718$new_n25695_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25696_
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78279
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78281
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78283
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78285
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78287
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78289
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78291
.subckt mx2_x2 cmd=$abc$97718$new_n25696_ i0=mem0[200][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78293
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n25705_
.subckt no2_x1 i0=$abc$97718$new_n25705_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25706_
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78295
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78297
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78299
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78301
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78303
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78305
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78307
.subckt mx2_x2 cmd=$abc$97718$new_n25706_ i0=mem0[154][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78309
.subckt no2_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n25715_
.subckt na2_x1 i0=$abc$97718$new_n25715_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25716_
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[0] i1=mem0[55][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78311
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[1] i1=mem0[55][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78313
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[2] i1=mem0[55][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78315
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[3] i1=mem0[55][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78317
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[4] i1=mem0[55][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78319
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[5] i1=mem0[55][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78321
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[6] i1=mem0[55][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78323
.subckt mx2_x2 cmd=$abc$97718$new_n25716_ i0=di[7] i1=mem0[55][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78325
.subckt na2_x1 i0=$abc$97718$new_n23919_ i1=$abc$97718$new_n23865_ nq=$abc$97718$new_n25725_
.subckt no2_x1 i0=$abc$97718$new_n25725_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25726_
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78327
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78329
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78331
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78333
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78335
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78337
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78339
.subckt mx2_x2 cmd=$abc$97718$new_n25726_ i0=mem0[81][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78341
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23622_ nq=$abc$97718$new_n25735_
.subckt no2_x1 i0=$abc$97718$new_n25735_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25736_
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78343
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78345
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78347
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78349
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78351
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78353
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78355
.subckt mx2_x2 cmd=$abc$97718$new_n25736_ i0=mem0[77][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78357
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n25745_
.subckt no2_x1 i0=$abc$97718$new_n25745_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25746_
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78359
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78361
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78363
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78365
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78367
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78369
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78371
.subckt mx2_x2 cmd=$abc$97718$new_n25746_ i0=mem0[156][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78373
.subckt no2_x1 i0=$abc$97718$new_n23898_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n25755_
.subckt na2_x1 i0=$abc$97718$new_n25755_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25756_
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[0] i1=mem0[151][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78375
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[1] i1=mem0[151][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78377
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[2] i1=mem0[151][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78379
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[3] i1=mem0[151][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78381
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[4] i1=mem0[151][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78383
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[5] i1=mem0[151][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78385
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[6] i1=mem0[151][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78387
.subckt mx2_x2 cmd=$abc$97718$new_n25756_ i0=di[7] i1=mem0[151][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78389
.subckt na2_x1 i0=$abc$97718$new_n23897_ i1=$abc$97718$new_n23554_ nq=$abc$97718$new_n25765_
.subckt no2_x1 i0=$abc$97718$new_n25765_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25766_
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78391
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78393
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78395
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78397
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78399
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78401
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78403
.subckt mx2_x2 cmd=$abc$97718$new_n25766_ i0=mem0[146][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78405
.subckt no3_x1 i0=$abc$97718$new_n23666_ i1=$abc$97718$new_n23539_ i2=$abc$97718$new_n23525_ nq=$abc$97718$new_n25775_
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78407
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78409
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78411
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78413
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78415
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78417
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78419
.subckt mx2_x2 cmd=$abc$97718$new_n25775_ i0=mem0[143][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78421
.subckt na2_x1 i0=$abc$97718$new_n23538_ i1=$abc$97718$new_n23521_ nq=$abc$97718$new_n25784_
.subckt no2_x1 i0=$abc$97718$new_n25784_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25785_
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78423
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78425
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78427
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78429
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78431
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78433
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78435
.subckt mx2_x2 cmd=$abc$97718$new_n25785_ i0=mem0[142][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78437
.subckt no2_x1 i0=$abc$97718$new_n24593_ i1=$abc$97718$new_n23522_ nq=$abc$97718$new_n25794_
.subckt na2_x1 i0=$abc$97718$new_n25794_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25795_
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[0] i1=mem0[174][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78439
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[1] i1=mem0[174][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78441
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[2] i1=mem0[174][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78443
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[3] i1=mem0[174][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78445
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[4] i1=mem0[174][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78447
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[5] i1=mem0[174][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78449
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[6] i1=mem0[174][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78451
.subckt mx2_x2 cmd=$abc$97718$new_n25795_ i0=di[7] i1=mem0[174][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78453
.subckt no2_x1 i0=$abc$97718$new_n24593_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n25804_
.subckt na2_x1 i0=$abc$97718$new_n25804_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25805_
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[0] i1=mem0[173][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78455
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[1] i1=mem0[173][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78457
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[2] i1=mem0[173][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78459
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[3] i1=mem0[173][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78461
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[4] i1=mem0[173][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78463
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[5] i1=mem0[173][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78465
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[6] i1=mem0[173][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78467
.subckt mx2_x2 cmd=$abc$97718$new_n25805_ i0=di[7] i1=mem0[173][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78469
.subckt no2_x1 i0=$abc$97718$new_n24593_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n25814_
.subckt na2_x1 i0=$abc$97718$new_n25814_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25815_
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[0] i1=mem0[171][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78471
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[1] i1=mem0[171][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78473
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[2] i1=mem0[171][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78475
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[3] i1=mem0[171][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78477
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[4] i1=mem0[171][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78479
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[5] i1=mem0[171][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78481
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[6] i1=mem0[171][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78483
.subckt mx2_x2 cmd=$abc$97718$new_n25815_ i0=di[7] i1=mem0[171][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78485
.subckt na3_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25824_
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[0] i1=mem0[176][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78487
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[1] i1=mem0[176][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78489
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[2] i1=mem0[176][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78491
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[3] i1=mem0[176][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78493
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[4] i1=mem0[176][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78495
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[5] i1=mem0[176][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78497
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[6] i1=mem0[176][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78499
.subckt mx2_x2 cmd=$abc$97718$new_n25824_ i0=di[7] i1=mem0[176][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78501
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23608_ nq=$abc$97718$new_n25833_
.subckt no2_x1 i0=$abc$97718$new_n25833_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25834_
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78503
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78505
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78507
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78509
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78511
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78513
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78515
.subckt mx2_x2 cmd=$abc$97718$new_n25834_ i0=mem0[75][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78517
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23665_ nq=$abc$97718$new_n25843_
.subckt no2_x1 i0=$abc$97718$new_n25843_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25844_
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78519
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78521
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78523
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78525
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78527
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78529
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78531
.subckt mx2_x2 cmd=$abc$97718$new_n25844_ i0=mem0[175][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78533
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n25853_
.subckt no2_x1 i0=$abc$97718$new_n25853_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25854_
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78535
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78537
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78539
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78541
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78543
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78545
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78547
.subckt mx2_x2 cmd=$abc$97718$new_n25854_ i0=mem0[76][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78549
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n25863_
.subckt no2_x1 i0=$abc$97718$new_n25863_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25864_
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78551
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78553
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78555
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78557
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78559
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78561
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78563
.subckt mx2_x2 cmd=$abc$97718$new_n25864_ i0=mem0[163][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78565
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25873_
.subckt no2_x1 i0=$abc$97718$new_n25873_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25874_
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78567
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78569
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78571
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78573
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78575
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78577
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78579
.subckt mx2_x2 cmd=$abc$97718$new_n25874_ i0=mem0[161][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78581
.subckt na3_x1 i0=$abc$97718$new_n23712_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n25883_
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[0] i1=mem0[7][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78583
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[1] i1=mem0[7][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78585
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[2] i1=mem0[7][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78587
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[3] i1=mem0[7][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78589
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[4] i1=mem0[7][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78591
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[5] i1=mem0[7][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78593
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[6] i1=mem0[7][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78595
.subckt mx2_x2 cmd=$abc$97718$new_n25883_ i0=di[7] i1=mem0[7][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78597
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25892_
.subckt no2_x1 i0=$abc$97718$new_n25892_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25893_
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78599
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78601
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78603
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78605
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78607
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78609
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78611
.subckt mx2_x2 cmd=$abc$97718$new_n25893_ i0=mem0[97][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78613
.subckt na2_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n25902_
.subckt no2_x1 i0=$abc$97718$new_n25902_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25903_
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78615
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78617
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78619
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78621
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78623
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78625
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78627
.subckt mx2_x2 cmd=$abc$97718$new_n25903_ i0=mem0[49][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78629
.subckt na2_x1 i0=$abc$97718$new_n24471_ i1=$abc$97718$new_n23712_ nq=$abc$97718$new_n25912_
.subckt no2_x1 i0=$abc$97718$new_n25912_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25913_
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78631
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78633
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78635
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78637
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78639
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78641
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78643
.subckt mx2_x2 cmd=$abc$97718$new_n25913_ i0=mem0[39][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78645
.subckt na2_x1 i0=$abc$97718$new_n23622_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25922_
.subckt no2_x1 i0=$abc$97718$new_n25922_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25923_
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78647
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78649
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78651
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78653
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78655
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78657
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78659
.subckt mx2_x2 cmd=$abc$97718$new_n25923_ i0=mem0[29][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78661
.subckt na2_x1 i0=$abc$97718$new_n23542_ i1=$abc$97718$new_n23516_ nq=$abc$97718$new_n25932_
.subckt no2_x1 i0=$abc$97718$new_n25932_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25933_
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78663
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78665
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78667
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78669
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78671
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78673
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78675
.subckt mx2_x2 cmd=$abc$97718$new_n25933_ i0=mem0[19][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78677
.subckt no2_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n25942_
.subckt na2_x1 i0=$abc$97718$new_n25942_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25943_
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[0] i1=mem0[59][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78679
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[1] i1=mem0[59][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78681
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[2] i1=mem0[59][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78683
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[3] i1=mem0[59][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78685
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[4] i1=mem0[59][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78687
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[5] i1=mem0[59][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78689
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[6] i1=mem0[59][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78691
.subckt mx2_x2 cmd=$abc$97718$new_n25943_ i0=di[7] i1=mem0[59][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78693
.subckt no2_x1 i0=$abc$97718$new_n23645_ i1=$abc$97718$new_n23585_ nq=$abc$97718$new_n25952_
.subckt na2_x1 i0=$abc$97718$new_n25952_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25953_
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[0] i1=mem0[10][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78695
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[1] i1=mem0[10][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78697
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[2] i1=mem0[10][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78699
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[3] i1=mem0[10][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78701
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[4] i1=mem0[10][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78703
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[5] i1=mem0[10][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78705
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[6] i1=mem0[10][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78707
.subckt mx2_x2 cmd=$abc$97718$new_n25953_ i0=di[7] i1=mem0[10][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78709
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23572_ nq=$abc$97718$new_n25962_
.subckt no2_x1 i0=$abc$97718$new_n25962_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25963_
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78711
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78713
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78715
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78717
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78719
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78721
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78723
.subckt mx2_x2 cmd=$abc$97718$new_n25963_ i0=mem0[108][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78725
.subckt no2_x1 i0=$abc$97718$new_n24013_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n25972_
.subckt na2_x1 i0=$abc$97718$new_n25972_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n25973_
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[0] i1=mem0[107][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78727
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[1] i1=mem0[107][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78729
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[2] i1=mem0[107][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78731
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[3] i1=mem0[107][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78733
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[4] i1=mem0[107][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78735
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[5] i1=mem0[107][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78737
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[6] i1=mem0[107][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78739
.subckt mx2_x2 cmd=$abc$97718$new_n25973_ i0=di[7] i1=mem0[107][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78741
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23644_ nq=$abc$97718$new_n25982_
.subckt no2_x1 i0=$abc$97718$new_n25982_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25983_
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78743
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78745
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78747
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78749
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78751
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78753
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78755
.subckt mx2_x2 cmd=$abc$97718$new_n25983_ i0=mem0[106][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78757
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n25992_
.subckt no2_x1 i0=$abc$97718$new_n25992_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n25993_
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78759
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78761
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78763
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78765
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78767
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78769
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78771
.subckt mx2_x2 cmd=$abc$97718$new_n25993_ i0=mem0[105][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78773
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23698_ nq=$abc$97718$new_n26002_
.subckt no2_x1 i0=$abc$97718$new_n26002_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26003_
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78775
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78777
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78779
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78781
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78783
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78785
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78787
.subckt mx2_x2 cmd=$abc$97718$new_n26003_ i0=mem0[104][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78789
.subckt na2_x1 i0=$abc$97718$new_n23865_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n26012_
.subckt no2_x1 i0=$abc$97718$new_n26012_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26013_
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78791
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78793
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78795
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78797
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78799
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78801
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78803
.subckt mx2_x2 cmd=$abc$97718$new_n26013_ i0=mem0[83][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78805
.subckt na2_x1 i0=$abc$97718$new_n23991_ i1=$abc$97718$new_n23746_ nq=$abc$97718$new_n26022_
.subckt no2_x1 i0=$abc$97718$new_n26022_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26023_
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78807
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78809
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78811
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78813
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78815
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78817
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78819
.subckt mx2_x2 cmd=$abc$97718$new_n26023_ i0=mem0[69][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78821
.subckt no2_x1 i0=$abc$97718$new_n24013_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n26032_
.subckt na2_x1 i0=$abc$97718$new_n26032_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26033_
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[0] i1=mem0[109][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78823
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[1] i1=mem0[109][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78825
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[2] i1=mem0[109][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78827
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[3] i1=mem0[109][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78829
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[4] i1=mem0[109][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78831
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[5] i1=mem0[109][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78833
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[6] i1=mem0[109][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78835
.subckt mx2_x2 cmd=$abc$97718$new_n26033_ i0=di[7] i1=mem0[109][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78837
.subckt na2_x1 i0=$abc$97718$new_n24012_ i1=$abc$97718$new_n23542_ nq=$abc$97718$new_n26042_
.subckt no2_x1 i0=$abc$97718$new_n26042_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26043_
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78839
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78841
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78843
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78845
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78847
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78849
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78851
.subckt mx2_x2 cmd=$abc$97718$new_n26043_ i0=mem0[99][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78853
.subckt no2_x1 i0=$abc$97718$new_n24393_ i1=$abc$97718$new_n23609_ nq=$abc$97718$new_n26052_
.subckt na2_x1 i0=$abc$97718$new_n26052_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26053_
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[0] i1=mem0[219][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78855
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[1] i1=mem0[219][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78857
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[2] i1=mem0[219][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78859
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[3] i1=mem0[219][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78861
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[4] i1=mem0[219][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78863
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[5] i1=mem0[219][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78865
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[6] i1=mem0[219][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78867
.subckt mx2_x2 cmd=$abc$97718$new_n26053_ i0=di[7] i1=mem0[219][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78869
.subckt na2_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23919_ nq=$abc$97718$new_n26062_
.subckt no2_x1 i0=$abc$97718$new_n26062_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26063_
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78871
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78873
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78875
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78877
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78879
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78881
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78883
.subckt mx2_x2 cmd=$abc$97718$new_n26063_ i0=mem0[209][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78885
.subckt no2_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23713_ nq=$abc$97718$new_n26072_
.subckt na2_x1 i0=$abc$97718$new_n26072_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26073_
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[0] i1=mem0[199][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78887
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[1] i1=mem0[199][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78889
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[2] i1=mem0[199][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78891
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[3] i1=mem0[199][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78893
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[4] i1=mem0[199][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78895
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[5] i1=mem0[199][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78897
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[6] i1=mem0[199][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78899
.subckt mx2_x2 cmd=$abc$97718$new_n26073_ i0=di[7] i1=mem0[199][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78901
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23623_ nq=$abc$97718$new_n26082_
.subckt na2_x1 i0=$abc$97718$new_n26082_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26083_
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[0] i1=mem0[189][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78903
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[1] i1=mem0[189][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78905
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[2] i1=mem0[189][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78907
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[3] i1=mem0[189][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78909
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[4] i1=mem0[189][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78911
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[5] i1=mem0[189][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78913
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[6] i1=mem0[189][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78915
.subckt mx2_x2 cmd=$abc$97718$new_n26083_ i0=di[7] i1=mem0[189][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78917
.subckt no2_x1 i0=$abc$97718$new_n24772_ i1=$abc$97718$new_n23543_ nq=$abc$97718$new_n26092_
.subckt na2_x1 i0=$abc$97718$new_n26092_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26093_
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[0] i1=mem0[179][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78919
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[1] i1=mem0[179][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78921
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[2] i1=mem0[179][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78923
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[3] i1=mem0[179][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78925
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[4] i1=mem0[179][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78927
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[5] i1=mem0[179][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78929
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[6] i1=mem0[179][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78931
.subckt mx2_x2 cmd=$abc$97718$new_n26093_ i0=di[7] i1=mem0[179][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78933
.subckt na2_x1 i0=$abc$97718$new_n24592_ i1=$abc$97718$new_n23686_ nq=$abc$97718$new_n26102_
.subckt no2_x1 i0=$abc$97718$new_n26102_ i1=$abc$97718$new_n23525_ nq=$abc$97718$new_n26103_
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][0] i1=di[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78935
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][1] i1=di[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78937
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][2] i1=di[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78939
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][3] i1=di[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78941
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][4] i1=di[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78943
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][5] i1=di[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78945
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][6] i1=di[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78947
.subckt mx2_x2 cmd=$abc$97718$new_n26103_ i0=mem0[169][7] i1=di[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78949
.subckt na3_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23524_ nq=$abc$97718$new_n26112_
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[0] i1=mem0[239][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78951
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[1] i1=mem0[239][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78953
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[2] i1=mem0[239][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78955
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[3] i1=mem0[239][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78957
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[4] i1=mem0[239][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78959
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[5] i1=mem0[239][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78961
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[6] i1=mem0[239][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78963
.subckt mx2_x2 cmd=$abc$97718$new_n26112_ i0=di[7] i1=mem0[239][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78965
.subckt na2_x1 i0=$abc$97718$new_n23789_ i1=$abc$97718$new_n23524_ nq=$abc$97718$new_n26121_
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[0] i1=mem0[9][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78983
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[1] i1=mem0[9][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78985
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[2] i1=mem0[9][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78987
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[3] i1=mem0[9][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78989
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[4] i1=mem0[9][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78991
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[5] i1=mem0[9][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78993
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[6] i1=mem0[9][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78995
.subckt mx2_x2 cmd=$abc$97718$new_n26121_ i0=di[7] i1=mem0[9][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78997
.subckt a2_x2 i0=we[1] i1=ce q=$abc$97718$new_n26130_
.subckt na2_x1 i0=we[1] i1=ce nq=$abc$97718$new_n26131_
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25932_ nq=$abc$97718$new_n26132_
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78999
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79001
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79003
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79005
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79007
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79009
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79011
.subckt mx2_x2 cmd=$abc$97718$new_n26132_ i0=mem1[19][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79013
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25922_ nq=$abc$97718$new_n26141_
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79015
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79017
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79019
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79021
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79023
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79025
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79027
.subckt mx2_x2 cmd=$abc$97718$new_n26141_ i0=mem1[29][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79029
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25912_ nq=$abc$97718$new_n26150_
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79031
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79033
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79035
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79037
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79039
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79041
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79043
.subckt mx2_x2 cmd=$abc$97718$new_n26150_ i0=mem1[39][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79045
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25902_ nq=$abc$97718$new_n26159_
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79047
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79049
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79051
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79053
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79055
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79057
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79059
.subckt mx2_x2 cmd=$abc$97718$new_n26159_ i0=mem1[49][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79061
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25942_ nq=$abc$97718$new_n26168_
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[8] i1=mem1[59][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79063
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[9] i1=mem1[59][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79065
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[10] i1=mem1[59][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79067
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[11] i1=mem1[59][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79069
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[12] i1=mem1[59][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79071
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[13] i1=mem1[59][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79073
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[14] i1=mem1[59][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79075
.subckt mx2_x2 cmd=$abc$97718$new_n26168_ i0=di[15] i1=mem1[59][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79077
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26022_ nq=$abc$97718$new_n26177_
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79079
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79081
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79083
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79085
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79087
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79089
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79091
.subckt mx2_x2 cmd=$abc$97718$new_n26177_ i0=mem1[69][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79093
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23992_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n26186_
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79095
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79097
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79099
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79101
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79103
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79105
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79107
.subckt mx2_x2 cmd=$abc$97718$new_n26186_ i0=mem1[79][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79109
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24002_ nq=$abc$97718$new_n26195_
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79111
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79113
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79115
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79117
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79119
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79121
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79123
.subckt mx2_x2 cmd=$abc$97718$new_n26195_ i0=mem1[89][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79125
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26042_ nq=$abc$97718$new_n26204_
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79127
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79129
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79131
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79133
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79135
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79137
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79139
.subckt mx2_x2 cmd=$abc$97718$new_n26204_ i0=mem1[99][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79141
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n26032_ nq=$abc$97718$new_n26213_
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[8] i1=mem1[109][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79143
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[9] i1=mem1[109][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79145
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[10] i1=mem1[109][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79147
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[11] i1=mem1[109][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79149
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[12] i1=mem1[109][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79151
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[13] i1=mem1[109][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79153
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[14] i1=mem1[109][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79155
.subckt mx2_x2 cmd=$abc$97718$new_n26213_ i0=di[15] i1=mem1[109][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79157
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23951_ nq=$abc$97718$new_n26222_
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[8] i1=mem1[119][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79159
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[9] i1=mem1[119][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79161
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[10] i1=mem1[119][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79163
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[11] i1=mem1[119][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79165
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[12] i1=mem1[119][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79167
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[13] i1=mem1[119][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79169
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[14] i1=mem1[119][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79171
.subckt mx2_x2 cmd=$abc$97718$new_n26222_ i0=di[15] i1=mem1[119][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79173
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23921_ nq=$abc$97718$new_n26231_
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79175
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79177
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79179
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79181
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79183
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79185
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79187
.subckt mx2_x2 cmd=$abc$97718$new_n26231_ i0=mem1[129][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79189
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23931_ nq=$abc$97718$new_n26240_
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79191
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79193
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79195
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79197
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79199
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79201
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79203
.subckt mx2_x2 cmd=$abc$97718$new_n26240_ i0=mem1[139][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79205
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23909_ nq=$abc$97718$new_n26249_
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79207
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79209
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79211
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79213
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79215
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79217
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79219
.subckt mx2_x2 cmd=$abc$97718$new_n26249_ i0=mem1[149][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79221
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23899_ nq=$abc$97718$new_n26258_
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79223
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79225
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79227
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79229
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79231
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79233
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79235
.subckt mx2_x2 cmd=$abc$97718$new_n26258_ i0=mem1[159][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79237
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26102_ nq=$abc$97718$new_n26267_
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79239
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79241
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79243
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79245
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79247
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79249
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79251
.subckt mx2_x2 cmd=$abc$97718$new_n26267_ i0=mem1[169][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79253
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n26092_ nq=$abc$97718$new_n26276_
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[8] i1=mem1[179][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79255
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[9] i1=mem1[179][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79257
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[10] i1=mem1[179][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79259
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[11] i1=mem1[179][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79261
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[12] i1=mem1[179][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79263
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[13] i1=mem1[179][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79265
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[14] i1=mem1[179][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79267
.subckt mx2_x2 cmd=$abc$97718$new_n26276_ i0=di[15] i1=mem1[179][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79269
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n26082_ nq=$abc$97718$new_n26285_
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[8] i1=mem1[189][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79271
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[9] i1=mem1[189][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79273
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[10] i1=mem1[189][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79275
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[11] i1=mem1[189][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79277
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[12] i1=mem1[189][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79279
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[13] i1=mem1[189][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79281
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[14] i1=mem1[189][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79283
.subckt mx2_x2 cmd=$abc$97718$new_n26285_ i0=di[15] i1=mem1[189][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79285
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n26072_ nq=$abc$97718$new_n26294_
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[8] i1=mem1[199][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79287
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[9] i1=mem1[199][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79289
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[10] i1=mem1[199][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79291
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[11] i1=mem1[199][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79293
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[12] i1=mem1[199][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79295
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[13] i1=mem1[199][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79297
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[14] i1=mem1[199][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79299
.subckt mx2_x2 cmd=$abc$97718$new_n26294_ i0=di[15] i1=mem1[199][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79301
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26062_ nq=$abc$97718$new_n26303_
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79303
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79305
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79307
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79309
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79311
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79313
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79315
.subckt mx2_x2 cmd=$abc$97718$new_n26303_ i0=mem1[209][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79317
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n26052_ nq=$abc$97718$new_n26312_
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[8] i1=mem1[219][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79319
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[9] i1=mem1[219][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79321
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[10] i1=mem1[219][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79323
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[11] i1=mem1[219][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79325
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[12] i1=mem1[219][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79327
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[13] i1=mem1[219][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79329
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[14] i1=mem1[219][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79331
.subckt mx2_x2 cmd=$abc$97718$new_n26312_ i0=di[15] i1=mem1[219][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79333
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23835_ nq=$abc$97718$new_n26321_
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[8] i1=mem1[229][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79335
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[9] i1=mem1[229][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79337
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[10] i1=mem1[229][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79339
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[11] i1=mem1[229][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79341
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[12] i1=mem1[229][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79343
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[13] i1=mem1[229][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79345
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[14] i1=mem1[229][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79347
.subckt mx2_x2 cmd=$abc$97718$new_n26321_ i0=di[15] i1=mem1[229][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79349
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23833_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n26330_
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[8] i1=mem1[239][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79351
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[9] i1=mem1[239][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79353
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[10] i1=mem1[239][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79355
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[11] i1=mem1[239][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79357
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[12] i1=mem1[239][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79359
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[13] i1=mem1[239][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79361
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[14] i1=mem1[239][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79363
.subckt mx2_x2 cmd=$abc$97718$new_n26330_ i0=di[15] i1=mem1[239][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79365
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24334_ nq=$abc$97718$new_n26339_
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79367
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79369
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79371
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79373
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79375
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79377
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79379
.subckt mx2_x2 cmd=$abc$97718$new_n26339_ i0=mem1[249][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79381
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24512_ nq=$abc$97718$new_n26348_
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79383
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79385
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79387
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79389
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79391
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79393
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79395
.subckt mx2_x2 cmd=$abc$97718$new_n26348_ i0=mem1[255][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79397
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25577_ nq=$abc$97718$new_n26357_
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79399
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79401
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79403
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79405
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79407
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79409
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79411
.subckt mx2_x2 cmd=$abc$97718$new_n26357_ i0=mem1[25][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79413
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24451_ nq=$abc$97718$new_n26366_
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79415
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79417
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79419
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79421
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79423
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79425
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79427
.subckt mx2_x2 cmd=$abc$97718$new_n26366_ i0=mem1[26][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79429
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25636_ nq=$abc$97718$new_n26375_
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79431
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79433
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79435
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79437
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79439
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79441
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79443
.subckt mx2_x2 cmd=$abc$97718$new_n26375_ i0=mem1[27][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79445
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24113_ nq=$abc$97718$new_n26384_
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79447
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79449
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79451
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79453
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79455
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79457
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79459
.subckt mx2_x2 cmd=$abc$97718$new_n26384_ i0=mem1[28][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79461
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n26393_
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79463
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79465
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79467
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79469
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79471
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79473
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79475
.subckt mx2_x2 cmd=$abc$97718$new_n26393_ i0=mem1[2][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79477
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23523_ nq=$abc$97718$new_n26402_
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79479
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79481
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79483
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79485
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79487
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79489
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79491
.subckt mx2_x2 cmd=$abc$97718$new_n26402_ i0=mem1[30][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79493
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n26411_
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79495
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79497
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79499
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79501
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79503
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79505
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79507
.subckt mx2_x2 cmd=$abc$97718$new_n26411_ i0=mem1[31][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79509
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24472_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n26420_
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79511
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79513
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79515
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79517
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79519
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79521
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79523
.subckt mx2_x2 cmd=$abc$97718$new_n26420_ i0=mem1[32][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79525
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25133_ nq=$abc$97718$new_n26429_
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79527
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79529
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79531
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79533
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79535
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79537
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79539
.subckt mx2_x2 cmd=$abc$97718$new_n26429_ i0=mem1[33][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79541
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25063_ nq=$abc$97718$new_n26438_
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79543
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79545
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79547
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79549
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79551
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79553
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79555
.subckt mx2_x2 cmd=$abc$97718$new_n26438_ i0=mem1[34][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79557
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25003_ nq=$abc$97718$new_n26447_
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79559
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79561
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79563
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79565
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79567
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79569
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79571
.subckt mx2_x2 cmd=$abc$97718$new_n26447_ i0=mem1[35][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79573
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24923_ nq=$abc$97718$new_n26456_
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79575
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79577
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79579
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79581
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79583
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79585
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79587
.subckt mx2_x2 cmd=$abc$97718$new_n26456_ i0=mem1[36][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79589
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24873_ nq=$abc$97718$new_n26465_
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79591
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79593
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79595
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79597
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79599
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79601
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79603
.subckt mx2_x2 cmd=$abc$97718$new_n26465_ i0=mem1[37][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79605
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24803_ nq=$abc$97718$new_n26474_
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79607
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79609
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79611
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79613
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79615
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79617
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79619
.subckt mx2_x2 cmd=$abc$97718$new_n26474_ i0=mem1[38][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79621
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23542_ nq=$abc$97718$new_n26483_
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[8] i1=mem1[3][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79623
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[9] i1=mem1[3][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79625
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[10] i1=mem1[3][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79627
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[11] i1=mem1[3][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79629
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[12] i1=mem1[3][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79631
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[13] i1=mem1[3][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79633
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[14] i1=mem1[3][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79635
.subckt mx2_x2 cmd=$abc$97718$new_n26483_ i0=di[15] i1=mem1[3][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79637
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24704_ nq=$abc$97718$new_n26492_
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79639
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79641
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79643
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79645
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79647
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79649
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79651
.subckt mx2_x2 cmd=$abc$97718$new_n26492_ i0=mem1[40][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79653
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24664_ nq=$abc$97718$new_n26501_
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79655
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79657
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79659
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79661
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79663
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79665
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79667
.subckt mx2_x2 cmd=$abc$97718$new_n26501_ i0=mem1[41][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79669
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24634_ nq=$abc$97718$new_n26510_
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79671
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79673
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79675
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79677
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79679
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79681
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79683
.subckt mx2_x2 cmd=$abc$97718$new_n26510_ i0=mem1[42][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79685
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24604_ nq=$abc$97718$new_n26519_
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79687
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79689
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79691
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79693
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79695
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79697
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79699
.subckt mx2_x2 cmd=$abc$97718$new_n26519_ i0=mem1[43][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79701
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24572_ nq=$abc$97718$new_n26528_
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79703
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79705
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79707
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79709
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79711
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79713
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79715
.subckt mx2_x2 cmd=$abc$97718$new_n26528_ i0=mem1[44][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79717
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24552_ nq=$abc$97718$new_n26537_
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79719
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79721
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79723
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79725
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79727
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79729
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79731
.subckt mx2_x2 cmd=$abc$97718$new_n26537_ i0=mem1[45][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79733
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24522_ nq=$abc$97718$new_n26546_
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79735
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79737
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79739
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79741
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79743
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79745
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79747
.subckt mx2_x2 cmd=$abc$97718$new_n26546_ i0=mem1[46][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79749
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24472_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n26555_
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79751
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79753
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79755
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79757
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79759
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79761
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79763
.subckt mx2_x2 cmd=$abc$97718$new_n26555_ i0=mem1[47][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79765
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24253_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n26564_
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[8] i1=mem1[48][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79767
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[9] i1=mem1[48][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79769
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[10] i1=mem1[48][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79771
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[11] i1=mem1[48][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79773
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[12] i1=mem1[48][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79775
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[13] i1=mem1[48][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79777
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[14] i1=mem1[48][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79779
.subckt mx2_x2 cmd=$abc$97718$new_n26564_ i0=di[15] i1=mem1[48][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79781
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23759_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n26573_
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79783
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79785
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79787
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79789
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79791
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79793
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79795
.subckt mx2_x2 cmd=$abc$97718$new_n26573_ i0=mem1[4][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79797
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24382_ nq=$abc$97718$new_n26582_
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79799
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79801
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79803
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79805
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79807
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79809
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79811
.subckt mx2_x2 cmd=$abc$97718$new_n26582_ i0=mem1[50][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79813
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n26591_
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79815
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79817
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79819
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79821
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79823
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79825
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79827
.subckt mx2_x2 cmd=$abc$97718$new_n26591_ i0=mem1[51][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79829
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24324_ nq=$abc$97718$new_n26600_
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79831
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79833
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79835
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79837
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79839
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79841
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79843
.subckt mx2_x2 cmd=$abc$97718$new_n26600_ i0=mem1[52][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79845
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24295_ nq=$abc$97718$new_n26609_
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79847
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79849
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79851
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79853
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79855
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79857
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79859
.subckt mx2_x2 cmd=$abc$97718$new_n26609_ i0=mem1[53][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79861
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24255_ nq=$abc$97718$new_n26618_
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79863
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79865
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79867
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79869
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79871
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79873
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79875
.subckt mx2_x2 cmd=$abc$97718$new_n26618_ i0=mem1[54][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79877
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25715_ nq=$abc$97718$new_n26627_
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[8] i1=mem1[55][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79879
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[9] i1=mem1[55][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79881
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[10] i1=mem1[55][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79883
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[11] i1=mem1[55][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79885
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[12] i1=mem1[55][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79887
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[13] i1=mem1[55][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79889
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[14] i1=mem1[55][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79891
.subckt mx2_x2 cmd=$abc$97718$new_n26627_ i0=di[15] i1=mem1[55][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79893
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25685_ nq=$abc$97718$new_n26636_
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79895
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79897
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79899
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79901
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79903
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79905
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79907
.subckt mx2_x2 cmd=$abc$97718$new_n26636_ i0=mem1[56][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79909
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25646_ nq=$abc$97718$new_n26645_
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79911
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79913
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79915
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79917
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79919
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79921
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79923
.subckt mx2_x2 cmd=$abc$97718$new_n26645_ i0=mem1[57][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79925
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25548_ nq=$abc$97718$new_n26654_
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79927
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79929
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79931
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79933
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79935
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79937
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79939
.subckt mx2_x2 cmd=$abc$97718$new_n26654_ i0=mem1[58][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79941
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25490_ nq=$abc$97718$new_n26663_
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[8] i1=mem1[5][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79943
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[9] i1=mem1[5][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79945
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[10] i1=mem1[5][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79947
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[11] i1=mem1[5][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79949
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[12] i1=mem1[5][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79951
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[13] i1=mem1[5][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79953
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[14] i1=mem1[5][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79955
.subckt mx2_x2 cmd=$abc$97718$new_n26663_ i0=di[15] i1=mem1[5][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79957
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n26672_
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79959
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79961
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79963
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79965
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79967
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79969
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79971
.subckt mx2_x2 cmd=$abc$97718$new_n26672_ i0=mem1[60][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79973
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25414_ nq=$abc$97718$new_n26681_
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[8] i1=mem1[61][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79975
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[9] i1=mem1[61][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79977
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[10] i1=mem1[61][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79979
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[11] i1=mem1[61][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79981
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[12] i1=mem1[61][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79983
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[13] i1=mem1[61][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79985
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[14] i1=mem1[61][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79987
.subckt mx2_x2 cmd=$abc$97718$new_n26681_ i0=di[15] i1=mem1[61][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79989
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25366_ nq=$abc$97718$new_n26690_
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[8] i1=mem1[62][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79991
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[9] i1=mem1[62][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79993
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[10] i1=mem1[62][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79995
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[11] i1=mem1[62][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79997
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[12] i1=mem1[62][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$79999
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[13] i1=mem1[62][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80001
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[14] i1=mem1[62][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80003
.subckt mx2_x2 cmd=$abc$97718$new_n26690_ i0=di[15] i1=mem1[62][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80005
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n26699_
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80007
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80009
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80011
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80013
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80015
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80017
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80019
.subckt mx2_x2 cmd=$abc$97718$new_n26699_ i0=mem1[63][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80021
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23992_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n26708_
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80023
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80025
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80027
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80029
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80031
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80033
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80035
.subckt mx2_x2 cmd=$abc$97718$new_n26708_ i0=mem1[64][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80037
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25232_ nq=$abc$97718$new_n26717_
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80039
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80041
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80043
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80045
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80047
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80049
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80051
.subckt mx2_x2 cmd=$abc$97718$new_n26717_ i0=mem1[65][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80053
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25183_ nq=$abc$97718$new_n26726_
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80055
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80057
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80059
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80061
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80063
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80065
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80067
.subckt mx2_x2 cmd=$abc$97718$new_n26726_ i0=mem1[66][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80069
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25103_ nq=$abc$97718$new_n26735_
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80071
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80073
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80075
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80077
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80079
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80081
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80083
.subckt mx2_x2 cmd=$abc$97718$new_n26735_ i0=mem1[67][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80085
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25083_ nq=$abc$97718$new_n26744_
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80087
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80089
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80091
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80093
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80095
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80097
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80099
.subckt mx2_x2 cmd=$abc$97718$new_n26744_ i0=mem1[68][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80101
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25023_ nq=$abc$97718$new_n26753_
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[8] i1=mem1[6][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80103
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[9] i1=mem1[6][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80105
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[10] i1=mem1[6][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80107
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[11] i1=mem1[6][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80109
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[12] i1=mem1[6][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80111
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[13] i1=mem1[6][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80113
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[14] i1=mem1[6][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80115
.subckt mx2_x2 cmd=$abc$97718$new_n26753_ i0=di[15] i1=mem1[6][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80117
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24963_ nq=$abc$97718$new_n26762_
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80119
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80121
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80123
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80125
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80127
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80129
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80131
.subckt mx2_x2 cmd=$abc$97718$new_n26762_ i0=mem1[70][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80133
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24933_ nq=$abc$97718$new_n26771_
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80135
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80137
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80139
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80141
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80143
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80145
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80147
.subckt mx2_x2 cmd=$abc$97718$new_n26771_ i0=mem1[71][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80149
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24883_ nq=$abc$97718$new_n26780_
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80151
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80153
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80155
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80157
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80159
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80161
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80163
.subckt mx2_x2 cmd=$abc$97718$new_n26780_ i0=mem1[72][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80165
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24823_ nq=$abc$97718$new_n26789_
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80167
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80169
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80171
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80173
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80175
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80177
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80179
.subckt mx2_x2 cmd=$abc$97718$new_n26789_ i0=mem1[73][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80181
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24761_ nq=$abc$97718$new_n26798_
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80183
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80185
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80187
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80189
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80191
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80193
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80195
.subckt mx2_x2 cmd=$abc$97718$new_n26798_ i0=mem1[74][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80197
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25833_ nq=$abc$97718$new_n26807_
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80199
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80201
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80203
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80205
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80207
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80209
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80211
.subckt mx2_x2 cmd=$abc$97718$new_n26807_ i0=mem1[75][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80213
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25853_ nq=$abc$97718$new_n26816_
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80215
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80217
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80219
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80221
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80223
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80225
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80227
.subckt mx2_x2 cmd=$abc$97718$new_n26816_ i0=mem1[76][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80229
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25735_ nq=$abc$97718$new_n26825_
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80231
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80233
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80235
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80237
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80239
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80241
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80243
.subckt mx2_x2 cmd=$abc$97718$new_n26825_ i0=mem1[77][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80245
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25587_ nq=$abc$97718$new_n26834_
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80247
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80249
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80251
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80253
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80255
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80257
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80259
.subckt mx2_x2 cmd=$abc$97718$new_n26834_ i0=mem1[78][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80261
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23712_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n26843_
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[8] i1=mem1[7][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80263
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[9] i1=mem1[7][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80265
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[10] i1=mem1[7][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80267
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[11] i1=mem1[7][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80269
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[12] i1=mem1[7][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80271
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[13] i1=mem1[7][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80273
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[14] i1=mem1[7][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80275
.subckt mx2_x2 cmd=$abc$97718$new_n26843_ i0=di[15] i1=mem1[7][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80277
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24684_ nq=$abc$97718$new_n26852_
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[8] i1=mem1[80][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80279
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[9] i1=mem1[80][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80281
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[10] i1=mem1[80][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80283
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[11] i1=mem1[80][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80285
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[12] i1=mem1[80][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80287
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[13] i1=mem1[80][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80289
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[14] i1=mem1[80][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80291
.subckt mx2_x2 cmd=$abc$97718$new_n26852_ i0=di[15] i1=mem1[80][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80293
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25725_ nq=$abc$97718$new_n26861_
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80295
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80297
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80299
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80301
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80303
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80305
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80307
.subckt mx2_x2 cmd=$abc$97718$new_n26861_ i0=mem1[81][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80309
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24265_ nq=$abc$97718$new_n26870_
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80311
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80313
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80315
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80317
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80319
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80321
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80323
.subckt mx2_x2 cmd=$abc$97718$new_n26870_ i0=mem1[82][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80325
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26012_ nq=$abc$97718$new_n26879_
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80327
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80329
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80331
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80333
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80335
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80337
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80339
.subckt mx2_x2 cmd=$abc$97718$new_n26879_ i0=mem1[83][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80341
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23887_ nq=$abc$97718$new_n26888_
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80343
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80345
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80347
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80349
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80351
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80353
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80355
.subckt mx2_x2 cmd=$abc$97718$new_n26888_ i0=mem1[84][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80357
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23867_ nq=$abc$97718$new_n26897_
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80359
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80361
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80363
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80365
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80367
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80369
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80371
.subckt mx2_x2 cmd=$abc$97718$new_n26897_ i0=mem1[85][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80373
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23877_ nq=$abc$97718$new_n26906_
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80375
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80377
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80379
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80381
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80383
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80385
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80387
.subckt mx2_x2 cmd=$abc$97718$new_n26906_ i0=mem1[86][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80389
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24231_ nq=$abc$97718$new_n26915_
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[8] i1=mem1[87][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80391
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[9] i1=mem1[87][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80393
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[10] i1=mem1[87][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80395
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[11] i1=mem1[87][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80397
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[12] i1=mem1[87][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80399
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[13] i1=mem1[87][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80401
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[14] i1=mem1[87][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80403
.subckt mx2_x2 cmd=$abc$97718$new_n26915_ i0=di[15] i1=mem1[87][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80405
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24221_ nq=$abc$97718$new_n26924_
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80407
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80409
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80411
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80413
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80415
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80417
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80419
.subckt mx2_x2 cmd=$abc$97718$new_n26924_ i0=mem1[88][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80421
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23699_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n26933_
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80423
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80425
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80427
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80429
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80431
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80433
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80435
.subckt mx2_x2 cmd=$abc$97718$new_n26933_ i0=mem1[8][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80437
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24202_ nq=$abc$97718$new_n26942_
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80439
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80441
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80443
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80445
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80447
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80449
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80451
.subckt mx2_x2 cmd=$abc$97718$new_n26942_ i0=mem1[90][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80453
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24172_ nq=$abc$97718$new_n26951_
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[8] i1=mem1[91][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80455
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[9] i1=mem1[91][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80457
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[10] i1=mem1[91][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80459
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[11] i1=mem1[91][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80461
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[12] i1=mem1[91][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80463
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[13] i1=mem1[91][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80465
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[14] i1=mem1[91][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80467
.subckt mx2_x2 cmd=$abc$97718$new_n26951_ i0=di[15] i1=mem1[91][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80469
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24192_ nq=$abc$97718$new_n26960_
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80471
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80473
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80475
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80477
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80479
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80481
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80483
.subckt mx2_x2 cmd=$abc$97718$new_n26960_ i0=mem1[92][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80485
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24162_ nq=$abc$97718$new_n26969_
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[8] i1=mem1[93][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80487
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[9] i1=mem1[93][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80489
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[10] i1=mem1[93][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80491
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[11] i1=mem1[93][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80493
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[12] i1=mem1[93][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80495
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[13] i1=mem1[93][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80497
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[14] i1=mem1[93][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80499
.subckt mx2_x2 cmd=$abc$97718$new_n26969_ i0=di[15] i1=mem1[93][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80501
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24152_ nq=$abc$97718$new_n26978_
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[8] i1=mem1[94][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80503
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[9] i1=mem1[94][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80505
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[10] i1=mem1[94][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80507
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[11] i1=mem1[94][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80509
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[12] i1=mem1[94][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80511
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[13] i1=mem1[94][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80513
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[14] i1=mem1[94][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80515
.subckt mx2_x2 cmd=$abc$97718$new_n26978_ i0=di[15] i1=mem1[94][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80517
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24182_ nq=$abc$97718$new_n26987_
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80519
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80521
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80523
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80525
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80527
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80529
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80531
.subckt mx2_x2 cmd=$abc$97718$new_n26987_ i0=mem1[95][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80533
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24142_ nq=$abc$97718$new_n26996_
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[8] i1=mem1[96][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80535
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[9] i1=mem1[96][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80537
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[10] i1=mem1[96][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80539
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[11] i1=mem1[96][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80541
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[12] i1=mem1[96][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80543
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[13] i1=mem1[96][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80545
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[14] i1=mem1[96][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80547
.subckt mx2_x2 cmd=$abc$97718$new_n26996_ i0=di[15] i1=mem1[96][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80549
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25892_ nq=$abc$97718$new_n27005_
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80551
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80553
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80555
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80557
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80559
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80561
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80563
.subckt mx2_x2 cmd=$abc$97718$new_n27005_ i0=mem1[97][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80565
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24132_ nq=$abc$97718$new_n27014_
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80567
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80569
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80571
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80573
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80575
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80577
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80579
.subckt mx2_x2 cmd=$abc$97718$new_n27014_ i0=mem1[98][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80581
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24083_ nq=$abc$97718$new_n27023_
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[8] i1=mem1[0][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80583
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[9] i1=mem1[0][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80585
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[10] i1=mem1[0][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80587
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[11] i1=mem1[0][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80589
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[12] i1=mem1[0][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80591
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[13] i1=mem1[0][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80593
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[14] i1=mem1[0][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80595
.subckt mx2_x2 cmd=$abc$97718$new_n27023_ i0=di[15] i1=mem1[0][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80597
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24073_ nq=$abc$97718$new_n27032_
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80599
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80601
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80603
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80605
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80607
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80609
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80611
.subckt mx2_x2 cmd=$abc$97718$new_n27032_ i0=mem1[100][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80613
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24063_ nq=$abc$97718$new_n27041_
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80615
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80617
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80619
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80621
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80623
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80625
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80627
.subckt mx2_x2 cmd=$abc$97718$new_n27041_ i0=mem1[101][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80629
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24053_ nq=$abc$97718$new_n27050_
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80631
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80633
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80635
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80637
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80639
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80641
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80643
.subckt mx2_x2 cmd=$abc$97718$new_n27050_ i0=mem1[102][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80645
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24043_ nq=$abc$97718$new_n27059_
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[8] i1=mem1[103][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80647
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[9] i1=mem1[103][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80649
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[10] i1=mem1[103][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80651
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[11] i1=mem1[103][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80653
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[12] i1=mem1[103][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80655
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[13] i1=mem1[103][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80657
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[14] i1=mem1[103][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80659
.subckt mx2_x2 cmd=$abc$97718$new_n27059_ i0=di[15] i1=mem1[103][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80661
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n26002_ nq=$abc$97718$new_n27068_
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80663
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80665
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80667
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80669
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80671
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80673
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80675
.subckt mx2_x2 cmd=$abc$97718$new_n27068_ i0=mem1[104][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80677
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25992_ nq=$abc$97718$new_n27077_
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80679
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80681
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80683
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80685
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80687
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80689
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80691
.subckt mx2_x2 cmd=$abc$97718$new_n27077_ i0=mem1[105][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80693
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25982_ nq=$abc$97718$new_n27086_
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80695
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80697
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80699
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80701
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80703
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80705
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80707
.subckt mx2_x2 cmd=$abc$97718$new_n27086_ i0=mem1[106][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80709
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25972_ nq=$abc$97718$new_n27095_
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[8] i1=mem1[107][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80711
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[9] i1=mem1[107][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80713
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[10] i1=mem1[107][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80715
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[11] i1=mem1[107][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80717
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[12] i1=mem1[107][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80719
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[13] i1=mem1[107][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80721
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[14] i1=mem1[107][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80723
.subckt mx2_x2 cmd=$abc$97718$new_n27095_ i0=di[15] i1=mem1[107][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80725
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25962_ nq=$abc$97718$new_n27104_
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80727
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80729
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80731
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80733
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80735
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80737
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80739
.subckt mx2_x2 cmd=$abc$97718$new_n27104_ i0=mem1[108][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80741
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25952_ nq=$abc$97718$new_n27113_
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[8] i1=mem1[10][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80743
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[9] i1=mem1[10][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80745
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[10] i1=mem1[10][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80747
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[11] i1=mem1[10][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80749
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[12] i1=mem1[10][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80751
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[13] i1=mem1[10][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80753
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[14] i1=mem1[10][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80755
.subckt mx2_x2 cmd=$abc$97718$new_n27113_ i0=di[15] i1=mem1[10][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80757
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24024_ nq=$abc$97718$new_n27122_
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[8] i1=mem1[110][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80759
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[9] i1=mem1[110][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80761
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[10] i1=mem1[110][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80763
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[11] i1=mem1[110][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80765
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[12] i1=mem1[110][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80767
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[13] i1=mem1[110][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80769
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[14] i1=mem1[110][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80771
.subckt mx2_x2 cmd=$abc$97718$new_n27122_ i0=di[15] i1=mem1[110][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80773
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24014_ nq=$abc$97718$new_n27131_
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80775
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80777
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80779
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80781
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80783
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80785
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80787
.subckt mx2_x2 cmd=$abc$97718$new_n27131_ i0=mem1[111][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80789
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n27140_
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[8] i1=mem1[112][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80791
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[9] i1=mem1[112][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80793
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[10] i1=mem1[112][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80795
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[11] i1=mem1[112][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80797
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[12] i1=mem1[112][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80799
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[13] i1=mem1[112][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80801
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[14] i1=mem1[112][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80803
.subckt mx2_x2 cmd=$abc$97718$new_n27140_ i0=di[15] i1=mem1[112][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80805
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23981_ nq=$abc$97718$new_n27149_
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80807
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80809
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80811
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80813
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80815
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80817
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80819
.subckt mx2_x2 cmd=$abc$97718$new_n27149_ i0=mem1[113][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80821
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23971_ nq=$abc$97718$new_n27158_
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80823
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80825
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80827
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80829
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80831
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80833
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80835
.subckt mx2_x2 cmd=$abc$97718$new_n27158_ i0=mem1[114][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80837
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23941_ nq=$abc$97718$new_n27167_
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[8] i1=mem1[115][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80839
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[9] i1=mem1[115][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80841
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[10] i1=mem1[115][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80843
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[11] i1=mem1[115][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80845
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[12] i1=mem1[115][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80847
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[13] i1=mem1[115][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80849
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[14] i1=mem1[115][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80851
.subckt mx2_x2 cmd=$abc$97718$new_n27167_ i0=di[15] i1=mem1[115][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80853
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23961_ nq=$abc$97718$new_n27176_
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80855
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80857
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80859
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80861
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80863
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80865
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80867
.subckt mx2_x2 cmd=$abc$97718$new_n27176_ i0=mem1[116][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80869
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23845_ nq=$abc$97718$new_n27185_
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[8] i1=mem1[117][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80871
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[9] i1=mem1[117][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80873
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[10] i1=mem1[117][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80875
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[11] i1=mem1[117][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80877
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[12] i1=mem1[117][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80879
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[13] i1=mem1[117][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80881
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[14] i1=mem1[117][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80883
.subckt mx2_x2 cmd=$abc$97718$new_n27185_ i0=di[15] i1=mem1[117][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80885
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23855_ nq=$abc$97718$new_n27194_
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[8] i1=mem1[118][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80887
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[9] i1=mem1[118][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80889
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[10] i1=mem1[118][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80891
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[11] i1=mem1[118][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80893
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[12] i1=mem1[118][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80895
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[13] i1=mem1[118][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80897
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[14] i1=mem1[118][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80899
.subckt mx2_x2 cmd=$abc$97718$new_n27194_ i0=di[15] i1=mem1[118][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80901
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23608_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n27203_
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[8] i1=mem1[11][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80903
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[9] i1=mem1[11][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80905
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[10] i1=mem1[11][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80907
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[11] i1=mem1[11][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80909
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[12] i1=mem1[11][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80911
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[13] i1=mem1[11][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80913
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[14] i1=mem1[11][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80915
.subckt mx2_x2 cmd=$abc$97718$new_n27203_ i0=di[15] i1=mem1[11][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80917
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23820_ nq=$abc$97718$new_n27212_
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80919
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80921
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80923
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80925
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80927
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80929
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80931
.subckt mx2_x2 cmd=$abc$97718$new_n27212_ i0=mem1[120][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80933
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23810_ nq=$abc$97718$new_n27221_
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[8] i1=mem1[121][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80935
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[9] i1=mem1[121][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80937
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[10] i1=mem1[121][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80939
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[11] i1=mem1[121][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80941
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[12] i1=mem1[121][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80943
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[13] i1=mem1[121][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80945
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[14] i1=mem1[121][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80947
.subckt mx2_x2 cmd=$abc$97718$new_n27221_ i0=di[15] i1=mem1[121][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80949
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23646_ nq=$abc$97718$new_n27230_
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[8] i1=mem1[122][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80951
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[9] i1=mem1[122][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80953
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[10] i1=mem1[122][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80955
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[11] i1=mem1[122][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80957
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[12] i1=mem1[122][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80959
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[13] i1=mem1[122][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80961
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[14] i1=mem1[122][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80963
.subckt mx2_x2 cmd=$abc$97718$new_n27230_ i0=di[15] i1=mem1[122][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80965
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23610_ nq=$abc$97718$new_n27239_
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[8] i1=mem1[123][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80967
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[9] i1=mem1[123][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80969
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[10] i1=mem1[123][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80971
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[11] i1=mem1[123][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80973
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[12] i1=mem1[123][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80975
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[13] i1=mem1[123][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80977
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[14] i1=mem1[123][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80979
.subckt mx2_x2 cmd=$abc$97718$new_n27239_ i0=di[15] i1=mem1[123][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80981
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23574_ nq=$abc$97718$new_n27248_
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[8] i1=mem1[124][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80983
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[9] i1=mem1[124][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80985
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[10] i1=mem1[124][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80987
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[11] i1=mem1[124][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80989
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[12] i1=mem1[124][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80991
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[13] i1=mem1[124][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80993
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[14] i1=mem1[124][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80995
.subckt mx2_x2 cmd=$abc$97718$new_n27248_ i0=di[15] i1=mem1[124][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80997
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23770_ nq=$abc$97718$new_n27257_
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[8] i1=mem1[125][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$80999
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[9] i1=mem1[125][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81001
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[10] i1=mem1[125][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81003
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[11] i1=mem1[125][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81005
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[12] i1=mem1[125][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81007
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[13] i1=mem1[125][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81009
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[14] i1=mem1[125][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81011
.subckt mx2_x2 cmd=$abc$97718$new_n27257_ i0=di[15] i1=mem1[125][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81013
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23736_ nq=$abc$97718$new_n27266_
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[8] i1=mem1[126][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81015
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[9] i1=mem1[126][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81017
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[10] i1=mem1[126][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81019
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[11] i1=mem1[126][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81021
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[12] i1=mem1[126][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81023
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[13] i1=mem1[126][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81025
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[14] i1=mem1[126][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81027
.subckt mx2_x2 cmd=$abc$97718$new_n27266_ i0=di[15] i1=mem1[126][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81029
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n27275_
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[8] i1=mem1[127][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81031
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[9] i1=mem1[127][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81033
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[10] i1=mem1[127][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81035
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[11] i1=mem1[127][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81037
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[12] i1=mem1[127][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81039
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[13] i1=mem1[127][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81041
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[14] i1=mem1[127][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81043
.subckt mx2_x2 cmd=$abc$97718$new_n27275_ i0=di[15] i1=mem1[127][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81045
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n27284_
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81047
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81049
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81051
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81053
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81055
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81057
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81059
.subckt mx2_x2 cmd=$abc$97718$new_n27284_ i0=mem1[128][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81061
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23572_ nq=$abc$97718$new_n27293_
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[8] i1=mem1[12][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81063
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[9] i1=mem1[12][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81065
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[10] i1=mem1[12][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81067
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[11] i1=mem1[12][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81069
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[12] i1=mem1[12][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81071
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[13] i1=mem1[12][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81073
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[14] i1=mem1[12][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81075
.subckt mx2_x2 cmd=$abc$97718$new_n27293_ i0=di[15] i1=mem1[12][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81077
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23556_ nq=$abc$97718$new_n27302_
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81079
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81081
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81083
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81085
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81087
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81089
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81091
.subckt mx2_x2 cmd=$abc$97718$new_n27302_ i0=mem1[130][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81093
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23544_ nq=$abc$97718$new_n27311_
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81095
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81097
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81099
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81101
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81103
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81105
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81107
.subckt mx2_x2 cmd=$abc$97718$new_n27311_ i0=mem1[131][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81109
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23760_ nq=$abc$97718$new_n27320_
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81111
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81113
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81115
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81117
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81119
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81121
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81123
.subckt mx2_x2 cmd=$abc$97718$new_n27320_ i0=mem1[132][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81125
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23748_ nq=$abc$97718$new_n27329_
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81127
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81129
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81131
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81133
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81135
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81137
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81139
.subckt mx2_x2 cmd=$abc$97718$new_n27329_ i0=mem1[133][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81141
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23726_ nq=$abc$97718$new_n27338_
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81143
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81145
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81147
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81149
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81151
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81153
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81155
.subckt mx2_x2 cmd=$abc$97718$new_n27338_ i0=mem1[134][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81157
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23714_ nq=$abc$97718$new_n27347_
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81159
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81161
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81163
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81165
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81167
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81169
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81171
.subckt mx2_x2 cmd=$abc$97718$new_n27347_ i0=mem1[135][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81173
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23700_ nq=$abc$97718$new_n27356_
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81175
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81177
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81179
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81181
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81183
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81185
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81187
.subckt mx2_x2 cmd=$abc$97718$new_n27356_ i0=mem1[136][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81189
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23688_ nq=$abc$97718$new_n27365_
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81191
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81193
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81195
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81197
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81199
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81201
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81203
.subckt mx2_x2 cmd=$abc$97718$new_n27365_ i0=mem1[137][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81205
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23676_ nq=$abc$97718$new_n27374_
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81207
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81209
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81211
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81213
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81215
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81217
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81219
.subckt mx2_x2 cmd=$abc$97718$new_n27374_ i0=mem1[138][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81221
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23622_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n27383_
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[8] i1=mem1[13][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81223
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[9] i1=mem1[13][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81225
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[10] i1=mem1[13][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81227
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[11] i1=mem1[13][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81229
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[12] i1=mem1[13][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81231
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[13] i1=mem1[13][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81233
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[14] i1=mem1[13][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81235
.subckt mx2_x2 cmd=$abc$97718$new_n27383_ i0=di[15] i1=mem1[13][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81237
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23634_ nq=$abc$97718$new_n27392_
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81239
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81241
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81243
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81245
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81247
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81249
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81251
.subckt mx2_x2 cmd=$abc$97718$new_n27392_ i0=mem1[140][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81253
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23624_ nq=$abc$97718$new_n27401_
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81255
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81257
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81259
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81261
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81263
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81265
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81267
.subckt mx2_x2 cmd=$abc$97718$new_n27401_ i0=mem1[141][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81269
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25784_ nq=$abc$97718$new_n27410_
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81271
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81273
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81275
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81277
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81279
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81281
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81283
.subckt mx2_x2 cmd=$abc$97718$new_n27410_ i0=mem1[142][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81285
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n27419_
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81287
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81289
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81291
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81293
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81295
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81297
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81299
.subckt mx2_x2 cmd=$abc$97718$new_n27419_ i0=mem1[143][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81301
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24751_ nq=$abc$97718$new_n27428_
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[8] i1=mem1[144][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81303
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[9] i1=mem1[144][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81305
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[10] i1=mem1[144][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81307
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[11] i1=mem1[144][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81309
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[12] i1=mem1[144][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81311
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[13] i1=mem1[144][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81313
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[14] i1=mem1[144][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81315
.subckt mx2_x2 cmd=$abc$97718$new_n27428_ i0=di[15] i1=mem1[144][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81317
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24843_ nq=$abc$97718$new_n27437_
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81319
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81321
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81323
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81325
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81327
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81329
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81331
.subckt mx2_x2 cmd=$abc$97718$new_n27437_ i0=mem1[145][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81333
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25765_ nq=$abc$97718$new_n27446_
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81335
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81337
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81339
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81341
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81343
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81345
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81347
.subckt mx2_x2 cmd=$abc$97718$new_n27446_ i0=mem1[146][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81349
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25013_ nq=$abc$97718$new_n27455_
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81351
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81353
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81355
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81357
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81359
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81361
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81363
.subckt mx2_x2 cmd=$abc$97718$new_n27455_ i0=mem1[147][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81365
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25153_ nq=$abc$97718$new_n27464_
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81367
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81369
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81371
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81373
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81375
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81377
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81379
.subckt mx2_x2 cmd=$abc$97718$new_n27464_ i0=mem1[148][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81381
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n27473_
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[8] i1=mem1[14][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81383
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[9] i1=mem1[14][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81385
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[10] i1=mem1[14][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81387
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[11] i1=mem1[14][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81389
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[12] i1=mem1[14][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81391
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[13] i1=mem1[14][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81393
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[14] i1=mem1[14][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81395
.subckt mx2_x2 cmd=$abc$97718$new_n27473_ i0=di[15] i1=mem1[14][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81397
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25337_ nq=$abc$97718$new_n27482_
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81399
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81401
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81403
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81405
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81407
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81409
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81411
.subckt mx2_x2 cmd=$abc$97718$new_n27482_ i0=mem1[150][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81413
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25755_ nq=$abc$97718$new_n27491_
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[8] i1=mem1[151][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81415
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[9] i1=mem1[151][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81417
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[10] i1=mem1[151][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81419
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[11] i1=mem1[151][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81421
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[12] i1=mem1[151][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81423
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[13] i1=mem1[151][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81425
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[14] i1=mem1[151][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81427
.subckt mx2_x2 cmd=$abc$97718$new_n27491_ i0=di[15] i1=mem1[151][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81429
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25433_ nq=$abc$97718$new_n27500_
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81431
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81433
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81435
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81437
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81439
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81441
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81443
.subckt mx2_x2 cmd=$abc$97718$new_n27500_ i0=mem1[152][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81445
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25480_ nq=$abc$97718$new_n27509_
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81447
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81449
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81451
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81453
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81455
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81457
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81459
.subckt mx2_x2 cmd=$abc$97718$new_n27509_ i0=mem1[153][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81461
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25705_ nq=$abc$97718$new_n27518_
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81463
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81465
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81467
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81469
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81471
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81473
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81475
.subckt mx2_x2 cmd=$abc$97718$new_n27518_ i0=mem1[154][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81477
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24285_ nq=$abc$97718$new_n27527_
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[8] i1=mem1[155][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81479
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[9] i1=mem1[155][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81481
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[10] i1=mem1[155][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81483
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[11] i1=mem1[155][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81485
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[12] i1=mem1[155][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81487
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[13] i1=mem1[155][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81489
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[14] i1=mem1[155][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81491
.subckt mx2_x2 cmd=$abc$97718$new_n27527_ i0=di[15] i1=mem1[155][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81493
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25745_ nq=$abc$97718$new_n27536_
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81495
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81497
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81499
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81501
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81503
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81505
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81507
.subckt mx2_x2 cmd=$abc$97718$new_n27536_ i0=mem1[156][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81509
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24422_ nq=$abc$97718$new_n27545_
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[8] i1=mem1[157][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81511
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[9] i1=mem1[157][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81513
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[10] i1=mem1[157][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81515
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[11] i1=mem1[157][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81517
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[12] i1=mem1[157][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81519
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[13] i1=mem1[157][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81521
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[14] i1=mem1[157][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81523
.subckt mx2_x2 cmd=$abc$97718$new_n27545_ i0=di[15] i1=mem1[157][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81525
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24461_ nq=$abc$97718$new_n27554_
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[8] i1=mem1[158][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81527
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[9] i1=mem1[158][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81529
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[10] i1=mem1[158][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81531
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[11] i1=mem1[158][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81533
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[12] i1=mem1[158][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81535
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[13] i1=mem1[158][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81537
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[14] i1=mem1[158][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81539
.subckt mx2_x2 cmd=$abc$97718$new_n27554_ i0=di[15] i1=mem1[158][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81541
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24542_ nq=$abc$97718$new_n27563_
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81543
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81545
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81547
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81549
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81551
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81553
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81555
.subckt mx2_x2 cmd=$abc$97718$new_n27563_ i0=mem1[15][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81557
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24594_ nq=$abc$97718$new_n27572_
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[8] i1=mem1[160][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81559
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[9] i1=mem1[160][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81561
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[10] i1=mem1[160][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81563
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[11] i1=mem1[160][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81565
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[12] i1=mem1[160][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81567
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[13] i1=mem1[160][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81569
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[14] i1=mem1[160][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81571
.subckt mx2_x2 cmd=$abc$97718$new_n27572_ i0=di[15] i1=mem1[160][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81573
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25873_ nq=$abc$97718$new_n27581_
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81575
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81577
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81579
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81581
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81583
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81585
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81587
.subckt mx2_x2 cmd=$abc$97718$new_n27581_ i0=mem1[161][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81589
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24714_ nq=$abc$97718$new_n27590_
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81591
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81593
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81595
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81597
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81599
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81601
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81603
.subckt mx2_x2 cmd=$abc$97718$new_n27590_ i0=mem1[162][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81605
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25863_ nq=$abc$97718$new_n27599_
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81607
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81609
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81611
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81613
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81615
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81617
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81619
.subckt mx2_x2 cmd=$abc$97718$new_n27599_ i0=mem1[163][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81621
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24913_ nq=$abc$97718$new_n27608_
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81623
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81625
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81627
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81629
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81631
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81633
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81635
.subckt mx2_x2 cmd=$abc$97718$new_n27608_ i0=mem1[164][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81637
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25033_ nq=$abc$97718$new_n27617_
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81639
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81641
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81643
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81645
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81647
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81649
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81651
.subckt mx2_x2 cmd=$abc$97718$new_n27617_ i0=mem1[165][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81653
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25143_ nq=$abc$97718$new_n27626_
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81655
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81657
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81659
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81661
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81663
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81665
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81667
.subckt mx2_x2 cmd=$abc$97718$new_n27626_ i0=mem1[166][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81669
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25280_ nq=$abc$97718$new_n27635_
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[8] i1=mem1[167][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81671
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[9] i1=mem1[167][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81673
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[10] i1=mem1[167][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81675
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[11] i1=mem1[167][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81677
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[12] i1=mem1[167][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81679
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[13] i1=mem1[167][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81681
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[14] i1=mem1[167][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81683
.subckt mx2_x2 cmd=$abc$97718$new_n27635_ i0=di[15] i1=mem1[167][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81685
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25385_ nq=$abc$97718$new_n27644_
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81687
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81689
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81691
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81693
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81695
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81697
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81699
.subckt mx2_x2 cmd=$abc$97718$new_n27644_ i0=mem1[168][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81701
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n27653_
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81703
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81705
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81707
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81709
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81711
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81713
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81715
.subckt mx2_x2 cmd=$abc$97718$new_n27653_ i0=mem1[16][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81717
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25558_ nq=$abc$97718$new_n27662_
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81719
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81721
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81723
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81725
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81727
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81729
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81731
.subckt mx2_x2 cmd=$abc$97718$new_n27662_ i0=mem1[170][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81733
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25814_ nq=$abc$97718$new_n27671_
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[8] i1=mem1[171][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81735
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[9] i1=mem1[171][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81737
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[10] i1=mem1[171][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81739
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[11] i1=mem1[171][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81741
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[12] i1=mem1[171][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81743
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[13] i1=mem1[171][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81745
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[14] i1=mem1[171][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81747
.subckt mx2_x2 cmd=$abc$97718$new_n27671_ i0=di[15] i1=mem1[171][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81749
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25617_ nq=$abc$97718$new_n27680_
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81751
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81753
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81755
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81757
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81759
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81761
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81763
.subckt mx2_x2 cmd=$abc$97718$new_n27680_ i0=mem1[172][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81765
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25804_ nq=$abc$97718$new_n27689_
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[8] i1=mem1[173][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81767
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[9] i1=mem1[173][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81769
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[10] i1=mem1[173][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81771
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[11] i1=mem1[173][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81773
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[12] i1=mem1[173][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81775
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[13] i1=mem1[173][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81777
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[14] i1=mem1[173][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81779
.subckt mx2_x2 cmd=$abc$97718$new_n27689_ i0=di[15] i1=mem1[173][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81781
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25794_ nq=$abc$97718$new_n27698_
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[8] i1=mem1[174][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81783
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[9] i1=mem1[174][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81785
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[10] i1=mem1[174][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81787
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[11] i1=mem1[174][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81789
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[12] i1=mem1[174][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81791
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[13] i1=mem1[174][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81793
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[14] i1=mem1[174][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81795
.subckt mx2_x2 cmd=$abc$97718$new_n27698_ i0=di[15] i1=mem1[174][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81797
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25843_ nq=$abc$97718$new_n27707_
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81799
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81801
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81803
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81805
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81807
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81809
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81811
.subckt mx2_x2 cmd=$abc$97718$new_n27707_ i0=mem1[175][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81813
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24771_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n27716_
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[8] i1=mem1[176][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81815
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[9] i1=mem1[176][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81817
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[10] i1=mem1[176][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81819
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[11] i1=mem1[176][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81821
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[12] i1=mem1[176][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81823
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[13] i1=mem1[176][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81825
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[14] i1=mem1[176][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81827
.subckt mx2_x2 cmd=$abc$97718$new_n27716_ i0=di[15] i1=mem1[176][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81829
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24773_ nq=$abc$97718$new_n27725_
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81831
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81833
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81835
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81837
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81839
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81841
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81843
.subckt mx2_x2 cmd=$abc$97718$new_n27725_ i0=mem1[177][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81845
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24793_ nq=$abc$97718$new_n27734_
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81847
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81849
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81851
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81853
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81855
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81857
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81859
.subckt mx2_x2 cmd=$abc$97718$new_n27734_ i0=mem1[178][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81861
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24833_ nq=$abc$97718$new_n27743_
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81863
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81865
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81867
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81869
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81871
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81873
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81875
.subckt mx2_x2 cmd=$abc$97718$new_n27743_ i0=mem1[17][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81877
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24863_ nq=$abc$97718$new_n27752_
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81879
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81881
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81883
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81885
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81887
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81889
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81891
.subckt mx2_x2 cmd=$abc$97718$new_n27752_ i0=mem1[180][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81893
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24903_ nq=$abc$97718$new_n27761_
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[8] i1=mem1[181][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81895
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[9] i1=mem1[181][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81897
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[10] i1=mem1[181][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81899
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[11] i1=mem1[181][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81901
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[12] i1=mem1[181][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81903
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[13] i1=mem1[181][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81905
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[14] i1=mem1[181][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81907
.subckt mx2_x2 cmd=$abc$97718$new_n27761_ i0=di[15] i1=mem1[181][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81909
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24953_ nq=$abc$97718$new_n27770_
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[8] i1=mem1[182][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81911
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[9] i1=mem1[182][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81913
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[10] i1=mem1[182][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81915
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[11] i1=mem1[182][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81917
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[12] i1=mem1[182][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81919
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[13] i1=mem1[182][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81921
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[14] i1=mem1[182][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81923
.subckt mx2_x2 cmd=$abc$97718$new_n27770_ i0=di[15] i1=mem1[182][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81925
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24993_ nq=$abc$97718$new_n27779_
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[8] i1=mem1[183][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81927
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[9] i1=mem1[183][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81929
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[10] i1=mem1[183][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81931
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[11] i1=mem1[183][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81933
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[12] i1=mem1[183][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81935
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[13] i1=mem1[183][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81937
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[14] i1=mem1[183][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81939
.subckt mx2_x2 cmd=$abc$97718$new_n27779_ i0=di[15] i1=mem1[183][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81941
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25043_ nq=$abc$97718$new_n27788_
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81943
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81945
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81947
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81949
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81951
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81953
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81955
.subckt mx2_x2 cmd=$abc$97718$new_n27788_ i0=mem1[184][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81957
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25093_ nq=$abc$97718$new_n27797_
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[8] i1=mem1[185][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81959
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[9] i1=mem1[185][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81961
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[10] i1=mem1[185][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81963
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[11] i1=mem1[185][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81965
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[12] i1=mem1[185][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81967
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[13] i1=mem1[185][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81969
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[14] i1=mem1[185][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81971
.subckt mx2_x2 cmd=$abc$97718$new_n27797_ i0=di[15] i1=mem1[185][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81973
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25123_ nq=$abc$97718$new_n27806_
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[8] i1=mem1[186][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81975
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[9] i1=mem1[186][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81977
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[10] i1=mem1[186][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81979
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[11] i1=mem1[186][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81981
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[12] i1=mem1[186][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81983
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[13] i1=mem1[186][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81985
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[14] i1=mem1[186][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81987
.subckt mx2_x2 cmd=$abc$97718$new_n27806_ i0=di[15] i1=mem1[186][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81989
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25173_ nq=$abc$97718$new_n27815_
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[8] i1=mem1[187][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81991
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[9] i1=mem1[187][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81993
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[10] i1=mem1[187][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81995
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[11] i1=mem1[187][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81997
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[12] i1=mem1[187][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$81999
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[13] i1=mem1[187][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82001
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[14] i1=mem1[187][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82003
.subckt mx2_x2 cmd=$abc$97718$new_n27815_ i0=di[15] i1=mem1[187][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82005
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25212_ nq=$abc$97718$new_n27824_
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[8] i1=mem1[188][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82007
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[9] i1=mem1[188][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82009
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[10] i1=mem1[188][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82011
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[11] i1=mem1[188][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82013
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[12] i1=mem1[188][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82015
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[13] i1=mem1[188][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82017
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[14] i1=mem1[188][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82019
.subckt mx2_x2 cmd=$abc$97718$new_n27824_ i0=di[15] i1=mem1[188][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82021
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25251_ nq=$abc$97718$new_n27833_
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82023
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82025
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82027
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82029
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82031
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82033
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82035
.subckt mx2_x2 cmd=$abc$97718$new_n27833_ i0=mem1[18][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82037
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25299_ nq=$abc$97718$new_n27842_
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[8] i1=mem1[190][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82039
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[9] i1=mem1[190][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82041
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[10] i1=mem1[190][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82043
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[11] i1=mem1[190][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82045
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[12] i1=mem1[190][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82047
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[13] i1=mem1[190][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82049
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[14] i1=mem1[190][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82051
.subckt mx2_x2 cmd=$abc$97718$new_n27842_ i0=di[15] i1=mem1[190][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82053
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24771_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n27851_
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[8] i1=mem1[191][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82055
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[9] i1=mem1[191][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82057
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[10] i1=mem1[191][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82059
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[11] i1=mem1[191][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82061
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[12] i1=mem1[191][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82063
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[13] i1=mem1[191][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82065
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[14] i1=mem1[191][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82067
.subckt mx2_x2 cmd=$abc$97718$new_n27851_ i0=di[15] i1=mem1[191][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82069
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24241_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n27860_
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[8] i1=mem1[192][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82071
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[9] i1=mem1[192][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82073
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[10] i1=mem1[192][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82075
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[11] i1=mem1[192][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82077
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[12] i1=mem1[192][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82079
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[13] i1=mem1[192][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82081
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[14] i1=mem1[192][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82083
.subckt mx2_x2 cmd=$abc$97718$new_n27860_ i0=di[15] i1=mem1[192][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82085
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25404_ nq=$abc$97718$new_n27869_
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82087
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82089
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82091
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82093
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82095
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82097
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82099
.subckt mx2_x2 cmd=$abc$97718$new_n27869_ i0=mem1[193][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82101
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25443_ nq=$abc$97718$new_n27878_
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82103
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82105
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82107
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82109
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82111
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82113
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82115
.subckt mx2_x2 cmd=$abc$97718$new_n27878_ i0=mem1[194][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82117
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n27887_
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82119
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82121
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82123
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82125
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82127
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82129
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82131
.subckt mx2_x2 cmd=$abc$97718$new_n27887_ i0=mem1[195][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82133
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25509_ nq=$abc$97718$new_n27896_
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82135
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82137
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82139
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82141
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82143
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82145
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82147
.subckt mx2_x2 cmd=$abc$97718$new_n27896_ i0=mem1[196][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82149
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25656_ nq=$abc$97718$new_n27905_
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82151
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82153
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82155
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82157
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82159
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82161
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82163
.subckt mx2_x2 cmd=$abc$97718$new_n27905_ i0=mem1[197][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82165
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25666_ nq=$abc$97718$new_n27914_
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82167
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82169
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82171
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82173
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82175
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82177
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82179
.subckt mx2_x2 cmd=$abc$97718$new_n27914_ i0=mem1[198][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82181
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n23920_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n27923_
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82183
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82185
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82187
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82189
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82191
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82193
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82195
.subckt mx2_x2 cmd=$abc$97718$new_n27923_ i0=mem1[1][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82197
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25695_ nq=$abc$97718$new_n27932_
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82199
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82201
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82203
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82205
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82207
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82209
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82211
.subckt mx2_x2 cmd=$abc$97718$new_n27932_ i0=mem1[200][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82213
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24243_ nq=$abc$97718$new_n27941_
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82215
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82217
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82219
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82221
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82223
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82225
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82227
.subckt mx2_x2 cmd=$abc$97718$new_n27941_ i0=mem1[201][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82229
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24275_ nq=$abc$97718$new_n27950_
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82231
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82233
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82235
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82237
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82239
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82241
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82243
.subckt mx2_x2 cmd=$abc$97718$new_n27950_ i0=mem1[202][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82245
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24305_ nq=$abc$97718$new_n27959_
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[8] i1=mem1[203][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82247
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[9] i1=mem1[203][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82249
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[10] i1=mem1[203][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82251
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[11] i1=mem1[203][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82253
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[12] i1=mem1[203][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82255
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[13] i1=mem1[203][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82257
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[14] i1=mem1[203][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82259
.subckt mx2_x2 cmd=$abc$97718$new_n27959_ i0=di[15] i1=mem1[203][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82261
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n27968_
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82263
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82265
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82267
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82269
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82271
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82273
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82275
.subckt mx2_x2 cmd=$abc$97718$new_n27968_ i0=mem1[204][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82277
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24344_ nq=$abc$97718$new_n27977_
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[8] i1=mem1[205][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82279
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[9] i1=mem1[205][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82281
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[10] i1=mem1[205][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82283
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[11] i1=mem1[205][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82285
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[12] i1=mem1[205][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82287
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[13] i1=mem1[205][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82289
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[14] i1=mem1[205][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82291
.subckt mx2_x2 cmd=$abc$97718$new_n27977_ i0=di[15] i1=mem1[205][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82293
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24363_ nq=$abc$97718$new_n27986_
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[8] i1=mem1[206][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82295
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[9] i1=mem1[206][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82297
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[10] i1=mem1[206][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82299
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[11] i1=mem1[206][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82301
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[12] i1=mem1[206][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82303
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[13] i1=mem1[206][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82305
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[14] i1=mem1[206][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82307
.subckt mx2_x2 cmd=$abc$97718$new_n27986_ i0=di[15] i1=mem1[206][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82309
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n27995_
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82311
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82313
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82315
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82317
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82319
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82321
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82323
.subckt mx2_x2 cmd=$abc$97718$new_n27995_ i0=mem1[207][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82325
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24392_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n28004_
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[8] i1=mem1[208][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82327
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[9] i1=mem1[208][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82329
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[10] i1=mem1[208][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82331
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[11] i1=mem1[208][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82333
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[12] i1=mem1[208][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82335
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[13] i1=mem1[208][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82337
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[14] i1=mem1[208][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82339
.subckt mx2_x2 cmd=$abc$97718$new_n28004_ i0=di[15] i1=mem1[208][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82341
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24403_ nq=$abc$97718$new_n28013_
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82343
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82345
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82347
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82349
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82351
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82353
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82355
.subckt mx2_x2 cmd=$abc$97718$new_n28013_ i0=mem1[20][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82357
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24432_ nq=$abc$97718$new_n28022_
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82359
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82361
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82363
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82365
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82367
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82369
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82371
.subckt mx2_x2 cmd=$abc$97718$new_n28022_ i0=mem1[210][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82373
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24482_ nq=$abc$97718$new_n28031_
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[8] i1=mem1[211][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82375
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[9] i1=mem1[211][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82377
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[10] i1=mem1[211][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82379
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[11] i1=mem1[211][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82381
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[12] i1=mem1[211][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82383
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[13] i1=mem1[211][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82385
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[14] i1=mem1[211][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82387
.subckt mx2_x2 cmd=$abc$97718$new_n28031_ i0=di[15] i1=mem1[211][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82389
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24492_ nq=$abc$97718$new_n28040_
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82391
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82393
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82395
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82397
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82399
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82401
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82403
.subckt mx2_x2 cmd=$abc$97718$new_n28040_ i0=mem1[212][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82405
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24502_ nq=$abc$97718$new_n28049_
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[8] i1=mem1[213][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82407
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[9] i1=mem1[213][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82409
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[10] i1=mem1[213][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82411
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[11] i1=mem1[213][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82413
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[12] i1=mem1[213][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82415
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[13] i1=mem1[213][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82417
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[14] i1=mem1[213][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82419
.subckt mx2_x2 cmd=$abc$97718$new_n28049_ i0=di[15] i1=mem1[213][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82421
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24532_ nq=$abc$97718$new_n28058_
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[8] i1=mem1[214][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82423
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[9] i1=mem1[214][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82425
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[10] i1=mem1[214][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82427
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[11] i1=mem1[214][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82429
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[12] i1=mem1[214][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82431
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[13] i1=mem1[214][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82433
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[14] i1=mem1[214][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82435
.subckt mx2_x2 cmd=$abc$97718$new_n28058_ i0=di[15] i1=mem1[214][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82437
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24562_ nq=$abc$97718$new_n28067_
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[8] i1=mem1[215][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82439
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[9] i1=mem1[215][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82441
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[10] i1=mem1[215][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82443
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[11] i1=mem1[215][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82445
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[12] i1=mem1[215][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82447
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[13] i1=mem1[215][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82449
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[14] i1=mem1[215][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82451
.subckt mx2_x2 cmd=$abc$97718$new_n28067_ i0=di[15] i1=mem1[215][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82453
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24582_ nq=$abc$97718$new_n28076_
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82455
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82457
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82459
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82461
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82463
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82465
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82467
.subckt mx2_x2 cmd=$abc$97718$new_n28076_ i0=mem1[216][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82469
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24614_ nq=$abc$97718$new_n28085_
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[8] i1=mem1[217][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82471
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[9] i1=mem1[217][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82473
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[10] i1=mem1[217][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82475
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[11] i1=mem1[217][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82477
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[12] i1=mem1[217][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82479
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[13] i1=mem1[217][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82481
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[14] i1=mem1[217][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82483
.subckt mx2_x2 cmd=$abc$97718$new_n28085_ i0=di[15] i1=mem1[217][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82485
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24624_ nq=$abc$97718$new_n28094_
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[8] i1=mem1[218][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82487
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[9] i1=mem1[218][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82489
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[10] i1=mem1[218][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82491
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[11] i1=mem1[218][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82493
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[12] i1=mem1[218][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82495
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[13] i1=mem1[218][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82497
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[14] i1=mem1[218][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82499
.subckt mx2_x2 cmd=$abc$97718$new_n28094_ i0=di[15] i1=mem1[218][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82501
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24644_ nq=$abc$97718$new_n28103_
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82503
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82505
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82507
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82509
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82511
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82513
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82515
.subckt mx2_x2 cmd=$abc$97718$new_n28103_ i0=mem1[21][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82517
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24654_ nq=$abc$97718$new_n28112_
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[8] i1=mem1[220][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82519
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[9] i1=mem1[220][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82521
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[10] i1=mem1[220][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82523
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[11] i1=mem1[220][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82525
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[12] i1=mem1[220][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82527
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[13] i1=mem1[220][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82529
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[14] i1=mem1[220][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82531
.subckt mx2_x2 cmd=$abc$97718$new_n28112_ i0=di[15] i1=mem1[220][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82533
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24674_ nq=$abc$97718$new_n28121_
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[8] i1=mem1[221][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82535
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[9] i1=mem1[221][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82537
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[10] i1=mem1[221][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82539
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[11] i1=mem1[221][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82541
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[12] i1=mem1[221][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82543
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[13] i1=mem1[221][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82545
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[14] i1=mem1[221][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82547
.subckt mx2_x2 cmd=$abc$97718$new_n28121_ i0=di[15] i1=mem1[221][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82549
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24694_ nq=$abc$97718$new_n28130_
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[8] i1=mem1[222][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82551
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[9] i1=mem1[222][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82553
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[10] i1=mem1[222][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82555
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[11] i1=mem1[222][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82557
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[12] i1=mem1[222][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82559
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[13] i1=mem1[222][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82561
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[14] i1=mem1[222][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82563
.subckt mx2_x2 cmd=$abc$97718$new_n28130_ i0=di[15] i1=mem1[222][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82565
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24392_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n28139_
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[8] i1=mem1[223][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82567
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[9] i1=mem1[223][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82569
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[10] i1=mem1[223][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82571
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[11] i1=mem1[223][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82573
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[12] i1=mem1[223][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82575
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[13] i1=mem1[223][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82577
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[14] i1=mem1[223][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82579
.subckt mx2_x2 cmd=$abc$97718$new_n28139_ i0=di[15] i1=mem1[223][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82581
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23833_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n28148_
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[8] i1=mem1[224][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82583
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[9] i1=mem1[224][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82585
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[10] i1=mem1[224][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82587
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[11] i1=mem1[224][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82589
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[12] i1=mem1[224][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82591
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[13] i1=mem1[224][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82593
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[14] i1=mem1[224][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82595
.subckt mx2_x2 cmd=$abc$97718$new_n28148_ i0=di[15] i1=mem1[224][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82597
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24783_ nq=$abc$97718$new_n28157_
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82599
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82601
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82603
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82605
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82607
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82609
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82611
.subckt mx2_x2 cmd=$abc$97718$new_n28157_ i0=mem1[225][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82613
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24813_ nq=$abc$97718$new_n28166_
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82615
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82617
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82619
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82621
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82623
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82625
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82627
.subckt mx2_x2 cmd=$abc$97718$new_n28166_ i0=mem1[226][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82629
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24853_ nq=$abc$97718$new_n28175_
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[8] i1=mem1[227][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82631
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[9] i1=mem1[227][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82633
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[10] i1=mem1[227][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82635
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[11] i1=mem1[227][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82637
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[12] i1=mem1[227][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82639
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[13] i1=mem1[227][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82641
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[14] i1=mem1[227][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82643
.subckt mx2_x2 cmd=$abc$97718$new_n28175_ i0=di[15] i1=mem1[227][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82645
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24893_ nq=$abc$97718$new_n28184_
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82647
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82649
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82651
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82653
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82655
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82657
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82659
.subckt mx2_x2 cmd=$abc$97718$new_n28184_ i0=mem1[228][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82661
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24943_ nq=$abc$97718$new_n28193_
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82663
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82665
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82667
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82669
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82671
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82673
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82675
.subckt mx2_x2 cmd=$abc$97718$new_n28193_ i0=mem1[22][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82677
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24973_ nq=$abc$97718$new_n28202_
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[8] i1=mem1[230][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82679
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[9] i1=mem1[230][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82681
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[10] i1=mem1[230][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82683
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[11] i1=mem1[230][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82685
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[12] i1=mem1[230][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82687
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[13] i1=mem1[230][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82689
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[14] i1=mem1[230][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82691
.subckt mx2_x2 cmd=$abc$97718$new_n28202_ i0=di[15] i1=mem1[230][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82693
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24983_ nq=$abc$97718$new_n28211_
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[8] i1=mem1[231][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82695
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[9] i1=mem1[231][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82697
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[10] i1=mem1[231][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82699
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[11] i1=mem1[231][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82701
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[12] i1=mem1[231][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82703
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[13] i1=mem1[231][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82705
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[14] i1=mem1[231][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82707
.subckt mx2_x2 cmd=$abc$97718$new_n28211_ i0=di[15] i1=mem1[231][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82709
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25053_ nq=$abc$97718$new_n28220_
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82711
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82713
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82715
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82717
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82719
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82721
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82723
.subckt mx2_x2 cmd=$abc$97718$new_n28220_ i0=mem1[232][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82725
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25073_ nq=$abc$97718$new_n28229_
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[8] i1=mem1[233][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82727
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[9] i1=mem1[233][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82729
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[10] i1=mem1[233][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82731
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[11] i1=mem1[233][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82733
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[12] i1=mem1[233][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82735
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[13] i1=mem1[233][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82737
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[14] i1=mem1[233][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82739
.subckt mx2_x2 cmd=$abc$97718$new_n28229_ i0=di[15] i1=mem1[233][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82741
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25113_ nq=$abc$97718$new_n28238_
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[8] i1=mem1[234][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82743
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[9] i1=mem1[234][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82745
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[10] i1=mem1[234][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82747
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[11] i1=mem1[234][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82749
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[12] i1=mem1[234][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82751
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[13] i1=mem1[234][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82753
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[14] i1=mem1[234][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82755
.subckt mx2_x2 cmd=$abc$97718$new_n28238_ i0=di[15] i1=mem1[234][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82757
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25163_ nq=$abc$97718$new_n28247_
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[8] i1=mem1[235][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82759
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[9] i1=mem1[235][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82761
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[10] i1=mem1[235][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82763
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[11] i1=mem1[235][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82765
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[12] i1=mem1[235][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82767
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[13] i1=mem1[235][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82769
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[14] i1=mem1[235][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82771
.subckt mx2_x2 cmd=$abc$97718$new_n28247_ i0=di[15] i1=mem1[235][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82773
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25202_ nq=$abc$97718$new_n28256_
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[8] i1=mem1[236][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82775
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[9] i1=mem1[236][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82777
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[10] i1=mem1[236][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82779
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[11] i1=mem1[236][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82781
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[12] i1=mem1[236][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82783
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[13] i1=mem1[236][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82785
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[14] i1=mem1[236][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82787
.subckt mx2_x2 cmd=$abc$97718$new_n28256_ i0=di[15] i1=mem1[236][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82789
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25222_ nq=$abc$97718$new_n28265_
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[8] i1=mem1[237][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82791
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[9] i1=mem1[237][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82793
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[10] i1=mem1[237][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82795
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[11] i1=mem1[237][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82797
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[12] i1=mem1[237][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82799
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[13] i1=mem1[237][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82801
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[14] i1=mem1[237][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82803
.subckt mx2_x2 cmd=$abc$97718$new_n28265_ i0=di[15] i1=mem1[237][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82805
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n25261_ nq=$abc$97718$new_n28274_
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[8] i1=mem1[238][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82807
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[9] i1=mem1[238][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82809
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[10] i1=mem1[238][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82811
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[11] i1=mem1[238][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82813
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[12] i1=mem1[238][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82815
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[13] i1=mem1[238][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82817
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[14] i1=mem1[238][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82819
.subckt mx2_x2 cmd=$abc$97718$new_n28274_ i0=di[15] i1=mem1[238][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82821
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25309_ nq=$abc$97718$new_n28283_
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82823
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82825
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82827
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82829
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82831
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82833
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82835
.subckt mx2_x2 cmd=$abc$97718$new_n28283_ i0=mem1[23][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82837
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25347_ nq=$abc$97718$new_n28292_
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82839
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82841
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82843
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82845
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82847
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82849
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82851
.subckt mx2_x2 cmd=$abc$97718$new_n28292_ i0=mem1[240][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82853
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23920_ nq=$abc$97718$new_n28301_
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82855
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82857
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82859
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82861
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82863
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82865
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82867
.subckt mx2_x2 cmd=$abc$97718$new_n28301_ i0=mem1[241][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82869
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n28310_
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82871
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82873
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82875
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82877
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82879
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82881
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82883
.subckt mx2_x2 cmd=$abc$97718$new_n28310_ i0=mem1[242][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82885
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n28319_
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82887
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82889
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82891
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82893
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82895
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82897
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82899
.subckt mx2_x2 cmd=$abc$97718$new_n28319_ i0=mem1[243][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82901
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23759_ nq=$abc$97718$new_n28328_
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82903
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82905
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82907
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82909
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82911
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82913
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82915
.subckt mx2_x2 cmd=$abc$97718$new_n28328_ i0=mem1[244][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82917
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25519_ nq=$abc$97718$new_n28337_
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82919
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82921
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82923
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82925
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82927
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82929
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82931
.subckt mx2_x2 cmd=$abc$97718$new_n28337_ i0=mem1[245][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82933
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25529_ nq=$abc$97718$new_n28346_
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82935
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82937
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82939
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82941
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82943
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82945
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82947
.subckt mx2_x2 cmd=$abc$97718$new_n28346_ i0=mem1[246][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82949
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23712_ nq=$abc$97718$new_n28355_
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[8] i1=mem1[247][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82951
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[9] i1=mem1[247][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82953
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[10] i1=mem1[247][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82955
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[11] i1=mem1[247][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82957
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[12] i1=mem1[247][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82959
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[13] i1=mem1[247][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82961
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[14] i1=mem1[247][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82963
.subckt mx2_x2 cmd=$abc$97718$new_n28355_ i0=di[15] i1=mem1[247][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82965
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23699_ nq=$abc$97718$new_n28364_
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82967
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82969
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82971
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82973
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82975
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82977
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82979
.subckt mx2_x2 cmd=$abc$97718$new_n28364_ i0=mem1[248][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82981
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25597_ nq=$abc$97718$new_n28373_
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82983
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82985
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82987
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82989
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82991
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82993
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82995
.subckt mx2_x2 cmd=$abc$97718$new_n28373_ i0=mem1[24][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82997
.subckt no2_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n25607_ nq=$abc$97718$new_n28382_
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$82999
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83001
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83003
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83005
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83007
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83009
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83011
.subckt mx2_x2 cmd=$abc$97718$new_n28382_ i0=mem1[250][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83013
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23608_ nq=$abc$97718$new_n28391_
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[8] i1=mem1[251][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83015
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[9] i1=mem1[251][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83017
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[10] i1=mem1[251][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83019
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[11] i1=mem1[251][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83021
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[12] i1=mem1[251][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83023
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[13] i1=mem1[251][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83025
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[14] i1=mem1[251][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83027
.subckt mx2_x2 cmd=$abc$97718$new_n28391_ i0=di[15] i1=mem1[251][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83029
.subckt no3_x1 i0=$abc$97718$new_n26131_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n28400_
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][0] i1=di[8] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83031
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][1] i1=di[9] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83033
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][2] i1=di[10] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83035
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][3] i1=di[11] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83037
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][4] i1=di[12] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83039
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][5] i1=di[13] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83041
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][6] i1=di[14] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83043
.subckt mx2_x2 cmd=$abc$97718$new_n28400_ i0=mem1[252][7] i1=di[15] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83045
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23622_ nq=$abc$97718$new_n28409_
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[8] i1=mem1[253][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83047
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[9] i1=mem1[253][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83049
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[10] i1=mem1[253][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83051
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[11] i1=mem1[253][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83053
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[12] i1=mem1[253][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83055
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[13] i1=mem1[253][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83057
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[14] i1=mem1[253][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83059
.subckt mx2_x2 cmd=$abc$97718$new_n28409_ i0=di[15] i1=mem1[253][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83061
.subckt na3_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n28418_
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[8] i1=mem1[254][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83063
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[9] i1=mem1[254][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83065
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[10] i1=mem1[254][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83067
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[11] i1=mem1[254][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83069
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[12] i1=mem1[254][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83071
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[13] i1=mem1[254][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83073
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[14] i1=mem1[254][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83075
.subckt mx2_x2 cmd=$abc$97718$new_n28418_ i0=di[15] i1=mem1[254][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83077
.subckt na2_x1 i0=$abc$97718$new_n26130_ i1=$abc$97718$new_n23789_ nq=$abc$97718$new_n28427_
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[8] i1=mem1[9][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83079
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[9] i1=mem1[9][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83081
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[10] i1=mem1[9][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83083
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[11] i1=mem1[9][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83085
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[12] i1=mem1[9][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83087
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[13] i1=mem1[9][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83089
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[14] i1=mem1[9][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83091
.subckt mx2_x2 cmd=$abc$97718$new_n28427_ i0=di[15] i1=mem1[9][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83093
.subckt a2_x2 i0=we[2] i1=ce q=$abc$97718$new_n28436_
.subckt na2_x1 i0=we[2] i1=ce nq=$abc$97718$new_n28437_
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25932_ nq=$abc$97718$new_n28438_
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83095
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83097
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83099
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83101
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83103
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83105
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83107
.subckt mx2_x2 cmd=$abc$97718$new_n28438_ i0=mem2[19][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83109
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25922_ nq=$abc$97718$new_n28447_
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83111
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83113
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83115
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83117
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83119
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83121
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83123
.subckt mx2_x2 cmd=$abc$97718$new_n28447_ i0=mem2[29][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83125
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25912_ nq=$abc$97718$new_n28456_
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83127
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83129
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83131
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83133
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83135
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83137
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83139
.subckt mx2_x2 cmd=$abc$97718$new_n28456_ i0=mem2[39][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83141
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25902_ nq=$abc$97718$new_n28465_
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83143
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83145
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83147
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83149
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83151
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83153
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83155
.subckt mx2_x2 cmd=$abc$97718$new_n28465_ i0=mem2[49][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83157
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25942_ nq=$abc$97718$new_n28474_
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[16] i1=mem2[59][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83159
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[17] i1=mem2[59][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83161
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[18] i1=mem2[59][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83163
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[19] i1=mem2[59][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83165
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[20] i1=mem2[59][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83167
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[21] i1=mem2[59][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83169
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[22] i1=mem2[59][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83171
.subckt mx2_x2 cmd=$abc$97718$new_n28474_ i0=di[23] i1=mem2[59][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83173
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26022_ nq=$abc$97718$new_n28483_
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83175
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83177
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83179
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83181
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83183
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83185
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83187
.subckt mx2_x2 cmd=$abc$97718$new_n28483_ i0=mem2[69][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83189
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23992_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n28492_
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83191
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83193
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83195
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83197
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83199
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83201
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83203
.subckt mx2_x2 cmd=$abc$97718$new_n28492_ i0=mem2[79][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83205
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24002_ nq=$abc$97718$new_n28501_
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83207
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83209
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83211
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83213
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83215
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83217
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83219
.subckt mx2_x2 cmd=$abc$97718$new_n28501_ i0=mem2[89][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83221
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26042_ nq=$abc$97718$new_n28510_
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83223
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83225
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83227
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83229
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83231
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83233
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83235
.subckt mx2_x2 cmd=$abc$97718$new_n28510_ i0=mem2[99][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83237
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n26032_ nq=$abc$97718$new_n28519_
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[16] i1=mem2[109][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83239
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[17] i1=mem2[109][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83241
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[18] i1=mem2[109][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83243
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[19] i1=mem2[109][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83245
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[20] i1=mem2[109][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83247
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[21] i1=mem2[109][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83249
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[22] i1=mem2[109][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83251
.subckt mx2_x2 cmd=$abc$97718$new_n28519_ i0=di[23] i1=mem2[109][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83253
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23951_ nq=$abc$97718$new_n28528_
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[16] i1=mem2[119][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83255
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[17] i1=mem2[119][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83257
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[18] i1=mem2[119][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83259
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[19] i1=mem2[119][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83261
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[20] i1=mem2[119][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83263
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[21] i1=mem2[119][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83265
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[22] i1=mem2[119][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83267
.subckt mx2_x2 cmd=$abc$97718$new_n28528_ i0=di[23] i1=mem2[119][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83269
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23921_ nq=$abc$97718$new_n28537_
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83271
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83273
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83275
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83277
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83279
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83281
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83283
.subckt mx2_x2 cmd=$abc$97718$new_n28537_ i0=mem2[129][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83285
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23931_ nq=$abc$97718$new_n28546_
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83287
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83289
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83291
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83293
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83295
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83297
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83299
.subckt mx2_x2 cmd=$abc$97718$new_n28546_ i0=mem2[139][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83301
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23909_ nq=$abc$97718$new_n28555_
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83303
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83305
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83307
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83309
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83311
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83313
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83315
.subckt mx2_x2 cmd=$abc$97718$new_n28555_ i0=mem2[149][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83317
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23899_ nq=$abc$97718$new_n28564_
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83319
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83321
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83323
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83325
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83327
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83329
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83331
.subckt mx2_x2 cmd=$abc$97718$new_n28564_ i0=mem2[159][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83333
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26102_ nq=$abc$97718$new_n28573_
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83335
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83337
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83339
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83341
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83343
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83345
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83347
.subckt mx2_x2 cmd=$abc$97718$new_n28573_ i0=mem2[169][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83349
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n26092_ nq=$abc$97718$new_n28582_
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[16] i1=mem2[179][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83351
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[17] i1=mem2[179][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83353
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[18] i1=mem2[179][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83355
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[19] i1=mem2[179][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83357
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[20] i1=mem2[179][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83359
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[21] i1=mem2[179][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83361
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[22] i1=mem2[179][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83363
.subckt mx2_x2 cmd=$abc$97718$new_n28582_ i0=di[23] i1=mem2[179][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83365
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n26082_ nq=$abc$97718$new_n28591_
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[16] i1=mem2[189][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83367
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[17] i1=mem2[189][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83369
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[18] i1=mem2[189][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83371
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[19] i1=mem2[189][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83373
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[20] i1=mem2[189][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83375
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[21] i1=mem2[189][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83377
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[22] i1=mem2[189][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83379
.subckt mx2_x2 cmd=$abc$97718$new_n28591_ i0=di[23] i1=mem2[189][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83381
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n26072_ nq=$abc$97718$new_n28600_
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[16] i1=mem2[199][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83383
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[17] i1=mem2[199][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83385
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[18] i1=mem2[199][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83387
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[19] i1=mem2[199][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83389
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[20] i1=mem2[199][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83391
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[21] i1=mem2[199][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83393
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[22] i1=mem2[199][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83395
.subckt mx2_x2 cmd=$abc$97718$new_n28600_ i0=di[23] i1=mem2[199][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83397
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26062_ nq=$abc$97718$new_n28609_
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83399
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83401
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83403
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83405
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83407
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83409
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83411
.subckt mx2_x2 cmd=$abc$97718$new_n28609_ i0=mem2[209][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83413
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n26052_ nq=$abc$97718$new_n28618_
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[16] i1=mem2[219][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83415
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[17] i1=mem2[219][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83417
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[18] i1=mem2[219][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83419
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[19] i1=mem2[219][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83421
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[20] i1=mem2[219][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83423
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[21] i1=mem2[219][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83425
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[22] i1=mem2[219][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83427
.subckt mx2_x2 cmd=$abc$97718$new_n28618_ i0=di[23] i1=mem2[219][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83429
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23835_ nq=$abc$97718$new_n28627_
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[16] i1=mem2[229][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83431
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[17] i1=mem2[229][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83433
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[18] i1=mem2[229][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83435
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[19] i1=mem2[229][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83437
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[20] i1=mem2[229][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83439
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[21] i1=mem2[229][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83441
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[22] i1=mem2[229][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83443
.subckt mx2_x2 cmd=$abc$97718$new_n28627_ i0=di[23] i1=mem2[229][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83445
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23833_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n28636_
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[16] i1=mem2[239][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83447
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[17] i1=mem2[239][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83449
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[18] i1=mem2[239][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83451
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[19] i1=mem2[239][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83453
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[20] i1=mem2[239][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83455
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[21] i1=mem2[239][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83457
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[22] i1=mem2[239][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83459
.subckt mx2_x2 cmd=$abc$97718$new_n28636_ i0=di[23] i1=mem2[239][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83461
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24334_ nq=$abc$97718$new_n28645_
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83463
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83465
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83467
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83469
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83471
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83473
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83475
.subckt mx2_x2 cmd=$abc$97718$new_n28645_ i0=mem2[249][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83477
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24512_ nq=$abc$97718$new_n28654_
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83479
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83481
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83483
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83485
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83487
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83489
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83491
.subckt mx2_x2 cmd=$abc$97718$new_n28654_ i0=mem2[255][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83493
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25577_ nq=$abc$97718$new_n28663_
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83495
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83497
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83499
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83501
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83503
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83505
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83507
.subckt mx2_x2 cmd=$abc$97718$new_n28663_ i0=mem2[25][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83509
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24451_ nq=$abc$97718$new_n28672_
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83511
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83513
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83515
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83517
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83519
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83521
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83523
.subckt mx2_x2 cmd=$abc$97718$new_n28672_ i0=mem2[26][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83525
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25636_ nq=$abc$97718$new_n28681_
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83527
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83529
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83531
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83533
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83535
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83537
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83539
.subckt mx2_x2 cmd=$abc$97718$new_n28681_ i0=mem2[27][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83541
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24113_ nq=$abc$97718$new_n28690_
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83543
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83545
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83547
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83549
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83551
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83553
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83555
.subckt mx2_x2 cmd=$abc$97718$new_n28690_ i0=mem2[28][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83557
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n28699_
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83559
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83561
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83563
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83565
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83567
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83569
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83571
.subckt mx2_x2 cmd=$abc$97718$new_n28699_ i0=mem2[2][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83573
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23523_ nq=$abc$97718$new_n28708_
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83575
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83577
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83579
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83581
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83583
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83585
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83587
.subckt mx2_x2 cmd=$abc$97718$new_n28708_ i0=mem2[30][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83589
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n28717_
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83591
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83593
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83595
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83597
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83599
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83601
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83603
.subckt mx2_x2 cmd=$abc$97718$new_n28717_ i0=mem2[31][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83605
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24472_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n28726_
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83607
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83609
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83611
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83613
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83615
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83617
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83619
.subckt mx2_x2 cmd=$abc$97718$new_n28726_ i0=mem2[32][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83621
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25133_ nq=$abc$97718$new_n28735_
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83623
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83625
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83627
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83629
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83631
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83633
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83635
.subckt mx2_x2 cmd=$abc$97718$new_n28735_ i0=mem2[33][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83637
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25063_ nq=$abc$97718$new_n28744_
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83639
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83641
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83643
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83645
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83647
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83649
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83651
.subckt mx2_x2 cmd=$abc$97718$new_n28744_ i0=mem2[34][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83653
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25003_ nq=$abc$97718$new_n28753_
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83655
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83657
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83659
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83661
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83663
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83665
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83667
.subckt mx2_x2 cmd=$abc$97718$new_n28753_ i0=mem2[35][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83669
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24923_ nq=$abc$97718$new_n28762_
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83671
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83673
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83675
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83677
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83679
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83681
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83683
.subckt mx2_x2 cmd=$abc$97718$new_n28762_ i0=mem2[36][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83685
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24873_ nq=$abc$97718$new_n28771_
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83687
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83689
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83691
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83693
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83695
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83697
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83699
.subckt mx2_x2 cmd=$abc$97718$new_n28771_ i0=mem2[37][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83701
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24803_ nq=$abc$97718$new_n28780_
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83703
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83705
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83707
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83709
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83711
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83713
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83715
.subckt mx2_x2 cmd=$abc$97718$new_n28780_ i0=mem2[38][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83717
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23542_ nq=$abc$97718$new_n28789_
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[16] i1=mem2[3][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83719
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[17] i1=mem2[3][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83721
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[18] i1=mem2[3][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83723
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[19] i1=mem2[3][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83725
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[20] i1=mem2[3][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83727
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[21] i1=mem2[3][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83729
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[22] i1=mem2[3][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83731
.subckt mx2_x2 cmd=$abc$97718$new_n28789_ i0=di[23] i1=mem2[3][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83733
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24704_ nq=$abc$97718$new_n28798_
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83735
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83737
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83739
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83741
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83743
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83745
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83747
.subckt mx2_x2 cmd=$abc$97718$new_n28798_ i0=mem2[40][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83749
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24664_ nq=$abc$97718$new_n28807_
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83751
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83753
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83755
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83757
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83759
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83761
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83763
.subckt mx2_x2 cmd=$abc$97718$new_n28807_ i0=mem2[41][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83765
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24634_ nq=$abc$97718$new_n28816_
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83767
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83769
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83771
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83773
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83775
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83777
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83779
.subckt mx2_x2 cmd=$abc$97718$new_n28816_ i0=mem2[42][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83781
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24604_ nq=$abc$97718$new_n28825_
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83783
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83785
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83787
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83789
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83791
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83793
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83795
.subckt mx2_x2 cmd=$abc$97718$new_n28825_ i0=mem2[43][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83797
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24572_ nq=$abc$97718$new_n28834_
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83799
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83801
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83803
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83805
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83807
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83809
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83811
.subckt mx2_x2 cmd=$abc$97718$new_n28834_ i0=mem2[44][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83813
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24552_ nq=$abc$97718$new_n28843_
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83815
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83817
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83819
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83821
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83823
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83825
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83827
.subckt mx2_x2 cmd=$abc$97718$new_n28843_ i0=mem2[45][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83829
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24522_ nq=$abc$97718$new_n28852_
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83831
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83833
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83835
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83837
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83839
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83841
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83843
.subckt mx2_x2 cmd=$abc$97718$new_n28852_ i0=mem2[46][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83845
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24472_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n28861_
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83847
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83849
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83851
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83853
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83855
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83857
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83859
.subckt mx2_x2 cmd=$abc$97718$new_n28861_ i0=mem2[47][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83861
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24253_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n28870_
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[16] i1=mem2[48][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83863
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[17] i1=mem2[48][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83865
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[18] i1=mem2[48][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83867
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[19] i1=mem2[48][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83869
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[20] i1=mem2[48][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83871
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[21] i1=mem2[48][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83873
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[22] i1=mem2[48][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83875
.subckt mx2_x2 cmd=$abc$97718$new_n28870_ i0=di[23] i1=mem2[48][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83877
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23759_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n28879_
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83879
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83881
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83883
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83885
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83887
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83889
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83891
.subckt mx2_x2 cmd=$abc$97718$new_n28879_ i0=mem2[4][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83893
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24382_ nq=$abc$97718$new_n28888_
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83895
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83897
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83899
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83901
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83903
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83905
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83907
.subckt mx2_x2 cmd=$abc$97718$new_n28888_ i0=mem2[50][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83909
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n28897_
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83911
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83913
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83915
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83917
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83919
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83921
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83923
.subckt mx2_x2 cmd=$abc$97718$new_n28897_ i0=mem2[51][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83925
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24324_ nq=$abc$97718$new_n28906_
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83927
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83929
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83931
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83933
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83935
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83937
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83939
.subckt mx2_x2 cmd=$abc$97718$new_n28906_ i0=mem2[52][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83941
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24295_ nq=$abc$97718$new_n28915_
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83943
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83945
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83947
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83949
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83951
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83953
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83955
.subckt mx2_x2 cmd=$abc$97718$new_n28915_ i0=mem2[53][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83957
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24255_ nq=$abc$97718$new_n28924_
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83959
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83961
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83963
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83965
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83967
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83969
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83971
.subckt mx2_x2 cmd=$abc$97718$new_n28924_ i0=mem2[54][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83973
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25715_ nq=$abc$97718$new_n28933_
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[16] i1=mem2[55][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83975
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[17] i1=mem2[55][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83977
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[18] i1=mem2[55][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83979
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[19] i1=mem2[55][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83981
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[20] i1=mem2[55][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83983
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[21] i1=mem2[55][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83985
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[22] i1=mem2[55][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83987
.subckt mx2_x2 cmd=$abc$97718$new_n28933_ i0=di[23] i1=mem2[55][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83989
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25685_ nq=$abc$97718$new_n28942_
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83991
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83993
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83995
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83997
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$83999
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84001
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84003
.subckt mx2_x2 cmd=$abc$97718$new_n28942_ i0=mem2[56][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84005
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25646_ nq=$abc$97718$new_n28951_
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84007
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84009
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84011
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84013
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84015
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84017
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84019
.subckt mx2_x2 cmd=$abc$97718$new_n28951_ i0=mem2[57][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84021
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25548_ nq=$abc$97718$new_n28960_
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84023
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84025
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84027
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84029
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84031
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84033
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84035
.subckt mx2_x2 cmd=$abc$97718$new_n28960_ i0=mem2[58][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84037
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25490_ nq=$abc$97718$new_n28969_
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[16] i1=mem2[5][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84039
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[17] i1=mem2[5][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84041
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[18] i1=mem2[5][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84043
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[19] i1=mem2[5][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84045
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[20] i1=mem2[5][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84047
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[21] i1=mem2[5][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84049
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[22] i1=mem2[5][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84051
.subckt mx2_x2 cmd=$abc$97718$new_n28969_ i0=di[23] i1=mem2[5][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84053
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n28978_
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84055
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84057
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84059
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84061
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84063
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84065
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84067
.subckt mx2_x2 cmd=$abc$97718$new_n28978_ i0=mem2[60][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84069
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25414_ nq=$abc$97718$new_n28987_
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[16] i1=mem2[61][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84071
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[17] i1=mem2[61][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84073
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[18] i1=mem2[61][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84075
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[19] i1=mem2[61][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84077
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[20] i1=mem2[61][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84079
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[21] i1=mem2[61][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84081
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[22] i1=mem2[61][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84083
.subckt mx2_x2 cmd=$abc$97718$new_n28987_ i0=di[23] i1=mem2[61][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84085
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25366_ nq=$abc$97718$new_n28996_
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[16] i1=mem2[62][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84087
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[17] i1=mem2[62][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84089
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[18] i1=mem2[62][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84091
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[19] i1=mem2[62][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84093
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[20] i1=mem2[62][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84095
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[21] i1=mem2[62][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84097
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[22] i1=mem2[62][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84099
.subckt mx2_x2 cmd=$abc$97718$new_n28996_ i0=di[23] i1=mem2[62][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84101
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24254_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n29005_
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84103
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84105
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84107
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84109
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84111
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84113
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84115
.subckt mx2_x2 cmd=$abc$97718$new_n29005_ i0=mem2[63][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84117
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23992_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n29014_
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84119
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84121
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84123
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84125
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84127
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84129
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84131
.subckt mx2_x2 cmd=$abc$97718$new_n29014_ i0=mem2[64][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84133
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25232_ nq=$abc$97718$new_n29023_
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84135
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84137
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84139
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84141
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84143
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84145
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84147
.subckt mx2_x2 cmd=$abc$97718$new_n29023_ i0=mem2[65][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84149
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25183_ nq=$abc$97718$new_n29032_
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84151
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84153
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84155
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84157
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84159
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84161
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84163
.subckt mx2_x2 cmd=$abc$97718$new_n29032_ i0=mem2[66][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84165
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25103_ nq=$abc$97718$new_n29041_
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84167
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84169
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84171
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84173
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84175
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84177
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84179
.subckt mx2_x2 cmd=$abc$97718$new_n29041_ i0=mem2[67][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84181
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25083_ nq=$abc$97718$new_n29050_
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84183
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84185
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84187
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84189
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84191
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84193
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84195
.subckt mx2_x2 cmd=$abc$97718$new_n29050_ i0=mem2[68][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84197
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25023_ nq=$abc$97718$new_n29059_
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[16] i1=mem2[6][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84199
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[17] i1=mem2[6][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84201
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[18] i1=mem2[6][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84203
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[19] i1=mem2[6][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84205
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[20] i1=mem2[6][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84207
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[21] i1=mem2[6][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84209
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[22] i1=mem2[6][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84211
.subckt mx2_x2 cmd=$abc$97718$new_n29059_ i0=di[23] i1=mem2[6][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84213
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24963_ nq=$abc$97718$new_n29068_
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84215
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84217
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84219
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84221
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84223
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84225
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84227
.subckt mx2_x2 cmd=$abc$97718$new_n29068_ i0=mem2[70][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84229
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24933_ nq=$abc$97718$new_n29077_
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84231
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84233
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84235
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84237
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84239
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84241
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84243
.subckt mx2_x2 cmd=$abc$97718$new_n29077_ i0=mem2[71][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84245
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24883_ nq=$abc$97718$new_n29086_
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84247
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84249
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84251
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84253
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84255
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84257
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84259
.subckt mx2_x2 cmd=$abc$97718$new_n29086_ i0=mem2[72][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84261
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24823_ nq=$abc$97718$new_n29095_
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84263
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84265
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84267
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84269
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84271
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84273
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84275
.subckt mx2_x2 cmd=$abc$97718$new_n29095_ i0=mem2[73][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84277
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24761_ nq=$abc$97718$new_n29104_
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84279
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84281
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84283
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84285
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84287
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84289
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84291
.subckt mx2_x2 cmd=$abc$97718$new_n29104_ i0=mem2[74][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84293
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25833_ nq=$abc$97718$new_n29113_
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84295
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84297
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84299
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84301
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84303
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84305
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84307
.subckt mx2_x2 cmd=$abc$97718$new_n29113_ i0=mem2[75][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84309
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25853_ nq=$abc$97718$new_n29122_
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84311
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84313
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84315
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84317
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84319
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84321
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84323
.subckt mx2_x2 cmd=$abc$97718$new_n29122_ i0=mem2[76][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84325
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25735_ nq=$abc$97718$new_n29131_
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84327
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84329
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84331
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84333
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84335
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84337
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84339
.subckt mx2_x2 cmd=$abc$97718$new_n29131_ i0=mem2[77][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84341
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25587_ nq=$abc$97718$new_n29140_
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84343
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84345
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84347
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84349
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84351
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84353
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84355
.subckt mx2_x2 cmd=$abc$97718$new_n29140_ i0=mem2[78][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84357
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23712_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n29149_
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[16] i1=mem2[7][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84359
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[17] i1=mem2[7][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84361
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[18] i1=mem2[7][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84363
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[19] i1=mem2[7][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84365
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[20] i1=mem2[7][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84367
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[21] i1=mem2[7][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84369
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[22] i1=mem2[7][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84371
.subckt mx2_x2 cmd=$abc$97718$new_n29149_ i0=di[23] i1=mem2[7][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84373
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24684_ nq=$abc$97718$new_n29158_
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[16] i1=mem2[80][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84375
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[17] i1=mem2[80][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84377
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[18] i1=mem2[80][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84379
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[19] i1=mem2[80][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84381
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[20] i1=mem2[80][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84383
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[21] i1=mem2[80][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84385
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[22] i1=mem2[80][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84387
.subckt mx2_x2 cmd=$abc$97718$new_n29158_ i0=di[23] i1=mem2[80][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84389
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25725_ nq=$abc$97718$new_n29167_
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84391
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84393
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84395
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84397
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84399
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84401
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84403
.subckt mx2_x2 cmd=$abc$97718$new_n29167_ i0=mem2[81][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84405
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24265_ nq=$abc$97718$new_n29176_
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84407
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84409
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84411
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84413
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84415
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84417
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84419
.subckt mx2_x2 cmd=$abc$97718$new_n29176_ i0=mem2[82][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84421
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26012_ nq=$abc$97718$new_n29185_
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84423
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84425
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84427
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84429
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84431
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84433
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84435
.subckt mx2_x2 cmd=$abc$97718$new_n29185_ i0=mem2[83][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84437
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23887_ nq=$abc$97718$new_n29194_
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84439
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84441
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84443
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84445
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84447
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84449
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84451
.subckt mx2_x2 cmd=$abc$97718$new_n29194_ i0=mem2[84][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84453
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23867_ nq=$abc$97718$new_n29203_
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84455
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84457
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84459
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84461
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84463
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84465
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84467
.subckt mx2_x2 cmd=$abc$97718$new_n29203_ i0=mem2[85][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84469
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23877_ nq=$abc$97718$new_n29212_
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84471
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84473
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84475
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84477
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84479
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84481
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84483
.subckt mx2_x2 cmd=$abc$97718$new_n29212_ i0=mem2[86][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84485
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24231_ nq=$abc$97718$new_n29221_
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[16] i1=mem2[87][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84487
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[17] i1=mem2[87][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84489
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[18] i1=mem2[87][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84491
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[19] i1=mem2[87][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84493
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[20] i1=mem2[87][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84495
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[21] i1=mem2[87][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84497
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[22] i1=mem2[87][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84499
.subckt mx2_x2 cmd=$abc$97718$new_n29221_ i0=di[23] i1=mem2[87][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84501
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24221_ nq=$abc$97718$new_n29230_
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84503
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84505
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84507
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84509
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84511
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84513
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84515
.subckt mx2_x2 cmd=$abc$97718$new_n29230_ i0=mem2[88][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84517
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23699_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n29239_
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84519
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84521
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84523
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84525
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84527
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84529
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84531
.subckt mx2_x2 cmd=$abc$97718$new_n29239_ i0=mem2[8][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84533
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24202_ nq=$abc$97718$new_n29248_
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84535
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84537
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84539
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84541
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84543
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84545
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84547
.subckt mx2_x2 cmd=$abc$97718$new_n29248_ i0=mem2[90][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84549
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24172_ nq=$abc$97718$new_n29257_
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[16] i1=mem2[91][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84551
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[17] i1=mem2[91][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84553
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[18] i1=mem2[91][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84555
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[19] i1=mem2[91][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84557
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[20] i1=mem2[91][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84559
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[21] i1=mem2[91][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84561
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[22] i1=mem2[91][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84563
.subckt mx2_x2 cmd=$abc$97718$new_n29257_ i0=di[23] i1=mem2[91][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84565
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24192_ nq=$abc$97718$new_n29266_
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84567
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84569
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84571
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84573
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84575
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84577
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84579
.subckt mx2_x2 cmd=$abc$97718$new_n29266_ i0=mem2[92][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84581
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24162_ nq=$abc$97718$new_n29275_
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[16] i1=mem2[93][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84583
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[17] i1=mem2[93][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84585
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[18] i1=mem2[93][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84587
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[19] i1=mem2[93][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84589
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[20] i1=mem2[93][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84591
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[21] i1=mem2[93][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84593
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[22] i1=mem2[93][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84595
.subckt mx2_x2 cmd=$abc$97718$new_n29275_ i0=di[23] i1=mem2[93][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84597
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24152_ nq=$abc$97718$new_n29284_
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[16] i1=mem2[94][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84599
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[17] i1=mem2[94][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84601
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[18] i1=mem2[94][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84603
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[19] i1=mem2[94][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84605
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[20] i1=mem2[94][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84607
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[21] i1=mem2[94][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84609
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[22] i1=mem2[94][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84611
.subckt mx2_x2 cmd=$abc$97718$new_n29284_ i0=di[23] i1=mem2[94][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84613
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24182_ nq=$abc$97718$new_n29293_
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84615
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84617
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84619
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84621
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84623
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84625
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84627
.subckt mx2_x2 cmd=$abc$97718$new_n29293_ i0=mem2[95][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84629
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24142_ nq=$abc$97718$new_n29302_
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[16] i1=mem2[96][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84631
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[17] i1=mem2[96][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84633
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[18] i1=mem2[96][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84635
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[19] i1=mem2[96][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84637
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[20] i1=mem2[96][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84639
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[21] i1=mem2[96][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84641
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[22] i1=mem2[96][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84643
.subckt mx2_x2 cmd=$abc$97718$new_n29302_ i0=di[23] i1=mem2[96][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84645
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25892_ nq=$abc$97718$new_n29311_
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84647
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84649
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84651
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84653
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84655
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84657
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84659
.subckt mx2_x2 cmd=$abc$97718$new_n29311_ i0=mem2[97][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84661
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24132_ nq=$abc$97718$new_n29320_
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84663
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84665
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84667
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84669
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84671
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84673
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84675
.subckt mx2_x2 cmd=$abc$97718$new_n29320_ i0=mem2[98][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84677
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24083_ nq=$abc$97718$new_n29329_
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[16] i1=mem2[0][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84679
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[17] i1=mem2[0][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84681
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[18] i1=mem2[0][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84683
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[19] i1=mem2[0][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84685
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[20] i1=mem2[0][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84687
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[21] i1=mem2[0][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84689
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[22] i1=mem2[0][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84691
.subckt mx2_x2 cmd=$abc$97718$new_n29329_ i0=di[23] i1=mem2[0][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84693
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24073_ nq=$abc$97718$new_n29338_
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84695
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84697
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84699
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84701
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84703
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84705
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84707
.subckt mx2_x2 cmd=$abc$97718$new_n29338_ i0=mem2[100][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84709
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24063_ nq=$abc$97718$new_n29347_
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84711
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84713
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84715
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84717
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84719
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84721
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84723
.subckt mx2_x2 cmd=$abc$97718$new_n29347_ i0=mem2[101][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84725
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24053_ nq=$abc$97718$new_n29356_
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84727
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84729
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84731
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84733
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84735
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84737
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84739
.subckt mx2_x2 cmd=$abc$97718$new_n29356_ i0=mem2[102][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84741
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24043_ nq=$abc$97718$new_n29365_
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[16] i1=mem2[103][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84743
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[17] i1=mem2[103][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84745
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[18] i1=mem2[103][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84747
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[19] i1=mem2[103][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84749
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[20] i1=mem2[103][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84751
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[21] i1=mem2[103][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84753
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[22] i1=mem2[103][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84755
.subckt mx2_x2 cmd=$abc$97718$new_n29365_ i0=di[23] i1=mem2[103][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84757
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n26002_ nq=$abc$97718$new_n29374_
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84759
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84761
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84763
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84765
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84767
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84769
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84771
.subckt mx2_x2 cmd=$abc$97718$new_n29374_ i0=mem2[104][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84773
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25992_ nq=$abc$97718$new_n29383_
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84775
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84777
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84779
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84781
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84783
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84785
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84787
.subckt mx2_x2 cmd=$abc$97718$new_n29383_ i0=mem2[105][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84789
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25982_ nq=$abc$97718$new_n29392_
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84791
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84793
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84795
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84797
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84799
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84801
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84803
.subckt mx2_x2 cmd=$abc$97718$new_n29392_ i0=mem2[106][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84805
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25972_ nq=$abc$97718$new_n29401_
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[16] i1=mem2[107][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84807
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[17] i1=mem2[107][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84809
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[18] i1=mem2[107][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84811
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[19] i1=mem2[107][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84813
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[20] i1=mem2[107][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84815
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[21] i1=mem2[107][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84817
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[22] i1=mem2[107][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84819
.subckt mx2_x2 cmd=$abc$97718$new_n29401_ i0=di[23] i1=mem2[107][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84821
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25962_ nq=$abc$97718$new_n29410_
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84823
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84825
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84827
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84829
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84831
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84833
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84835
.subckt mx2_x2 cmd=$abc$97718$new_n29410_ i0=mem2[108][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84837
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25952_ nq=$abc$97718$new_n29419_
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[16] i1=mem2[10][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84839
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[17] i1=mem2[10][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84841
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[18] i1=mem2[10][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84843
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[19] i1=mem2[10][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84845
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[20] i1=mem2[10][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84847
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[21] i1=mem2[10][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84849
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[22] i1=mem2[10][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84851
.subckt mx2_x2 cmd=$abc$97718$new_n29419_ i0=di[23] i1=mem2[10][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84853
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24024_ nq=$abc$97718$new_n29428_
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[16] i1=mem2[110][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84855
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[17] i1=mem2[110][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84857
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[18] i1=mem2[110][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84859
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[19] i1=mem2[110][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84861
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[20] i1=mem2[110][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84863
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[21] i1=mem2[110][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84865
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[22] i1=mem2[110][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84867
.subckt mx2_x2 cmd=$abc$97718$new_n29428_ i0=di[23] i1=mem2[110][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84869
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24014_ nq=$abc$97718$new_n29437_
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84871
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84873
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84875
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84877
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84879
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84881
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84883
.subckt mx2_x2 cmd=$abc$97718$new_n29437_ i0=mem2[111][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84885
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n29446_
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[16] i1=mem2[112][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84887
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[17] i1=mem2[112][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84889
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[18] i1=mem2[112][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84891
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[19] i1=mem2[112][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84893
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[20] i1=mem2[112][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84895
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[21] i1=mem2[112][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84897
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[22] i1=mem2[112][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84899
.subckt mx2_x2 cmd=$abc$97718$new_n29446_ i0=di[23] i1=mem2[112][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84901
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23981_ nq=$abc$97718$new_n29455_
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84903
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84905
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84907
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84909
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84911
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84913
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84915
.subckt mx2_x2 cmd=$abc$97718$new_n29455_ i0=mem2[113][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84917
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23971_ nq=$abc$97718$new_n29464_
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84919
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84921
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84923
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84925
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84927
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84929
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84931
.subckt mx2_x2 cmd=$abc$97718$new_n29464_ i0=mem2[114][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84933
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23941_ nq=$abc$97718$new_n29473_
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[16] i1=mem2[115][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84935
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[17] i1=mem2[115][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84937
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[18] i1=mem2[115][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84939
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[19] i1=mem2[115][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84941
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[20] i1=mem2[115][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84943
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[21] i1=mem2[115][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84945
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[22] i1=mem2[115][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84947
.subckt mx2_x2 cmd=$abc$97718$new_n29473_ i0=di[23] i1=mem2[115][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84949
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23961_ nq=$abc$97718$new_n29482_
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84951
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84953
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84955
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84957
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84959
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84961
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84963
.subckt mx2_x2 cmd=$abc$97718$new_n29482_ i0=mem2[116][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84965
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23845_ nq=$abc$97718$new_n29491_
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[16] i1=mem2[117][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84967
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[17] i1=mem2[117][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84969
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[18] i1=mem2[117][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84971
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[19] i1=mem2[117][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84973
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[20] i1=mem2[117][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84975
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[21] i1=mem2[117][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84977
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[22] i1=mem2[117][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84979
.subckt mx2_x2 cmd=$abc$97718$new_n29491_ i0=di[23] i1=mem2[117][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84981
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23855_ nq=$abc$97718$new_n29500_
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[16] i1=mem2[118][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84983
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[17] i1=mem2[118][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84985
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[18] i1=mem2[118][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84987
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[19] i1=mem2[118][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84989
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[20] i1=mem2[118][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84991
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[21] i1=mem2[118][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84993
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[22] i1=mem2[118][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84995
.subckt mx2_x2 cmd=$abc$97718$new_n29500_ i0=di[23] i1=mem2[118][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84997
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23608_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n29509_
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[16] i1=mem2[11][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$84999
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[17] i1=mem2[11][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85001
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[18] i1=mem2[11][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85003
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[19] i1=mem2[11][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85005
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[20] i1=mem2[11][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85007
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[21] i1=mem2[11][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85009
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[22] i1=mem2[11][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85011
.subckt mx2_x2 cmd=$abc$97718$new_n29509_ i0=di[23] i1=mem2[11][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85013
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23820_ nq=$abc$97718$new_n29518_
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85015
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85017
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85019
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85021
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85023
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85025
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85027
.subckt mx2_x2 cmd=$abc$97718$new_n29518_ i0=mem2[120][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85029
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23810_ nq=$abc$97718$new_n29527_
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[16] i1=mem2[121][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85031
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[17] i1=mem2[121][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85033
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[18] i1=mem2[121][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85035
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[19] i1=mem2[121][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85037
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[20] i1=mem2[121][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85039
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[21] i1=mem2[121][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85041
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[22] i1=mem2[121][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85043
.subckt mx2_x2 cmd=$abc$97718$new_n29527_ i0=di[23] i1=mem2[121][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85045
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23646_ nq=$abc$97718$new_n29536_
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[16] i1=mem2[122][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85047
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[17] i1=mem2[122][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85049
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[18] i1=mem2[122][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85051
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[19] i1=mem2[122][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85053
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[20] i1=mem2[122][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85055
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[21] i1=mem2[122][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85057
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[22] i1=mem2[122][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85059
.subckt mx2_x2 cmd=$abc$97718$new_n29536_ i0=di[23] i1=mem2[122][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85061
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23610_ nq=$abc$97718$new_n29545_
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[16] i1=mem2[123][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85063
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[17] i1=mem2[123][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85065
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[18] i1=mem2[123][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85067
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[19] i1=mem2[123][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85069
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[20] i1=mem2[123][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85071
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[21] i1=mem2[123][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85073
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[22] i1=mem2[123][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85075
.subckt mx2_x2 cmd=$abc$97718$new_n29545_ i0=di[23] i1=mem2[123][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85077
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23574_ nq=$abc$97718$new_n29554_
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[16] i1=mem2[124][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85079
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[17] i1=mem2[124][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85081
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[18] i1=mem2[124][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85083
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[19] i1=mem2[124][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85085
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[20] i1=mem2[124][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85087
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[21] i1=mem2[124][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85089
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[22] i1=mem2[124][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85091
.subckt mx2_x2 cmd=$abc$97718$new_n29554_ i0=di[23] i1=mem2[124][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85093
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23770_ nq=$abc$97718$new_n29563_
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[16] i1=mem2[125][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85095
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[17] i1=mem2[125][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85097
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[18] i1=mem2[125][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85099
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[19] i1=mem2[125][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85101
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[20] i1=mem2[125][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85103
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[21] i1=mem2[125][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85105
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[22] i1=mem2[125][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85107
.subckt mx2_x2 cmd=$abc$97718$new_n29563_ i0=di[23] i1=mem2[125][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85109
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23736_ nq=$abc$97718$new_n29572_
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[16] i1=mem2[126][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85111
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[17] i1=mem2[126][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85113
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[18] i1=mem2[126][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85115
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[19] i1=mem2[126][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85117
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[20] i1=mem2[126][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85119
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[21] i1=mem2[126][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85121
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[22] i1=mem2[126][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85123
.subckt mx2_x2 cmd=$abc$97718$new_n29572_ i0=di[23] i1=mem2[126][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85125
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n29581_
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[16] i1=mem2[127][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85127
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[17] i1=mem2[127][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85129
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[18] i1=mem2[127][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85131
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[19] i1=mem2[127][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85133
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[20] i1=mem2[127][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85135
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[21] i1=mem2[127][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85137
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[22] i1=mem2[127][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85139
.subckt mx2_x2 cmd=$abc$97718$new_n29581_ i0=di[23] i1=mem2[127][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85141
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n29590_
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85143
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85145
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85147
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85149
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85151
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85153
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85155
.subckt mx2_x2 cmd=$abc$97718$new_n29590_ i0=mem2[128][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85157
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23572_ nq=$abc$97718$new_n29599_
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[16] i1=mem2[12][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85159
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[17] i1=mem2[12][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85161
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[18] i1=mem2[12][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85163
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[19] i1=mem2[12][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85165
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[20] i1=mem2[12][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85167
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[21] i1=mem2[12][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85169
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[22] i1=mem2[12][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85171
.subckt mx2_x2 cmd=$abc$97718$new_n29599_ i0=di[23] i1=mem2[12][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85173
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23556_ nq=$abc$97718$new_n29608_
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85175
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85177
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85179
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85181
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85183
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85185
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85187
.subckt mx2_x2 cmd=$abc$97718$new_n29608_ i0=mem2[130][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85189
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23544_ nq=$abc$97718$new_n29617_
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85191
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85193
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85195
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85197
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85199
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85201
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85203
.subckt mx2_x2 cmd=$abc$97718$new_n29617_ i0=mem2[131][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85205
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23760_ nq=$abc$97718$new_n29626_
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85207
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85209
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85211
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85213
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85215
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85217
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85219
.subckt mx2_x2 cmd=$abc$97718$new_n29626_ i0=mem2[132][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85221
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23748_ nq=$abc$97718$new_n29635_
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85223
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85225
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85227
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85229
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85231
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85233
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85235
.subckt mx2_x2 cmd=$abc$97718$new_n29635_ i0=mem2[133][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85237
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23726_ nq=$abc$97718$new_n29644_
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85239
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85241
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85243
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85245
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85247
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85249
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85251
.subckt mx2_x2 cmd=$abc$97718$new_n29644_ i0=mem2[134][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85253
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23714_ nq=$abc$97718$new_n29653_
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85255
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85257
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85259
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85261
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85263
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85265
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85267
.subckt mx2_x2 cmd=$abc$97718$new_n29653_ i0=mem2[135][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85269
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23700_ nq=$abc$97718$new_n29662_
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85271
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85273
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85275
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85277
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85279
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85281
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85283
.subckt mx2_x2 cmd=$abc$97718$new_n29662_ i0=mem2[136][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85285
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23688_ nq=$abc$97718$new_n29671_
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85287
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85289
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85291
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85293
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85295
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85297
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85299
.subckt mx2_x2 cmd=$abc$97718$new_n29671_ i0=mem2[137][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85301
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23676_ nq=$abc$97718$new_n29680_
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85303
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85305
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85307
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85309
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85311
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85313
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85315
.subckt mx2_x2 cmd=$abc$97718$new_n29680_ i0=mem2[138][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85317
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23622_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n29689_
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[16] i1=mem2[13][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85319
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[17] i1=mem2[13][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85321
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[18] i1=mem2[13][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85323
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[19] i1=mem2[13][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85325
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[20] i1=mem2[13][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85327
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[21] i1=mem2[13][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85329
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[22] i1=mem2[13][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85331
.subckt mx2_x2 cmd=$abc$97718$new_n29689_ i0=di[23] i1=mem2[13][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85333
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23634_ nq=$abc$97718$new_n29698_
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85335
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85337
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85339
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85341
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85343
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85345
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85347
.subckt mx2_x2 cmd=$abc$97718$new_n29698_ i0=mem2[140][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85349
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23624_ nq=$abc$97718$new_n29707_
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85351
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85353
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85355
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85357
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85359
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85361
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85363
.subckt mx2_x2 cmd=$abc$97718$new_n29707_ i0=mem2[141][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85365
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25784_ nq=$abc$97718$new_n29716_
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85367
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85369
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85371
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85373
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85375
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85377
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85379
.subckt mx2_x2 cmd=$abc$97718$new_n29716_ i0=mem2[142][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85381
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n29725_
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85383
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85385
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85387
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85389
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85391
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85393
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85395
.subckt mx2_x2 cmd=$abc$97718$new_n29725_ i0=mem2[143][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85397
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24751_ nq=$abc$97718$new_n29734_
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[16] i1=mem2[144][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85399
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[17] i1=mem2[144][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85401
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[18] i1=mem2[144][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85403
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[19] i1=mem2[144][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85405
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[20] i1=mem2[144][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85407
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[21] i1=mem2[144][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85409
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[22] i1=mem2[144][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85411
.subckt mx2_x2 cmd=$abc$97718$new_n29734_ i0=di[23] i1=mem2[144][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85413
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24843_ nq=$abc$97718$new_n29743_
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85415
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85417
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85419
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85421
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85423
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85425
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85427
.subckt mx2_x2 cmd=$abc$97718$new_n29743_ i0=mem2[145][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85429
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25765_ nq=$abc$97718$new_n29752_
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85431
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85433
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85435
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85437
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85439
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85441
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85443
.subckt mx2_x2 cmd=$abc$97718$new_n29752_ i0=mem2[146][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85445
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25013_ nq=$abc$97718$new_n29761_
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85447
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85449
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85451
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85453
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85455
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85457
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85459
.subckt mx2_x2 cmd=$abc$97718$new_n29761_ i0=mem2[147][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85461
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25153_ nq=$abc$97718$new_n29770_
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85463
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85465
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85467
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85469
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85471
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85473
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85475
.subckt mx2_x2 cmd=$abc$97718$new_n29770_ i0=mem2[148][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85477
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n29779_
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[16] i1=mem2[14][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85479
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[17] i1=mem2[14][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85481
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[18] i1=mem2[14][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85483
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[19] i1=mem2[14][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85485
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[20] i1=mem2[14][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85487
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[21] i1=mem2[14][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85489
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[22] i1=mem2[14][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85491
.subckt mx2_x2 cmd=$abc$97718$new_n29779_ i0=di[23] i1=mem2[14][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85493
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25337_ nq=$abc$97718$new_n29788_
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85495
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85497
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85499
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85501
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85503
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85505
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85507
.subckt mx2_x2 cmd=$abc$97718$new_n29788_ i0=mem2[150][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85509
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25755_ nq=$abc$97718$new_n29797_
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[16] i1=mem2[151][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85511
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[17] i1=mem2[151][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85513
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[18] i1=mem2[151][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85515
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[19] i1=mem2[151][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85517
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[20] i1=mem2[151][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85519
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[21] i1=mem2[151][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85521
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[22] i1=mem2[151][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85523
.subckt mx2_x2 cmd=$abc$97718$new_n29797_ i0=di[23] i1=mem2[151][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85525
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25433_ nq=$abc$97718$new_n29806_
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85527
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85529
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85531
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85533
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85535
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85537
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85539
.subckt mx2_x2 cmd=$abc$97718$new_n29806_ i0=mem2[152][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85541
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25480_ nq=$abc$97718$new_n29815_
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85543
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85545
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85547
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85549
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85551
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85553
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85555
.subckt mx2_x2 cmd=$abc$97718$new_n29815_ i0=mem2[153][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85557
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25705_ nq=$abc$97718$new_n29824_
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85559
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85561
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85563
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85565
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85567
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85569
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85571
.subckt mx2_x2 cmd=$abc$97718$new_n29824_ i0=mem2[154][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85573
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24285_ nq=$abc$97718$new_n29833_
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[16] i1=mem2[155][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85575
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[17] i1=mem2[155][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85577
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[18] i1=mem2[155][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85579
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[19] i1=mem2[155][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85581
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[20] i1=mem2[155][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85583
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[21] i1=mem2[155][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85585
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[22] i1=mem2[155][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85587
.subckt mx2_x2 cmd=$abc$97718$new_n29833_ i0=di[23] i1=mem2[155][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85589
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25745_ nq=$abc$97718$new_n29842_
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85591
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85593
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85595
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85597
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85599
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85601
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85603
.subckt mx2_x2 cmd=$abc$97718$new_n29842_ i0=mem2[156][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85605
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24422_ nq=$abc$97718$new_n29851_
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[16] i1=mem2[157][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85607
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[17] i1=mem2[157][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85609
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[18] i1=mem2[157][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85611
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[19] i1=mem2[157][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85613
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[20] i1=mem2[157][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85615
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[21] i1=mem2[157][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85617
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[22] i1=mem2[157][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85619
.subckt mx2_x2 cmd=$abc$97718$new_n29851_ i0=di[23] i1=mem2[157][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85621
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24461_ nq=$abc$97718$new_n29860_
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[16] i1=mem2[158][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85623
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[17] i1=mem2[158][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85625
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[18] i1=mem2[158][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85627
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[19] i1=mem2[158][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85629
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[20] i1=mem2[158][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85631
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[21] i1=mem2[158][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85633
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[22] i1=mem2[158][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85635
.subckt mx2_x2 cmd=$abc$97718$new_n29860_ i0=di[23] i1=mem2[158][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85637
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24542_ nq=$abc$97718$new_n29869_
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85639
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85641
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85643
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85645
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85647
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85649
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85651
.subckt mx2_x2 cmd=$abc$97718$new_n29869_ i0=mem2[15][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85653
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24594_ nq=$abc$97718$new_n29878_
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[16] i1=mem2[160][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85655
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[17] i1=mem2[160][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85657
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[18] i1=mem2[160][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85659
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[19] i1=mem2[160][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85661
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[20] i1=mem2[160][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85663
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[21] i1=mem2[160][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85665
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[22] i1=mem2[160][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85667
.subckt mx2_x2 cmd=$abc$97718$new_n29878_ i0=di[23] i1=mem2[160][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85669
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25873_ nq=$abc$97718$new_n29887_
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85671
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85673
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85675
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85677
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85679
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85681
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85683
.subckt mx2_x2 cmd=$abc$97718$new_n29887_ i0=mem2[161][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85685
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24714_ nq=$abc$97718$new_n29896_
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85687
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85689
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85691
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85693
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85695
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85697
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85699
.subckt mx2_x2 cmd=$abc$97718$new_n29896_ i0=mem2[162][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85701
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25863_ nq=$abc$97718$new_n29905_
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85703
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85705
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85707
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85709
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85711
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85713
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85715
.subckt mx2_x2 cmd=$abc$97718$new_n29905_ i0=mem2[163][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85717
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24913_ nq=$abc$97718$new_n29914_
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85719
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85721
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85723
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85725
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85727
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85729
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85731
.subckt mx2_x2 cmd=$abc$97718$new_n29914_ i0=mem2[164][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85733
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25033_ nq=$abc$97718$new_n29923_
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85735
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85737
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85739
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85741
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85743
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85745
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85747
.subckt mx2_x2 cmd=$abc$97718$new_n29923_ i0=mem2[165][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85749
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25143_ nq=$abc$97718$new_n29932_
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85751
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85753
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85755
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85757
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85759
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85761
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85763
.subckt mx2_x2 cmd=$abc$97718$new_n29932_ i0=mem2[166][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85765
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25280_ nq=$abc$97718$new_n29941_
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[16] i1=mem2[167][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85767
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[17] i1=mem2[167][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85769
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[18] i1=mem2[167][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85771
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[19] i1=mem2[167][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85773
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[20] i1=mem2[167][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85775
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[21] i1=mem2[167][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85777
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[22] i1=mem2[167][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85779
.subckt mx2_x2 cmd=$abc$97718$new_n29941_ i0=di[23] i1=mem2[167][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85781
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25385_ nq=$abc$97718$new_n29950_
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85783
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85785
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85787
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85789
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85791
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85793
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85795
.subckt mx2_x2 cmd=$abc$97718$new_n29950_ i0=mem2[168][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85797
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n29959_
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85799
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85801
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85803
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85805
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85807
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85809
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85811
.subckt mx2_x2 cmd=$abc$97718$new_n29959_ i0=mem2[16][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85813
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25558_ nq=$abc$97718$new_n29968_
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85815
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85817
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85819
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85821
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85823
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85825
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85827
.subckt mx2_x2 cmd=$abc$97718$new_n29968_ i0=mem2[170][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85829
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25814_ nq=$abc$97718$new_n29977_
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[16] i1=mem2[171][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85831
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[17] i1=mem2[171][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85833
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[18] i1=mem2[171][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85835
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[19] i1=mem2[171][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85837
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[20] i1=mem2[171][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85839
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[21] i1=mem2[171][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85841
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[22] i1=mem2[171][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85843
.subckt mx2_x2 cmd=$abc$97718$new_n29977_ i0=di[23] i1=mem2[171][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85845
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25617_ nq=$abc$97718$new_n29986_
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85847
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85849
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85851
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85853
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85855
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85857
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85859
.subckt mx2_x2 cmd=$abc$97718$new_n29986_ i0=mem2[172][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85861
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25804_ nq=$abc$97718$new_n29995_
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[16] i1=mem2[173][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85863
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[17] i1=mem2[173][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85865
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[18] i1=mem2[173][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85867
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[19] i1=mem2[173][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85869
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[20] i1=mem2[173][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85871
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[21] i1=mem2[173][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85873
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[22] i1=mem2[173][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85875
.subckt mx2_x2 cmd=$abc$97718$new_n29995_ i0=di[23] i1=mem2[173][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85877
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25794_ nq=$abc$97718$new_n30004_
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[16] i1=mem2[174][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85879
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[17] i1=mem2[174][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85881
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[18] i1=mem2[174][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85883
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[19] i1=mem2[174][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85885
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[20] i1=mem2[174][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85887
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[21] i1=mem2[174][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85889
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[22] i1=mem2[174][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85891
.subckt mx2_x2 cmd=$abc$97718$new_n30004_ i0=di[23] i1=mem2[174][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85893
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25843_ nq=$abc$97718$new_n30013_
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85895
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85897
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85899
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85901
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85903
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85905
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85907
.subckt mx2_x2 cmd=$abc$97718$new_n30013_ i0=mem2[175][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85909
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24771_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n30022_
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[16] i1=mem2[176][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85911
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[17] i1=mem2[176][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85913
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[18] i1=mem2[176][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85915
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[19] i1=mem2[176][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85917
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[20] i1=mem2[176][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85919
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[21] i1=mem2[176][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85921
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[22] i1=mem2[176][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85923
.subckt mx2_x2 cmd=$abc$97718$new_n30022_ i0=di[23] i1=mem2[176][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85925
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24773_ nq=$abc$97718$new_n30031_
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85927
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85929
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85931
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85933
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85935
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85937
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85939
.subckt mx2_x2 cmd=$abc$97718$new_n30031_ i0=mem2[177][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85941
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24793_ nq=$abc$97718$new_n30040_
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85943
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85945
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85947
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85949
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85951
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85953
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85955
.subckt mx2_x2 cmd=$abc$97718$new_n30040_ i0=mem2[178][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85957
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24833_ nq=$abc$97718$new_n30049_
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85959
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85961
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85963
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85965
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85967
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85969
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85971
.subckt mx2_x2 cmd=$abc$97718$new_n30049_ i0=mem2[17][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85973
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24863_ nq=$abc$97718$new_n30058_
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85975
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85977
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85979
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85981
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85983
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85985
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85987
.subckt mx2_x2 cmd=$abc$97718$new_n30058_ i0=mem2[180][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85989
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24903_ nq=$abc$97718$new_n30067_
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[16] i1=mem2[181][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85991
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[17] i1=mem2[181][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85993
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[18] i1=mem2[181][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85995
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[19] i1=mem2[181][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85997
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[20] i1=mem2[181][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$85999
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[21] i1=mem2[181][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86001
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[22] i1=mem2[181][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86003
.subckt mx2_x2 cmd=$abc$97718$new_n30067_ i0=di[23] i1=mem2[181][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86005
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24953_ nq=$abc$97718$new_n30076_
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[16] i1=mem2[182][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86007
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[17] i1=mem2[182][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86009
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[18] i1=mem2[182][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86011
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[19] i1=mem2[182][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86013
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[20] i1=mem2[182][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86015
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[21] i1=mem2[182][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86017
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[22] i1=mem2[182][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86019
.subckt mx2_x2 cmd=$abc$97718$new_n30076_ i0=di[23] i1=mem2[182][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86021
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24993_ nq=$abc$97718$new_n30085_
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[16] i1=mem2[183][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86023
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[17] i1=mem2[183][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86025
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[18] i1=mem2[183][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86027
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[19] i1=mem2[183][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86029
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[20] i1=mem2[183][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86031
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[21] i1=mem2[183][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86033
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[22] i1=mem2[183][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86035
.subckt mx2_x2 cmd=$abc$97718$new_n30085_ i0=di[23] i1=mem2[183][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86037
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25043_ nq=$abc$97718$new_n30094_
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86039
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86041
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86043
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86045
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86047
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86049
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86051
.subckt mx2_x2 cmd=$abc$97718$new_n30094_ i0=mem2[184][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86053
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25093_ nq=$abc$97718$new_n30103_
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[16] i1=mem2[185][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86055
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[17] i1=mem2[185][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86057
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[18] i1=mem2[185][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86059
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[19] i1=mem2[185][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86061
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[20] i1=mem2[185][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86063
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[21] i1=mem2[185][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86065
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[22] i1=mem2[185][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86067
.subckt mx2_x2 cmd=$abc$97718$new_n30103_ i0=di[23] i1=mem2[185][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86069
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25123_ nq=$abc$97718$new_n30112_
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[16] i1=mem2[186][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86071
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[17] i1=mem2[186][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86073
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[18] i1=mem2[186][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86075
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[19] i1=mem2[186][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86077
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[20] i1=mem2[186][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86079
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[21] i1=mem2[186][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86081
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[22] i1=mem2[186][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86083
.subckt mx2_x2 cmd=$abc$97718$new_n30112_ i0=di[23] i1=mem2[186][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86085
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25173_ nq=$abc$97718$new_n30121_
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[16] i1=mem2[187][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86087
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[17] i1=mem2[187][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86089
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[18] i1=mem2[187][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86091
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[19] i1=mem2[187][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86093
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[20] i1=mem2[187][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86095
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[21] i1=mem2[187][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86097
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[22] i1=mem2[187][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86099
.subckt mx2_x2 cmd=$abc$97718$new_n30121_ i0=di[23] i1=mem2[187][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86101
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25212_ nq=$abc$97718$new_n30130_
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[16] i1=mem2[188][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86103
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[17] i1=mem2[188][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86105
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[18] i1=mem2[188][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86107
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[19] i1=mem2[188][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86109
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[20] i1=mem2[188][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86111
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[21] i1=mem2[188][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86113
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[22] i1=mem2[188][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86115
.subckt mx2_x2 cmd=$abc$97718$new_n30130_ i0=di[23] i1=mem2[188][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86117
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25251_ nq=$abc$97718$new_n30139_
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86119
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86121
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86123
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86125
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86127
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86129
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86131
.subckt mx2_x2 cmd=$abc$97718$new_n30139_ i0=mem2[18][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86133
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25299_ nq=$abc$97718$new_n30148_
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[16] i1=mem2[190][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86135
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[17] i1=mem2[190][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86137
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[18] i1=mem2[190][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86139
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[19] i1=mem2[190][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86141
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[20] i1=mem2[190][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86143
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[21] i1=mem2[190][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86145
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[22] i1=mem2[190][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86147
.subckt mx2_x2 cmd=$abc$97718$new_n30148_ i0=di[23] i1=mem2[190][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86149
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24771_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n30157_
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[16] i1=mem2[191][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86151
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[17] i1=mem2[191][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86153
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[18] i1=mem2[191][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86155
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[19] i1=mem2[191][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86157
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[20] i1=mem2[191][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86159
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[21] i1=mem2[191][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86161
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[22] i1=mem2[191][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86163
.subckt mx2_x2 cmd=$abc$97718$new_n30157_ i0=di[23] i1=mem2[191][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86165
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24241_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n30166_
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[16] i1=mem2[192][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86167
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[17] i1=mem2[192][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86169
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[18] i1=mem2[192][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86171
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[19] i1=mem2[192][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86173
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[20] i1=mem2[192][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86175
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[21] i1=mem2[192][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86177
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[22] i1=mem2[192][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86179
.subckt mx2_x2 cmd=$abc$97718$new_n30166_ i0=di[23] i1=mem2[192][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86181
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25404_ nq=$abc$97718$new_n30175_
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86183
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86185
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86187
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86189
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86191
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86193
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86195
.subckt mx2_x2 cmd=$abc$97718$new_n30175_ i0=mem2[193][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86197
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25443_ nq=$abc$97718$new_n30184_
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86199
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86201
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86203
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86205
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86207
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86209
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86211
.subckt mx2_x2 cmd=$abc$97718$new_n30184_ i0=mem2[194][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86213
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n30193_
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86215
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86217
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86219
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86221
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86223
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86225
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86227
.subckt mx2_x2 cmd=$abc$97718$new_n30193_ i0=mem2[195][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86229
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25509_ nq=$abc$97718$new_n30202_
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86231
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86233
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86235
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86237
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86239
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86241
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86243
.subckt mx2_x2 cmd=$abc$97718$new_n30202_ i0=mem2[196][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86245
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25656_ nq=$abc$97718$new_n30211_
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86247
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86249
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86251
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86253
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86255
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86257
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86259
.subckt mx2_x2 cmd=$abc$97718$new_n30211_ i0=mem2[197][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86261
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25666_ nq=$abc$97718$new_n30220_
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86263
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86265
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86267
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86269
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86271
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86273
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86275
.subckt mx2_x2 cmd=$abc$97718$new_n30220_ i0=mem2[198][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86277
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n23920_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n30229_
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86279
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86281
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86283
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86285
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86287
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86289
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86291
.subckt mx2_x2 cmd=$abc$97718$new_n30229_ i0=mem2[1][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86293
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25695_ nq=$abc$97718$new_n30238_
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86295
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86297
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86299
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86301
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86303
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86305
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86307
.subckt mx2_x2 cmd=$abc$97718$new_n30238_ i0=mem2[200][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86309
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24243_ nq=$abc$97718$new_n30247_
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86311
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86313
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86315
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86317
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86319
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86321
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86323
.subckt mx2_x2 cmd=$abc$97718$new_n30247_ i0=mem2[201][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86325
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24275_ nq=$abc$97718$new_n30256_
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86327
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86329
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86331
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86333
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86335
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86337
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86339
.subckt mx2_x2 cmd=$abc$97718$new_n30256_ i0=mem2[202][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86341
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24305_ nq=$abc$97718$new_n30265_
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[16] i1=mem2[203][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86343
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[17] i1=mem2[203][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86345
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[18] i1=mem2[203][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86347
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[19] i1=mem2[203][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86349
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[20] i1=mem2[203][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86351
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[21] i1=mem2[203][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86353
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[22] i1=mem2[203][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86355
.subckt mx2_x2 cmd=$abc$97718$new_n30265_ i0=di[23] i1=mem2[203][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86357
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n30274_
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86359
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86361
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86363
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86365
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86367
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86369
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86371
.subckt mx2_x2 cmd=$abc$97718$new_n30274_ i0=mem2[204][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86373
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24344_ nq=$abc$97718$new_n30283_
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[16] i1=mem2[205][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86375
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[17] i1=mem2[205][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86377
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[18] i1=mem2[205][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86379
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[19] i1=mem2[205][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86381
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[20] i1=mem2[205][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86383
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[21] i1=mem2[205][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86385
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[22] i1=mem2[205][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86387
.subckt mx2_x2 cmd=$abc$97718$new_n30283_ i0=di[23] i1=mem2[205][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86389
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24363_ nq=$abc$97718$new_n30292_
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[16] i1=mem2[206][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86391
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[17] i1=mem2[206][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86393
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[18] i1=mem2[206][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86395
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[19] i1=mem2[206][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86397
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[20] i1=mem2[206][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86399
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[21] i1=mem2[206][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86401
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[22] i1=mem2[206][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86403
.subckt mx2_x2 cmd=$abc$97718$new_n30292_ i0=di[23] i1=mem2[206][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86405
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24242_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n30301_
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86407
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86409
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86411
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86413
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86415
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86417
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86419
.subckt mx2_x2 cmd=$abc$97718$new_n30301_ i0=mem2[207][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86421
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24392_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n30310_
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[16] i1=mem2[208][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86423
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[17] i1=mem2[208][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86425
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[18] i1=mem2[208][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86427
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[19] i1=mem2[208][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86429
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[20] i1=mem2[208][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86431
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[21] i1=mem2[208][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86433
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[22] i1=mem2[208][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86435
.subckt mx2_x2 cmd=$abc$97718$new_n30310_ i0=di[23] i1=mem2[208][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86437
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24403_ nq=$abc$97718$new_n30319_
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86439
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86441
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86443
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86445
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86447
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86449
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86451
.subckt mx2_x2 cmd=$abc$97718$new_n30319_ i0=mem2[20][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86453
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24432_ nq=$abc$97718$new_n30328_
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86455
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86457
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86459
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86461
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86463
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86465
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86467
.subckt mx2_x2 cmd=$abc$97718$new_n30328_ i0=mem2[210][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86469
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24482_ nq=$abc$97718$new_n30337_
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[16] i1=mem2[211][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86471
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[17] i1=mem2[211][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86473
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[18] i1=mem2[211][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86475
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[19] i1=mem2[211][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86477
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[20] i1=mem2[211][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86479
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[21] i1=mem2[211][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86481
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[22] i1=mem2[211][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86483
.subckt mx2_x2 cmd=$abc$97718$new_n30337_ i0=di[23] i1=mem2[211][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86485
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24492_ nq=$abc$97718$new_n30346_
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86487
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86489
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86491
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86493
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86495
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86497
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86499
.subckt mx2_x2 cmd=$abc$97718$new_n30346_ i0=mem2[212][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86501
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24502_ nq=$abc$97718$new_n30355_
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[16] i1=mem2[213][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86503
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[17] i1=mem2[213][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86505
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[18] i1=mem2[213][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86507
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[19] i1=mem2[213][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86509
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[20] i1=mem2[213][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86511
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[21] i1=mem2[213][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86513
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[22] i1=mem2[213][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86515
.subckt mx2_x2 cmd=$abc$97718$new_n30355_ i0=di[23] i1=mem2[213][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86517
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24532_ nq=$abc$97718$new_n30364_
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[16] i1=mem2[214][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86519
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[17] i1=mem2[214][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86521
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[18] i1=mem2[214][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86523
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[19] i1=mem2[214][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86525
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[20] i1=mem2[214][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86527
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[21] i1=mem2[214][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86529
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[22] i1=mem2[214][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86531
.subckt mx2_x2 cmd=$abc$97718$new_n30364_ i0=di[23] i1=mem2[214][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86533
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24562_ nq=$abc$97718$new_n30373_
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[16] i1=mem2[215][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86535
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[17] i1=mem2[215][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86537
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[18] i1=mem2[215][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86539
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[19] i1=mem2[215][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86541
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[20] i1=mem2[215][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86543
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[21] i1=mem2[215][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86545
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[22] i1=mem2[215][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86547
.subckt mx2_x2 cmd=$abc$97718$new_n30373_ i0=di[23] i1=mem2[215][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86549
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24582_ nq=$abc$97718$new_n30382_
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86551
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86553
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86555
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86557
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86559
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86561
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86563
.subckt mx2_x2 cmd=$abc$97718$new_n30382_ i0=mem2[216][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86565
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24614_ nq=$abc$97718$new_n30391_
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[16] i1=mem2[217][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86567
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[17] i1=mem2[217][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86569
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[18] i1=mem2[217][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86571
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[19] i1=mem2[217][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86573
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[20] i1=mem2[217][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86575
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[21] i1=mem2[217][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86577
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[22] i1=mem2[217][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86579
.subckt mx2_x2 cmd=$abc$97718$new_n30391_ i0=di[23] i1=mem2[217][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86581
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24624_ nq=$abc$97718$new_n30400_
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[16] i1=mem2[218][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86583
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[17] i1=mem2[218][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86585
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[18] i1=mem2[218][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86587
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[19] i1=mem2[218][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86589
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[20] i1=mem2[218][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86591
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[21] i1=mem2[218][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86593
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[22] i1=mem2[218][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86595
.subckt mx2_x2 cmd=$abc$97718$new_n30400_ i0=di[23] i1=mem2[218][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86597
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24644_ nq=$abc$97718$new_n30409_
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86599
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86601
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86603
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86605
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86607
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86609
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86611
.subckt mx2_x2 cmd=$abc$97718$new_n30409_ i0=mem2[21][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86613
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24654_ nq=$abc$97718$new_n30418_
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[16] i1=mem2[220][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86615
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[17] i1=mem2[220][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86617
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[18] i1=mem2[220][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86619
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[19] i1=mem2[220][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86621
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[20] i1=mem2[220][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86623
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[21] i1=mem2[220][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86625
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[22] i1=mem2[220][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86627
.subckt mx2_x2 cmd=$abc$97718$new_n30418_ i0=di[23] i1=mem2[220][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86629
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24674_ nq=$abc$97718$new_n30427_
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[16] i1=mem2[221][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86631
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[17] i1=mem2[221][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86633
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[18] i1=mem2[221][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86635
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[19] i1=mem2[221][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86637
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[20] i1=mem2[221][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86639
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[21] i1=mem2[221][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86641
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[22] i1=mem2[221][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86643
.subckt mx2_x2 cmd=$abc$97718$new_n30427_ i0=di[23] i1=mem2[221][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86645
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24694_ nq=$abc$97718$new_n30436_
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[16] i1=mem2[222][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86647
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[17] i1=mem2[222][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86649
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[18] i1=mem2[222][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86651
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[19] i1=mem2[222][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86653
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[20] i1=mem2[222][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86655
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[21] i1=mem2[222][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86657
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[22] i1=mem2[222][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86659
.subckt mx2_x2 cmd=$abc$97718$new_n30436_ i0=di[23] i1=mem2[222][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86661
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24392_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n30445_
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[16] i1=mem2[223][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86663
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[17] i1=mem2[223][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86665
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[18] i1=mem2[223][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86667
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[19] i1=mem2[223][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86669
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[20] i1=mem2[223][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86671
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[21] i1=mem2[223][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86673
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[22] i1=mem2[223][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86675
.subckt mx2_x2 cmd=$abc$97718$new_n30445_ i0=di[23] i1=mem2[223][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86677
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23833_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n30454_
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[16] i1=mem2[224][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86679
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[17] i1=mem2[224][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86681
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[18] i1=mem2[224][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86683
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[19] i1=mem2[224][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86685
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[20] i1=mem2[224][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86687
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[21] i1=mem2[224][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86689
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[22] i1=mem2[224][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86691
.subckt mx2_x2 cmd=$abc$97718$new_n30454_ i0=di[23] i1=mem2[224][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86693
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24783_ nq=$abc$97718$new_n30463_
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86695
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86697
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86699
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86701
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86703
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86705
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86707
.subckt mx2_x2 cmd=$abc$97718$new_n30463_ i0=mem2[225][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86709
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24813_ nq=$abc$97718$new_n30472_
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86711
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86713
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86715
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86717
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86719
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86721
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86723
.subckt mx2_x2 cmd=$abc$97718$new_n30472_ i0=mem2[226][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86725
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24853_ nq=$abc$97718$new_n30481_
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[16] i1=mem2[227][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86727
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[17] i1=mem2[227][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86729
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[18] i1=mem2[227][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86731
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[19] i1=mem2[227][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86733
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[20] i1=mem2[227][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86735
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[21] i1=mem2[227][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86737
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[22] i1=mem2[227][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86739
.subckt mx2_x2 cmd=$abc$97718$new_n30481_ i0=di[23] i1=mem2[227][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86741
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24893_ nq=$abc$97718$new_n30490_
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86743
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86745
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86747
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86749
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86751
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86753
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86755
.subckt mx2_x2 cmd=$abc$97718$new_n30490_ i0=mem2[228][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86757
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24943_ nq=$abc$97718$new_n30499_
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86759
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86761
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86763
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86765
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86767
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86769
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86771
.subckt mx2_x2 cmd=$abc$97718$new_n30499_ i0=mem2[22][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86773
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24973_ nq=$abc$97718$new_n30508_
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[16] i1=mem2[230][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86775
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[17] i1=mem2[230][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86777
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[18] i1=mem2[230][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86779
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[19] i1=mem2[230][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86781
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[20] i1=mem2[230][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86783
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[21] i1=mem2[230][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86785
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[22] i1=mem2[230][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86787
.subckt mx2_x2 cmd=$abc$97718$new_n30508_ i0=di[23] i1=mem2[230][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86789
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24983_ nq=$abc$97718$new_n30517_
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[16] i1=mem2[231][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86791
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[17] i1=mem2[231][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86793
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[18] i1=mem2[231][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86795
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[19] i1=mem2[231][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86797
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[20] i1=mem2[231][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86799
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[21] i1=mem2[231][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86801
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[22] i1=mem2[231][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86803
.subckt mx2_x2 cmd=$abc$97718$new_n30517_ i0=di[23] i1=mem2[231][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86805
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25053_ nq=$abc$97718$new_n30526_
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86807
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86809
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86811
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86813
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86815
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86817
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86819
.subckt mx2_x2 cmd=$abc$97718$new_n30526_ i0=mem2[232][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86821
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25073_ nq=$abc$97718$new_n30535_
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[16] i1=mem2[233][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86823
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[17] i1=mem2[233][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86825
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[18] i1=mem2[233][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86827
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[19] i1=mem2[233][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86829
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[20] i1=mem2[233][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86831
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[21] i1=mem2[233][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86833
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[22] i1=mem2[233][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86835
.subckt mx2_x2 cmd=$abc$97718$new_n30535_ i0=di[23] i1=mem2[233][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86837
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25113_ nq=$abc$97718$new_n30544_
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[16] i1=mem2[234][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86839
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[17] i1=mem2[234][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86841
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[18] i1=mem2[234][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86843
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[19] i1=mem2[234][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86845
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[20] i1=mem2[234][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86847
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[21] i1=mem2[234][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86849
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[22] i1=mem2[234][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86851
.subckt mx2_x2 cmd=$abc$97718$new_n30544_ i0=di[23] i1=mem2[234][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86853
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25163_ nq=$abc$97718$new_n30553_
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[16] i1=mem2[235][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86855
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[17] i1=mem2[235][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86857
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[18] i1=mem2[235][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86859
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[19] i1=mem2[235][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86861
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[20] i1=mem2[235][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86863
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[21] i1=mem2[235][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86865
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[22] i1=mem2[235][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86867
.subckt mx2_x2 cmd=$abc$97718$new_n30553_ i0=di[23] i1=mem2[235][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86869
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25202_ nq=$abc$97718$new_n30562_
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[16] i1=mem2[236][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86871
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[17] i1=mem2[236][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86873
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[18] i1=mem2[236][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86875
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[19] i1=mem2[236][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86877
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[20] i1=mem2[236][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86879
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[21] i1=mem2[236][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86881
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[22] i1=mem2[236][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86883
.subckt mx2_x2 cmd=$abc$97718$new_n30562_ i0=di[23] i1=mem2[236][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86885
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25222_ nq=$abc$97718$new_n30571_
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[16] i1=mem2[237][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86887
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[17] i1=mem2[237][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86889
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[18] i1=mem2[237][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86891
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[19] i1=mem2[237][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86893
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[20] i1=mem2[237][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86895
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[21] i1=mem2[237][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86897
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[22] i1=mem2[237][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86899
.subckt mx2_x2 cmd=$abc$97718$new_n30571_ i0=di[23] i1=mem2[237][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86901
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n25261_ nq=$abc$97718$new_n30580_
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[16] i1=mem2[238][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86903
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[17] i1=mem2[238][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86905
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[18] i1=mem2[238][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86907
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[19] i1=mem2[238][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86909
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[20] i1=mem2[238][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86911
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[21] i1=mem2[238][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86913
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[22] i1=mem2[238][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86915
.subckt mx2_x2 cmd=$abc$97718$new_n30580_ i0=di[23] i1=mem2[238][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86917
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25309_ nq=$abc$97718$new_n30589_
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86919
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86921
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86923
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86925
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86927
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86929
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86931
.subckt mx2_x2 cmd=$abc$97718$new_n30589_ i0=mem2[23][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86933
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25347_ nq=$abc$97718$new_n30598_
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86935
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86937
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86939
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86941
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86943
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86945
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86947
.subckt mx2_x2 cmd=$abc$97718$new_n30598_ i0=mem2[240][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86949
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23920_ nq=$abc$97718$new_n30607_
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86951
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86953
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86955
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86957
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86959
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86961
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86963
.subckt mx2_x2 cmd=$abc$97718$new_n30607_ i0=mem2[241][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86965
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n30616_
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86967
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86969
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86971
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86973
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86975
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86977
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86979
.subckt mx2_x2 cmd=$abc$97718$new_n30616_ i0=mem2[242][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86981
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n30625_
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86983
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86985
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86987
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86989
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86991
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86993
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86995
.subckt mx2_x2 cmd=$abc$97718$new_n30625_ i0=mem2[243][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86997
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23759_ nq=$abc$97718$new_n30634_
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$86999
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87001
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87003
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87005
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87007
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87009
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87011
.subckt mx2_x2 cmd=$abc$97718$new_n30634_ i0=mem2[244][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87013
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25519_ nq=$abc$97718$new_n30643_
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87015
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87017
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87019
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87021
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87023
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87025
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87027
.subckt mx2_x2 cmd=$abc$97718$new_n30643_ i0=mem2[245][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87029
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25529_ nq=$abc$97718$new_n30652_
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87031
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87033
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87035
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87037
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87039
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87041
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87043
.subckt mx2_x2 cmd=$abc$97718$new_n30652_ i0=mem2[246][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87045
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23712_ nq=$abc$97718$new_n30661_
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[16] i1=mem2[247][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87047
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[17] i1=mem2[247][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87049
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[18] i1=mem2[247][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87051
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[19] i1=mem2[247][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87053
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[20] i1=mem2[247][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87055
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[21] i1=mem2[247][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87057
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[22] i1=mem2[247][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87059
.subckt mx2_x2 cmd=$abc$97718$new_n30661_ i0=di[23] i1=mem2[247][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87061
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23699_ nq=$abc$97718$new_n30670_
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87063
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87065
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87067
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87069
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87071
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87073
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87075
.subckt mx2_x2 cmd=$abc$97718$new_n30670_ i0=mem2[248][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87077
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25597_ nq=$abc$97718$new_n30679_
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87079
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87081
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87083
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87085
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87087
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87089
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87091
.subckt mx2_x2 cmd=$abc$97718$new_n30679_ i0=mem2[24][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87093
.subckt no2_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n25607_ nq=$abc$97718$new_n30688_
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87095
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87097
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87099
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87101
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87103
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87105
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87107
.subckt mx2_x2 cmd=$abc$97718$new_n30688_ i0=mem2[250][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87109
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23608_ nq=$abc$97718$new_n30697_
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[16] i1=mem2[251][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87111
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[17] i1=mem2[251][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87113
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[18] i1=mem2[251][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87115
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[19] i1=mem2[251][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87117
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[20] i1=mem2[251][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87119
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[21] i1=mem2[251][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87121
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[22] i1=mem2[251][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87123
.subckt mx2_x2 cmd=$abc$97718$new_n30697_ i0=di[23] i1=mem2[251][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87125
.subckt no3_x1 i0=$abc$97718$new_n28437_ i1=$abc$97718$new_n24094_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n30706_
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][0] i1=di[16] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87127
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][1] i1=di[17] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87129
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][2] i1=di[18] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87131
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][3] i1=di[19] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87133
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][4] i1=di[20] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87135
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][5] i1=di[21] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87137
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][6] i1=di[22] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87139
.subckt mx2_x2 cmd=$abc$97718$new_n30706_ i0=mem2[252][7] i1=di[23] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87141
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23622_ nq=$abc$97718$new_n30715_
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[16] i1=mem2[253][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87143
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[17] i1=mem2[253][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87145
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[18] i1=mem2[253][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87147
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[19] i1=mem2[253][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87149
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[20] i1=mem2[253][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87151
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[21] i1=mem2[253][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87153
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[22] i1=mem2[253][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87155
.subckt mx2_x2 cmd=$abc$97718$new_n30715_ i0=di[23] i1=mem2[253][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87157
.subckt na3_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n24093_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n30724_
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[16] i1=mem2[254][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87159
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[17] i1=mem2[254][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87161
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[18] i1=mem2[254][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87163
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[19] i1=mem2[254][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87165
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[20] i1=mem2[254][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87167
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[21] i1=mem2[254][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87169
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[22] i1=mem2[254][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87171
.subckt mx2_x2 cmd=$abc$97718$new_n30724_ i0=di[23] i1=mem2[254][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87173
.subckt na2_x1 i0=$abc$97718$new_n28436_ i1=$abc$97718$new_n23789_ nq=$abc$97718$new_n30733_
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[16] i1=mem2[9][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87175
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[17] i1=mem2[9][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87177
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[18] i1=mem2[9][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87179
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[19] i1=mem2[9][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87181
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[20] i1=mem2[9][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87183
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[21] i1=mem2[9][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87185
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[22] i1=mem2[9][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87187
.subckt mx2_x2 cmd=$abc$97718$new_n30733_ i0=di[23] i1=mem2[9][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87189
.subckt no2_x1 i0=$abc$97718$new_n25932_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30742_
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87191
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87193
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87195
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87197
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87199
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87201
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87203
.subckt mx2_x2 cmd=$abc$97718$new_n30742_ i0=mem3[19][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87205
.subckt no2_x1 i0=$abc$97718$new_n25922_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30751_
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87207
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87209
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87211
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87213
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87215
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87217
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87219
.subckt mx2_x2 cmd=$abc$97718$new_n30751_ i0=mem3[29][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87221
.subckt no2_x1 i0=$abc$97718$new_n25912_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30760_
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87223
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87225
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87227
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87229
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87231
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87233
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87235
.subckt mx2_x2 cmd=$abc$97718$new_n30760_ i0=mem3[39][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87237
.subckt no2_x1 i0=$abc$97718$new_n25902_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30769_
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87239
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87241
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87243
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87245
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87247
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87249
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87251
.subckt mx2_x2 cmd=$abc$97718$new_n30769_ i0=mem3[49][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87253
.subckt na2_x1 i0=$abc$97718$new_n25942_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30778_
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[24] i1=mem3[59][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87255
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[25] i1=mem3[59][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87257
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[26] i1=mem3[59][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87259
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[27] i1=mem3[59][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87261
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[28] i1=mem3[59][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87263
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[29] i1=mem3[59][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87265
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[30] i1=mem3[59][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87267
.subckt mx2_x2 cmd=$abc$97718$new_n30778_ i0=di[31] i1=mem3[59][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87269
.subckt no2_x1 i0=$abc$97718$new_n26022_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30787_
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87271
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87273
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87275
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87277
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87279
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87281
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87283
.subckt mx2_x2 cmd=$abc$97718$new_n30787_ i0=mem3[69][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87285
.subckt no3_x1 i0=$abc$97718$new_n23992_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n30796_
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87287
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87289
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87291
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87293
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87295
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87297
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87299
.subckt mx2_x2 cmd=$abc$97718$new_n30796_ i0=mem3[79][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87301
.subckt no2_x1 i0=$abc$97718$new_n24002_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30805_
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87303
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87305
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87307
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87309
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87311
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87313
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87315
.subckt mx2_x2 cmd=$abc$97718$new_n30805_ i0=mem3[89][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87317
.subckt no2_x1 i0=$abc$97718$new_n26042_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30814_
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87319
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87321
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87323
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87325
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87327
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87329
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87331
.subckt mx2_x2 cmd=$abc$97718$new_n30814_ i0=mem3[99][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87333
.subckt na2_x1 i0=$abc$97718$new_n26032_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30823_
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[24] i1=mem3[109][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87335
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[25] i1=mem3[109][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87337
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[26] i1=mem3[109][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87339
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[27] i1=mem3[109][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87341
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[28] i1=mem3[109][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87343
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[29] i1=mem3[109][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87345
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[30] i1=mem3[109][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87347
.subckt mx2_x2 cmd=$abc$97718$new_n30823_ i0=di[31] i1=mem3[109][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87349
.subckt na2_x1 i0=$abc$97718$new_n23951_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30832_
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[24] i1=mem3[119][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87351
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[25] i1=mem3[119][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87353
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[26] i1=mem3[119][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87355
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[27] i1=mem3[119][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87357
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[28] i1=mem3[119][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87359
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[29] i1=mem3[119][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87361
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[30] i1=mem3[119][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87363
.subckt mx2_x2 cmd=$abc$97718$new_n30832_ i0=di[31] i1=mem3[119][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87365
.subckt no2_x1 i0=$abc$97718$new_n23921_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30841_
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87367
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87369
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87371
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87373
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87375
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87377
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87379
.subckt mx2_x2 cmd=$abc$97718$new_n30841_ i0=mem3[129][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87381
.subckt no2_x1 i0=$abc$97718$new_n23931_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30850_
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87383
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87385
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87387
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87389
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87391
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87393
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87395
.subckt mx2_x2 cmd=$abc$97718$new_n30850_ i0=mem3[139][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87397
.subckt no2_x1 i0=$abc$97718$new_n23909_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30859_
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87399
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87401
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87403
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87405
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87407
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87409
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87411
.subckt mx2_x2 cmd=$abc$97718$new_n30859_ i0=mem3[149][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87413
.subckt no2_x1 i0=$abc$97718$new_n23899_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30868_
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87415
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87417
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87419
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87421
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87423
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87425
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87427
.subckt mx2_x2 cmd=$abc$97718$new_n30868_ i0=mem3[159][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87429
.subckt no2_x1 i0=$abc$97718$new_n26102_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30877_
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87431
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87433
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87435
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87437
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87439
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87441
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87443
.subckt mx2_x2 cmd=$abc$97718$new_n30877_ i0=mem3[169][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87445
.subckt na2_x1 i0=$abc$97718$new_n26092_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30886_
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[24] i1=mem3[179][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87447
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[25] i1=mem3[179][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87449
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[26] i1=mem3[179][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87451
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[27] i1=mem3[179][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87453
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[28] i1=mem3[179][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87455
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[29] i1=mem3[179][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87457
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[30] i1=mem3[179][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87459
.subckt mx2_x2 cmd=$abc$97718$new_n30886_ i0=di[31] i1=mem3[179][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87461
.subckt na2_x1 i0=$abc$97718$new_n26082_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30895_
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[24] i1=mem3[189][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87463
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[25] i1=mem3[189][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87465
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[26] i1=mem3[189][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87467
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[27] i1=mem3[189][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87469
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[28] i1=mem3[189][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87471
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[29] i1=mem3[189][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87473
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[30] i1=mem3[189][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87475
.subckt mx2_x2 cmd=$abc$97718$new_n30895_ i0=di[31] i1=mem3[189][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87477
.subckt na2_x1 i0=$abc$97718$new_n26072_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30904_
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[24] i1=mem3[199][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87479
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[25] i1=mem3[199][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87481
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[26] i1=mem3[199][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87483
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[27] i1=mem3[199][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87485
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[28] i1=mem3[199][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87487
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[29] i1=mem3[199][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87489
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[30] i1=mem3[199][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87491
.subckt mx2_x2 cmd=$abc$97718$new_n30904_ i0=di[31] i1=mem3[199][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87493
.subckt no2_x1 i0=$abc$97718$new_n26062_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30913_
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87495
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87497
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87499
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87501
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87503
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87505
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87507
.subckt mx2_x2 cmd=$abc$97718$new_n30913_ i0=mem3[209][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87509
.subckt na2_x1 i0=$abc$97718$new_n26052_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30922_
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[24] i1=mem3[219][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87511
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[25] i1=mem3[219][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87513
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[26] i1=mem3[219][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87515
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[27] i1=mem3[219][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87517
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[28] i1=mem3[219][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87519
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[29] i1=mem3[219][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87521
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[30] i1=mem3[219][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87523
.subckt mx2_x2 cmd=$abc$97718$new_n30922_ i0=di[31] i1=mem3[219][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87525
.subckt na2_x1 i0=$abc$97718$new_n23835_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n30931_
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[24] i1=mem3[229][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87527
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[25] i1=mem3[229][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87529
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[26] i1=mem3[229][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87531
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[27] i1=mem3[229][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87533
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[28] i1=mem3[229][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87535
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[29] i1=mem3[229][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87537
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[30] i1=mem3[229][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87539
.subckt mx2_x2 cmd=$abc$97718$new_n30931_ i0=di[31] i1=mem3[229][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87541
.subckt na3_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n30940_
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[24] i1=mem3[239][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87543
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[25] i1=mem3[239][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87545
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[26] i1=mem3[239][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87547
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[27] i1=mem3[239][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87549
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[28] i1=mem3[239][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87551
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[29] i1=mem3[239][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87553
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[30] i1=mem3[239][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87555
.subckt mx2_x2 cmd=$abc$97718$new_n30940_ i0=di[31] i1=mem3[239][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87557
.subckt no2_x1 i0=$abc$97718$new_n24334_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30949_
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87559
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87561
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87563
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87565
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87567
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87569
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87571
.subckt mx2_x2 cmd=$abc$97718$new_n30949_ i0=mem3[249][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87573
.subckt no2_x1 i0=$abc$97718$new_n24512_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30958_
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87575
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87577
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87579
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87581
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87583
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87585
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87587
.subckt mx2_x2 cmd=$abc$97718$new_n30958_ i0=mem3[255][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87589
.subckt no2_x1 i0=$abc$97718$new_n25577_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30967_
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87591
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87593
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87595
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87597
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87599
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87601
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87603
.subckt mx2_x2 cmd=$abc$97718$new_n30967_ i0=mem3[25][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87605
.subckt no2_x1 i0=$abc$97718$new_n24451_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30976_
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87607
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87609
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87611
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87613
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87615
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87617
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87619
.subckt mx2_x2 cmd=$abc$97718$new_n30976_ i0=mem3[26][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87621
.subckt no2_x1 i0=$abc$97718$new_n25636_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30985_
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87623
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87625
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87627
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87629
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87631
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87633
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87635
.subckt mx2_x2 cmd=$abc$97718$new_n30985_ i0=mem3[27][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87637
.subckt no2_x1 i0=$abc$97718$new_n24113_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n30994_
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87639
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87641
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87643
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87645
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87647
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87649
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87651
.subckt mx2_x2 cmd=$abc$97718$new_n30994_ i0=mem3[28][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87653
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23585_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n31003_
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87655
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87657
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87659
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87661
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87663
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87665
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87667
.subckt mx2_x2 cmd=$abc$97718$new_n31003_ i0=mem3[2][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87669
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23523_ nq=$abc$97718$new_n31012_
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87671
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87673
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87675
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87677
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87679
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87681
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87683
.subckt mx2_x2 cmd=$abc$97718$new_n31012_ i0=mem3[30][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87685
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n31021_
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87687
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87689
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87691
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87693
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87695
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87697
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87699
.subckt mx2_x2 cmd=$abc$97718$new_n31021_ i0=mem3[31][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87701
.subckt no3_x1 i0=$abc$97718$new_n24472_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n31030_
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87703
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87705
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87707
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87709
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87711
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87713
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87715
.subckt mx2_x2 cmd=$abc$97718$new_n31030_ i0=mem3[32][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87717
.subckt no2_x1 i0=$abc$97718$new_n25133_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31039_
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87719
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87721
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87723
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87725
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87727
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87729
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87731
.subckt mx2_x2 cmd=$abc$97718$new_n31039_ i0=mem3[33][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87733
.subckt no2_x1 i0=$abc$97718$new_n25063_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31048_
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87735
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87737
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87739
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87741
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87743
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87745
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87747
.subckt mx2_x2 cmd=$abc$97718$new_n31048_ i0=mem3[34][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87749
.subckt no2_x1 i0=$abc$97718$new_n25003_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31057_
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87751
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87753
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87755
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87757
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87759
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87761
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87763
.subckt mx2_x2 cmd=$abc$97718$new_n31057_ i0=mem3[35][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87765
.subckt no2_x1 i0=$abc$97718$new_n24923_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31066_
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87767
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87769
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87771
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87773
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87775
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87777
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87779
.subckt mx2_x2 cmd=$abc$97718$new_n31066_ i0=mem3[36][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87781
.subckt no2_x1 i0=$abc$97718$new_n24873_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31075_
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87783
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87785
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87787
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87789
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87791
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87793
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87795
.subckt mx2_x2 cmd=$abc$97718$new_n31075_ i0=mem3[37][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87797
.subckt no2_x1 i0=$abc$97718$new_n24803_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31084_
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87799
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87801
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87803
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87805
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87807
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87809
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87811
.subckt mx2_x2 cmd=$abc$97718$new_n31084_ i0=mem3[38][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87813
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23542_ nq=$abc$97718$new_n31093_
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[24] i1=mem3[3][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87815
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[25] i1=mem3[3][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87817
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[26] i1=mem3[3][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87819
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[27] i1=mem3[3][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87821
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[28] i1=mem3[3][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87823
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[29] i1=mem3[3][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87825
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[30] i1=mem3[3][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87827
.subckt mx2_x2 cmd=$abc$97718$new_n31093_ i0=di[31] i1=mem3[3][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87829
.subckt no2_x1 i0=$abc$97718$new_n24704_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31102_
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87831
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87833
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87835
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87837
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87839
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87841
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87843
.subckt mx2_x2 cmd=$abc$97718$new_n31102_ i0=mem3[40][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87845
.subckt no2_x1 i0=$abc$97718$new_n24664_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31111_
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87847
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87849
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87851
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87853
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87855
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87857
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87859
.subckt mx2_x2 cmd=$abc$97718$new_n31111_ i0=mem3[41][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87861
.subckt no2_x1 i0=$abc$97718$new_n24634_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31120_
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87863
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87865
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87867
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87869
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87871
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87873
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87875
.subckt mx2_x2 cmd=$abc$97718$new_n31120_ i0=mem3[42][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87877
.subckt no2_x1 i0=$abc$97718$new_n24604_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31129_
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87879
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87881
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87883
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87885
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87887
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87889
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87891
.subckt mx2_x2 cmd=$abc$97718$new_n31129_ i0=mem3[43][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87893
.subckt no2_x1 i0=$abc$97718$new_n24572_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31138_
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87895
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87897
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87899
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87901
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87903
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87905
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87907
.subckt mx2_x2 cmd=$abc$97718$new_n31138_ i0=mem3[44][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87909
.subckt no2_x1 i0=$abc$97718$new_n24552_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31147_
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87911
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87913
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87915
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87917
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87919
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87921
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87923
.subckt mx2_x2 cmd=$abc$97718$new_n31147_ i0=mem3[45][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87925
.subckt no2_x1 i0=$abc$97718$new_n24522_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31156_
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87927
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87929
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87931
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87933
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87935
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87937
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87939
.subckt mx2_x2 cmd=$abc$97718$new_n31156_ i0=mem3[46][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87941
.subckt no3_x1 i0=$abc$97718$new_n24472_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n31165_
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87943
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87945
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87947
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87949
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87951
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87953
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87955
.subckt mx2_x2 cmd=$abc$97718$new_n31165_ i0=mem3[47][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87957
.subckt na3_x1 i0=$abc$97718$new_n24253_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n31174_
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[24] i1=mem3[48][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87959
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[25] i1=mem3[48][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87961
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[26] i1=mem3[48][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87963
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[27] i1=mem3[48][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87965
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[28] i1=mem3[48][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87967
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[29] i1=mem3[48][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87969
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[30] i1=mem3[48][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87971
.subckt mx2_x2 cmd=$abc$97718$new_n31174_ i0=di[31] i1=mem3[48][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87973
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23759_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n31183_
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87975
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87977
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87979
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87981
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87983
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87985
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87987
.subckt mx2_x2 cmd=$abc$97718$new_n31183_ i0=mem3[4][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87989
.subckt no2_x1 i0=$abc$97718$new_n24382_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31192_
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87991
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87993
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87995
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87997
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$87999
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88001
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88003
.subckt mx2_x2 cmd=$abc$97718$new_n31192_ i0=mem3[50][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88005
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n31201_
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88007
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88009
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88011
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88013
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88015
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88017
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88019
.subckt mx2_x2 cmd=$abc$97718$new_n31201_ i0=mem3[51][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88021
.subckt no2_x1 i0=$abc$97718$new_n24324_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31210_
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88023
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88025
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88027
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88029
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88031
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88033
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88035
.subckt mx2_x2 cmd=$abc$97718$new_n31210_ i0=mem3[52][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88037
.subckt no2_x1 i0=$abc$97718$new_n24295_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31219_
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88039
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88041
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88043
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88045
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88047
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88049
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88051
.subckt mx2_x2 cmd=$abc$97718$new_n31219_ i0=mem3[53][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88053
.subckt no2_x1 i0=$abc$97718$new_n24255_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31228_
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88055
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88057
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88059
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88061
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88063
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88065
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88067
.subckt mx2_x2 cmd=$abc$97718$new_n31228_ i0=mem3[54][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88069
.subckt na2_x1 i0=$abc$97718$new_n25715_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31237_
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[24] i1=mem3[55][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88071
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[25] i1=mem3[55][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88073
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[26] i1=mem3[55][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88075
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[27] i1=mem3[55][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88077
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[28] i1=mem3[55][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88079
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[29] i1=mem3[55][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88081
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[30] i1=mem3[55][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88083
.subckt mx2_x2 cmd=$abc$97718$new_n31237_ i0=di[31] i1=mem3[55][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88085
.subckt no2_x1 i0=$abc$97718$new_n25685_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31246_
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88087
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88089
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88091
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88093
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88095
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88097
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88099
.subckt mx2_x2 cmd=$abc$97718$new_n31246_ i0=mem3[56][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88101
.subckt no2_x1 i0=$abc$97718$new_n25646_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31255_
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88103
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88105
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88107
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88109
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88111
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88113
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88115
.subckt mx2_x2 cmd=$abc$97718$new_n31255_ i0=mem3[57][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88117
.subckt no2_x1 i0=$abc$97718$new_n25548_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31264_
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88119
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88121
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88123
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88125
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88127
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88129
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88131
.subckt mx2_x2 cmd=$abc$97718$new_n31264_ i0=mem3[58][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88133
.subckt na2_x1 i0=$abc$97718$new_n25490_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31273_
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[24] i1=mem3[5][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88135
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[25] i1=mem3[5][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88137
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[26] i1=mem3[5][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88139
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[27] i1=mem3[5][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88141
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[28] i1=mem3[5][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88143
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[29] i1=mem3[5][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88145
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[30] i1=mem3[5][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88147
.subckt mx2_x2 cmd=$abc$97718$new_n31273_ i0=di[31] i1=mem3[5][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88149
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n31282_
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88151
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88153
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88155
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88157
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88159
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88161
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88163
.subckt mx2_x2 cmd=$abc$97718$new_n31282_ i0=mem3[60][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88165
.subckt na2_x1 i0=$abc$97718$new_n25414_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31291_
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[24] i1=mem3[61][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88167
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[25] i1=mem3[61][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88169
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[26] i1=mem3[61][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88171
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[27] i1=mem3[61][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88173
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[28] i1=mem3[61][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88175
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[29] i1=mem3[61][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88177
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[30] i1=mem3[61][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88179
.subckt mx2_x2 cmd=$abc$97718$new_n31291_ i0=di[31] i1=mem3[61][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88181
.subckt na2_x1 i0=$abc$97718$new_n25366_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31300_
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[24] i1=mem3[62][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88183
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[25] i1=mem3[62][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88185
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[26] i1=mem3[62][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88187
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[27] i1=mem3[62][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88189
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[28] i1=mem3[62][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88191
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[29] i1=mem3[62][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88193
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[30] i1=mem3[62][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88195
.subckt mx2_x2 cmd=$abc$97718$new_n31300_ i0=di[31] i1=mem3[62][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88197
.subckt no3_x1 i0=$abc$97718$new_n24254_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n31309_
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88199
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88201
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88203
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88205
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88207
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88209
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88211
.subckt mx2_x2 cmd=$abc$97718$new_n31309_ i0=mem3[63][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88213
.subckt no3_x1 i0=$abc$97718$new_n23992_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23596_ nq=$abc$97718$new_n31318_
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88215
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88217
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88219
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88221
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88223
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88225
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88227
.subckt mx2_x2 cmd=$abc$97718$new_n31318_ i0=mem3[64][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88229
.subckt no2_x1 i0=$abc$97718$new_n25232_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31327_
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88231
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88233
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88235
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88237
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88239
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88241
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88243
.subckt mx2_x2 cmd=$abc$97718$new_n31327_ i0=mem3[65][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88245
.subckt no2_x1 i0=$abc$97718$new_n25183_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31336_
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88247
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88249
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88251
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88253
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88255
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88257
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88259
.subckt mx2_x2 cmd=$abc$97718$new_n31336_ i0=mem3[66][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88261
.subckt no2_x1 i0=$abc$97718$new_n25103_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31345_
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88263
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88265
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88267
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88269
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88271
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88273
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88275
.subckt mx2_x2 cmd=$abc$97718$new_n31345_ i0=mem3[67][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88277
.subckt no2_x1 i0=$abc$97718$new_n25083_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31354_
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88279
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88281
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88283
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88285
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88287
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88289
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88291
.subckt mx2_x2 cmd=$abc$97718$new_n31354_ i0=mem3[68][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88293
.subckt na2_x1 i0=$abc$97718$new_n25023_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31363_
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[24] i1=mem3[6][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88295
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[25] i1=mem3[6][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88297
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[26] i1=mem3[6][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88299
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[27] i1=mem3[6][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88301
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[28] i1=mem3[6][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88303
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[29] i1=mem3[6][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88305
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[30] i1=mem3[6][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88307
.subckt mx2_x2 cmd=$abc$97718$new_n31363_ i0=di[31] i1=mem3[6][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88309
.subckt no2_x1 i0=$abc$97718$new_n24963_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31372_
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88311
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88313
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88315
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88317
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88319
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88321
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88323
.subckt mx2_x2 cmd=$abc$97718$new_n31372_ i0=mem3[70][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88325
.subckt no2_x1 i0=$abc$97718$new_n24933_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31381_
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88327
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88329
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88331
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88333
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88335
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88337
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88339
.subckt mx2_x2 cmd=$abc$97718$new_n31381_ i0=mem3[71][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88341
.subckt no2_x1 i0=$abc$97718$new_n24883_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31390_
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88343
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88345
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88347
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88349
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88351
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88353
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88355
.subckt mx2_x2 cmd=$abc$97718$new_n31390_ i0=mem3[72][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88357
.subckt no2_x1 i0=$abc$97718$new_n24823_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31399_
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88359
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88361
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88363
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88365
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88367
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88369
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88371
.subckt mx2_x2 cmd=$abc$97718$new_n31399_ i0=mem3[73][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88373
.subckt no2_x1 i0=$abc$97718$new_n24761_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31408_
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88375
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88377
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88379
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88381
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88383
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88385
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88387
.subckt mx2_x2 cmd=$abc$97718$new_n31408_ i0=mem3[74][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88389
.subckt no2_x1 i0=$abc$97718$new_n25833_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31417_
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88391
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88393
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88395
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88397
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88399
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88401
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88403
.subckt mx2_x2 cmd=$abc$97718$new_n31417_ i0=mem3[75][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88405
.subckt no2_x1 i0=$abc$97718$new_n25853_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31426_
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88407
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88409
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88411
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88413
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88415
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88417
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88419
.subckt mx2_x2 cmd=$abc$97718$new_n31426_ i0=mem3[76][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88421
.subckt no2_x1 i0=$abc$97718$new_n25735_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31435_
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88423
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88425
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88427
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88429
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88431
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88433
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88435
.subckt mx2_x2 cmd=$abc$97718$new_n31435_ i0=mem3[77][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88437
.subckt no2_x1 i0=$abc$97718$new_n25587_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31444_
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88439
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88441
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88443
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88445
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88447
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88449
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88451
.subckt mx2_x2 cmd=$abc$97718$new_n31444_ i0=mem3[78][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88453
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23712_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n31453_
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[24] i1=mem3[7][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88455
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[25] i1=mem3[7][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88457
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[26] i1=mem3[7][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88459
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[27] i1=mem3[7][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88461
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[28] i1=mem3[7][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88463
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[29] i1=mem3[7][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88465
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[30] i1=mem3[7][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88467
.subckt mx2_x2 cmd=$abc$97718$new_n31453_ i0=di[31] i1=mem3[7][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88469
.subckt na2_x1 i0=$abc$97718$new_n24684_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31462_
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[24] i1=mem3[80][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88471
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[25] i1=mem3[80][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88473
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[26] i1=mem3[80][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88475
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[27] i1=mem3[80][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88477
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[28] i1=mem3[80][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88479
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[29] i1=mem3[80][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88481
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[30] i1=mem3[80][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88483
.subckt mx2_x2 cmd=$abc$97718$new_n31462_ i0=di[31] i1=mem3[80][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88485
.subckt no2_x1 i0=$abc$97718$new_n25725_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31471_
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88487
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88489
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88491
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88493
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88495
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88497
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88499
.subckt mx2_x2 cmd=$abc$97718$new_n31471_ i0=mem3[81][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88501
.subckt no2_x1 i0=$abc$97718$new_n24265_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31480_
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88503
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88505
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88507
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88509
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88511
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88513
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88515
.subckt mx2_x2 cmd=$abc$97718$new_n31480_ i0=mem3[82][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88517
.subckt no2_x1 i0=$abc$97718$new_n26012_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31489_
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88519
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88521
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88523
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88525
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88527
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88529
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88531
.subckt mx2_x2 cmd=$abc$97718$new_n31489_ i0=mem3[83][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88533
.subckt no2_x1 i0=$abc$97718$new_n23887_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31498_
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88535
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88537
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88539
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88541
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88543
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88545
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88547
.subckt mx2_x2 cmd=$abc$97718$new_n31498_ i0=mem3[84][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88549
.subckt no2_x1 i0=$abc$97718$new_n23867_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31507_
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88551
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88553
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88555
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88557
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88559
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88561
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88563
.subckt mx2_x2 cmd=$abc$97718$new_n31507_ i0=mem3[85][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88565
.subckt no2_x1 i0=$abc$97718$new_n23877_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31516_
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88567
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88569
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88571
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88573
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88575
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88577
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88579
.subckt mx2_x2 cmd=$abc$97718$new_n31516_ i0=mem3[86][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88581
.subckt na2_x1 i0=$abc$97718$new_n24231_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31525_
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[24] i1=mem3[87][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88583
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[25] i1=mem3[87][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88585
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[26] i1=mem3[87][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88587
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[27] i1=mem3[87][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88589
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[28] i1=mem3[87][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88591
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[29] i1=mem3[87][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88593
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[30] i1=mem3[87][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88595
.subckt mx2_x2 cmd=$abc$97718$new_n31525_ i0=di[31] i1=mem3[87][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88597
.subckt no2_x1 i0=$abc$97718$new_n24221_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31534_
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88599
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88601
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88603
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88605
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88607
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88609
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88611
.subckt mx2_x2 cmd=$abc$97718$new_n31534_ i0=mem3[88][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88613
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23699_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n31543_
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88615
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88617
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88619
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88621
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88623
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88625
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88627
.subckt mx2_x2 cmd=$abc$97718$new_n31543_ i0=mem3[8][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88629
.subckt no2_x1 i0=$abc$97718$new_n24202_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31552_
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88631
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88633
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88635
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88637
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88639
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88641
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88643
.subckt mx2_x2 cmd=$abc$97718$new_n31552_ i0=mem3[90][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88645
.subckt na2_x1 i0=$abc$97718$new_n24172_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31561_
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[24] i1=mem3[91][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88647
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[25] i1=mem3[91][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88649
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[26] i1=mem3[91][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88651
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[27] i1=mem3[91][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88653
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[28] i1=mem3[91][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88655
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[29] i1=mem3[91][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88657
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[30] i1=mem3[91][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88659
.subckt mx2_x2 cmd=$abc$97718$new_n31561_ i0=di[31] i1=mem3[91][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88661
.subckt no2_x1 i0=$abc$97718$new_n24192_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31570_
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88663
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88665
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88667
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88669
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88671
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88673
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88675
.subckt mx2_x2 cmd=$abc$97718$new_n31570_ i0=mem3[92][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88677
.subckt na2_x1 i0=$abc$97718$new_n24162_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31579_
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[24] i1=mem3[93][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88679
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[25] i1=mem3[93][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88681
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[26] i1=mem3[93][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88683
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[27] i1=mem3[93][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88685
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[28] i1=mem3[93][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88687
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[29] i1=mem3[93][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88689
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[30] i1=mem3[93][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88691
.subckt mx2_x2 cmd=$abc$97718$new_n31579_ i0=di[31] i1=mem3[93][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88693
.subckt na2_x1 i0=$abc$97718$new_n24152_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31588_
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[24] i1=mem3[94][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88695
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[25] i1=mem3[94][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88697
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[26] i1=mem3[94][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88699
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[27] i1=mem3[94][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88701
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[28] i1=mem3[94][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88703
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[29] i1=mem3[94][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88705
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[30] i1=mem3[94][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88707
.subckt mx2_x2 cmd=$abc$97718$new_n31588_ i0=di[31] i1=mem3[94][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88709
.subckt no2_x1 i0=$abc$97718$new_n24182_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31597_
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88711
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88713
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88715
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88717
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88719
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88721
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88723
.subckt mx2_x2 cmd=$abc$97718$new_n31597_ i0=mem3[95][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88725
.subckt na2_x1 i0=$abc$97718$new_n24142_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31606_
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[24] i1=mem3[96][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88727
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[25] i1=mem3[96][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88729
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[26] i1=mem3[96][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88731
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[27] i1=mem3[96][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88733
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[28] i1=mem3[96][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88735
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[29] i1=mem3[96][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88737
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[30] i1=mem3[96][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88739
.subckt mx2_x2 cmd=$abc$97718$new_n31606_ i0=di[31] i1=mem3[96][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88741
.subckt no2_x1 i0=$abc$97718$new_n25892_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31615_
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88743
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88745
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88747
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88749
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88751
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88753
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88755
.subckt mx2_x2 cmd=$abc$97718$new_n31615_ i0=mem3[97][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88757
.subckt no2_x1 i0=$abc$97718$new_n24132_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31624_
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88759
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88761
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88763
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88765
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88767
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88769
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88771
.subckt mx2_x2 cmd=$abc$97718$new_n31624_ i0=mem3[98][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88773
.subckt na2_x1 i0=$abc$97718$new_n24083_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31633_
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[24] i1=mem3[0][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88775
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[25] i1=mem3[0][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88777
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[26] i1=mem3[0][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88779
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[27] i1=mem3[0][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88781
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[28] i1=mem3[0][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88783
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[29] i1=mem3[0][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88785
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[30] i1=mem3[0][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88787
.subckt mx2_x2 cmd=$abc$97718$new_n31633_ i0=di[31] i1=mem3[0][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88789
.subckt no2_x1 i0=$abc$97718$new_n24073_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31642_
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88791
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88793
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88795
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88797
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88799
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88801
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88803
.subckt mx2_x2 cmd=$abc$97718$new_n31642_ i0=mem3[100][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88805
.subckt no2_x1 i0=$abc$97718$new_n24063_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31651_
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88807
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88809
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88811
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88813
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88815
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88817
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88819
.subckt mx2_x2 cmd=$abc$97718$new_n31651_ i0=mem3[101][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88821
.subckt no2_x1 i0=$abc$97718$new_n24053_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31660_
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88823
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88825
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88827
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88829
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88831
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88833
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88835
.subckt mx2_x2 cmd=$abc$97718$new_n31660_ i0=mem3[102][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88837
.subckt na2_x1 i0=$abc$97718$new_n24043_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31669_
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[24] i1=mem3[103][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88839
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[25] i1=mem3[103][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88841
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[26] i1=mem3[103][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88843
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[27] i1=mem3[103][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88845
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[28] i1=mem3[103][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88847
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[29] i1=mem3[103][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88849
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[30] i1=mem3[103][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88851
.subckt mx2_x2 cmd=$abc$97718$new_n31669_ i0=di[31] i1=mem3[103][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88853
.subckt no2_x1 i0=$abc$97718$new_n26002_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31678_
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88855
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88857
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88859
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88861
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88863
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88865
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88867
.subckt mx2_x2 cmd=$abc$97718$new_n31678_ i0=mem3[104][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88869
.subckt no2_x1 i0=$abc$97718$new_n25992_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31687_
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88871
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88873
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88875
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88877
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88879
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88881
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88883
.subckt mx2_x2 cmd=$abc$97718$new_n31687_ i0=mem3[105][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88885
.subckt no2_x1 i0=$abc$97718$new_n25982_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31696_
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88887
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88889
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88891
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88893
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88895
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88897
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88899
.subckt mx2_x2 cmd=$abc$97718$new_n31696_ i0=mem3[106][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88901
.subckt na2_x1 i0=$abc$97718$new_n25972_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31705_
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[24] i1=mem3[107][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88903
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[25] i1=mem3[107][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88905
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[26] i1=mem3[107][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88907
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[27] i1=mem3[107][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88909
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[28] i1=mem3[107][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88911
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[29] i1=mem3[107][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88913
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[30] i1=mem3[107][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88915
.subckt mx2_x2 cmd=$abc$97718$new_n31705_ i0=di[31] i1=mem3[107][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88917
.subckt no2_x1 i0=$abc$97718$new_n25962_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31714_
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88919
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88921
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88923
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88925
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88927
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88929
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88931
.subckt mx2_x2 cmd=$abc$97718$new_n31714_ i0=mem3[108][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88933
.subckt na2_x1 i0=$abc$97718$new_n25952_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31723_
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[24] i1=mem3[10][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88935
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[25] i1=mem3[10][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88937
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[26] i1=mem3[10][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88939
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[27] i1=mem3[10][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88941
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[28] i1=mem3[10][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88943
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[29] i1=mem3[10][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88945
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[30] i1=mem3[10][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88947
.subckt mx2_x2 cmd=$abc$97718$new_n31723_ i0=di[31] i1=mem3[10][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88949
.subckt na2_x1 i0=$abc$97718$new_n24024_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31732_
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[24] i1=mem3[110][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88951
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[25] i1=mem3[110][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88953
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[26] i1=mem3[110][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88955
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[27] i1=mem3[110][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88957
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[28] i1=mem3[110][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88959
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[29] i1=mem3[110][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88961
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[30] i1=mem3[110][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88963
.subckt mx2_x2 cmd=$abc$97718$new_n31732_ i0=di[31] i1=mem3[110][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88965
.subckt no2_x1 i0=$abc$97718$new_n24014_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31741_
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88967
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88969
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88971
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88973
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88975
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88977
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88979
.subckt mx2_x2 cmd=$abc$97718$new_n31741_ i0=mem3[111][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88981
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23595_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n31750_
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[24] i1=mem3[112][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88983
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[25] i1=mem3[112][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88985
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[26] i1=mem3[112][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88987
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[27] i1=mem3[112][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88989
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[28] i1=mem3[112][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88991
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[29] i1=mem3[112][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88993
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[30] i1=mem3[112][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88995
.subckt mx2_x2 cmd=$abc$97718$new_n31750_ i0=di[31] i1=mem3[112][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88997
.subckt no2_x1 i0=$abc$97718$new_n23981_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31759_
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$88999
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89001
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89003
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89005
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89007
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89009
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89011
.subckt mx2_x2 cmd=$abc$97718$new_n31759_ i0=mem3[113][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89013
.subckt no2_x1 i0=$abc$97718$new_n23971_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31768_
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89015
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89017
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89019
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89021
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89023
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89025
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89027
.subckt mx2_x2 cmd=$abc$97718$new_n31768_ i0=mem3[114][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89029
.subckt na2_x1 i0=$abc$97718$new_n23941_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31777_
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[24] i1=mem3[115][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89031
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[25] i1=mem3[115][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89033
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[26] i1=mem3[115][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89035
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[27] i1=mem3[115][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89037
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[28] i1=mem3[115][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89039
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[29] i1=mem3[115][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89041
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[30] i1=mem3[115][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89043
.subckt mx2_x2 cmd=$abc$97718$new_n31777_ i0=di[31] i1=mem3[115][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89045
.subckt no2_x1 i0=$abc$97718$new_n23961_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31786_
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89047
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89049
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89051
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89053
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89055
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89057
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89059
.subckt mx2_x2 cmd=$abc$97718$new_n31786_ i0=mem3[116][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89061
.subckt na2_x1 i0=$abc$97718$new_n23845_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31795_
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[24] i1=mem3[117][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89063
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[25] i1=mem3[117][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89065
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[26] i1=mem3[117][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89067
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[27] i1=mem3[117][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89069
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[28] i1=mem3[117][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89071
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[29] i1=mem3[117][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89073
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[30] i1=mem3[117][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89075
.subckt mx2_x2 cmd=$abc$97718$new_n31795_ i0=di[31] i1=mem3[117][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89077
.subckt na2_x1 i0=$abc$97718$new_n23855_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31804_
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[24] i1=mem3[118][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89079
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[25] i1=mem3[118][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89081
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[26] i1=mem3[118][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89083
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[27] i1=mem3[118][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89085
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[28] i1=mem3[118][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89087
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[29] i1=mem3[118][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89089
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[30] i1=mem3[118][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89091
.subckt mx2_x2 cmd=$abc$97718$new_n31804_ i0=di[31] i1=mem3[118][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89093
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23608_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n31813_
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[24] i1=mem3[11][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89095
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[25] i1=mem3[11][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89097
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[26] i1=mem3[11][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89099
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[27] i1=mem3[11][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89101
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[28] i1=mem3[11][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89103
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[29] i1=mem3[11][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89105
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[30] i1=mem3[11][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89107
.subckt mx2_x2 cmd=$abc$97718$new_n31813_ i0=di[31] i1=mem3[11][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89109
.subckt no2_x1 i0=$abc$97718$new_n23820_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n31822_
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89111
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89113
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89115
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89117
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89119
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89121
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89123
.subckt mx2_x2 cmd=$abc$97718$new_n31822_ i0=mem3[120][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89125
.subckt na2_x1 i0=$abc$97718$new_n23810_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n31831_
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[24] i1=mem3[121][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89127
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[25] i1=mem3[121][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89129
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[26] i1=mem3[121][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89131
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[27] i1=mem3[121][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89133
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[28] i1=mem3[121][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89135
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[29] i1=mem3[121][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89137
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[30] i1=mem3[121][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89139
.subckt mx2_x2 cmd=$abc$97718$new_n31831_ i0=di[31] i1=mem3[121][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89141
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23646_ nq=$abc$97718$new_n31840_
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[24] i1=mem3[122][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89143
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[25] i1=mem3[122][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89145
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[26] i1=mem3[122][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89147
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[27] i1=mem3[122][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89149
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[28] i1=mem3[122][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89151
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[29] i1=mem3[122][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89153
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[30] i1=mem3[122][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89155
.subckt mx2_x2 cmd=$abc$97718$new_n31840_ i0=di[31] i1=mem3[122][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89157
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23610_ nq=$abc$97718$new_n31849_
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[24] i1=mem3[123][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89159
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[25] i1=mem3[123][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89161
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[26] i1=mem3[123][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89163
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[27] i1=mem3[123][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89165
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[28] i1=mem3[123][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89167
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[29] i1=mem3[123][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89169
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[30] i1=mem3[123][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89171
.subckt mx2_x2 cmd=$abc$97718$new_n31849_ i0=di[31] i1=mem3[123][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89173
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23574_ nq=$abc$97718$new_n31858_
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[24] i1=mem3[124][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89175
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[25] i1=mem3[124][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89177
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[26] i1=mem3[124][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89179
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[27] i1=mem3[124][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89181
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[28] i1=mem3[124][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89183
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[29] i1=mem3[124][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89185
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[30] i1=mem3[124][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89187
.subckt mx2_x2 cmd=$abc$97718$new_n31858_ i0=di[31] i1=mem3[124][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89189
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23770_ nq=$abc$97718$new_n31867_
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[24] i1=mem3[125][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89191
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[25] i1=mem3[125][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89193
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[26] i1=mem3[125][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89195
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[27] i1=mem3[125][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89197
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[28] i1=mem3[125][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89199
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[29] i1=mem3[125][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89201
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[30] i1=mem3[125][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89203
.subckt mx2_x2 cmd=$abc$97718$new_n31867_ i0=di[31] i1=mem3[125][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89205
.subckt na2_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23736_ nq=$abc$97718$new_n31876_
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[24] i1=mem3[126][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89207
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[25] i1=mem3[126][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89209
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[26] i1=mem3[126][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89211
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[27] i1=mem3[126][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89213
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[28] i1=mem3[126][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89215
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[29] i1=mem3[126][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89217
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[30] i1=mem3[126][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89219
.subckt mx2_x2 cmd=$abc$97718$new_n31876_ i0=di[31] i1=mem3[126][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89221
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23665_ i2=$abc$97718$new_n23569_ nq=$abc$97718$new_n31885_
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[24] i1=mem3[127][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89223
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[25] i1=mem3[127][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89225
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[26] i1=mem3[127][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89227
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[27] i1=mem3[127][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89229
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[28] i1=mem3[127][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89231
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[29] i1=mem3[127][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89233
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[30] i1=mem3[127][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89235
.subckt mx2_x2 cmd=$abc$97718$new_n31885_ i0=di[31] i1=mem3[127][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89237
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n31894_
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89239
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89241
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89243
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89245
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89247
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89249
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89251
.subckt mx2_x2 cmd=$abc$97718$new_n31894_ i0=mem3[128][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89253
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23572_ nq=$abc$97718$new_n31903_
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[24] i1=mem3[12][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89255
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[25] i1=mem3[12][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89257
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[26] i1=mem3[12][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89259
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[27] i1=mem3[12][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89261
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[28] i1=mem3[12][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89263
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[29] i1=mem3[12][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89265
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[30] i1=mem3[12][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89267
.subckt mx2_x2 cmd=$abc$97718$new_n31903_ i0=di[31] i1=mem3[12][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89269
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23556_ nq=$abc$97718$new_n31912_
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89271
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89273
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89275
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89277
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89279
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89281
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89283
.subckt mx2_x2 cmd=$abc$97718$new_n31912_ i0=mem3[130][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89285
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23544_ nq=$abc$97718$new_n31921_
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89287
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89289
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89291
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89293
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89295
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89297
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89299
.subckt mx2_x2 cmd=$abc$97718$new_n31921_ i0=mem3[131][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89301
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23760_ nq=$abc$97718$new_n31930_
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89303
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89305
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89307
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89309
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89311
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89313
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89315
.subckt mx2_x2 cmd=$abc$97718$new_n31930_ i0=mem3[132][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89317
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23748_ nq=$abc$97718$new_n31939_
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89319
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89321
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89323
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89325
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89327
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89329
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89331
.subckt mx2_x2 cmd=$abc$97718$new_n31939_ i0=mem3[133][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89333
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23726_ nq=$abc$97718$new_n31948_
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89335
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89337
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89339
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89341
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89343
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89345
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89347
.subckt mx2_x2 cmd=$abc$97718$new_n31948_ i0=mem3[134][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89349
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23714_ nq=$abc$97718$new_n31957_
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89351
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89353
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89355
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89357
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89359
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89361
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89363
.subckt mx2_x2 cmd=$abc$97718$new_n31957_ i0=mem3[135][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89365
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23700_ nq=$abc$97718$new_n31966_
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89367
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89369
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89371
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89373
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89375
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89377
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89379
.subckt mx2_x2 cmd=$abc$97718$new_n31966_ i0=mem3[136][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89381
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23688_ nq=$abc$97718$new_n31975_
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89383
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89385
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89387
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89389
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89391
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89393
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89395
.subckt mx2_x2 cmd=$abc$97718$new_n31975_ i0=mem3[137][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89397
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23676_ nq=$abc$97718$new_n31984_
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89399
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89401
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89403
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89405
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89407
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89409
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89411
.subckt mx2_x2 cmd=$abc$97718$new_n31984_ i0=mem3[138][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89413
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23622_ i2=$abc$97718$new_n23584_ nq=$abc$97718$new_n31993_
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[24] i1=mem3[13][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89415
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[25] i1=mem3[13][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89417
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[26] i1=mem3[13][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89419
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[27] i1=mem3[13][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89421
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[28] i1=mem3[13][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89423
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[29] i1=mem3[13][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89425
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[30] i1=mem3[13][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89427
.subckt mx2_x2 cmd=$abc$97718$new_n31993_ i0=di[31] i1=mem3[13][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89429
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23634_ nq=$abc$97718$new_n32002_
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89431
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89433
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89435
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89437
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89439
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89441
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89443
.subckt mx2_x2 cmd=$abc$97718$new_n32002_ i0=mem3[140][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89445
.subckt no2_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23624_ nq=$abc$97718$new_n32011_
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89447
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89449
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89451
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89453
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89455
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89457
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89459
.subckt mx2_x2 cmd=$abc$97718$new_n32011_ i0=mem3[141][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89461
.subckt no2_x1 i0=$abc$97718$new_n25784_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32020_
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89463
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89465
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89467
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89469
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89471
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89473
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89475
.subckt mx2_x2 cmd=$abc$97718$new_n32020_ i0=mem3[142][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89477
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23666_ i2=$abc$97718$new_n23539_ nq=$abc$97718$new_n32029_
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89479
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89481
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89483
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89485
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89487
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89489
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89491
.subckt mx2_x2 cmd=$abc$97718$new_n32029_ i0=mem3[143][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89493
.subckt na2_x1 i0=$abc$97718$new_n24751_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32038_
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[24] i1=mem3[144][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89495
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[25] i1=mem3[144][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89497
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[26] i1=mem3[144][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89499
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[27] i1=mem3[144][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89501
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[28] i1=mem3[144][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89503
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[29] i1=mem3[144][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89505
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[30] i1=mem3[144][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89507
.subckt mx2_x2 cmd=$abc$97718$new_n32038_ i0=di[31] i1=mem3[144][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89509
.subckt no2_x1 i0=$abc$97718$new_n24843_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32047_
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89511
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89513
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89515
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89517
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89519
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89521
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89523
.subckt mx2_x2 cmd=$abc$97718$new_n32047_ i0=mem3[145][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89525
.subckt no2_x1 i0=$abc$97718$new_n25765_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32056_
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89527
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89529
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89531
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89533
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89535
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89537
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89539
.subckt mx2_x2 cmd=$abc$97718$new_n32056_ i0=mem3[146][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89541
.subckt no2_x1 i0=$abc$97718$new_n25013_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32065_
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89543
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89545
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89547
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89549
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89551
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89553
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89555
.subckt mx2_x2 cmd=$abc$97718$new_n32065_ i0=mem3[147][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89557
.subckt no2_x1 i0=$abc$97718$new_n25153_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32074_
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89559
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89561
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89563
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89565
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89567
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89569
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89571
.subckt mx2_x2 cmd=$abc$97718$new_n32074_ i0=mem3[148][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89573
.subckt na3_x1 i0=$abc$97718$new_n23790_ i1=$abc$97718$new_n23584_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n32083_
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[24] i1=mem3[14][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89575
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[25] i1=mem3[14][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89577
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[26] i1=mem3[14][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89579
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[27] i1=mem3[14][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89581
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[28] i1=mem3[14][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89583
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[29] i1=mem3[14][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89585
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[30] i1=mem3[14][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89587
.subckt mx2_x2 cmd=$abc$97718$new_n32083_ i0=di[31] i1=mem3[14][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89589
.subckt no2_x1 i0=$abc$97718$new_n25337_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32092_
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89591
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89593
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89595
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89597
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89599
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89601
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89603
.subckt mx2_x2 cmd=$abc$97718$new_n32092_ i0=mem3[150][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89605
.subckt na2_x1 i0=$abc$97718$new_n25755_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32101_
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[24] i1=mem3[151][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89607
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[25] i1=mem3[151][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89609
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[26] i1=mem3[151][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89611
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[27] i1=mem3[151][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89613
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[28] i1=mem3[151][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89615
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[29] i1=mem3[151][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89617
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[30] i1=mem3[151][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89619
.subckt mx2_x2 cmd=$abc$97718$new_n32101_ i0=di[31] i1=mem3[151][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89621
.subckt no2_x1 i0=$abc$97718$new_n25433_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32110_
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89623
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89625
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89627
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89629
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89631
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89633
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89635
.subckt mx2_x2 cmd=$abc$97718$new_n32110_ i0=mem3[152][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89637
.subckt no2_x1 i0=$abc$97718$new_n25480_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32119_
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89639
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89641
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89643
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89645
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89647
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89649
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89651
.subckt mx2_x2 cmd=$abc$97718$new_n32119_ i0=mem3[153][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89653
.subckt no2_x1 i0=$abc$97718$new_n25705_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32128_
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89655
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89657
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89659
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89661
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89663
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89665
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89667
.subckt mx2_x2 cmd=$abc$97718$new_n32128_ i0=mem3[154][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89669
.subckt na2_x1 i0=$abc$97718$new_n24285_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32137_
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[24] i1=mem3[155][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89671
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[25] i1=mem3[155][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89673
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[26] i1=mem3[155][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89675
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[27] i1=mem3[155][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89677
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[28] i1=mem3[155][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89679
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[29] i1=mem3[155][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89681
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[30] i1=mem3[155][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89683
.subckt mx2_x2 cmd=$abc$97718$new_n32137_ i0=di[31] i1=mem3[155][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89685
.subckt no2_x1 i0=$abc$97718$new_n25745_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32146_
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89687
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89689
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89691
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89693
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89695
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89697
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89699
.subckt mx2_x2 cmd=$abc$97718$new_n32146_ i0=mem3[156][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89701
.subckt na2_x1 i0=$abc$97718$new_n24422_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32155_
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[24] i1=mem3[157][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89703
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[25] i1=mem3[157][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89705
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[26] i1=mem3[157][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89707
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[27] i1=mem3[157][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89709
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[28] i1=mem3[157][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89711
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[29] i1=mem3[157][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89713
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[30] i1=mem3[157][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89715
.subckt mx2_x2 cmd=$abc$97718$new_n32155_ i0=di[31] i1=mem3[157][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89717
.subckt na2_x1 i0=$abc$97718$new_n24461_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32164_
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[24] i1=mem3[158][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89719
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[25] i1=mem3[158][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89721
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[26] i1=mem3[158][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89723
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[27] i1=mem3[158][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89725
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[28] i1=mem3[158][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89727
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[29] i1=mem3[158][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89729
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[30] i1=mem3[158][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89731
.subckt mx2_x2 cmd=$abc$97718$new_n32164_ i0=di[31] i1=mem3[158][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89733
.subckt no2_x1 i0=$abc$97718$new_n24542_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32173_
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89735
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89737
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89739
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89741
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89743
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89745
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89747
.subckt mx2_x2 cmd=$abc$97718$new_n32173_ i0=mem3[15][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89749
.subckt na2_x1 i0=$abc$97718$new_n24594_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32182_
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[24] i1=mem3[160][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89751
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[25] i1=mem3[160][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89753
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[26] i1=mem3[160][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89755
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[27] i1=mem3[160][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89757
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[28] i1=mem3[160][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89759
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[29] i1=mem3[160][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89761
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[30] i1=mem3[160][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89763
.subckt mx2_x2 cmd=$abc$97718$new_n32182_ i0=di[31] i1=mem3[160][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89765
.subckt no2_x1 i0=$abc$97718$new_n25873_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32191_
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89767
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89769
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89771
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89773
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89775
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89777
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89779
.subckt mx2_x2 cmd=$abc$97718$new_n32191_ i0=mem3[161][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89781
.subckt no2_x1 i0=$abc$97718$new_n24714_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32200_
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89783
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89785
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89787
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89789
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89791
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89793
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89795
.subckt mx2_x2 cmd=$abc$97718$new_n32200_ i0=mem3[162][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89797
.subckt no2_x1 i0=$abc$97718$new_n25863_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32209_
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89799
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89801
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89803
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89805
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89807
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89809
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89811
.subckt mx2_x2 cmd=$abc$97718$new_n32209_ i0=mem3[163][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89813
.subckt no2_x1 i0=$abc$97718$new_n24913_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32218_
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89815
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89817
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89819
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89821
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89823
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89825
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89827
.subckt mx2_x2 cmd=$abc$97718$new_n32218_ i0=mem3[164][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89829
.subckt no2_x1 i0=$abc$97718$new_n25033_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32227_
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89831
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89833
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89835
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89837
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89839
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89841
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89843
.subckt mx2_x2 cmd=$abc$97718$new_n32227_ i0=mem3[165][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89845
.subckt no2_x1 i0=$abc$97718$new_n25143_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32236_
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89847
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89849
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89851
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89853
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89855
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89857
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89859
.subckt mx2_x2 cmd=$abc$97718$new_n32236_ i0=mem3[166][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89861
.subckt na2_x1 i0=$abc$97718$new_n25280_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32245_
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[24] i1=mem3[167][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89863
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[25] i1=mem3[167][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89865
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[26] i1=mem3[167][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89867
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[27] i1=mem3[167][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89869
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[28] i1=mem3[167][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89871
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[29] i1=mem3[167][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89873
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[30] i1=mem3[167][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89875
.subckt mx2_x2 cmd=$abc$97718$new_n32245_ i0=di[31] i1=mem3[167][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89877
.subckt no2_x1 i0=$abc$97718$new_n25385_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32254_
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89879
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89881
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89883
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89885
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89887
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89889
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89891
.subckt mx2_x2 cmd=$abc$97718$new_n32254_ i0=mem3[168][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89893
.subckt no3_x1 i0=$abc$97718$new_n23791_ i1=$abc$97718$new_n23596_ i2=$abc$97718$new_n23517_ nq=$abc$97718$new_n32263_
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89895
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89897
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89899
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89901
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89903
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89905
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89907
.subckt mx2_x2 cmd=$abc$97718$new_n32263_ i0=mem3[16][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89909
.subckt no2_x1 i0=$abc$97718$new_n25558_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32272_
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89911
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89913
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89915
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89917
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89919
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89921
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89923
.subckt mx2_x2 cmd=$abc$97718$new_n32272_ i0=mem3[170][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89925
.subckt na2_x1 i0=$abc$97718$new_n25814_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32281_
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[24] i1=mem3[171][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89927
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[25] i1=mem3[171][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89929
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[26] i1=mem3[171][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89931
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[27] i1=mem3[171][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89933
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[28] i1=mem3[171][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89935
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[29] i1=mem3[171][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89937
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[30] i1=mem3[171][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89939
.subckt mx2_x2 cmd=$abc$97718$new_n32281_ i0=di[31] i1=mem3[171][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89941
.subckt no2_x1 i0=$abc$97718$new_n25617_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32290_
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89943
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89945
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89947
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89949
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89951
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89953
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89955
.subckt mx2_x2 cmd=$abc$97718$new_n32290_ i0=mem3[172][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89957
.subckt na2_x1 i0=$abc$97718$new_n25804_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32299_
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[24] i1=mem3[173][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89959
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[25] i1=mem3[173][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89961
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[26] i1=mem3[173][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89963
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[27] i1=mem3[173][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89965
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[28] i1=mem3[173][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89967
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[29] i1=mem3[173][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89969
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[30] i1=mem3[173][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89971
.subckt mx2_x2 cmd=$abc$97718$new_n32299_ i0=di[31] i1=mem3[173][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89973
.subckt na2_x1 i0=$abc$97718$new_n25794_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32308_
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[24] i1=mem3[174][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89975
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[25] i1=mem3[174][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89977
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[26] i1=mem3[174][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89979
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[27] i1=mem3[174][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89981
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[28] i1=mem3[174][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89983
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[29] i1=mem3[174][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89985
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[30] i1=mem3[174][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89987
.subckt mx2_x2 cmd=$abc$97718$new_n32308_ i0=di[31] i1=mem3[174][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89989
.subckt no2_x1 i0=$abc$97718$new_n25843_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32317_
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89991
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89993
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89995
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89997
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$89999
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90001
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90003
.subckt mx2_x2 cmd=$abc$97718$new_n32317_ i0=mem3[175][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90005
.subckt na3_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n32326_
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[24] i1=mem3[176][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90007
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[25] i1=mem3[176][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90009
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[26] i1=mem3[176][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90011
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[27] i1=mem3[176][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90013
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[28] i1=mem3[176][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90015
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[29] i1=mem3[176][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90017
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[30] i1=mem3[176][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90019
.subckt mx2_x2 cmd=$abc$97718$new_n32326_ i0=di[31] i1=mem3[176][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90021
.subckt no2_x1 i0=$abc$97718$new_n24773_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32335_
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90023
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90025
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90027
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90029
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90031
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90033
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90035
.subckt mx2_x2 cmd=$abc$97718$new_n32335_ i0=mem3[177][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90037
.subckt no2_x1 i0=$abc$97718$new_n24793_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32344_
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90039
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90041
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90043
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90045
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90047
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90049
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90051
.subckt mx2_x2 cmd=$abc$97718$new_n32344_ i0=mem3[178][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90053
.subckt no2_x1 i0=$abc$97718$new_n24833_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32353_
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90055
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90057
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90059
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90061
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90063
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90065
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90067
.subckt mx2_x2 cmd=$abc$97718$new_n32353_ i0=mem3[17][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90069
.subckt no2_x1 i0=$abc$97718$new_n24863_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32362_
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90071
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90073
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90075
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90077
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90079
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90081
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90083
.subckt mx2_x2 cmd=$abc$97718$new_n32362_ i0=mem3[180][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90085
.subckt na2_x1 i0=$abc$97718$new_n24903_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32371_
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[24] i1=mem3[181][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90087
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[25] i1=mem3[181][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90089
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[26] i1=mem3[181][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90091
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[27] i1=mem3[181][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90093
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[28] i1=mem3[181][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90095
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[29] i1=mem3[181][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90097
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[30] i1=mem3[181][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90099
.subckt mx2_x2 cmd=$abc$97718$new_n32371_ i0=di[31] i1=mem3[181][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90101
.subckt na2_x1 i0=$abc$97718$new_n24953_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32380_
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[24] i1=mem3[182][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90103
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[25] i1=mem3[182][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90105
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[26] i1=mem3[182][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90107
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[27] i1=mem3[182][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90109
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[28] i1=mem3[182][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90111
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[29] i1=mem3[182][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90113
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[30] i1=mem3[182][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90115
.subckt mx2_x2 cmd=$abc$97718$new_n32380_ i0=di[31] i1=mem3[182][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90117
.subckt na2_x1 i0=$abc$97718$new_n24993_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32389_
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[24] i1=mem3[183][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90119
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[25] i1=mem3[183][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90121
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[26] i1=mem3[183][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90123
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[27] i1=mem3[183][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90125
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[28] i1=mem3[183][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90127
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[29] i1=mem3[183][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90129
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[30] i1=mem3[183][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90131
.subckt mx2_x2 cmd=$abc$97718$new_n32389_ i0=di[31] i1=mem3[183][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90133
.subckt no2_x1 i0=$abc$97718$new_n25043_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32398_
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90135
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90137
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90139
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90141
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90143
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90145
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90147
.subckt mx2_x2 cmd=$abc$97718$new_n32398_ i0=mem3[184][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90149
.subckt na2_x1 i0=$abc$97718$new_n25093_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32407_
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[24] i1=mem3[185][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90151
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[25] i1=mem3[185][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90153
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[26] i1=mem3[185][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90155
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[27] i1=mem3[185][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90157
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[28] i1=mem3[185][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90159
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[29] i1=mem3[185][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90161
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[30] i1=mem3[185][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90163
.subckt mx2_x2 cmd=$abc$97718$new_n32407_ i0=di[31] i1=mem3[185][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90165
.subckt na2_x1 i0=$abc$97718$new_n25123_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32416_
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[24] i1=mem3[186][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90167
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[25] i1=mem3[186][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90169
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[26] i1=mem3[186][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90171
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[27] i1=mem3[186][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90173
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[28] i1=mem3[186][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90175
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[29] i1=mem3[186][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90177
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[30] i1=mem3[186][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90179
.subckt mx2_x2 cmd=$abc$97718$new_n32416_ i0=di[31] i1=mem3[186][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90181
.subckt na2_x1 i0=$abc$97718$new_n25173_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32425_
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[24] i1=mem3[187][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90183
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[25] i1=mem3[187][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90185
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[26] i1=mem3[187][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90187
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[27] i1=mem3[187][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90189
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[28] i1=mem3[187][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90191
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[29] i1=mem3[187][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90193
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[30] i1=mem3[187][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90195
.subckt mx2_x2 cmd=$abc$97718$new_n32425_ i0=di[31] i1=mem3[187][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90197
.subckt na2_x1 i0=$abc$97718$new_n25212_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32434_
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[24] i1=mem3[188][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90199
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[25] i1=mem3[188][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90201
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[26] i1=mem3[188][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90203
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[27] i1=mem3[188][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90205
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[28] i1=mem3[188][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90207
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[29] i1=mem3[188][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90209
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[30] i1=mem3[188][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90211
.subckt mx2_x2 cmd=$abc$97718$new_n32434_ i0=di[31] i1=mem3[188][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90213
.subckt no2_x1 i0=$abc$97718$new_n25251_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32443_
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90215
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90217
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90219
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90221
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90223
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90225
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90227
.subckt mx2_x2 cmd=$abc$97718$new_n32443_ i0=mem3[18][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90229
.subckt na2_x1 i0=$abc$97718$new_n25299_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32452_
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[24] i1=mem3[190][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90231
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[25] i1=mem3[190][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90233
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[26] i1=mem3[190][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90235
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[27] i1=mem3[190][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90237
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[28] i1=mem3[190][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90239
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[29] i1=mem3[190][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90241
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[30] i1=mem3[190][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90243
.subckt mx2_x2 cmd=$abc$97718$new_n32452_ i0=di[31] i1=mem3[190][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90245
.subckt na3_x1 i0=$abc$97718$new_n24771_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n32461_
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[24] i1=mem3[191][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90247
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[25] i1=mem3[191][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90249
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[26] i1=mem3[191][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90251
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[27] i1=mem3[191][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90253
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[28] i1=mem3[191][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90255
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[29] i1=mem3[191][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90257
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[30] i1=mem3[191][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90259
.subckt mx2_x2 cmd=$abc$97718$new_n32461_ i0=di[31] i1=mem3[191][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90261
.subckt na3_x1 i0=$abc$97718$new_n24241_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n32470_
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[24] i1=mem3[192][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90263
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[25] i1=mem3[192][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90265
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[26] i1=mem3[192][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90267
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[27] i1=mem3[192][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90269
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[28] i1=mem3[192][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90271
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[29] i1=mem3[192][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90273
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[30] i1=mem3[192][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90275
.subckt mx2_x2 cmd=$abc$97718$new_n32470_ i0=di[31] i1=mem3[192][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90277
.subckt no2_x1 i0=$abc$97718$new_n25404_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32479_
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90279
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90281
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90283
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90285
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90287
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90289
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90291
.subckt mx2_x2 cmd=$abc$97718$new_n32479_ i0=mem3[193][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90293
.subckt no2_x1 i0=$abc$97718$new_n25443_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32488_
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90295
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90297
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90299
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90301
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90303
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90305
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90307
.subckt mx2_x2 cmd=$abc$97718$new_n32488_ i0=mem3[194][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90309
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n32497_
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90311
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90313
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90315
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90317
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90319
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90321
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90323
.subckt mx2_x2 cmd=$abc$97718$new_n32497_ i0=mem3[195][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90325
.subckt no2_x1 i0=$abc$97718$new_n25509_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32506_
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90327
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90329
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90331
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90333
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90335
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90337
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90339
.subckt mx2_x2 cmd=$abc$97718$new_n32506_ i0=mem3[196][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90341
.subckt no2_x1 i0=$abc$97718$new_n25656_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32515_
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90343
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90345
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90347
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90349
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90351
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90353
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90355
.subckt mx2_x2 cmd=$abc$97718$new_n32515_ i0=mem3[197][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90357
.subckt no2_x1 i0=$abc$97718$new_n25666_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32524_
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90359
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90361
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90363
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90365
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90367
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90369
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90371
.subckt mx2_x2 cmd=$abc$97718$new_n32524_ i0=mem3[198][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90373
.subckt no3_x1 i0=$abc$97718$new_n23920_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23585_ nq=$abc$97718$new_n32533_
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90375
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90377
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90379
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90381
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90383
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90385
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90387
.subckt mx2_x2 cmd=$abc$97718$new_n32533_ i0=mem3[1][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90389
.subckt no2_x1 i0=$abc$97718$new_n25695_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32542_
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90391
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90393
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90395
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90397
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90399
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90401
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90403
.subckt mx2_x2 cmd=$abc$97718$new_n32542_ i0=mem3[200][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90405
.subckt no2_x1 i0=$abc$97718$new_n24243_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32551_
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90407
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90409
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90411
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90413
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90415
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90417
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90419
.subckt mx2_x2 cmd=$abc$97718$new_n32551_ i0=mem3[201][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90421
.subckt no2_x1 i0=$abc$97718$new_n24275_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32560_
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90423
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90425
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90427
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90429
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90431
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90433
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90435
.subckt mx2_x2 cmd=$abc$97718$new_n32560_ i0=mem3[202][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90437
.subckt na2_x1 i0=$abc$97718$new_n24305_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32569_
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[24] i1=mem3[203][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90439
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[25] i1=mem3[203][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90441
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[26] i1=mem3[203][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90443
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[27] i1=mem3[203][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90445
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[28] i1=mem3[203][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90447
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[29] i1=mem3[203][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90449
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[30] i1=mem3[203][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90451
.subckt mx2_x2 cmd=$abc$97718$new_n32569_ i0=di[31] i1=mem3[203][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90453
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n32578_
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90455
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90457
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90459
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90461
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90463
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90465
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90467
.subckt mx2_x2 cmd=$abc$97718$new_n32578_ i0=mem3[204][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90469
.subckt na2_x1 i0=$abc$97718$new_n24344_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32587_
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[24] i1=mem3[205][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90471
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[25] i1=mem3[205][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90473
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[26] i1=mem3[205][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90475
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[27] i1=mem3[205][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90477
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[28] i1=mem3[205][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90479
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[29] i1=mem3[205][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90481
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[30] i1=mem3[205][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90483
.subckt mx2_x2 cmd=$abc$97718$new_n32587_ i0=di[31] i1=mem3[205][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90485
.subckt na2_x1 i0=$abc$97718$new_n24363_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32596_
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[24] i1=mem3[206][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90487
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[25] i1=mem3[206][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90489
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[26] i1=mem3[206][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90491
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[27] i1=mem3[206][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90493
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[28] i1=mem3[206][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90495
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[29] i1=mem3[206][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90497
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[30] i1=mem3[206][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90499
.subckt mx2_x2 cmd=$abc$97718$new_n32596_ i0=di[31] i1=mem3[206][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90501
.subckt no3_x1 i0=$abc$97718$new_n24242_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23666_ nq=$abc$97718$new_n32605_
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90503
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90505
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90507
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90509
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90511
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90513
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90515
.subckt mx2_x2 cmd=$abc$97718$new_n32605_ i0=mem3[207][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90517
.subckt na3_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n32614_
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[24] i1=mem3[208][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90519
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[25] i1=mem3[208][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90521
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[26] i1=mem3[208][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90523
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[27] i1=mem3[208][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90525
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[28] i1=mem3[208][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90527
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[29] i1=mem3[208][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90529
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[30] i1=mem3[208][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90531
.subckt mx2_x2 cmd=$abc$97718$new_n32614_ i0=di[31] i1=mem3[208][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90533
.subckt no2_x1 i0=$abc$97718$new_n24403_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32623_
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90535
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90537
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90539
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90541
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90543
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90545
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90547
.subckt mx2_x2 cmd=$abc$97718$new_n32623_ i0=mem3[20][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90549
.subckt no2_x1 i0=$abc$97718$new_n24432_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32632_
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90551
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90553
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90555
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90557
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90559
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90561
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90563
.subckt mx2_x2 cmd=$abc$97718$new_n32632_ i0=mem3[210][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90565
.subckt na2_x1 i0=$abc$97718$new_n24482_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32641_
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[24] i1=mem3[211][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90567
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[25] i1=mem3[211][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90569
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[26] i1=mem3[211][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90571
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[27] i1=mem3[211][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90573
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[28] i1=mem3[211][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90575
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[29] i1=mem3[211][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90577
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[30] i1=mem3[211][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90579
.subckt mx2_x2 cmd=$abc$97718$new_n32641_ i0=di[31] i1=mem3[211][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90581
.subckt no2_x1 i0=$abc$97718$new_n24492_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32650_
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90583
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90585
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90587
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90589
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90591
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90593
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90595
.subckt mx2_x2 cmd=$abc$97718$new_n32650_ i0=mem3[212][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90597
.subckt na2_x1 i0=$abc$97718$new_n24502_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32659_
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[24] i1=mem3[213][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90599
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[25] i1=mem3[213][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90601
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[26] i1=mem3[213][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90603
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[27] i1=mem3[213][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90605
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[28] i1=mem3[213][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90607
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[29] i1=mem3[213][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90609
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[30] i1=mem3[213][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90611
.subckt mx2_x2 cmd=$abc$97718$new_n32659_ i0=di[31] i1=mem3[213][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90613
.subckt na2_x1 i0=$abc$97718$new_n24532_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32668_
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[24] i1=mem3[214][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90615
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[25] i1=mem3[214][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90617
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[26] i1=mem3[214][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90619
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[27] i1=mem3[214][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90621
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[28] i1=mem3[214][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90623
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[29] i1=mem3[214][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90625
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[30] i1=mem3[214][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90627
.subckt mx2_x2 cmd=$abc$97718$new_n32668_ i0=di[31] i1=mem3[214][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90629
.subckt na2_x1 i0=$abc$97718$new_n24562_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32677_
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[24] i1=mem3[215][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90631
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[25] i1=mem3[215][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90633
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[26] i1=mem3[215][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90635
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[27] i1=mem3[215][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90637
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[28] i1=mem3[215][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90639
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[29] i1=mem3[215][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90641
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[30] i1=mem3[215][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90643
.subckt mx2_x2 cmd=$abc$97718$new_n32677_ i0=di[31] i1=mem3[215][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90645
.subckt no2_x1 i0=$abc$97718$new_n24582_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32686_
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90647
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90649
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90651
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90653
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90655
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90657
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90659
.subckt mx2_x2 cmd=$abc$97718$new_n32686_ i0=mem3[216][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90661
.subckt na2_x1 i0=$abc$97718$new_n24614_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32695_
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[24] i1=mem3[217][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90663
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[25] i1=mem3[217][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90665
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[26] i1=mem3[217][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90667
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[27] i1=mem3[217][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90669
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[28] i1=mem3[217][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90671
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[29] i1=mem3[217][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90673
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[30] i1=mem3[217][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90675
.subckt mx2_x2 cmd=$abc$97718$new_n32695_ i0=di[31] i1=mem3[217][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90677
.subckt na2_x1 i0=$abc$97718$new_n24624_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32704_
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[24] i1=mem3[218][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90679
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[25] i1=mem3[218][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90681
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[26] i1=mem3[218][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90683
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[27] i1=mem3[218][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90685
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[28] i1=mem3[218][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90687
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[29] i1=mem3[218][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90689
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[30] i1=mem3[218][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90691
.subckt mx2_x2 cmd=$abc$97718$new_n32704_ i0=di[31] i1=mem3[218][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90693
.subckt no2_x1 i0=$abc$97718$new_n24644_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32713_
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90695
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90697
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90699
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90701
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90703
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90705
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90707
.subckt mx2_x2 cmd=$abc$97718$new_n32713_ i0=mem3[21][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90709
.subckt na2_x1 i0=$abc$97718$new_n24654_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32722_
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[24] i1=mem3[220][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90711
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[25] i1=mem3[220][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90713
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[26] i1=mem3[220][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90715
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[27] i1=mem3[220][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90717
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[28] i1=mem3[220][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90719
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[29] i1=mem3[220][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90721
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[30] i1=mem3[220][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90723
.subckt mx2_x2 cmd=$abc$97718$new_n32722_ i0=di[31] i1=mem3[220][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90725
.subckt na2_x1 i0=$abc$97718$new_n24674_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32731_
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[24] i1=mem3[221][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90727
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[25] i1=mem3[221][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90729
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[26] i1=mem3[221][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90731
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[27] i1=mem3[221][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90733
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[28] i1=mem3[221][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90735
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[29] i1=mem3[221][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90737
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[30] i1=mem3[221][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90739
.subckt mx2_x2 cmd=$abc$97718$new_n32731_ i0=di[31] i1=mem3[221][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90741
.subckt na2_x1 i0=$abc$97718$new_n24694_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32740_
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[24] i1=mem3[222][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90743
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[25] i1=mem3[222][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90745
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[26] i1=mem3[222][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90747
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[27] i1=mem3[222][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90749
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[28] i1=mem3[222][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90751
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[29] i1=mem3[222][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90753
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[30] i1=mem3[222][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90755
.subckt mx2_x2 cmd=$abc$97718$new_n32740_ i0=di[31] i1=mem3[222][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90757
.subckt na3_x1 i0=$abc$97718$new_n24392_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23665_ nq=$abc$97718$new_n32749_
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[24] i1=mem3[223][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90759
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[25] i1=mem3[223][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90761
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[26] i1=mem3[223][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90763
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[27] i1=mem3[223][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90765
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[28] i1=mem3[223][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90767
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[29] i1=mem3[223][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90769
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[30] i1=mem3[223][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90771
.subckt mx2_x2 cmd=$abc$97718$new_n32749_ i0=di[31] i1=mem3[223][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90773
.subckt na3_x1 i0=$abc$97718$new_n23833_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23595_ nq=$abc$97718$new_n32758_
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[24] i1=mem3[224][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90775
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[25] i1=mem3[224][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90777
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[26] i1=mem3[224][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90779
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[27] i1=mem3[224][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90781
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[28] i1=mem3[224][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90783
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[29] i1=mem3[224][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90785
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[30] i1=mem3[224][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90787
.subckt mx2_x2 cmd=$abc$97718$new_n32758_ i0=di[31] i1=mem3[224][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90789
.subckt no2_x1 i0=$abc$97718$new_n24783_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32767_
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90791
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90793
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90795
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90797
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90799
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90801
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90803
.subckt mx2_x2 cmd=$abc$97718$new_n32767_ i0=mem3[225][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90805
.subckt no2_x1 i0=$abc$97718$new_n24813_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32776_
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90807
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90809
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90811
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90813
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90815
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90817
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90819
.subckt mx2_x2 cmd=$abc$97718$new_n32776_ i0=mem3[226][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90821
.subckt na2_x1 i0=$abc$97718$new_n24853_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32785_
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[24] i1=mem3[227][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90823
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[25] i1=mem3[227][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90825
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[26] i1=mem3[227][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90827
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[27] i1=mem3[227][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90829
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[28] i1=mem3[227][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90831
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[29] i1=mem3[227][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90833
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[30] i1=mem3[227][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90835
.subckt mx2_x2 cmd=$abc$97718$new_n32785_ i0=di[31] i1=mem3[227][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90837
.subckt no2_x1 i0=$abc$97718$new_n24893_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32794_
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90839
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90841
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90843
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90845
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90847
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90849
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90851
.subckt mx2_x2 cmd=$abc$97718$new_n32794_ i0=mem3[228][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90853
.subckt no2_x1 i0=$abc$97718$new_n24943_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32803_
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90855
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90857
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90859
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90861
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90863
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90865
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90867
.subckt mx2_x2 cmd=$abc$97718$new_n32803_ i0=mem3[22][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90869
.subckt na2_x1 i0=$abc$97718$new_n24973_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32812_
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[24] i1=mem3[230][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90871
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[25] i1=mem3[230][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90873
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[26] i1=mem3[230][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90875
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[27] i1=mem3[230][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90877
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[28] i1=mem3[230][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90879
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[29] i1=mem3[230][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90881
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[30] i1=mem3[230][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90883
.subckt mx2_x2 cmd=$abc$97718$new_n32812_ i0=di[31] i1=mem3[230][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90885
.subckt na2_x1 i0=$abc$97718$new_n24983_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32821_
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[24] i1=mem3[231][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90887
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[25] i1=mem3[231][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90889
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[26] i1=mem3[231][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90891
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[27] i1=mem3[231][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90893
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[28] i1=mem3[231][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90895
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[29] i1=mem3[231][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90897
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[30] i1=mem3[231][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90899
.subckt mx2_x2 cmd=$abc$97718$new_n32821_ i0=di[31] i1=mem3[231][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90901
.subckt no2_x1 i0=$abc$97718$new_n25053_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32830_
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90903
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90905
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90907
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90909
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90911
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90913
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90915
.subckt mx2_x2 cmd=$abc$97718$new_n32830_ i0=mem3[232][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90917
.subckt na2_x1 i0=$abc$97718$new_n25073_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32839_
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[24] i1=mem3[233][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90919
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[25] i1=mem3[233][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90921
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[26] i1=mem3[233][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90923
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[27] i1=mem3[233][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90925
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[28] i1=mem3[233][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90927
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[29] i1=mem3[233][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90929
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[30] i1=mem3[233][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90931
.subckt mx2_x2 cmd=$abc$97718$new_n32839_ i0=di[31] i1=mem3[233][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90933
.subckt na2_x1 i0=$abc$97718$new_n25113_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32848_
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[24] i1=mem3[234][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90935
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[25] i1=mem3[234][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90937
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[26] i1=mem3[234][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90939
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[27] i1=mem3[234][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90941
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[28] i1=mem3[234][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90943
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[29] i1=mem3[234][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90945
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[30] i1=mem3[234][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90947
.subckt mx2_x2 cmd=$abc$97718$new_n32848_ i0=di[31] i1=mem3[234][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90949
.subckt na2_x1 i0=$abc$97718$new_n25163_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32857_
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[24] i1=mem3[235][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90951
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[25] i1=mem3[235][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90953
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[26] i1=mem3[235][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90955
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[27] i1=mem3[235][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90957
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[28] i1=mem3[235][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90959
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[29] i1=mem3[235][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90961
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[30] i1=mem3[235][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90963
.subckt mx2_x2 cmd=$abc$97718$new_n32857_ i0=di[31] i1=mem3[235][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90965
.subckt na2_x1 i0=$abc$97718$new_n25202_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32866_
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[24] i1=mem3[236][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90967
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[25] i1=mem3[236][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90969
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[26] i1=mem3[236][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90971
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[27] i1=mem3[236][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90973
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[28] i1=mem3[236][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90975
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[29] i1=mem3[236][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90977
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[30] i1=mem3[236][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90979
.subckt mx2_x2 cmd=$abc$97718$new_n32866_ i0=di[31] i1=mem3[236][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90981
.subckt na2_x1 i0=$abc$97718$new_n25222_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32875_
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[24] i1=mem3[237][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90983
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[25] i1=mem3[237][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90985
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[26] i1=mem3[237][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90987
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[27] i1=mem3[237][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90989
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[28] i1=mem3[237][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90991
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[29] i1=mem3[237][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90993
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[30] i1=mem3[237][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90995
.subckt mx2_x2 cmd=$abc$97718$new_n32875_ i0=di[31] i1=mem3[237][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90997
.subckt na2_x1 i0=$abc$97718$new_n25261_ i1=$abc$97718$new_n23790_ nq=$abc$97718$new_n32884_
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[24] i1=mem3[238][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$90999
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[25] i1=mem3[238][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91001
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[26] i1=mem3[238][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91003
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[27] i1=mem3[238][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91005
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[28] i1=mem3[238][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91007
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[29] i1=mem3[238][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91009
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[30] i1=mem3[238][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91011
.subckt mx2_x2 cmd=$abc$97718$new_n32884_ i0=di[31] i1=mem3[238][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91013
.subckt no2_x1 i0=$abc$97718$new_n25309_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32893_
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91015
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91017
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91019
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91021
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91023
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91025
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91027
.subckt mx2_x2 cmd=$abc$97718$new_n32893_ i0=mem3[23][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91029
.subckt no2_x1 i0=$abc$97718$new_n25347_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32902_
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91031
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91033
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91035
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91037
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91039
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91041
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91043
.subckt mx2_x2 cmd=$abc$97718$new_n32902_ i0=mem3[240][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91045
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23920_ i2=$abc$97718$new_n23791_ nq=$abc$97718$new_n32911_
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91047
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91049
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91051
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91053
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91055
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91057
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91059
.subckt mx2_x2 cmd=$abc$97718$new_n32911_ i0=mem3[241][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91061
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23555_ nq=$abc$97718$new_n32920_
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91063
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91065
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91067
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91069
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91071
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91073
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91075
.subckt mx2_x2 cmd=$abc$97718$new_n32920_ i0=mem3[242][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91077
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23543_ nq=$abc$97718$new_n32929_
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91079
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91081
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91083
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91085
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91087
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91089
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91091
.subckt mx2_x2 cmd=$abc$97718$new_n32929_ i0=mem3[243][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91093
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23759_ nq=$abc$97718$new_n32938_
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91095
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91097
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91099
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91101
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91103
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91105
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91107
.subckt mx2_x2 cmd=$abc$97718$new_n32938_ i0=mem3[244][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91109
.subckt no2_x1 i0=$abc$97718$new_n25519_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32947_
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91111
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91113
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91115
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91117
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91119
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91121
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91123
.subckt mx2_x2 cmd=$abc$97718$new_n32947_ i0=mem3[245][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91125
.subckt no2_x1 i0=$abc$97718$new_n25529_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32956_
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91127
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91129
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91131
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91133
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91135
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91137
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91139
.subckt mx2_x2 cmd=$abc$97718$new_n32956_ i0=mem3[246][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91141
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23712_ nq=$abc$97718$new_n32965_
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[24] i1=mem3[247][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91143
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[25] i1=mem3[247][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91145
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[26] i1=mem3[247][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91147
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[27] i1=mem3[247][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91149
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[28] i1=mem3[247][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91151
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[29] i1=mem3[247][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91153
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[30] i1=mem3[247][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91155
.subckt mx2_x2 cmd=$abc$97718$new_n32965_ i0=di[31] i1=mem3[247][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91157
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23699_ nq=$abc$97718$new_n32974_
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91159
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91161
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91163
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91165
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91167
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91169
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91171
.subckt mx2_x2 cmd=$abc$97718$new_n32974_ i0=mem3[248][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91173
.subckt no2_x1 i0=$abc$97718$new_n25597_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32983_
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91175
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91177
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91179
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91181
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91183
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91185
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91187
.subckt mx2_x2 cmd=$abc$97718$new_n32983_ i0=mem3[24][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91189
.subckt no2_x1 i0=$abc$97718$new_n25607_ i1=$abc$97718$new_n23791_ nq=$abc$97718$new_n32992_
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91191
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91193
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91195
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91197
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91199
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91201
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91203
.subckt mx2_x2 cmd=$abc$97718$new_n32992_ i0=mem3[250][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91205
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23608_ nq=$abc$97718$new_n33001_
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[24] i1=mem3[251][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91207
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[25] i1=mem3[251][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91209
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[26] i1=mem3[251][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91211
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[27] i1=mem3[251][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91213
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[28] i1=mem3[251][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91215
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[29] i1=mem3[251][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91217
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[30] i1=mem3[251][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91219
.subckt mx2_x2 cmd=$abc$97718$new_n33001_ i0=di[31] i1=mem3[251][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91221
.subckt no3_x1 i0=$abc$97718$new_n24094_ i1=$abc$97718$new_n23791_ i2=$abc$97718$new_n23573_ nq=$abc$97718$new_n33010_
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][0] i1=di[24] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91223
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][1] i1=di[25] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91225
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][2] i1=di[26] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91227
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][3] i1=di[27] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91229
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][4] i1=di[28] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91231
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][5] i1=di[29] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91233
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][6] i1=di[30] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91235
.subckt mx2_x2 cmd=$abc$97718$new_n33010_ i0=mem3[252][7] i1=di[31] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91237
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23622_ nq=$abc$97718$new_n33019_
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[24] i1=mem3[253][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91239
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[25] i1=mem3[253][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91241
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[26] i1=mem3[253][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91243
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[27] i1=mem3[253][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91245
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[28] i1=mem3[253][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91247
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[29] i1=mem3[253][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91249
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[30] i1=mem3[253][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91251
.subckt mx2_x2 cmd=$abc$97718$new_n33019_ i0=di[31] i1=mem3[253][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91253
.subckt na3_x1 i0=$abc$97718$new_n24093_ i1=$abc$97718$new_n23790_ i2=$abc$97718$new_n23521_ nq=$abc$97718$new_n33028_
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[24] i1=mem3[254][0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91255
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[25] i1=mem3[254][1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91257
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[26] i1=mem3[254][2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91259
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[27] i1=mem3[254][3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91261
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[28] i1=mem3[254][4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91263
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[29] i1=mem3[254][5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91265
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[30] i1=mem3[254][6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91267
.subckt mx2_x2 cmd=$abc$97718$new_n33028_ i0=di[31] i1=mem3[254][7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$91269
.subckt mx2_x2 cmd=ce i0=raddr[0] i1=addr[0] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78967
.subckt mx2_x2 cmd=ce i0=raddr[1] i1=addr[1] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78969
.subckt mx2_x2 cmd=ce i0=raddr[2] i1=addr[2] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78971
.subckt mx2_x2 cmd=ce i0=raddr[3] i1=addr[3] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78973
.subckt mx2_x2 cmd=ce i0=raddr[4] i1=addr[4] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78975
.subckt mx2_x2 cmd=ce i0=raddr[5] i1=addr[5] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78977
.subckt mx2_x2 cmd=ce i0=raddr[6] i1=addr[6] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78979
.subckt mx2_x2 cmd=ce i0=raddr[7] i1=addr[7] q=$abc$97718$auto$rtlil.cc:2515:MuxGate$78981
.subckt inv_x1 i=addr[0] nq=$abc$97718$new_n16495_
.subckt inv_x1 i=addr[1] nq=$abc$97718$new_n16496_
.subckt inv_x1 i=addr[2] nq=$abc$97718$new_n16497_
.subckt inv_x1 i=addr[3] nq=$abc$97718$new_n16498_
.subckt inv_x1 i=addr[4] nq=$abc$97718$new_n16499_
.subckt inv_x1 i=addr[5] nq=$abc$97718$new_n16500_
.subckt inv_x1 i=addr[6] nq=$abc$97718$new_n16501_
.subckt inv_x1 i=addr[7] nq=$abc$97718$new_n16502_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n16503_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16504_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n16505_
.subckt inv_x1 i=mem0[15][0] nq=$abc$97718$new_n16506_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16507_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n16508_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n16509_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n16510_
.subckt inv_x1 i=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n16511_
.subckt inv_x1 i=rst nq=$abc$97718$new_n16512_
.subckt inv_x1 i=mem0[207][7] nq=$abc$97718$new_n16513_
.subckt inv_x1 i=mem1[143][5] nq=$abc$97718$new_n16514_
.subckt inv_x1 i=mem2[207][6] nq=$abc$97718$new_n16515_
.subckt inv_x1 i=mem3[143][7] nq=$abc$97718$new_n16516_
.subckt mx2_x2 cmd=ce i0=raddr[0] i1=addr[0] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[0]
.subckt mx2_x2 cmd=ce i0=raddr[1] i1=addr[1] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[1]
.subckt mx2_x2 cmd=ce i0=raddr[2] i1=addr[2] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[2]
.subckt mx2_x2 cmd=ce i0=raddr[3] i1=addr[3] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[3]
.subckt mx2_x2 cmd=ce i0=raddr[4] i1=addr[4] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[4]
.subckt mx2_x2 cmd=ce i0=raddr[5] i1=addr[5] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[5]
.subckt mx2_x2 cmd=ce i0=raddr[6] i1=addr[6] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[6]
.subckt mx2_x2 cmd=ce i0=raddr[7] i1=addr[7] q=$abc$59809$auto$rtlil.cc:2443:Mux$5742[7]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[225][0] i1=mem0[229][0] q=$abc$97718$new_n16525_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16525_ i1=mem0[228][0] i2=mem0[224][0] q=$abc$97718$new_n16526_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[233][0] i1=mem0[237][0] q=$abc$97718$new_n16527_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16527_ i1=mem0[236][0] i2=mem0[232][0] q=$abc$97718$new_n16528_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][0] i1=mem0[238][0] q=$abc$97718$new_n16529_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16529_ i1=mem0[239][0] i2=mem0[235][0] q=$abc$97718$new_n16530_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[226][0] i1=mem0[230][0] q=$abc$97718$new_n16531_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16531_ i1=mem0[231][0] i2=mem0[227][0] q=$abc$97718$new_n16532_
.subckt ao22_x2 i0=$abc$97718$new_n16532_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16533_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16530_ i2=$abc$97718$new_n16533_ q=$abc$97718$new_n16534_
.subckt ao22_x2 i0=$abc$97718$new_n16526_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n16535_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16528_ i2=$abc$97718$new_n16535_ q=$abc$97718$new_n16536_
.subckt no3_x1 i0=$abc$97718$new_n16536_ i1=$abc$97718$new_n16534_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n16537_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][0] i1=mem0[254][0] q=$abc$97718$new_n16538_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16538_ i1=mem0[255][0] i2=mem0[251][0] q=$abc$97718$new_n16539_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[243][0] i1=mem0[247][0] q=$abc$97718$new_n16540_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16540_ i1=mem0[246][0] i2=mem0[242][0] q=$abc$97718$new_n16541_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][0] i1=mem0[252][0] q=$abc$97718$new_n16542_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16542_ i1=mem0[253][0] i2=mem0[249][0] q=$abc$97718$new_n16543_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][0] i1=mem0[244][0] q=$abc$97718$new_n16544_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16544_ i1=mem0[245][0] i2=mem0[241][0] q=$abc$97718$new_n16545_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16545_ i1=$abc$97718$new_n16543_ q=$abc$97718$new_n16546_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n16546_ i1=$abc$97718$new_n16541_ i2=$abc$97718$new_n16539_ q=$abc$97718$new_n16547_
.subckt no2_x1 i0=$abc$97718$new_n16547_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n16548_
.subckt no3_x1 i0=$abc$97718$new_n16548_ i1=$abc$97718$new_n16537_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n16549_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[194][0] i1=mem0[195][0] q=$abc$97718$new_n16550_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16550_ i1=mem0[199][0] i2=mem0[198][0] q=$abc$97718$new_n16551_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[202][0] i1=mem0[203][0] q=$abc$97718$new_n16552_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16552_ i1=mem0[207][0] i2=mem0[206][0] q=$abc$97718$new_n16553_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][0] i1=mem0[204][0] q=$abc$97718$new_n16554_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16554_ i1=mem0[205][0] i2=mem0[201][0] q=$abc$97718$new_n16555_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][0] i1=mem0[196][0] q=$abc$97718$new_n16556_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][0] i1=mem0[220][0] q=$abc$97718$new_n16557_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16557_ i1=mem0[221][0] i2=mem0[217][0] q=$abc$97718$new_n16558_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][0] i1=mem0[212][0] q=$abc$97718$new_n16559_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16559_ i1=mem0[213][0] i2=mem0[209][0] q=$abc$97718$new_n16560_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16560_ i1=$abc$97718$new_n16558_ q=$abc$97718$new_n16561_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[210][0] i1=mem0[214][0] q=$abc$97718$new_n16562_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16562_ i1=mem0[215][0] i2=mem0[211][0] q=$abc$97718$new_n16563_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][0] i1=mem0[222][0] q=$abc$97718$new_n16564_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16564_ i1=mem0[223][0] i2=mem0[219][0] q=$abc$97718$new_n16565_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16561_ i1=$abc$97718$new_n16565_ i2=$abc$97718$new_n16563_ q=$abc$97718$new_n16566_
.subckt no2_x1 i0=$abc$97718$new_n16566_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n16567_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16556_ i1=mem0[197][0] i2=mem0[193][0] q=$abc$97718$new_n16568_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16568_ i1=$abc$97718$new_n16555_ q=$abc$97718$new_n16569_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16569_ i1=$abc$97718$new_n16553_ i2=$abc$97718$new_n16551_ q=$abc$97718$new_n16570_
.subckt no2_x1 i0=$abc$97718$new_n16570_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n16571_
.subckt no3_x1 i0=$abc$97718$new_n16571_ i1=$abc$97718$new_n16567_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n16572_
.subckt no2_x1 i0=$abc$97718$new_n16572_ i1=$abc$97718$new_n16549_ nq=$abc$97718$new_n16573_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[130][0] i1=mem0[134][0] q=$abc$97718$new_n16574_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16574_ i1=mem0[135][0] i2=mem0[131][0] q=$abc$97718$new_n16575_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][0] i1=mem0[132][0] q=$abc$97718$new_n16576_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16576_ i1=mem0[133][0] i2=mem0[129][0] q=$abc$97718$new_n16577_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][0] i1=mem0[148][0] q=$abc$97718$new_n16578_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16578_ i1=mem0[149][0] i2=mem0[145][0] q=$abc$97718$new_n16579_
.subckt no2_x1 i0=$abc$97718$new_n16579_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16580_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][0] i1=mem0[150][0] q=$abc$97718$new_n16581_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16581_ i1=mem0[151][0] i2=mem0[147][0] q=$abc$97718$new_n16582_
.subckt no2_x1 i0=$abc$97718$new_n16582_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n16583_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][0] i1=mem0[158][0] q=$abc$97718$new_n16584_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16584_ i1=mem0[159][0] i2=mem0[155][0] q=$abc$97718$new_n16585_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][0] i1=mem0[156][0] q=$abc$97718$new_n16586_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16586_ i1=mem0[157][0] i2=mem0[153][0] q=$abc$97718$new_n16587_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16585_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16588_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16587_ i2=$abc$97718$new_n16588_ q=$abc$97718$new_n16589_
.subckt no3_x1 i0=$abc$97718$new_n16583_ i1=$abc$97718$new_n16580_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16590_
.subckt o3_x2 i0=$abc$97718$new_n16590_ i1=$abc$97718$new_n16589_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n16591_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16577_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16592_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16575_ i2=$abc$97718$new_n16592_ q=$abc$97718$new_n16593_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][0] i1=mem0[140][0] q=$abc$97718$new_n16594_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16594_ i1=mem0[141][0] i2=mem0[137][0] q=$abc$97718$new_n16595_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[138][0] i1=mem0[142][0] q=$abc$97718$new_n16596_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16596_ i1=mem0[143][0] i2=mem0[139][0] q=$abc$97718$new_n16597_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16597_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16598_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16595_ i2=$abc$97718$new_n16598_ q=$abc$97718$new_n16599_
.subckt o3_x2 i0=$abc$97718$new_n16599_ i1=$abc$97718$new_n16593_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16600_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][0] i1=mem0[172][0] q=$abc$97718$new_n16601_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16601_ i1=mem0[173][0] i2=mem0[169][0] q=$abc$97718$new_n16602_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][0] i1=mem0[164][0] q=$abc$97718$new_n16603_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[161][0] i1=mem0[165][0] q=$abc$97718$new_n16604_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16602_ i1=$abc$97718$new_n16604_ i2=$abc$97718$new_n16603_ q=$abc$97718$new_n16605_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[162][0] i1=mem0[166][0] q=$abc$97718$new_n16606_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][0] i1=mem0[174][0] q=$abc$97718$new_n16607_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16607_ i1=mem0[175][0] i2=mem0[171][0] q=$abc$97718$new_n16608_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16606_ i1=mem0[167][0] i2=mem0[163][0] q=$abc$97718$new_n16609_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n16605_ i1=$abc$97718$new_n16609_ i2=$abc$97718$new_n16608_ q=$abc$97718$new_n16610_
.subckt ao22_x2 i0=mem0[179][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16611_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][0] i2=$abc$97718$new_n16611_ q=$abc$97718$new_n16612_
.subckt o2_x2 i0=mem0[178][0] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n16613_
.subckt ao22_x2 i0=mem0[182][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16614_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][0] i1=mem0[190][0] q=$abc$97718$new_n16615_
.subckt oa22_x2 i0=$abc$97718$new_n16614_ i1=$abc$97718$new_n16613_ i2=$abc$97718$new_n16612_ q=$abc$97718$new_n16616_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16615_ i1=mem0[191][0] i2=mem0[187][0] q=$abc$97718$new_n16617_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n16617_ i1=$abc$97718$new_n16616_ q=$abc$97718$new_n16618_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][0] i1=mem0[180][0] q=$abc$97718$new_n16619_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][0] i1=mem0[188][0] q=$abc$97718$new_n16620_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16620_ i1=mem0[189][0] i2=mem0[185][0] q=$abc$97718$new_n16621_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16619_ i1=mem0[181][0] i2=mem0[177][0] q=$abc$97718$new_n16622_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16622_ i1=$abc$97718$new_n16621_ q=$abc$97718$new_n16623_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[104][0] i1=mem0[105][0] q=$abc$97718$new_n16624_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16624_ i1=mem0[109][0] i2=mem0[108][0] q=$abc$97718$new_n16625_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[106][0] i1=mem0[107][0] q=$abc$97718$new_n16626_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16626_ i1=mem0[111][0] i2=mem0[110][0] q=$abc$97718$new_n16627_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][0] i1=mem0[126][0] q=$abc$97718$new_n16628_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16628_ i1=mem0[127][0] i2=mem0[123][0] q=$abc$97718$new_n16629_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][0] i1=mem0[124][0] q=$abc$97718$new_n16630_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16630_ i1=mem0[125][0] i2=mem0[121][0] q=$abc$97718$new_n16631_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16631_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16632_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16629_ i2=$abc$97718$new_n16632_ q=$abc$97718$new_n16633_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][0] i1=mem0[116][0] q=$abc$97718$new_n16634_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16634_ i1=mem0[117][0] i2=mem0[113][0] q=$abc$97718$new_n16635_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][0] i1=mem0[118][0] q=$abc$97718$new_n16636_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16636_ i1=mem0[119][0] i2=mem0[115][0] q=$abc$97718$new_n16637_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n16637_ i1=$abc$97718$new_n16635_ q=$abc$97718$new_n16638_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16638_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n16639_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16627_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16640_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16625_ i2=$abc$97718$new_n16640_ q=$abc$97718$new_n16641_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][0] i1=mem0[102][0] q=$abc$97718$new_n16642_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16642_ i1=mem0[103][0] i2=mem0[99][0] q=$abc$97718$new_n16643_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][0] i1=mem0[100][0] q=$abc$97718$new_n16644_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16644_ i1=mem0[101][0] i2=mem0[97][0] q=$abc$97718$new_n16645_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16645_ i1=$abc$97718$new_n16643_ q=$abc$97718$new_n16646_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16646_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16647_
.subckt ao22_x2 i0=$abc$97718$new_n16647_ i1=$abc$97718$new_n16641_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n16648_
.subckt ao22_x2 i0=$abc$97718$new_n16633_ i1=$abc$97718$new_n16639_ i2=$abc$97718$new_n16648_ q=$abc$97718$new_n16649_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][0] i1=mem0[84][0] q=$abc$97718$new_n16650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16650_ i1=mem0[85][0] i2=mem0[81][0] q=$abc$97718$new_n16651_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][0] i1=mem0[86][0] q=$abc$97718$new_n16652_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16652_ i1=mem0[87][0] i2=mem0[83][0] q=$abc$97718$new_n16653_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][0] i1=mem0[94][0] q=$abc$97718$new_n16654_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16654_ i1=mem0[95][0] i2=mem0[91][0] q=$abc$97718$new_n16655_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][0] i1=mem0[92][0] q=$abc$97718$new_n16656_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16656_ i1=mem0[93][0] i2=mem0[89][0] q=$abc$97718$new_n16657_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[64][0] i1=mem0[68][0] q=$abc$97718$new_n16658_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16658_ i1=mem0[69][0] i2=mem0[65][0] q=$abc$97718$new_n16659_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[66][0] i1=mem0[70][0] q=$abc$97718$new_n16660_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16660_ i1=mem0[71][0] i2=mem0[67][0] q=$abc$97718$new_n16661_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[72][0] i1=mem0[76][0] q=$abc$97718$new_n16662_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16662_ i1=mem0[77][0] i2=mem0[73][0] q=$abc$97718$new_n16663_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[74][0] i1=mem0[78][0] q=$abc$97718$new_n16664_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16664_ i1=mem0[79][0] i2=mem0[75][0] q=$abc$97718$new_n16665_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16665_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16666_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16663_ i2=$abc$97718$new_n16666_ q=$abc$97718$new_n16667_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16659_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16668_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16661_ i2=$abc$97718$new_n16668_ q=$abc$97718$new_n16669_
.subckt no3_x1 i0=$abc$97718$new_n16669_ i1=$abc$97718$new_n16667_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n16670_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16653_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16671_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16651_ i2=$abc$97718$new_n16671_ q=$abc$97718$new_n16672_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16657_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16673_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16655_ i2=$abc$97718$new_n16673_ q=$abc$97718$new_n16674_
.subckt no3_x1 i0=$abc$97718$new_n16674_ i1=$abc$97718$new_n16672_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n16675_
.subckt no3_x1 i0=$abc$97718$new_n16675_ i1=$abc$97718$new_n16670_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n16676_
.subckt no2_x1 i0=$abc$97718$new_n16676_ i1=$abc$97718$new_n16649_ nq=$abc$97718$new_n16677_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][0] i1=mem0[36][0] q=$abc$97718$new_n16678_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16678_ i1=mem0[37][0] i2=mem0[33][0] q=$abc$97718$new_n16679_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[34][0] i1=mem0[38][0] q=$abc$97718$new_n16680_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16680_ i1=mem0[39][0] i2=mem0[35][0] q=$abc$97718$new_n16681_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n16681_ i1=$abc$97718$new_n16679_ q=$abc$97718$new_n16682_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][0] i1=mem0[52][0] q=$abc$97718$new_n16683_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16683_ i1=mem0[53][0] i2=mem0[49][0] q=$abc$97718$new_n16684_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][0] i1=mem0[54][0] q=$abc$97718$new_n16685_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16685_ i1=mem0[55][0] i2=mem0[51][0] q=$abc$97718$new_n16686_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16682_ i1=$abc$97718$new_n16686_ i2=$abc$97718$new_n16684_ q=$abc$97718$new_n16687_
.subckt a2_x2 i0=$abc$97718$new_n16687_ i1=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n16688_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][0] i1=mem0[4][0] q=$abc$97718$new_n16689_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16689_ i1=mem0[5][0] i2=mem0[1][0] q=$abc$97718$new_n16690_
.subckt no2_x1 i0=$abc$97718$new_n16690_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16691_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[3][0] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16692_
.subckt ao22_x2 i0=mem0[7][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16692_ q=$abc$97718$new_n16693_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[6][0] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16694_
.subckt ao22_x2 i0=mem0[2][0] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16694_ q=$abc$97718$new_n16695_
.subckt no3_x1 i0=$abc$97718$new_n16695_ i1=$abc$97718$new_n16693_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n16696_
.subckt no3_x1 i0=$abc$97718$new_n16696_ i1=$abc$97718$new_n16691_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n16697_
.subckt ao22_x2 i0=mem0[17][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16698_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[21][0] i2=$abc$97718$new_n16698_ q=$abc$97718$new_n16699_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[16][0] i1=mem0[20][0] q=$abc$97718$new_n16700_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n16700_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16701_
.subckt no2_x1 i0=$abc$97718$new_n16701_ i1=$abc$97718$new_n16699_ nq=$abc$97718$new_n16702_
.subckt ao22_x2 i0=mem0[22][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16703_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[18][0] i2=$abc$97718$new_n16703_ q=$abc$97718$new_n16704_
.subckt ao22_x2 i0=mem0[19][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16705_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[23][0] i2=$abc$97718$new_n16705_ q=$abc$97718$new_n16706_
.subckt no3_x1 i0=$abc$97718$new_n16706_ i1=$abc$97718$new_n16704_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n16707_
.subckt no3_x1 i0=$abc$97718$new_n16707_ i1=$abc$97718$new_n16702_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n16708_
.subckt ao22_x2 i0=$abc$97718$new_n16708_ i1=$abc$97718$new_n16697_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n16709_
.subckt no3_x1 i0=$abc$97718$new_n16709_ i1=$abc$97718$new_n16688_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16710_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][0] i1=mem0[46][0] q=$abc$97718$new_n16711_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16711_ i1=mem0[47][0] i2=mem0[43][0] q=$abc$97718$new_n16712_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][0] i1=mem0[44][0] q=$abc$97718$new_n16713_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16713_ i1=mem0[45][0] i2=mem0[41][0] q=$abc$97718$new_n16714_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][0] i1=mem0[28][0] q=$abc$97718$new_n16715_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][0] i1=mem0[30][0] q=$abc$97718$new_n16716_
.subckt no2_x1 i0=$abc$97718$new_n16712_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n16717_
.subckt no2_x1 i0=$abc$97718$new_n16714_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16718_
.subckt o3_x2 i0=$abc$97718$new_n16718_ i1=$abc$97718$new_n16717_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16719_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][0] i1=mem0[62][0] q=$abc$97718$new_n16720_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16720_ i1=mem0[63][0] i2=mem0[59][0] q=$abc$97718$new_n16721_
.subckt no2_x1 i0=$abc$97718$new_n16721_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n16722_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][0] i1=mem0[60][0] q=$abc$97718$new_n16723_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16723_ i1=mem0[61][0] i2=mem0[57][0] q=$abc$97718$new_n16724_
.subckt no2_x1 i0=$abc$97718$new_n16724_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16725_
.subckt o3_x2 i0=$abc$97718$new_n16725_ i1=$abc$97718$new_n16722_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n16726_
.subckt oa22_x2 i0=$abc$97718$new_n16726_ i1=$abc$97718$new_n16719_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n16727_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][0] i1=mem0[12][0] q=$abc$97718$new_n16728_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16728_ i1=mem0[13][0] i2=mem0[9][0] q=$abc$97718$new_n16729_
.subckt no2_x1 i0=$abc$97718$new_n16729_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16730_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][0] i1=mem0[14][0] q=$abc$97718$new_n16731_
.subckt na2_x1 i0=$abc$97718$new_n16731_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n16732_
.subckt no2_x1 i0=mem0[11][0] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n16733_
.subckt oa22_x2 i0=$abc$97718$new_n16506_ i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16734_
.subckt ao22_x2 i0=$abc$97718$new_n16734_ i1=$abc$97718$new_n16733_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16735_
.subckt oa22_x2 i0=$abc$97718$new_n16735_ i1=$abc$97718$new_n16732_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16736_
.subckt ao22_x2 i0=mem0[25][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16737_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[29][0] i2=$abc$97718$new_n16737_ q=$abc$97718$new_n16738_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n16715_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16739_
.subckt o2_x2 i0=mem0[27][0] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n16740_
.subckt ao22_x2 i0=mem0[31][0] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16741_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n16716_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n16742_
.subckt oa22_x2 i0=$abc$97718$new_n16740_ i1=$abc$97718$new_n16741_ i2=$abc$97718$new_n16742_ q=$abc$97718$new_n16743_
.subckt ao22_x2 i0=$abc$97718$new_n16739_ i1=$abc$97718$new_n16738_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16744_
.subckt na2_x1 i0=$abc$97718$new_n16744_ i1=$abc$97718$new_n16743_ nq=$abc$97718$new_n16745_
.subckt ao22_x2 i0=$abc$97718$new_n16730_ i1=$abc$97718$new_n16736_ i2=$abc$97718$new_n16745_ q=$abc$97718$new_n16746_
.subckt ao22_x2 i0=$abc$97718$new_n16746_ i1=$\mem0$rdreg[0]$q[5] i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16747_
.subckt oa22_x2 i0=$abc$97718$new_n16747_ i1=$abc$97718$new_n16727_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n16748_
.subckt oa22_x2 i0=$abc$97718$new_n16600_ i1=$abc$97718$new_n16591_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n16749_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n16610_ i1=$abc$97718$new_n16623_ i2=$abc$97718$new_n16618_ q=$abc$97718$new_n16750_
.subckt ao22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n16750_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n16751_
.subckt na2_x1 i0=$abc$97718$new_n16751_ i1=$abc$97718$new_n16749_ nq=$abc$97718$new_n16752_
.subckt ao22_x2 i0=$abc$97718$new_n16710_ i1=$abc$97718$new_n16748_ i2=$abc$97718$new_n16752_ q=$abc$97718$new_n16753_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n16753_ i1=$abc$97718$new_n16677_ i2=$abc$97718$new_n16573_ q=$abc$97718$new_n16754_
.subckt no2_x1 i0=$abc$97718$new_n16754_ i1=rst nq=dato[0]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][1] i1=mem0[228][1] q=$abc$97718$new_n16756_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16756_ i1=mem0[229][1] i2=mem0[225][1] q=$abc$97718$new_n16757_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[226][1] i1=mem0[230][1] q=$abc$97718$new_n16758_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16758_ i1=mem0[231][1] i2=mem0[227][1] q=$abc$97718$new_n16759_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n16759_ i1=$abc$97718$new_n16757_ q=$abc$97718$new_n16760_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][1] i1=mem0[236][1] q=$abc$97718$new_n16761_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16761_ i1=mem0[237][1] i2=mem0[233][1] q=$abc$97718$new_n16762_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][1] i1=mem0[238][1] q=$abc$97718$new_n16763_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16763_ i1=mem0[239][1] i2=mem0[235][1] q=$abc$97718$new_n16764_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16760_ i1=$abc$97718$new_n16764_ i2=$abc$97718$new_n16762_ q=$abc$97718$new_n16765_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][1] i1=mem0[244][1] q=$abc$97718$new_n16766_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16766_ i1=mem0[245][1] i2=mem0[241][1] q=$abc$97718$new_n16767_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[242][1] i1=mem0[246][1] q=$abc$97718$new_n16768_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16768_ i1=mem0[247][1] i2=mem0[243][1] q=$abc$97718$new_n16769_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16767_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16770_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16769_ i2=$abc$97718$new_n16770_ q=$abc$97718$new_n16771_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][1] i1=mem0[252][1] q=$abc$97718$new_n16772_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16772_ i1=mem0[253][1] i2=mem0[249][1] q=$abc$97718$new_n16773_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][1] i1=mem0[254][1] q=$abc$97718$new_n16774_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16774_ i1=mem0[255][1] i2=mem0[251][1] q=$abc$97718$new_n16775_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16775_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16776_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16773_ i2=$abc$97718$new_n16776_ q=$abc$97718$new_n16777_
.subckt o2_x2 i0=$abc$97718$new_n16777_ i1=$abc$97718$new_n16771_ q=$abc$97718$new_n16778_
.subckt ao22_x2 i0=mem0[179][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16779_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][1] i2=$abc$97718$new_n16779_ q=$abc$97718$new_n16780_
.subckt ao22_x2 i0=mem0[182][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16781_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[178][1] i2=$abc$97718$new_n16781_ q=$abc$97718$new_n16782_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][1] i1=mem0[180][1] q=$abc$97718$new_n16783_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][1] i1=mem0[190][1] q=$abc$97718$new_n16784_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][1] i1=mem0[188][1] q=$abc$97718$new_n16785_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16784_ i1=mem0[191][1] i2=mem0[187][1] q=$abc$97718$new_n16786_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16785_ i1=mem0[189][1] i2=mem0[185][1] q=$abc$97718$new_n16787_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16787_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16788_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16786_ i2=$abc$97718$new_n16788_ q=$abc$97718$new_n16789_
.subckt ao22_x2 i0=$abc$97718$new_n16782_ i1=$abc$97718$new_n16780_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16790_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16783_ i1=mem0[181][1] i2=mem0[177][1] q=$abc$97718$new_n16791_
.subckt a2_x2 i0=$abc$97718$new_n16791_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n16792_
.subckt no3_x1 i0=$abc$97718$new_n16792_ i1=$abc$97718$new_n16790_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16793_
.subckt no2_x1 i0=$abc$97718$new_n16793_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n16794_
.subckt ao22_x2 i0=mem0[166][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16795_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[162][1] i2=$abc$97718$new_n16795_ q=$abc$97718$new_n16796_
.subckt ao22_x2 i0=mem0[163][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16797_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[167][1] i2=$abc$97718$new_n16797_ q=$abc$97718$new_n16798_
.subckt no3_x1 i0=$abc$97718$new_n16798_ i1=$abc$97718$new_n16796_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n16799_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][1] i1=mem0[164][1] q=$abc$97718$new_n16800_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16800_ i1=mem0[165][1] i2=mem0[161][1] q=$abc$97718$new_n16801_
.subckt no2_x1 i0=$abc$97718$new_n16801_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16802_
.subckt no3_x1 i0=$abc$97718$new_n16802_ i1=$abc$97718$new_n16799_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16803_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][1] i1=mem0[174][1] q=$abc$97718$new_n16804_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16804_ i1=mem0[175][1] i2=mem0[171][1] q=$abc$97718$new_n16805_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][1] i1=mem0[172][1] q=$abc$97718$new_n16806_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16806_ i1=mem0[173][1] i2=mem0[169][1] q=$abc$97718$new_n16807_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16807_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16808_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16805_ i2=$abc$97718$new_n16808_ q=$abc$97718$new_n16809_
.subckt ao22_x2 i0=$abc$97718$new_n16809_ i1=$abc$97718$new_n16803_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n16810_
.subckt oa22_x2 i0=$abc$97718$new_n16789_ i1=$abc$97718$new_n16794_ i2=$abc$97718$new_n16810_ q=$abc$97718$new_n16811_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n16811_ i1=$abc$97718$new_n16778_ i2=$abc$97718$new_n16765_ q=$abc$97718$new_n16812_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][1] i1=mem0[54][1] q=$abc$97718$new_n16813_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16813_ i1=mem0[55][1] i2=mem0[51][1] q=$abc$97718$new_n16814_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][1] i1=mem0[52][1] q=$abc$97718$new_n16815_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16815_ i1=mem0[53][1] i2=mem0[49][1] q=$abc$97718$new_n16816_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16816_ i1=$abc$97718$new_n16814_ q=$abc$97718$new_n16817_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][1] i1=mem0[62][1] q=$abc$97718$new_n16818_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16818_ i1=mem0[63][1] i2=mem0[59][1] q=$abc$97718$new_n16819_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][1] i1=mem0[60][1] q=$abc$97718$new_n16820_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16820_ i1=mem0[61][1] i2=mem0[57][1] q=$abc$97718$new_n16821_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16821_ i1=$abc$97718$new_n16819_ q=$abc$97718$new_n16822_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n16822_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n16823_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16817_ i2=$abc$97718$new_n16823_ q=$abc$97718$new_n16824_
.subckt ao22_x2 i0=mem0[38][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16825_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[34][1] i2=$abc$97718$new_n16825_ q=$abc$97718$new_n16826_
.subckt ao22_x2 i0=mem0[35][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16827_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[39][1] i2=$abc$97718$new_n16827_ q=$abc$97718$new_n16828_
.subckt ao22_x2 i0=$abc$97718$new_n16828_ i1=$abc$97718$new_n16826_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16829_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][1] i1=mem0[36][1] q=$abc$97718$new_n16830_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16830_ i1=mem0[37][1] i2=mem0[33][1] q=$abc$97718$new_n16831_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16831_ i2=$abc$97718$new_n16829_ q=$abc$97718$new_n16832_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][1] i1=mem0[46][1] q=$abc$97718$new_n16833_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16833_ i1=mem0[47][1] i2=mem0[43][1] q=$abc$97718$new_n16834_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][1] i1=mem0[44][1] q=$abc$97718$new_n16835_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16835_ i1=mem0[45][1] i2=mem0[41][1] q=$abc$97718$new_n16836_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16836_ i1=$abc$97718$new_n16834_ q=$abc$97718$new_n16837_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n16837_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16838_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16832_ i2=$abc$97718$new_n16838_ q=$abc$97718$new_n16839_
.subckt a3_x2 i0=$abc$97718$new_n16839_ i1=$abc$97718$new_n16824_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n16840_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][1] i1=mem0[100][1] q=$abc$97718$new_n16841_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16841_ i1=mem0[101][1] i2=mem0[97][1] q=$abc$97718$new_n16842_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][1] i1=mem0[108][1] q=$abc$97718$new_n16843_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16843_ i1=mem0[109][1] i2=mem0[105][1] q=$abc$97718$new_n16844_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n16844_ i1=$abc$97718$new_n16842_ q=$abc$97718$new_n16845_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][1] i1=mem0[110][1] q=$abc$97718$new_n16846_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16846_ i1=mem0[111][1] i2=mem0[107][1] q=$abc$97718$new_n16847_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][1] i1=mem0[102][1] q=$abc$97718$new_n16848_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16848_ i1=mem0[103][1] i2=mem0[99][1] q=$abc$97718$new_n16849_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n16845_ i1=$abc$97718$new_n16849_ i2=$abc$97718$new_n16847_ q=$abc$97718$new_n16850_
.subckt o2_x2 i0=mem0[114][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n16851_
.subckt ao22_x2 i0=mem0[118][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16852_
.subckt ao22_x2 i0=mem0[115][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16853_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[119][1] i2=$abc$97718$new_n16853_ q=$abc$97718$new_n16854_
.subckt oa22_x2 i0=$abc$97718$new_n16851_ i1=$abc$97718$new_n16852_ i2=$abc$97718$new_n16854_ q=$abc$97718$new_n16855_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][1] i1=mem0[126][1] q=$abc$97718$new_n16856_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16856_ i1=mem0[127][1] i2=mem0[123][1] q=$abc$97718$new_n16857_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][1] i1=mem0[116][1] q=$abc$97718$new_n16858_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16858_ i1=mem0[117][1] i2=mem0[113][1] q=$abc$97718$new_n16859_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][1] i1=mem0[124][1] q=$abc$97718$new_n16860_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16860_ i1=mem0[125][1] i2=mem0[121][1] q=$abc$97718$new_n16861_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n16861_ i1=$abc$97718$new_n16859_ q=$abc$97718$new_n16862_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16862_ i1=$abc$97718$new_n16857_ i2=$abc$97718$new_n16855_ q=$abc$97718$new_n16863_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n16863_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n16864_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n16850_ i2=$abc$97718$new_n16864_ q=$abc$97718$new_n16865_
.subckt o2_x2 i0=$abc$97718$new_n16865_ i1=$abc$97718$new_n16840_ q=$abc$97718$new_n16866_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][1] i1=mem0[220][1] q=$abc$97718$new_n16867_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16867_ i1=mem0[221][1] i2=mem0[217][1] q=$abc$97718$new_n16868_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][1] i1=mem0[222][1] q=$abc$97718$new_n16869_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16869_ i1=mem0[223][1] i2=mem0[219][1] q=$abc$97718$new_n16870_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[210][1] i1=mem0[214][1] q=$abc$97718$new_n16871_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16871_ i1=mem0[215][1] i2=mem0[211][1] q=$abc$97718$new_n16872_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][1] i1=mem0[212][1] q=$abc$97718$new_n16873_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16873_ i1=mem0[213][1] i2=mem0[209][1] q=$abc$97718$new_n16874_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16874_ i1=$abc$97718$new_n16872_ q=$abc$97718$new_n16875_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16875_ i1=$abc$97718$new_n16870_ i2=$abc$97718$new_n16868_ q=$abc$97718$new_n16876_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[202][1] i1=mem0[206][1] q=$abc$97718$new_n16877_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16877_ i1=mem0[207][1] i2=mem0[203][1] q=$abc$97718$new_n16878_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][1] i1=mem0[204][1] q=$abc$97718$new_n16879_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16879_ i1=mem0[205][1] i2=mem0[201][1] q=$abc$97718$new_n16880_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[194][1] i1=mem0[198][1] q=$abc$97718$new_n16881_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16881_ i1=mem0[199][1] i2=mem0[195][1] q=$abc$97718$new_n16882_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][1] i1=mem0[196][1] q=$abc$97718$new_n16883_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16883_ i1=mem0[197][1] i2=mem0[193][1] q=$abc$97718$new_n16884_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16884_ i1=$abc$97718$new_n16882_ q=$abc$97718$new_n16885_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n16885_ i1=$abc$97718$new_n16880_ i2=$abc$97718$new_n16878_ q=$abc$97718$new_n16886_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[130][1] i1=mem0[134][1] q=$abc$97718$new_n16887_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16887_ i1=mem0[135][1] i2=mem0[131][1] q=$abc$97718$new_n16888_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[138][1] i1=mem0[142][1] q=$abc$97718$new_n16889_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16889_ i1=mem0[143][1] i2=mem0[139][1] q=$abc$97718$new_n16890_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[129][1] i1=mem0[133][1] q=$abc$97718$new_n16891_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16891_ i1=mem0[132][1] i2=mem0[128][1] q=$abc$97718$new_n16892_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[137][1] i1=mem0[141][1] q=$abc$97718$new_n16893_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16893_ i1=mem0[140][1] i2=mem0[136][1] q=$abc$97718$new_n16894_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[144][1] i1=mem0[145][1] q=$abc$97718$new_n16895_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16895_ i1=mem0[149][1] i2=mem0[148][1] q=$abc$97718$new_n16896_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[152][1] i1=mem0[153][1] q=$abc$97718$new_n16897_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n16897_ i1=mem0[157][1] i2=mem0[156][1] q=$abc$97718$new_n16898_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n16898_ i1=$abc$97718$new_n16896_ q=$abc$97718$new_n16899_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][1] i1=mem0[150][1] q=$abc$97718$new_n16900_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16900_ i1=mem0[151][1] i2=mem0[147][1] q=$abc$97718$new_n16901_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][1] i1=mem0[158][1] q=$abc$97718$new_n16902_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16902_ i1=mem0[159][1] i2=mem0[155][1] q=$abc$97718$new_n16903_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16899_ i1=$abc$97718$new_n16903_ i2=$abc$97718$new_n16901_ q=$abc$97718$new_n16904_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n16890_ i1=$abc$97718$new_n16888_ q=$abc$97718$new_n16905_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16905_ i1=$abc$97718$new_n16894_ i2=$abc$97718$new_n16892_ q=$abc$97718$new_n16906_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n16906_ i1=$abc$97718$new_n16904_ q=$abc$97718$new_n16907_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n16907_ i1=$abc$97718$new_n16886_ i2=$abc$97718$new_n16876_ q=$abc$97718$new_n16908_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[74][1] i1=mem0[78][1] q=$abc$97718$new_n16909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16909_ i1=mem0[79][1] i2=mem0[75][1] q=$abc$97718$new_n16910_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[72][1] i1=mem0[76][1] q=$abc$97718$new_n16911_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16911_ i1=mem0[77][1] i2=mem0[73][1] q=$abc$97718$new_n16912_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[65][1] i1=mem0[69][1] q=$abc$97718$new_n16913_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16913_ i1=mem0[68][1] i2=mem0[64][1] q=$abc$97718$new_n16914_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[67][1] i1=mem0[71][1] q=$abc$97718$new_n16915_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16915_ i1=mem0[70][1] i2=mem0[66][1] q=$abc$97718$new_n16916_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n16916_ i1=$abc$97718$new_n16914_ q=$abc$97718$new_n16917_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][1] i1=mem0[86][1] q=$abc$97718$new_n16918_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16918_ i1=mem0[87][1] i2=mem0[83][1] q=$abc$97718$new_n16919_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][1] i1=mem0[84][1] q=$abc$97718$new_n16920_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16920_ i1=mem0[85][1] i2=mem0[81][1] q=$abc$97718$new_n16921_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16921_ i1=$abc$97718$new_n16919_ q=$abc$97718$new_n16922_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][1] i1=mem0[92][1] q=$abc$97718$new_n16923_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16923_ i1=mem0[93][1] i2=mem0[89][1] q=$abc$97718$new_n16924_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][1] i1=mem0[94][1] q=$abc$97718$new_n16925_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16925_ i1=mem0[95][1] i2=mem0[91][1] q=$abc$97718$new_n16926_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16926_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16927_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16924_ i2=$abc$97718$new_n16927_ q=$abc$97718$new_n16928_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16922_ i2=$abc$97718$new_n16928_ q=$abc$97718$new_n16929_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16910_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16930_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16912_ i2=$abc$97718$new_n16930_ q=$abc$97718$new_n16931_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n16917_ i2=$abc$97718$new_n16931_ q=$abc$97718$new_n16932_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n16932_ i1=$abc$97718$new_n16929_ q=$abc$97718$new_n16933_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][1] i1=mem0[30][1] q=$abc$97718$new_n16934_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16934_ i1=mem0[31][1] i2=mem0[27][1] q=$abc$97718$new_n16935_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[19][1] i1=mem0[23][1] q=$abc$97718$new_n16936_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16936_ i1=mem0[22][1] i2=mem0[18][1] q=$abc$97718$new_n16937_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16937_ i1=$abc$97718$new_n16935_ q=$abc$97718$new_n16938_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[16][1] i1=mem0[20][1] q=$abc$97718$new_n16939_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16939_ i1=mem0[21][1] i2=mem0[17][1] q=$abc$97718$new_n16940_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][1] i1=mem0[28][1] q=$abc$97718$new_n16941_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16941_ i1=mem0[29][1] i2=mem0[25][1] q=$abc$97718$new_n16942_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16938_ i1=$abc$97718$new_n16942_ i2=$abc$97718$new_n16940_ q=$abc$97718$new_n16943_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][1] i1=mem0[12][1] q=$abc$97718$new_n16944_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16944_ i1=mem0[13][1] i2=mem0[9][1] q=$abc$97718$new_n16945_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][1] i1=mem0[4][1] q=$abc$97718$new_n16946_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16946_ i1=mem0[5][1] i2=mem0[1][1] q=$abc$97718$new_n16947_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16947_ i1=$abc$97718$new_n16945_ q=$abc$97718$new_n16948_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][1] i1=mem0[6][1] q=$abc$97718$new_n16949_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16949_ i1=mem0[7][1] i2=mem0[3][1] q=$abc$97718$new_n16950_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][1] i1=mem0[14][1] q=$abc$97718$new_n16951_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16951_ i1=mem0[15][1] i2=mem0[11][1] q=$abc$97718$new_n16952_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n16948_ i1=$abc$97718$new_n16952_ i2=$abc$97718$new_n16950_ q=$abc$97718$new_n16953_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n16933_ i1=$abc$97718$new_n16953_ i2=$abc$97718$new_n16943_ q=$abc$97718$new_n16954_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[7] i0=$abc$97718$new_n16954_ i1=$abc$97718$new_n16908_ q=$abc$97718$new_n16955_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n16955_ i1=$abc$97718$new_n16866_ i2=$abc$97718$new_n16812_ q=$abc$97718$new_n16956_
.subckt a2_x2 i0=$abc$97718$new_n16956_ i1=$abc$97718$new_n16512_ q=dato[1]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[227][2] i1=mem0[231][2] q=$abc$97718$new_n16958_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16958_ i1=mem0[230][2] i2=mem0[226][2] q=$abc$97718$new_n16959_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][2] i1=mem0[228][2] q=$abc$97718$new_n16960_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16960_ i1=mem0[229][2] i2=mem0[225][2] q=$abc$97718$new_n16961_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n16961_ i1=$abc$97718$new_n16959_ q=$abc$97718$new_n16962_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][2] i1=mem0[238][2] q=$abc$97718$new_n16963_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16963_ i1=mem0[239][2] i2=mem0[235][2] q=$abc$97718$new_n16964_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][2] i1=mem0[236][2] q=$abc$97718$new_n16965_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16965_ i1=mem0[237][2] i2=mem0[233][2] q=$abc$97718$new_n16966_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n16962_ i1=$abc$97718$new_n16966_ i2=$abc$97718$new_n16964_ q=$abc$97718$new_n16967_
.subckt a2_x2 i0=$abc$97718$new_n16967_ i1=$abc$97718$new_n16508_ q=$abc$97718$new_n16968_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][2] i1=mem0[244][2] q=$abc$97718$new_n16969_
.subckt ao22_x2 i0=mem0[243][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n16970_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[247][2] i2=$abc$97718$new_n16970_ q=$abc$97718$new_n16971_
.subckt ao22_x2 i0=mem0[246][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n16972_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[242][2] i2=$abc$97718$new_n16972_ q=$abc$97718$new_n16973_
.subckt ao22_x2 i0=$abc$97718$new_n16973_ i1=$abc$97718$new_n16971_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16974_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16969_ i1=mem0[245][2] i2=mem0[241][2] q=$abc$97718$new_n16975_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16975_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16976_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][2] i1=mem0[252][2] q=$abc$97718$new_n16977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][2] i1=mem0[254][2] q=$abc$97718$new_n16978_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16977_ i1=mem0[253][2] i2=mem0[249][2] q=$abc$97718$new_n16979_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16978_ i1=mem0[255][2] i2=mem0[251][2] q=$abc$97718$new_n16980_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n16979_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16981_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n16980_ i2=$abc$97718$new_n16981_ q=$abc$97718$new_n16982_
.subckt ao22_x2 i0=$abc$97718$new_n16976_ i1=$abc$97718$new_n16974_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n16983_
.subckt oa22_x2 i0=$abc$97718$new_n16983_ i1=$abc$97718$new_n16982_ i2=$abc$97718$new_n16968_ q=$abc$97718$new_n16984_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][2] i1=mem0[188][2] q=$abc$97718$new_n16985_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][2] i1=mem0[190][2] q=$abc$97718$new_n16986_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[178][2] i1=mem0[182][2] q=$abc$97718$new_n16987_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16986_ i1=mem0[191][2] i2=mem0[187][2] q=$abc$97718$new_n16988_
.subckt na2_x1 i0=$abc$97718$new_n16988_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n16989_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16987_ i1=mem0[183][2] i2=mem0[179][2] q=$abc$97718$new_n16990_
.subckt na2_x1 i0=$abc$97718$new_n16990_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n16991_
.subckt a3_x2 i0=$abc$97718$new_n16991_ i1=$abc$97718$new_n16989_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n16992_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n16985_ i1=mem0[189][2] i2=mem0[185][2] q=$abc$97718$new_n16993_
.subckt a2_x2 i0=$abc$97718$new_n16993_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n16994_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][2] i1=mem0[180][2] q=$abc$97718$new_n16995_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[177][2] i1=mem0[181][2] q=$abc$97718$new_n16996_
.subckt ao22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n16996_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n16997_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n16995_ i2=$abc$97718$new_n16997_ q=$abc$97718$new_n16998_
.subckt no3_x1 i0=$abc$97718$new_n16998_ i1=$abc$97718$new_n16994_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n16999_
.subckt no3_x1 i0=$abc$97718$new_n16999_ i1=$abc$97718$new_n16992_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17000_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[169][2] i1=mem0[173][2] q=$abc$97718$new_n17001_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[161][2] i1=mem0[165][2] q=$abc$97718$new_n17002_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][2] i1=mem0[174][2] q=$abc$97718$new_n17003_
.subckt ao22_x2 i0=mem0[163][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17004_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[167][2] i2=$abc$97718$new_n17004_ q=$abc$97718$new_n17005_
.subckt o2_x2 i0=mem0[162][2] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17006_
.subckt ao22_x2 i0=mem0[166][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17007_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17001_ i1=mem0[172][2] i2=mem0[168][2] q=$abc$97718$new_n17008_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17002_ i1=mem0[164][2] i2=mem0[160][2] q=$abc$97718$new_n17009_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17009_ i1=$abc$97718$new_n17008_ q=$abc$97718$new_n17010_
.subckt oa22_x2 i0=$abc$97718$new_n17007_ i1=$abc$97718$new_n17006_ i2=$abc$97718$new_n17005_ q=$abc$97718$new_n17011_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17003_ i1=mem0[175][2] i2=mem0[171][2] q=$abc$97718$new_n17012_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17010_ i1=$abc$97718$new_n17012_ i2=$abc$97718$new_n17011_ q=$abc$97718$new_n17013_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n17013_ i2=$abc$97718$new_n17000_ q=$abc$97718$new_n17014_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][2] i1=mem0[132][2] q=$abc$97718$new_n17015_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17015_ i1=mem0[133][2] i2=mem0[129][2] q=$abc$97718$new_n17016_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[130][2] i1=mem0[134][2] q=$abc$97718$new_n17017_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17017_ i1=mem0[135][2] i2=mem0[131][2] q=$abc$97718$new_n17018_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][2] i1=mem0[150][2] q=$abc$97718$new_n17019_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][2] i1=mem0[148][2] q=$abc$97718$new_n17020_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17018_ i1=$abc$97718$new_n17016_ q=$abc$97718$new_n17021_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][2] i1=mem0[140][2] q=$abc$97718$new_n17022_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17022_ i1=mem0[141][2] i2=mem0[137][2] q=$abc$97718$new_n17023_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[138][2] i1=mem0[142][2] q=$abc$97718$new_n17024_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17024_ i1=mem0[143][2] i2=mem0[139][2] q=$abc$97718$new_n17025_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17021_ i1=$abc$97718$new_n17025_ i2=$abc$97718$new_n17023_ q=$abc$97718$new_n17026_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17019_ i1=mem0[151][2] i2=mem0[147][2] q=$abc$97718$new_n17027_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17020_ i1=mem0[149][2] i2=mem0[145][2] q=$abc$97718$new_n17028_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17028_ i1=$abc$97718$new_n17027_ q=$abc$97718$new_n17029_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][2] i1=mem0[156][2] q=$abc$97718$new_n17030_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17030_ i1=mem0[157][2] i2=mem0[153][2] q=$abc$97718$new_n17031_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][2] i1=mem0[158][2] q=$abc$97718$new_n17032_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17032_ i1=mem0[159][2] i2=mem0[155][2] q=$abc$97718$new_n17033_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17033_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17034_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17031_ i2=$abc$97718$new_n17034_ q=$abc$97718$new_n17035_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17029_ i2=$abc$97718$new_n17035_ q=$abc$97718$new_n17036_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n17036_ i1=$abc$97718$new_n17026_ q=$abc$97718$new_n17037_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][2] i1=mem0[220][2] q=$abc$97718$new_n17038_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17038_ i1=mem0[221][2] i2=mem0[217][2] q=$abc$97718$new_n17039_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][2] i1=mem0[212][2] q=$abc$97718$new_n17040_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17040_ i1=mem0[213][2] i2=mem0[209][2] q=$abc$97718$new_n17041_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17041_ i1=$abc$97718$new_n17039_ q=$abc$97718$new_n17042_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][2] i1=mem0[196][2] q=$abc$97718$new_n17043_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[194][2] i1=mem0[195][2] q=$abc$97718$new_n17044_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17044_ i1=mem0[199][2] i2=mem0[198][2] q=$abc$97718$new_n17045_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[202][2] i1=mem0[203][2] q=$abc$97718$new_n17046_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17046_ i1=mem0[207][2] i2=mem0[206][2] q=$abc$97718$new_n17047_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[210][2] i1=mem0[214][2] q=$abc$97718$new_n17048_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17048_ i1=mem0[215][2] i2=mem0[211][2] q=$abc$97718$new_n17049_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][2] i1=mem0[222][2] q=$abc$97718$new_n17050_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17050_ i1=mem0[223][2] i2=mem0[219][2] q=$abc$97718$new_n17051_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17042_ i1=$abc$97718$new_n17051_ i2=$abc$97718$new_n17049_ q=$abc$97718$new_n17052_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17047_ i1=$abc$97718$new_n17045_ q=$abc$97718$new_n17053_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17043_ i1=mem0[197][2] i2=mem0[193][2] q=$abc$97718$new_n17054_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][2] i1=mem0[204][2] q=$abc$97718$new_n17055_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17055_ i1=mem0[205][2] i2=mem0[201][2] q=$abc$97718$new_n17056_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17053_ i1=$abc$97718$new_n17056_ i2=$abc$97718$new_n17054_ q=$abc$97718$new_n17057_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n17037_ i1=$abc$97718$new_n17057_ i2=$abc$97718$new_n17052_ q=$abc$97718$new_n17058_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n17058_ i1=$abc$97718$new_n17014_ i2=$abc$97718$new_n16984_ q=$abc$97718$new_n17059_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][2] i1=mem0[14][2] q=$abc$97718$new_n17060_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17060_ i1=mem0[15][2] i2=mem0[11][2] q=$abc$97718$new_n17061_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[3][2] i1=mem0[7][2] q=$abc$97718$new_n17062_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17062_ i1=mem0[6][2] i2=mem0[2][2] q=$abc$97718$new_n17063_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][2] i1=mem0[12][2] q=$abc$97718$new_n17064_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17064_ i1=mem0[13][2] i2=mem0[9][2] q=$abc$97718$new_n17065_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][2] i1=mem0[4][2] q=$abc$97718$new_n17066_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17066_ i1=mem0[5][2] i2=mem0[1][2] q=$abc$97718$new_n17067_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17067_ i1=$abc$97718$new_n17065_ q=$abc$97718$new_n17068_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17068_ i1=$abc$97718$new_n17063_ i2=$abc$97718$new_n17061_ q=$abc$97718$new_n17069_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[18][2] i1=mem0[22][2] q=$abc$97718$new_n17070_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17070_ i1=mem0[23][2] i2=mem0[19][2] q=$abc$97718$new_n17071_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][2] i1=mem0[30][2] q=$abc$97718$new_n17072_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17072_ i1=mem0[31][2] i2=mem0[27][2] q=$abc$97718$new_n17073_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17073_ i1=$abc$97718$new_n17071_ q=$abc$97718$new_n17074_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[16][2] i1=mem0[20][2] q=$abc$97718$new_n17075_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17075_ i1=mem0[21][2] i2=mem0[17][2] q=$abc$97718$new_n17076_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][2] i1=mem0[28][2] q=$abc$97718$new_n17077_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17077_ i1=mem0[29][2] i2=mem0[25][2] q=$abc$97718$new_n17078_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17074_ i1=$abc$97718$new_n17078_ i2=$abc$97718$new_n17076_ q=$abc$97718$new_n17079_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n17079_ i1=$abc$97718$new_n17069_ q=$abc$97718$new_n17080_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[64][2] i1=mem0[68][2] q=$abc$97718$new_n17081_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17081_ i1=mem0[69][2] i2=mem0[65][2] q=$abc$97718$new_n17082_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[66][2] i1=mem0[70][2] q=$abc$97718$new_n17083_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17083_ i1=mem0[71][2] i2=mem0[67][2] q=$abc$97718$new_n17084_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17084_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17085_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17082_ i2=$abc$97718$new_n17085_ q=$abc$97718$new_n17086_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=mem0[78][2] i2=$abc$97718$new_n16505_ q=$abc$97718$new_n17087_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=mem0[76][2] i2=$abc$97718$new_n17087_ q=$abc$97718$new_n17088_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=mem0[74][2] i2=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17089_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=mem0[72][2] i2=$abc$97718$new_n17089_ q=$abc$97718$new_n17090_
.subckt na3_x1 i0=$abc$97718$new_n17090_ i1=$abc$97718$new_n17088_ i2=$abc$97718$new_n16503_ nq=$abc$97718$new_n17091_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=mem0[79][2] i2=$abc$97718$new_n16505_ q=$abc$97718$new_n17092_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=mem0[77][2] i2=$abc$97718$new_n17092_ q=$abc$97718$new_n17093_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=mem0[75][2] i2=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17094_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=mem0[73][2] i2=$abc$97718$new_n17094_ q=$abc$97718$new_n17095_
.subckt na3_x1 i0=$abc$97718$new_n17095_ i1=$abc$97718$new_n17093_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n17096_
.subckt na3_x1 i0=$abc$97718$new_n17096_ i1=$abc$97718$new_n17091_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n17097_
.subckt a2_x2 i0=$abc$97718$new_n17097_ i1=$abc$97718$new_n17086_ q=$abc$97718$new_n17098_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][2] i1=mem0[84][2] q=$abc$97718$new_n17099_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17099_ i1=mem0[85][2] i2=mem0[81][2] q=$abc$97718$new_n17100_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][2] i1=mem0[86][2] q=$abc$97718$new_n17101_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17101_ i1=mem0[87][2] i2=mem0[83][2] q=$abc$97718$new_n17102_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17102_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17103_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17100_ i2=$abc$97718$new_n17103_ q=$abc$97718$new_n17104_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[88][2] i1=mem0[89][2] q=$abc$97718$new_n17105_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17105_ i1=mem0[93][2] i2=mem0[92][2] q=$abc$97718$new_n17106_
.subckt a2_x2 i0=$abc$97718$new_n17106_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n17107_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[90][2] i1=mem0[91][2] q=$abc$97718$new_n17108_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17108_ i1=mem0[95][2] i2=mem0[94][2] q=$abc$97718$new_n17109_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17109_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17110_
.subckt ao22_x2 i0=$abc$97718$new_n17110_ i1=$abc$97718$new_n17107_ i2=$abc$97718$new_n17104_ q=$abc$97718$new_n17111_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17080_ i1=$abc$97718$new_n17111_ i2=$abc$97718$new_n17098_ q=$abc$97718$new_n17112_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][2] i1=mem0[118][2] q=$abc$97718$new_n17113_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17113_ i1=mem0[119][2] i2=mem0[115][2] q=$abc$97718$new_n17114_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][2] i1=mem0[126][2] q=$abc$97718$new_n17115_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17115_ i1=mem0[127][2] i2=mem0[123][2] q=$abc$97718$new_n17116_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][2] i1=mem0[116][2] q=$abc$97718$new_n17117_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17117_ i1=mem0[117][2] i2=mem0[113][2] q=$abc$97718$new_n17118_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][2] i1=mem0[124][2] q=$abc$97718$new_n17119_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17119_ i1=mem0[125][2] i2=mem0[121][2] q=$abc$97718$new_n17120_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][2] i1=mem0[100][2] q=$abc$97718$new_n17121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17121_ i1=mem0[101][2] i2=mem0[97][2] q=$abc$97718$new_n17122_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][2] i1=mem0[108][2] q=$abc$97718$new_n17123_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17123_ i1=mem0[109][2] i2=mem0[105][2] q=$abc$97718$new_n17124_
.subckt oa22_x2 i0=$abc$97718$new_n17122_ i1=$abc$97718$new_n16507_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17125_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n17124_ i2=$abc$97718$new_n17125_ q=$abc$97718$new_n17126_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][2] i1=mem0[102][2] q=$abc$97718$new_n17127_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17127_ i1=mem0[103][2] i2=mem0[99][2] q=$abc$97718$new_n17128_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][2] i1=mem0[110][2] q=$abc$97718$new_n17129_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17129_ i1=mem0[111][2] i2=mem0[107][2] q=$abc$97718$new_n17130_
.subckt oa22_x2 i0=$abc$97718$new_n17130_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n17131_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17128_ i2=$abc$97718$new_n17131_ q=$abc$97718$new_n17132_
.subckt na3_x1 i0=$abc$97718$new_n17132_ i1=$abc$97718$new_n17126_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17133_
.subckt oa22_x2 i0=$abc$97718$new_n17118_ i1=$abc$97718$new_n16507_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17134_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n17120_ i2=$abc$97718$new_n17134_ q=$abc$97718$new_n17135_
.subckt oa22_x2 i0=$abc$97718$new_n17116_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n17136_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17114_ i2=$abc$97718$new_n17136_ q=$abc$97718$new_n17137_
.subckt na3_x1 i0=$abc$97718$new_n17137_ i1=$abc$97718$new_n17135_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17138_
.subckt na2_x1 i0=$abc$97718$new_n17138_ i1=$abc$97718$new_n17133_ nq=$abc$97718$new_n17139_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][2] i1=mem0[60][2] q=$abc$97718$new_n17140_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][2] i1=mem0[44][2] q=$abc$97718$new_n17141_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][2] i1=mem0[36][2] q=$abc$97718$new_n17142_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][2] i1=mem0[62][2] q=$abc$97718$new_n17143_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][2] i1=mem0[46][2] q=$abc$97718$new_n17144_
.subckt ao22_x2 i0=mem0[38][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17145_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[34][2] i2=$abc$97718$new_n17145_ q=$abc$97718$new_n17146_
.subckt ao22_x2 i0=mem0[35][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17147_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[39][2] i2=$abc$97718$new_n17147_ q=$abc$97718$new_n17148_
.subckt ao22_x2 i0=$abc$97718$new_n17148_ i1=$abc$97718$new_n17146_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17149_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17142_ i1=mem0[37][2] i2=mem0[33][2] q=$abc$97718$new_n17150_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17150_ i2=$abc$97718$new_n17149_ q=$abc$97718$new_n17151_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17141_ i1=mem0[45][2] i2=mem0[41][2] q=$abc$97718$new_n17152_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17144_ i1=mem0[47][2] i2=mem0[43][2] q=$abc$97718$new_n17153_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17151_ i1=$abc$97718$new_n17153_ i2=$abc$97718$new_n17152_ q=$abc$97718$new_n17154_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17143_ i1=mem0[63][2] i2=mem0[59][2] q=$abc$97718$new_n17155_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17140_ i1=mem0[61][2] i2=mem0[57][2] q=$abc$97718$new_n17156_
.subckt ao22_x2 i0=mem0[54][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17157_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[50][2] i2=$abc$97718$new_n17157_ q=$abc$97718$new_n17158_
.subckt ao22_x2 i0=mem0[51][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17159_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[55][2] i2=$abc$97718$new_n17159_ q=$abc$97718$new_n17160_
.subckt ao22_x2 i0=$abc$97718$new_n17160_ i1=$abc$97718$new_n17158_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17161_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][2] i1=mem0[52][2] q=$abc$97718$new_n17162_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17162_ i1=mem0[53][2] i2=mem0[49][2] q=$abc$97718$new_n17163_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17163_ i2=$abc$97718$new_n17161_ q=$abc$97718$new_n17164_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17164_ i1=$abc$97718$new_n17156_ i2=$abc$97718$new_n17155_ q=$abc$97718$new_n17165_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17139_ i1=$abc$97718$new_n17165_ i2=$abc$97718$new_n17154_ q=$abc$97718$new_n17166_
.subckt mx3_x2 cmd0=$abc$97718$new_n16511_ cmd1=$\mem0$rdreg[0]$q[5] i0=$abc$97718$new_n17059_ i1=$abc$97718$new_n17166_ i2=$abc$97718$new_n17112_ q=$abc$97718$new_n17167_
.subckt a2_x2 i0=$abc$97718$new_n17167_ i1=$abc$97718$new_n16512_ q=dato[2]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][3] i1=mem0[228][3] q=$abc$97718$new_n17169_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17169_ i1=mem0[229][3] i2=mem0[225][3] q=$abc$97718$new_n17170_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[227][3] i1=mem0[231][3] q=$abc$97718$new_n17171_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17171_ i1=mem0[230][3] i2=mem0[226][3] q=$abc$97718$new_n17172_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][3] i1=mem0[244][3] q=$abc$97718$new_n17173_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17173_ i1=mem0[245][3] i2=mem0[241][3] q=$abc$97718$new_n17174_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[242][3] i1=mem0[246][3] q=$abc$97718$new_n17175_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17175_ i1=mem0[247][3] i2=mem0[243][3] q=$abc$97718$new_n17176_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17172_ i1=$abc$97718$new_n17170_ q=$abc$97718$new_n17177_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17177_ i1=$abc$97718$new_n17176_ i2=$abc$97718$new_n17174_ q=$abc$97718$new_n17178_
.subckt o2_x2 i0=$abc$97718$new_n17178_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17179_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][3] i1=mem0[252][3] q=$abc$97718$new_n17180_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17180_ i1=mem0[253][3] i2=mem0[249][3] q=$abc$97718$new_n17181_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][3] i1=mem0[254][3] q=$abc$97718$new_n17182_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17182_ i1=mem0[255][3] i2=mem0[251][3] q=$abc$97718$new_n17183_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][3] i1=mem0[238][3] q=$abc$97718$new_n17184_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17184_ i1=mem0[239][3] i2=mem0[235][3] q=$abc$97718$new_n17185_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][3] i1=mem0[236][3] q=$abc$97718$new_n17186_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17186_ i1=mem0[237][3] i2=mem0[233][3] q=$abc$97718$new_n17187_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17187_ i1=$abc$97718$new_n17185_ q=$abc$97718$new_n17188_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17188_ i1=$abc$97718$new_n17183_ i2=$abc$97718$new_n17181_ q=$abc$97718$new_n17189_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][3] i1=mem0[190][3] q=$abc$97718$new_n17190_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17190_ i1=mem0[191][3] i2=mem0[187][3] q=$abc$97718$new_n17191_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][3] i1=mem0[188][3] q=$abc$97718$new_n17192_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17192_ i1=mem0[189][3] i2=mem0[185][3] q=$abc$97718$new_n17193_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17193_ i1=$abc$97718$new_n17191_ q=$abc$97718$new_n17194_
.subckt o2_x2 i0=mem0[178][3] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17195_
.subckt ao22_x2 i0=mem0[182][3] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17196_
.subckt ao22_x2 i0=mem0[179][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17197_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][3] i2=$abc$97718$new_n17197_ q=$abc$97718$new_n17198_
.subckt oa22_x2 i0=$abc$97718$new_n17195_ i1=$abc$97718$new_n17196_ i2=$abc$97718$new_n17198_ q=$abc$97718$new_n17199_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][3] i1=mem0[180][3] q=$abc$97718$new_n17200_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17200_ i1=mem0[181][3] i2=mem0[177][3] q=$abc$97718$new_n17201_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17194_ i1=$abc$97718$new_n17201_ i2=$abc$97718$new_n17199_ q=$abc$97718$new_n17202_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][3] i1=mem0[174][3] q=$abc$97718$new_n17203_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17203_ i1=mem0[175][3] i2=mem0[171][3] q=$abc$97718$new_n17204_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][3] i1=mem0[172][3] q=$abc$97718$new_n17205_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17205_ i1=mem0[173][3] i2=mem0[169][3] q=$abc$97718$new_n17206_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[162][3] i1=mem0[166][3] q=$abc$97718$new_n17207_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17207_ i1=mem0[167][3] i2=mem0[163][3] q=$abc$97718$new_n17208_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][3] i1=mem0[164][3] q=$abc$97718$new_n17209_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17209_ i1=mem0[165][3] i2=mem0[161][3] q=$abc$97718$new_n17210_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17210_ i1=$abc$97718$new_n17208_ q=$abc$97718$new_n17211_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17211_ i1=$abc$97718$new_n17206_ i2=$abc$97718$new_n17204_ q=$abc$97718$new_n17212_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17212_ i1=$abc$97718$new_n17202_ q=$abc$97718$new_n17213_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][3] i1=mem0[36][3] q=$abc$97718$new_n17214_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17214_ i1=mem0[37][3] i2=mem0[33][3] q=$abc$97718$new_n17215_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[34][3] i1=mem0[38][3] q=$abc$97718$new_n17216_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17216_ i1=mem0[39][3] i2=mem0[35][3] q=$abc$97718$new_n17217_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][3] i1=mem0[44][3] q=$abc$97718$new_n17218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17218_ i1=mem0[45][3] i2=mem0[41][3] q=$abc$97718$new_n17219_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][3] i1=mem0[46][3] q=$abc$97718$new_n17220_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17220_ i1=mem0[47][3] i2=mem0[43][3] q=$abc$97718$new_n17221_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17221_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17222_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17219_ i2=$abc$97718$new_n17222_ q=$abc$97718$new_n17223_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17217_ i1=$abc$97718$new_n17215_ q=$abc$97718$new_n17224_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17224_ i2=$abc$97718$new_n17223_ q=$abc$97718$new_n17225_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][3] i1=mem0[54][3] q=$abc$97718$new_n17226_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[49][3] i1=mem0[53][3] q=$abc$97718$new_n17227_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17227_ i1=mem0[52][3] i2=mem0[48][3] q=$abc$97718$new_n17228_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17226_ i1=mem0[55][3] i2=mem0[51][3] q=$abc$97718$new_n17229_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17229_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17230_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17228_ i2=$abc$97718$new_n17230_ q=$abc$97718$new_n17231_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][3] i1=mem0[60][3] q=$abc$97718$new_n17232_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17232_ i1=mem0[61][3] i2=mem0[57][3] q=$abc$97718$new_n17233_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][3] i1=mem0[62][3] q=$abc$97718$new_n17234_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17234_ i1=mem0[63][3] i2=mem0[59][3] q=$abc$97718$new_n17235_
.subckt o2_x2 i0=$abc$97718$new_n17235_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n17236_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17233_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17237_
.subckt oa22_x2 i0=$abc$97718$new_n17237_ i1=$abc$97718$new_n17236_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n17238_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][3] i1=mem0[100][3] q=$abc$97718$new_n17239_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17239_ i1=mem0[101][3] i2=mem0[97][3] q=$abc$97718$new_n17240_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][3] i1=mem0[108][3] q=$abc$97718$new_n17241_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17241_ i1=mem0[109][3] i2=mem0[105][3] q=$abc$97718$new_n17242_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17242_ i1=$abc$97718$new_n17240_ q=$abc$97718$new_n17243_
.subckt no2_x1 i0=$abc$97718$new_n17243_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17244_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][3] i1=mem0[110][3] q=$abc$97718$new_n17245_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17245_ i1=mem0[111][3] i2=mem0[107][3] q=$abc$97718$new_n17246_
.subckt a2_x2 i0=$abc$97718$new_n17246_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17247_
.subckt ao22_x2 i0=mem0[102][3] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17248_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[98][3] i2=$abc$97718$new_n17248_ q=$abc$97718$new_n17249_
.subckt ao22_x2 i0=mem0[99][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17250_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[103][3] i2=$abc$97718$new_n17250_ q=$abc$97718$new_n17251_
.subckt ao22_x2 i0=$abc$97718$new_n17251_ i1=$abc$97718$new_n17249_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17252_
.subckt no3_x1 i0=$abc$97718$new_n17252_ i1=$abc$97718$new_n17247_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n17253_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][3] i1=mem0[118][3] q=$abc$97718$new_n17254_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17254_ i1=mem0[119][3] i2=mem0[115][3] q=$abc$97718$new_n17255_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][3] i1=mem0[126][3] q=$abc$97718$new_n17256_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17256_ i1=mem0[127][3] i2=mem0[123][3] q=$abc$97718$new_n17257_
.subckt oa22_x2 i0=$abc$97718$new_n17257_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n17258_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17255_ i2=$abc$97718$new_n17258_ q=$abc$97718$new_n17259_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][3] i1=mem0[116][3] q=$abc$97718$new_n17260_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17260_ i1=mem0[117][3] i2=mem0[113][3] q=$abc$97718$new_n17261_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][3] i1=mem0[124][3] q=$abc$97718$new_n17262_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17262_ i1=mem0[125][3] i2=mem0[121][3] q=$abc$97718$new_n17263_
.subckt oa22_x2 i0=$abc$97718$new_n17263_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17264_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17261_ i2=$abc$97718$new_n17264_ q=$abc$97718$new_n17265_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[192][3] i1=mem0[193][3] q=$abc$97718$new_n17266_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17266_ i1=mem0[197][3] i2=mem0[196][3] q=$abc$97718$new_n17267_
.subckt no2_x1 i0=$abc$97718$new_n17267_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17268_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[194][3] i1=mem0[195][3] q=$abc$97718$new_n17269_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17269_ i1=mem0[199][3] i2=mem0[198][3] q=$abc$97718$new_n17270_
.subckt no2_x1 i0=$abc$97718$new_n17270_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n17271_
.subckt no3_x1 i0=$abc$97718$new_n17271_ i1=$abc$97718$new_n17268_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17272_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[209][3] i1=mem0[213][3] q=$abc$97718$new_n17273_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17273_ i1=mem0[212][3] i2=mem0[208][3] q=$abc$97718$new_n17274_
.subckt no2_x1 i0=$abc$97718$new_n17274_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17275_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[210][3] i1=mem0[214][3] q=$abc$97718$new_n17276_
.subckt na2_x1 i0=$abc$97718$new_n17276_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n17277_
.subckt ao22_x2 i0=mem0[211][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17278_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[215][3] i2=$abc$97718$new_n17278_ q=$abc$97718$new_n17279_
.subckt no2_x1 i0=$abc$97718$new_n17279_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n17280_
.subckt oa22_x2 i0=$abc$97718$new_n17280_ i1=$abc$97718$new_n17277_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n17281_
.subckt no2_x1 i0=$abc$97718$new_n17281_ i1=$abc$97718$new_n17275_ nq=$abc$97718$new_n17282_
.subckt no3_x1 i0=$abc$97718$new_n17282_ i1=$abc$97718$new_n17272_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n17283_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][3] i1=mem0[220][3] q=$abc$97718$new_n17284_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17284_ i1=mem0[221][3] i2=mem0[217][3] q=$abc$97718$new_n17285_
.subckt ao22_x2 i0=mem0[219][3] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17286_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[223][3] i2=$abc$97718$new_n17286_ q=$abc$97718$new_n17287_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][3] i1=mem0[222][3] q=$abc$97718$new_n17288_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n17288_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n17289_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][3] i1=mem0[204][3] q=$abc$97718$new_n17290_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17290_ i1=mem0[205][3] i2=mem0[201][3] q=$abc$97718$new_n17291_
.subckt no2_x1 i0=$abc$97718$new_n17291_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17292_
.subckt no2_x1 i0=mem0[202][3] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n17293_
.subckt no2_x1 i0=mem0[206][3] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n17294_
.subckt no3_x1 i0=$abc$97718$new_n17294_ i1=$abc$97718$new_n17293_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n17295_
.subckt ao22_x2 i0=mem0[207][3] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17296_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[203][3] i2=$abc$97718$new_n17296_ q=$abc$97718$new_n17297_
.subckt no3_x1 i0=$abc$97718$new_n17297_ i1=$abc$97718$new_n17295_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n17298_
.subckt ao22_x2 i0=$abc$97718$new_n17289_ i1=$abc$97718$new_n17287_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17299_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17285_ i2=$abc$97718$new_n17299_ q=$abc$97718$new_n17300_
.subckt no3_x1 i0=$abc$97718$new_n17298_ i1=$abc$97718$new_n17292_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17301_
.subckt no3_x1 i0=$abc$97718$new_n17301_ i1=$abc$97718$new_n17300_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n17302_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][3] i1=mem0[148][3] q=$abc$97718$new_n17303_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][3] i1=mem0[156][3] q=$abc$97718$new_n17304_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17303_ i1=mem0[149][3] i2=mem0[145][3] q=$abc$97718$new_n17305_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17304_ i1=mem0[157][3] i2=mem0[153][3] q=$abc$97718$new_n17306_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17306_ i1=$abc$97718$new_n17305_ q=$abc$97718$new_n17307_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[130][3] i1=mem0[131][3] q=$abc$97718$new_n17308_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17308_ i1=mem0[135][3] i2=mem0[134][3] q=$abc$97718$new_n17309_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[138][3] i1=mem0[139][3] q=$abc$97718$new_n17310_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17310_ i1=mem0[143][3] i2=mem0[142][3] q=$abc$97718$new_n17311_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[74][3] i1=mem0[78][3] q=$abc$97718$new_n17312_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17312_ i1=mem0[79][3] i2=mem0[75][3] q=$abc$97718$new_n17313_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[72][3] i1=mem0[76][3] q=$abc$97718$new_n17314_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17314_ i1=mem0[77][3] i2=mem0[73][3] q=$abc$97718$new_n17315_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[65][3] i1=mem0[69][3] q=$abc$97718$new_n17316_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17316_ i1=mem0[68][3] i2=mem0[64][3] q=$abc$97718$new_n17317_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[67][3] i1=mem0[71][3] q=$abc$97718$new_n17318_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17318_ i1=mem0[70][3] i2=mem0[66][3] q=$abc$97718$new_n17319_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17319_ i1=$abc$97718$new_n17317_ q=$abc$97718$new_n17320_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][3] i1=mem0[86][3] q=$abc$97718$new_n17321_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17321_ i1=mem0[87][3] i2=mem0[83][3] q=$abc$97718$new_n17322_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][3] i1=mem0[84][3] q=$abc$97718$new_n17323_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17323_ i1=mem0[85][3] i2=mem0[81][3] q=$abc$97718$new_n17324_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17324_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17325_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17322_ i2=$abc$97718$new_n17325_ q=$abc$97718$new_n17326_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][3] i1=mem0[92][3] q=$abc$97718$new_n17327_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17327_ i1=mem0[93][3] i2=mem0[89][3] q=$abc$97718$new_n17328_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][3] i1=mem0[94][3] q=$abc$97718$new_n17329_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17329_ i1=mem0[95][3] i2=mem0[91][3] q=$abc$97718$new_n17330_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17330_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17331_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17328_ i2=$abc$97718$new_n17331_ q=$abc$97718$new_n17332_
.subckt no3_x1 i0=$abc$97718$new_n17332_ i1=$abc$97718$new_n17326_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17333_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17313_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17334_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17315_ i2=$abc$97718$new_n17334_ q=$abc$97718$new_n17335_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17320_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17336_
.subckt no2_x1 i0=$abc$97718$new_n17336_ i1=$abc$97718$new_n17335_ nq=$abc$97718$new_n17337_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[8][3] i1=mem0[9][3] q=$abc$97718$new_n17338_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17338_ i1=mem0[13][3] i2=mem0[12][3] q=$abc$97718$new_n17339_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[10][3] i1=mem0[11][3] q=$abc$97718$new_n17340_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17340_ i1=mem0[15][3] i2=mem0[14][3] q=$abc$97718$new_n17341_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][3] i1=mem0[6][3] q=$abc$97718$new_n17342_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17342_ i1=mem0[7][3] i2=mem0[3][3] q=$abc$97718$new_n17343_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][3] i1=mem0[4][3] q=$abc$97718$new_n17344_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17344_ i1=mem0[5][3] i2=mem0[1][3] q=$abc$97718$new_n17345_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17345_ i1=$abc$97718$new_n17343_ q=$abc$97718$new_n17346_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17346_ i1=$abc$97718$new_n17341_ i2=$abc$97718$new_n17339_ q=$abc$97718$new_n17347_
.subckt no2_x1 i0=$abc$97718$new_n17347_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17348_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[18][3] i1=mem0[22][3] q=$abc$97718$new_n17349_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[17][3] i1=mem0[21][3] q=$abc$97718$new_n17350_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17350_ i1=mem0[20][3] i2=mem0[16][3] q=$abc$97718$new_n17351_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17349_ i1=mem0[23][3] i2=mem0[19][3] q=$abc$97718$new_n17352_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17352_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17353_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17351_ i2=$abc$97718$new_n17353_ q=$abc$97718$new_n17354_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][3] i1=mem0[30][3] q=$abc$97718$new_n17355_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17355_ i1=mem0[31][3] i2=mem0[27][3] q=$abc$97718$new_n17356_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][3] i1=mem0[28][3] q=$abc$97718$new_n17357_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17357_ i1=mem0[29][3] i2=mem0[25][3] q=$abc$97718$new_n17358_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17358_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17359_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17356_ i2=$abc$97718$new_n17359_ q=$abc$97718$new_n17360_
.subckt no3_x1 i0=$abc$97718$new_n17360_ i1=$abc$97718$new_n17354_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17361_
.subckt no3_x1 i0=$abc$97718$new_n17302_ i1=$abc$97718$new_n17283_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n17362_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17189_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n17363_
.subckt oa22_x2 i0=$abc$97718$new_n17363_ i1=$abc$97718$new_n17179_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n17364_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][3] i1=mem0[150][3] q=$abc$97718$new_n17365_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17365_ i1=mem0[151][3] i2=mem0[147][3] q=$abc$97718$new_n17366_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][3] i1=mem0[158][3] q=$abc$97718$new_n17367_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17367_ i1=mem0[159][3] i2=mem0[155][3] q=$abc$97718$new_n17368_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17307_ i1=$abc$97718$new_n17368_ i2=$abc$97718$new_n17366_ q=$abc$97718$new_n17369_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][3] i1=mem0[140][3] q=$abc$97718$new_n17370_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17370_ i1=mem0[141][3] i2=mem0[137][3] q=$abc$97718$new_n17371_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][3] i1=mem0[132][3] q=$abc$97718$new_n17372_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17372_ i1=mem0[133][3] i2=mem0[129][3] q=$abc$97718$new_n17373_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17373_ i1=$abc$97718$new_n17371_ q=$abc$97718$new_n17374_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17374_ i1=$abc$97718$new_n17311_ i2=$abc$97718$new_n17309_ q=$abc$97718$new_n17375_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n17213_ i1=$abc$97718$new_n17375_ i2=$abc$97718$new_n17369_ q=$abc$97718$new_n17376_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[6] i1=$abc$97718$new_n17376_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n17377_
.subckt ao22_x2 i0=$abc$97718$new_n17362_ i1=$abc$97718$new_n17364_ i2=$abc$97718$new_n17377_ q=$abc$97718$new_n17378_
.subckt no3_x1 i0=$abc$97718$new_n17337_ i1=$abc$97718$new_n17333_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n17379_
.subckt no3_x1 i0=$abc$97718$new_n17253_ i1=$abc$97718$new_n17244_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17380_
.subckt a3_x2 i0=$abc$97718$new_n17265_ i1=$abc$97718$new_n17259_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17381_
.subckt ao22_x2 i0=$abc$97718$new_n17381_ i1=$abc$97718$new_n17380_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n17382_
.subckt no3_x1 i0=$abc$97718$new_n17382_ i1=$abc$97718$new_n17379_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n17383_
.subckt ao22_x2 i0=$abc$97718$new_n17238_ i1=$abc$97718$new_n17231_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n17384_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n17225_ i2=$abc$97718$new_n17384_ q=$abc$97718$new_n17385_
.subckt no3_x1 i0=$abc$97718$new_n17361_ i1=$abc$97718$new_n17348_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n17386_
.subckt no3_x1 i0=$abc$97718$new_n17386_ i1=$abc$97718$new_n17385_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n17387_
.subckt no3_x1 i0=$abc$97718$new_n17387_ i1=$abc$97718$new_n17383_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n17388_
.subckt ao22_x2 i0=$abc$97718$new_n17388_ i1=$abc$97718$new_n17378_ i2=$abc$97718$new_n16512_ q=dato[3]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][4] i1=mem0[190][4] q=$abc$97718$new_n17390_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][4] i1=mem0[188][4] q=$abc$97718$new_n17391_
.subckt ao22_x2 i0=mem0[179][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17392_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][4] i2=$abc$97718$new_n17392_ q=$abc$97718$new_n17393_
.subckt o2_x2 i0=mem0[178][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17394_
.subckt ao22_x2 i0=mem0[182][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17395_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][4] i1=mem0[180][4] q=$abc$97718$new_n17396_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][4] i1=mem0[174][4] q=$abc$97718$new_n17397_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][4] i1=mem0[172][4] q=$abc$97718$new_n17398_
.subckt ao22_x2 i0=mem0[163][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17399_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[167][4] i2=$abc$97718$new_n17399_ q=$abc$97718$new_n17400_
.subckt o2_x2 i0=mem0[162][4] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17401_
.subckt ao22_x2 i0=mem0[166][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][4] i1=mem0[164][4] q=$abc$97718$new_n17403_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][4] i1=mem0[228][4] q=$abc$97718$new_n17404_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17404_ i1=mem0[229][4] i2=mem0[225][4] q=$abc$97718$new_n17405_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[226][4] i1=mem0[230][4] q=$abc$97718$new_n17406_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17406_ i1=mem0[231][4] i2=mem0[227][4] q=$abc$97718$new_n17407_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[248][4] i1=mem0[249][4] q=$abc$97718$new_n17408_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17408_ i1=mem0[253][4] i2=mem0[252][4] q=$abc$97718$new_n17409_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[250][4] i1=mem0[251][4] q=$abc$97718$new_n17410_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17410_ i1=mem0[255][4] i2=mem0[254][4] q=$abc$97718$new_n17411_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][4] i1=mem0[140][4] q=$abc$97718$new_n17412_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17412_ i1=mem0[141][4] i2=mem0[137][4] q=$abc$97718$new_n17413_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][4] i1=mem0[132][4] q=$abc$97718$new_n17414_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17414_ i1=mem0[133][4] i2=mem0[129][4] q=$abc$97718$new_n17415_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17415_ i1=$abc$97718$new_n17413_ q=$abc$97718$new_n17416_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[130][4] i1=mem0[134][4] q=$abc$97718$new_n17417_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17417_ i1=mem0[135][4] i2=mem0[131][4] q=$abc$97718$new_n17418_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[138][4] i1=mem0[142][4] q=$abc$97718$new_n17419_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17419_ i1=mem0[143][4] i2=mem0[139][4] q=$abc$97718$new_n17420_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17416_ i1=$abc$97718$new_n17420_ i2=$abc$97718$new_n17418_ q=$abc$97718$new_n17421_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][4] i1=mem0[158][4] q=$abc$97718$new_n17422_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17422_ i1=mem0[159][4] i2=mem0[155][4] q=$abc$97718$new_n17423_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][4] i1=mem0[150][4] q=$abc$97718$new_n17424_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17424_ i1=mem0[151][4] i2=mem0[147][4] q=$abc$97718$new_n17425_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][4] i1=mem0[148][4] q=$abc$97718$new_n17426_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17426_ i1=mem0[149][4] i2=mem0[145][4] q=$abc$97718$new_n17427_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][4] i1=mem0[156][4] q=$abc$97718$new_n17428_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17428_ i1=mem0[157][4] i2=mem0[153][4] q=$abc$97718$new_n17429_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17429_ i1=$abc$97718$new_n17427_ q=$abc$97718$new_n17430_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17430_ i1=$abc$97718$new_n17425_ i2=$abc$97718$new_n17423_ q=$abc$97718$new_n17431_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][4] i1=mem0[196][4] q=$abc$97718$new_n17432_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17432_ i1=mem0[197][4] i2=mem0[193][4] q=$abc$97718$new_n17433_
.subckt no2_x1 i0=$abc$97718$new_n17433_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17434_
.subckt ao22_x2 i0=mem0[195][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17435_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[199][4] i2=$abc$97718$new_n17435_ q=$abc$97718$new_n17436_
.subckt ao22_x2 i0=mem0[198][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17437_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[194][4] i2=$abc$97718$new_n17437_ q=$abc$97718$new_n17438_
.subckt no3_x1 i0=$abc$97718$new_n17438_ i1=$abc$97718$new_n17436_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n17439_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[210][4] i1=mem0[214][4] q=$abc$97718$new_n17440_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[211][4] i1=mem0[215][4] q=$abc$97718$new_n17441_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n17440_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n17442_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n17441_ i2=$abc$97718$new_n17442_ q=$abc$97718$new_n17443_
.subckt no2_x1 i0=mem0[212][4] i1=$abc$97718$new_n16505_ nq=$abc$97718$new_n17444_
.subckt no2_x1 i0=mem0[208][4] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n17445_
.subckt no3_x1 i0=$abc$97718$new_n17445_ i1=$abc$97718$new_n17444_ i2=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n17446_
.subckt ao22_x2 i0=mem0[209][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17447_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[213][4] i2=$abc$97718$new_n17447_ q=$abc$97718$new_n17448_
.subckt o3_x2 i0=$abc$97718$new_n17448_ i1=$abc$97718$new_n17446_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17449_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][4] i1=mem0[204][4] q=$abc$97718$new_n17450_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17450_ i1=mem0[205][4] i2=mem0[201][4] q=$abc$97718$new_n17451_
.subckt oa22_x2 i0=mem0[206][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17452_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem0[202][4] i2=$abc$97718$new_n17452_ q=$abc$97718$new_n17453_
.subckt a2_x2 i0=mem0[203][4] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n17454_
.subckt oa22_x2 i0=mem0[207][4] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17455_
.subckt ao22_x2 i0=$abc$97718$new_n17455_ i1=$abc$97718$new_n17454_ i2=$abc$97718$new_n17453_ q=$abc$97718$new_n17456_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17456_ i1=$abc$97718$new_n17451_ q=$abc$97718$new_n17457_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][4] i1=mem0[220][4] q=$abc$97718$new_n17458_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17458_ i1=mem0[221][4] i2=mem0[217][4] q=$abc$97718$new_n17459_
.subckt oa22_x2 i0=mem0[222][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17460_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem0[218][4] i2=$abc$97718$new_n17460_ q=$abc$97718$new_n17461_
.subckt a2_x2 i0=mem0[219][4] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n17462_
.subckt oa22_x2 i0=mem0[223][4] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17463_
.subckt ao22_x2 i0=$abc$97718$new_n17463_ i1=$abc$97718$new_n17462_ i2=$abc$97718$new_n17461_ q=$abc$97718$new_n17464_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17457_ i1=$abc$97718$new_n17464_ i2=$abc$97718$new_n17459_ q=$abc$97718$new_n17465_
.subckt o3_x2 i0=$abc$97718$new_n17439_ i1=$abc$97718$new_n17434_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17466_
.subckt na3_x1 i0=$abc$97718$new_n17449_ i1=$abc$97718$new_n17443_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17467_
.subckt na3_x1 i0=$abc$97718$new_n17467_ i1=$abc$97718$new_n17466_ i2=$abc$97718$new_n16507_ nq=$abc$97718$new_n17468_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17465_ i2=$abc$97718$new_n17468_ q=$abc$97718$new_n17469_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17407_ i1=$abc$97718$new_n17405_ q=$abc$97718$new_n17470_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][4] i1=mem0[244][4] q=$abc$97718$new_n17471_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17471_ i1=mem0[245][4] i2=mem0[241][4] q=$abc$97718$new_n17472_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[242][4] i1=mem0[246][4] q=$abc$97718$new_n17473_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17473_ i1=mem0[247][4] i2=mem0[243][4] q=$abc$97718$new_n17474_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17470_ i1=$abc$97718$new_n17474_ i2=$abc$97718$new_n17472_ q=$abc$97718$new_n17475_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][4] i1=mem0[238][4] q=$abc$97718$new_n17476_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17476_ i1=mem0[239][4] i2=mem0[235][4] q=$abc$97718$new_n17477_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][4] i1=mem0[236][4] q=$abc$97718$new_n17478_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17478_ i1=mem0[237][4] i2=mem0[233][4] q=$abc$97718$new_n17479_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17479_ i1=$abc$97718$new_n17477_ q=$abc$97718$new_n17480_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17480_ i1=$abc$97718$new_n17411_ i2=$abc$97718$new_n17409_ q=$abc$97718$new_n17481_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17469_ i1=$abc$97718$new_n17481_ i2=$abc$97718$new_n17475_ q=$abc$97718$new_n17482_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17390_ i1=mem0[191][4] i2=mem0[187][4] q=$abc$97718$new_n17483_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17391_ i1=mem0[189][4] i2=mem0[185][4] q=$abc$97718$new_n17484_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17484_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17485_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17483_ i2=$abc$97718$new_n17485_ q=$abc$97718$new_n17486_
.subckt oa22_x2 i0=$abc$97718$new_n17395_ i1=$abc$97718$new_n17394_ i2=$abc$97718$new_n17393_ q=$abc$97718$new_n17487_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17396_ i1=mem0[181][4] i2=mem0[177][4] q=$abc$97718$new_n17488_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17488_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17489_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17487_ i2=$abc$97718$new_n17489_ q=$abc$97718$new_n17490_
.subckt a3_x2 i0=$abc$97718$new_n17490_ i1=$abc$97718$new_n17486_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17491_
.subckt oa22_x2 i0=$abc$97718$new_n17402_ i1=$abc$97718$new_n17401_ i2=$abc$97718$new_n17400_ q=$abc$97718$new_n17492_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17403_ i1=mem0[165][4] i2=mem0[161][4] q=$abc$97718$new_n17493_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17493_ i1=$abc$97718$new_n17492_ q=$abc$97718$new_n17494_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17397_ i1=mem0[175][4] i2=mem0[171][4] q=$abc$97718$new_n17495_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17398_ i1=mem0[173][4] i2=mem0[169][4] q=$abc$97718$new_n17496_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17494_ i1=$abc$97718$new_n17496_ i2=$abc$97718$new_n17495_ q=$abc$97718$new_n17497_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n17497_ i2=$abc$97718$new_n17491_ q=$abc$97718$new_n17498_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17498_ i1=$abc$97718$new_n17431_ i2=$abc$97718$new_n17421_ q=$abc$97718$new_n17499_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[6] i1=$abc$97718$new_n17499_ i2=$\mem0$rdreg[0]$q[7] q=$abc$97718$new_n17500_
.subckt ao22_x2 i0=$abc$97718$new_n16510_ i1=$abc$97718$new_n17482_ i2=$abc$97718$new_n17500_ q=$abc$97718$new_n17501_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[33][4] i1=mem0[37][4] q=$abc$97718$new_n17502_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17502_ i1=mem0[36][4] i2=mem0[32][4] q=$abc$97718$new_n17503_
.subckt o2_x2 i0=$abc$97718$new_n17503_ i1=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17504_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[35][4] i1=mem0[39][4] q=$abc$97718$new_n17505_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17505_ i1=mem0[38][4] i2=mem0[34][4] q=$abc$97718$new_n17506_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][4] i1=mem0[46][4] q=$abc$97718$new_n17507_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17507_ i1=mem0[47][4] i2=mem0[43][4] q=$abc$97718$new_n17508_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][4] i1=mem0[44][4] q=$abc$97718$new_n17509_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17509_ i1=mem0[45][4] i2=mem0[41][4] q=$abc$97718$new_n17510_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][4] i1=mem0[100][4] q=$abc$97718$new_n17511_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17511_ i1=mem0[101][4] i2=mem0[97][4] q=$abc$97718$new_n17512_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][4] i1=mem0[108][4] q=$abc$97718$new_n17513_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17513_ i1=mem0[109][4] i2=mem0[105][4] q=$abc$97718$new_n17514_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17514_ i1=$abc$97718$new_n17512_ q=$abc$97718$new_n17515_
.subckt no2_x1 i0=$abc$97718$new_n17515_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17516_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][4] i1=mem0[110][4] q=$abc$97718$new_n17517_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17517_ i1=mem0[111][4] i2=mem0[107][4] q=$abc$97718$new_n17518_
.subckt a2_x2 i0=$abc$97718$new_n17518_ i1=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17519_
.subckt ao22_x2 i0=mem0[102][4] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17520_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[98][4] i2=$abc$97718$new_n17520_ q=$abc$97718$new_n17521_
.subckt ao22_x2 i0=mem0[99][4] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17522_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[103][4] i2=$abc$97718$new_n17522_ q=$abc$97718$new_n17523_
.subckt ao22_x2 i0=$abc$97718$new_n17523_ i1=$abc$97718$new_n17521_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17524_
.subckt no3_x1 i0=$abc$97718$new_n17524_ i1=$abc$97718$new_n17519_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n17525_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][4] i1=mem0[118][4] q=$abc$97718$new_n17526_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17526_ i1=mem0[119][4] i2=mem0[115][4] q=$abc$97718$new_n17527_
.subckt na2_x1 i0=$abc$97718$new_n17527_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n17528_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][4] i1=mem0[126][4] q=$abc$97718$new_n17529_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17529_ i1=mem0[127][4] i2=mem0[123][4] q=$abc$97718$new_n17530_
.subckt na2_x1 i0=$abc$97718$new_n17530_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n17531_
.subckt a3_x2 i0=$abc$97718$new_n17531_ i1=$abc$97718$new_n17528_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17532_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][4] i1=mem0[116][4] q=$abc$97718$new_n17533_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17533_ i1=mem0[117][4] i2=mem0[113][4] q=$abc$97718$new_n17534_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][4] i1=mem0[124][4] q=$abc$97718$new_n17535_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17535_ i1=mem0[125][4] i2=mem0[121][4] q=$abc$97718$new_n17536_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17536_ i1=$abc$97718$new_n17534_ q=$abc$97718$new_n17537_
.subckt no2_x1 i0=$abc$97718$new_n17537_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17538_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[18][4] i1=mem0[22][4] q=$abc$97718$new_n17539_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17539_ i1=mem0[23][4] i2=mem0[19][4] q=$abc$97718$new_n17540_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[16][4] i1=mem0[20][4] q=$abc$97718$new_n17541_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17541_ i1=mem0[21][4] i2=mem0[17][4] q=$abc$97718$new_n17542_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17542_ i1=$abc$97718$new_n17540_ q=$abc$97718$new_n17543_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[8][4] i1=mem0[9][4] q=$abc$97718$new_n17544_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17544_ i1=mem0[13][4] i2=mem0[12][4] q=$abc$97718$new_n17545_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[10][4] i1=mem0[11][4] q=$abc$97718$new_n17546_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17546_ i1=mem0[15][4] i2=mem0[14][4] q=$abc$97718$new_n17547_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][4] i1=mem0[28][4] q=$abc$97718$new_n17548_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17548_ i1=mem0[29][4] i2=mem0[25][4] q=$abc$97718$new_n17549_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][4] i1=mem0[30][4] q=$abc$97718$new_n17550_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17550_ i1=mem0[31][4] i2=mem0[27][4] q=$abc$97718$new_n17551_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17543_ i1=$abc$97718$new_n17551_ i2=$abc$97718$new_n17549_ q=$abc$97718$new_n17552_
.subckt no2_x1 i0=$abc$97718$new_n17552_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n17553_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17547_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17554_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17545_ i2=$abc$97718$new_n17554_ q=$abc$97718$new_n17555_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][4] i1=mem0[6][4] q=$abc$97718$new_n17556_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17556_ i1=mem0[7][4] i2=mem0[3][4] q=$abc$97718$new_n17557_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][4] i1=mem0[4][4] q=$abc$97718$new_n17558_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17558_ i1=mem0[5][4] i2=mem0[1][4] q=$abc$97718$new_n17559_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17559_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17560_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17557_ i2=$abc$97718$new_n17560_ q=$abc$97718$new_n17561_
.subckt no3_x1 i0=$abc$97718$new_n17561_ i1=$abc$97718$new_n17555_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17562_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[74][4] i1=mem0[78][4] q=$abc$97718$new_n17563_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17563_ i1=mem0[79][4] i2=mem0[75][4] q=$abc$97718$new_n17564_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[72][4] i1=mem0[76][4] q=$abc$97718$new_n17565_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17565_ i1=mem0[77][4] i2=mem0[73][4] q=$abc$97718$new_n17566_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[65][4] i1=mem0[69][4] q=$abc$97718$new_n17567_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17567_ i1=mem0[68][4] i2=mem0[64][4] q=$abc$97718$new_n17568_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[67][4] i1=mem0[71][4] q=$abc$97718$new_n17569_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17569_ i1=mem0[70][4] i2=mem0[66][4] q=$abc$97718$new_n17570_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][4] i1=mem0[86][4] q=$abc$97718$new_n17571_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17571_ i1=mem0[87][4] i2=mem0[83][4] q=$abc$97718$new_n17572_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][4] i1=mem0[84][4] q=$abc$97718$new_n17573_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17573_ i1=mem0[85][4] i2=mem0[81][4] q=$abc$97718$new_n17574_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17574_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17575_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17572_ i2=$abc$97718$new_n17575_ q=$abc$97718$new_n17576_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][4] i1=mem0[92][4] q=$abc$97718$new_n17577_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17577_ i1=mem0[93][4] i2=mem0[89][4] q=$abc$97718$new_n17578_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][4] i1=mem0[94][4] q=$abc$97718$new_n17579_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17579_ i1=mem0[95][4] i2=mem0[91][4] q=$abc$97718$new_n17580_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17580_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17581_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17578_ i2=$abc$97718$new_n17581_ q=$abc$97718$new_n17582_
.subckt no3_x1 i0=$abc$97718$new_n17582_ i1=$abc$97718$new_n17576_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17583_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17564_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17584_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17566_ i2=$abc$97718$new_n17584_ q=$abc$97718$new_n17585_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17568_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17586_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17570_ i2=$abc$97718$new_n17586_ q=$abc$97718$new_n17587_
.subckt no3_x1 i0=$abc$97718$new_n17587_ i1=$abc$97718$new_n17585_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17588_
.subckt no3_x1 i0=$abc$97718$new_n17588_ i1=$abc$97718$new_n17583_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n17589_
.subckt no3_x1 i0=$abc$97718$new_n17525_ i1=$abc$97718$new_n17516_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17590_
.subckt no3_x1 i0=$abc$97718$new_n17538_ i1=$abc$97718$new_n17532_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17591_
.subckt ao22_x2 i0=$abc$97718$new_n17591_ i1=$abc$97718$new_n17590_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n17592_
.subckt no3_x1 i0=$abc$97718$new_n17592_ i1=$abc$97718$new_n17589_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n17593_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17508_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17594_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17510_ i2=$abc$97718$new_n17594_ q=$abc$97718$new_n17595_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17506_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17596_
.subckt oa22_x2 i0=$abc$97718$new_n17596_ i1=$abc$97718$new_n17504_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17597_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][4] i1=mem0[60][4] q=$abc$97718$new_n17598_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17598_ i1=mem0[61][4] i2=mem0[57][4] q=$abc$97718$new_n17599_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][4] i1=mem0[62][4] q=$abc$97718$new_n17600_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17600_ i1=mem0[63][4] i2=mem0[59][4] q=$abc$97718$new_n17601_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][4] i1=mem0[54][4] q=$abc$97718$new_n17602_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17602_ i1=mem0[55][4] i2=mem0[51][4] q=$abc$97718$new_n17603_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][4] i1=mem0[52][4] q=$abc$97718$new_n17604_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17604_ i1=mem0[53][4] i2=mem0[49][4] q=$abc$97718$new_n17605_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17605_ i1=$abc$97718$new_n17603_ q=$abc$97718$new_n17606_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17606_ i1=$abc$97718$new_n17601_ i2=$abc$97718$new_n17599_ q=$abc$97718$new_n17607_
.subckt ao22_x2 i0=$abc$97718$new_n17597_ i1=$abc$97718$new_n17595_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n17608_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n17607_ i2=$abc$97718$new_n17608_ q=$abc$97718$new_n17609_
.subckt no3_x1 i0=$abc$97718$new_n17562_ i1=$abc$97718$new_n17553_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n17610_
.subckt no3_x1 i0=$abc$97718$new_n17610_ i1=$abc$97718$new_n17609_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n17611_
.subckt no3_x1 i0=$abc$97718$new_n17611_ i1=$abc$97718$new_n17593_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n17612_
.subckt ao22_x2 i0=$abc$97718$new_n17612_ i1=$abc$97718$new_n17501_ i2=$abc$97718$new_n16512_ q=dato[4]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][5] i1=mem0[254][5] q=$abc$97718$new_n17614_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][5] i1=mem0[252][5] q=$abc$97718$new_n17615_
.subckt ao22_x2 i0=mem0[243][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17616_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[247][5] i2=$abc$97718$new_n17616_ q=$abc$97718$new_n17617_
.subckt ao22_x2 i0=mem0[246][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17618_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[242][5] i2=$abc$97718$new_n17618_ q=$abc$97718$new_n17619_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][5] i1=mem0[244][5] q=$abc$97718$new_n17620_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][5] i1=mem0[238][5] q=$abc$97718$new_n17621_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][5] i1=mem0[236][5] q=$abc$97718$new_n17622_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[227][5] i1=mem0[231][5] q=$abc$97718$new_n17623_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[225][5] i1=mem0[229][5] q=$abc$97718$new_n17624_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[162][5] i1=mem0[166][5] q=$abc$97718$new_n17625_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][5] i1=mem0[164][5] q=$abc$97718$new_n17626_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][5] i1=mem0[172][5] q=$abc$97718$new_n17627_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17627_ i1=mem0[173][5] i2=mem0[169][5] q=$abc$97718$new_n17628_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][5] i1=mem0[174][5] q=$abc$97718$new_n17629_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17629_ i1=mem0[175][5] i2=mem0[171][5] q=$abc$97718$new_n17630_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][5] i1=mem0[62][5] q=$abc$97718$new_n17631_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][5] i1=mem0[60][5] q=$abc$97718$new_n17632_
.subckt ao22_x2 i0=mem0[51][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17633_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[55][5] i2=$abc$97718$new_n17633_ q=$abc$97718$new_n17634_
.subckt ao22_x2 i0=mem0[54][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17635_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[50][5] i2=$abc$97718$new_n17635_ q=$abc$97718$new_n17636_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][5] i1=mem0[52][5] q=$abc$97718$new_n17637_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][5] i1=mem0[46][5] q=$abc$97718$new_n17638_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][5] i1=mem0[44][5] q=$abc$97718$new_n17639_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[35][5] i1=mem0[39][5] q=$abc$97718$new_n17640_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[33][5] i1=mem0[37][5] q=$abc$97718$new_n17641_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][5] i1=mem0[110][5] q=$abc$97718$new_n17642_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17642_ i1=mem0[111][5] i2=mem0[107][5] q=$abc$97718$new_n17643_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][5] i1=mem0[108][5] q=$abc$97718$new_n17644_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17644_ i1=mem0[109][5] i2=mem0[105][5] q=$abc$97718$new_n17645_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][5] i1=mem0[100][5] q=$abc$97718$new_n17646_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17646_ i1=mem0[101][5] i2=mem0[97][5] q=$abc$97718$new_n17647_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][5] i1=mem0[102][5] q=$abc$97718$new_n17648_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17648_ i1=mem0[103][5] i2=mem0[99][5] q=$abc$97718$new_n17649_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17649_ i1=$abc$97718$new_n17647_ q=$abc$97718$new_n17650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17650_ i1=$abc$97718$new_n17645_ i2=$abc$97718$new_n17643_ q=$abc$97718$new_n17651_
.subckt no2_x1 i0=$abc$97718$new_n17651_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17652_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][5] i1=mem0[118][5] q=$abc$97718$new_n17653_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17653_ i1=mem0[119][5] i2=mem0[115][5] q=$abc$97718$new_n17654_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][5] i1=mem0[116][5] q=$abc$97718$new_n17655_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17655_ i1=mem0[117][5] i2=mem0[113][5] q=$abc$97718$new_n17656_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17656_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17657_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17654_ i2=$abc$97718$new_n17657_ q=$abc$97718$new_n17658_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][5] i1=mem0[124][5] q=$abc$97718$new_n17659_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17659_ i1=mem0[125][5] i2=mem0[121][5] q=$abc$97718$new_n17660_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][5] i1=mem0[126][5] q=$abc$97718$new_n17661_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17661_ i1=mem0[127][5] i2=mem0[123][5] q=$abc$97718$new_n17662_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17662_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17663_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17660_ i2=$abc$97718$new_n17663_ q=$abc$97718$new_n17664_
.subckt no3_x1 i0=$abc$97718$new_n17664_ i1=$abc$97718$new_n17658_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17665_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][5] i1=mem0[212][5] q=$abc$97718$new_n17666_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17666_ i1=mem0[213][5] i2=mem0[209][5] q=$abc$97718$new_n17667_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][5] i1=mem0[220][5] q=$abc$97718$new_n17668_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17668_ i1=mem0[221][5] i2=mem0[217][5] q=$abc$97718$new_n17669_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17669_ i1=$abc$97718$new_n17667_ q=$abc$97718$new_n17670_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][5] i1=mem0[204][5] q=$abc$97718$new_n17671_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17671_ i1=mem0[205][5] i2=mem0[201][5] q=$abc$97718$new_n17672_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][5] i1=mem0[196][5] q=$abc$97718$new_n17673_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17673_ i1=mem0[197][5] i2=mem0[193][5] q=$abc$97718$new_n17674_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17674_ i1=$abc$97718$new_n17672_ q=$abc$97718$new_n17675_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[202][5] i1=mem0[206][5] q=$abc$97718$new_n17676_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[195][5] i1=mem0[199][5] q=$abc$97718$new_n17677_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[210][5] i1=mem0[211][5] q=$abc$97718$new_n17678_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17678_ i1=mem0[215][5] i2=mem0[214][5] q=$abc$97718$new_n17679_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[218][5] i1=mem0[219][5] q=$abc$97718$new_n17680_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17680_ i1=mem0[223][5] i2=mem0[222][5] q=$abc$97718$new_n17681_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][5] i1=mem0[140][5] q=$abc$97718$new_n17682_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17682_ i1=mem0[141][5] i2=mem0[137][5] q=$abc$97718$new_n17683_
.subckt oa22_x2 i0=mem0[142][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17684_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem0[138][5] i2=$abc$97718$new_n17684_ q=$abc$97718$new_n17685_
.subckt a2_x2 i0=mem0[139][5] i1=$abc$97718$new_n16505_ q=$abc$97718$new_n17686_
.subckt oa22_x2 i0=mem0[143][5] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17687_
.subckt ao22_x2 i0=$abc$97718$new_n17687_ i1=$abc$97718$new_n17686_ i2=$abc$97718$new_n17685_ q=$abc$97718$new_n17688_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17688_ i1=$abc$97718$new_n17683_ q=$abc$97718$new_n17689_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][5] i1=mem0[156][5] q=$abc$97718$new_n17690_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17690_ i1=mem0[157][5] i2=mem0[153][5] q=$abc$97718$new_n17691_
.subckt oa22_x2 i0=mem0[158][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17692_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem0[154][5] i2=$abc$97718$new_n17692_ q=$abc$97718$new_n17693_
.subckt oa22_x2 i0=mem0[159][5] i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17694_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=mem0[155][5] i2=$abc$97718$new_n17694_ q=$abc$97718$new_n17695_
.subckt a2_x2 i0=$abc$97718$new_n17695_ i1=$abc$97718$new_n17693_ q=$abc$97718$new_n17696_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17689_ i1=$abc$97718$new_n17696_ i2=$abc$97718$new_n17691_ q=$abc$97718$new_n17697_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][5] i1=mem0[132][5] q=$abc$97718$new_n17698_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17698_ i1=mem0[133][5] i2=mem0[129][5] q=$abc$97718$new_n17699_
.subckt no2_x1 i0=$abc$97718$new_n17699_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17700_
.subckt ao22_x2 i0=mem0[131][5] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17701_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[135][5] i2=$abc$97718$new_n17701_ q=$abc$97718$new_n17702_
.subckt ao22_x2 i0=mem0[134][5] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17703_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[130][5] i2=$abc$97718$new_n17703_ q=$abc$97718$new_n17704_
.subckt no3_x1 i0=$abc$97718$new_n17704_ i1=$abc$97718$new_n17702_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n17705_
.subckt no2_x1 i0=$abc$97718$new_n17705_ i1=$abc$97718$new_n17700_ nq=$abc$97718$new_n17706_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[145][5] i1=mem0[149][5] q=$abc$97718$new_n17707_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17707_ i1=mem0[148][5] i2=mem0[144][5] q=$abc$97718$new_n17708_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][5] i1=mem0[150][5] q=$abc$97718$new_n17709_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17709_ i1=mem0[151][5] i2=mem0[147][5] q=$abc$97718$new_n17710_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17706_ i1=$abc$97718$new_n17710_ i2=$abc$97718$new_n17708_ q=$abc$97718$new_n17711_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17711_ i1=$abc$97718$new_n17697_ q=$abc$97718$new_n17712_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[1][5] i1=mem0[5][5] q=$abc$97718$new_n17713_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17713_ i1=mem0[4][5] i2=mem0[0][5] q=$abc$97718$new_n17714_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][5] i1=mem0[12][5] q=$abc$97718$new_n17715_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17715_ i1=mem0[13][5] i2=mem0[9][5] q=$abc$97718$new_n17716_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17716_ i1=$abc$97718$new_n17714_ q=$abc$97718$new_n17717_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[24][5] i1=mem0[25][5] q=$abc$97718$new_n17718_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17718_ i1=mem0[29][5] i2=mem0[28][5] q=$abc$97718$new_n17719_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[16][5] i1=mem0[17][5] q=$abc$97718$new_n17720_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17720_ i1=mem0[21][5] i2=mem0[20][5] q=$abc$97718$new_n17721_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17721_ i1=$abc$97718$new_n17719_ q=$abc$97718$new_n17722_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[18][5] i1=mem0[22][5] q=$abc$97718$new_n17723_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17723_ i1=mem0[23][5] i2=mem0[19][5] q=$abc$97718$new_n17724_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][5] i1=mem0[30][5] q=$abc$97718$new_n17725_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17725_ i1=mem0[31][5] i2=mem0[27][5] q=$abc$97718$new_n17726_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17722_ i1=$abc$97718$new_n17726_ i2=$abc$97718$new_n17724_ q=$abc$97718$new_n17727_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][5] i1=mem0[6][5] q=$abc$97718$new_n17728_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[3][5] i1=mem0[7][5] q=$abc$97718$new_n17729_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][5] i1=mem0[14][5] q=$abc$97718$new_n17730_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17730_ i1=mem0[15][5] i2=mem0[11][5] q=$abc$97718$new_n17731_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17731_ i1=$abc$97718$new_n17729_ i2=$abc$97718$new_n17728_ q=$abc$97718$new_n17732_
.subckt mx3_x2 cmd0=$abc$97718$new_n16508_ cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17727_ i1=$abc$97718$new_n17732_ i2=$abc$97718$new_n17717_ q=$abc$97718$new_n17733_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[64][5] i1=mem0[68][5] q=$abc$97718$new_n17734_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17734_ i1=mem0[69][5] i2=mem0[65][5] q=$abc$97718$new_n17735_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[66][5] i1=mem0[70][5] q=$abc$97718$new_n17736_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17736_ i1=mem0[71][5] i2=mem0[67][5] q=$abc$97718$new_n17737_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17737_ i1=$abc$97718$new_n17735_ q=$abc$97718$new_n17738_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[72][5] i1=mem0[76][5] q=$abc$97718$new_n17739_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17739_ i1=mem0[77][5] i2=mem0[73][5] q=$abc$97718$new_n17740_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[74][5] i1=mem0[78][5] q=$abc$97718$new_n17741_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17741_ i1=mem0[79][5] i2=mem0[75][5] q=$abc$97718$new_n17742_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17738_ i1=$abc$97718$new_n17742_ i2=$abc$97718$new_n17740_ q=$abc$97718$new_n17743_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][5] i1=mem0[86][5] q=$abc$97718$new_n17744_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17744_ i1=mem0[87][5] i2=mem0[83][5] q=$abc$97718$new_n17745_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][5] i1=mem0[84][5] q=$abc$97718$new_n17746_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17746_ i1=mem0[85][5] i2=mem0[81][5] q=$abc$97718$new_n17747_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17747_ i1=$abc$97718$new_n17745_ q=$abc$97718$new_n17748_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][5] i1=mem0[92][5] q=$abc$97718$new_n17749_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17749_ i1=mem0[93][5] i2=mem0[89][5] q=$abc$97718$new_n17750_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][5] i1=mem0[94][5] q=$abc$97718$new_n17751_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17751_ i1=mem0[95][5] i2=mem0[91][5] q=$abc$97718$new_n17752_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17748_ i1=$abc$97718$new_n17752_ i2=$abc$97718$new_n17750_ q=$abc$97718$new_n17753_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17670_ i1=$abc$97718$new_n17681_ i2=$abc$97718$new_n17679_ q=$abc$97718$new_n17754_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17676_ i1=mem0[207][5] i2=mem0[203][5] q=$abc$97718$new_n17755_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17677_ i1=mem0[198][5] i2=mem0[194][5] q=$abc$97718$new_n17756_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17675_ i1=$abc$97718$new_n17756_ i2=$abc$97718$new_n17755_ q=$abc$97718$new_n17757_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17614_ i1=mem0[255][5] i2=mem0[251][5] q=$abc$97718$new_n17758_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17615_ i1=mem0[253][5] i2=mem0[249][5] q=$abc$97718$new_n17759_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17759_ i1=$abc$97718$new_n17758_ q=$abc$97718$new_n17760_
.subckt ao22_x2 i0=$abc$97718$new_n17619_ i1=$abc$97718$new_n17617_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17761_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17620_ i1=mem0[245][5] i2=mem0[241][5] q=$abc$97718$new_n17762_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17762_ i2=$abc$97718$new_n17761_ q=$abc$97718$new_n17763_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17623_ i1=mem0[230][5] i2=mem0[226][5] q=$abc$97718$new_n17764_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17624_ i1=mem0[228][5] i2=mem0[224][5] q=$abc$97718$new_n17765_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17765_ i1=$abc$97718$new_n17764_ q=$abc$97718$new_n17766_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17621_ i1=mem0[239][5] i2=mem0[235][5] q=$abc$97718$new_n17767_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17622_ i1=mem0[237][5] i2=mem0[233][5] q=$abc$97718$new_n17768_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n17766_ i1=$abc$97718$new_n17768_ i2=$abc$97718$new_n17767_ q=$abc$97718$new_n17769_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17769_ i1=$abc$97718$new_n17763_ i2=$abc$97718$new_n17760_ q=$abc$97718$new_n17770_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n17770_ i1=$abc$97718$new_n17757_ i2=$abc$97718$new_n17754_ q=$abc$97718$new_n17771_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][5] i1=mem0[188][5] q=$abc$97718$new_n17772_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17772_ i1=mem0[189][5] i2=mem0[185][5] q=$abc$97718$new_n17773_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][5] i1=mem0[190][5] q=$abc$97718$new_n17774_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17774_ i1=mem0[191][5] i2=mem0[187][5] q=$abc$97718$new_n17775_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17775_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17776_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17773_ i2=$abc$97718$new_n17776_ q=$abc$97718$new_n17777_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17630_ i1=$abc$97718$new_n17628_ q=$abc$97718$new_n17778_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n17778_ i2=$abc$97718$new_n17777_ q=$abc$97718$new_n17779_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17625_ i1=mem0[167][5] i2=mem0[163][5] q=$abc$97718$new_n17780_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17626_ i1=mem0[165][5] i2=mem0[161][5] q=$abc$97718$new_n17781_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17781_ i1=$abc$97718$new_n17780_ q=$abc$97718$new_n17782_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][5] i1=mem0[180][5] q=$abc$97718$new_n17783_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17783_ i1=mem0[181][5] i2=mem0[177][5] q=$abc$97718$new_n17784_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[178][5] i1=mem0[182][5] q=$abc$97718$new_n17785_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17785_ i1=mem0[183][5] i2=mem0[179][5] q=$abc$97718$new_n17786_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17782_ i1=$abc$97718$new_n17786_ i2=$abc$97718$new_n17784_ q=$abc$97718$new_n17787_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17712_ i1=$abc$97718$new_n17787_ i2=$abc$97718$new_n17779_ q=$abc$97718$new_n17788_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17631_ i1=mem0[63][5] i2=mem0[59][5] q=$abc$97718$new_n17789_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17632_ i1=mem0[61][5] i2=mem0[57][5] q=$abc$97718$new_n17790_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17790_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17791_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17789_ i2=$abc$97718$new_n17791_ q=$abc$97718$new_n17792_
.subckt ao22_x2 i0=$abc$97718$new_n17636_ i1=$abc$97718$new_n17634_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n17793_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17637_ i1=mem0[53][5] i2=mem0[49][5] q=$abc$97718$new_n17794_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17794_ i2=$abc$97718$new_n17793_ q=$abc$97718$new_n17795_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n17795_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17796_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17640_ i1=mem0[38][5] i2=mem0[34][5] q=$abc$97718$new_n17797_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17641_ i1=mem0[36][5] i2=mem0[32][5] q=$abc$97718$new_n17798_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17798_ i1=$abc$97718$new_n17797_ q=$abc$97718$new_n17799_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17638_ i1=mem0[47][5] i2=mem0[43][5] q=$abc$97718$new_n17800_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17639_ i1=mem0[45][5] i2=mem0[41][5] q=$abc$97718$new_n17801_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17801_ i1=$abc$97718$new_n17800_ q=$abc$97718$new_n17802_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17802_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n17803_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n17799_ i2=$abc$97718$new_n17803_ q=$abc$97718$new_n17804_
.subckt oa22_x2 i0=$abc$97718$new_n17792_ i1=$abc$97718$new_n17796_ i2=$abc$97718$new_n17804_ q=$abc$97718$new_n17805_
.subckt no3_x1 i0=$abc$97718$new_n17665_ i1=$abc$97718$new_n17652_ i2=$abc$97718$new_n16509_ nq=$abc$97718$new_n17806_
.subckt mx2_x2 cmd=$abc$97718$new_n16508_ i0=$abc$97718$new_n17753_ i1=$abc$97718$new_n17743_ q=$abc$97718$new_n17807_
.subckt oa22_x2 i0=$abc$97718$new_n16509_ i1=$abc$97718$new_n17807_ i2=$abc$97718$new_n17806_ q=$abc$97718$new_n17808_
.subckt mx3_x2 cmd0=$abc$97718$new_n16510_ cmd1=$\mem0$rdreg[0]$q[5] i0=$abc$97718$new_n17808_ i1=$abc$97718$new_n17805_ i2=$abc$97718$new_n17733_ q=$abc$97718$new_n17809_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n17809_ i1=$abc$97718$new_n17788_ i2=$abc$97718$new_n17771_ q=$abc$97718$new_n17810_
.subckt a2_x2 i0=$abc$97718$new_n17810_ i1=$abc$97718$new_n16512_ q=dato[5]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[34][6] i1=mem0[38][6] q=$abc$97718$new_n17812_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17812_ i1=mem0[39][6] i2=mem0[35][6] q=$abc$97718$new_n17813_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][6] i1=mem0[36][6] q=$abc$97718$new_n17814_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17814_ i1=mem0[37][6] i2=mem0[33][6] q=$abc$97718$new_n17815_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17815_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17816_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17813_ i2=$abc$97718$new_n17816_ q=$abc$97718$new_n17817_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][6] i1=mem0[44][6] q=$abc$97718$new_n17818_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17818_ i1=mem0[45][6] i2=mem0[41][6] q=$abc$97718$new_n17819_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][6] i1=mem0[46][6] q=$abc$97718$new_n17820_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17820_ i1=mem0[47][6] i2=mem0[43][6] q=$abc$97718$new_n17821_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17819_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17822_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17821_ i2=$abc$97718$new_n17822_ q=$abc$97718$new_n17823_
.subckt no3_x1 i0=$abc$97718$new_n17823_ i1=$abc$97718$new_n17817_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n17824_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][6] i1=mem0[62][6] q=$abc$97718$new_n17825_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17825_ i1=mem0[63][6] i2=mem0[59][6] q=$abc$97718$new_n17826_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][6] i1=mem0[60][6] q=$abc$97718$new_n17827_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17827_ i1=mem0[61][6] i2=mem0[57][6] q=$abc$97718$new_n17828_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17828_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17829_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17826_ i2=$abc$97718$new_n17829_ q=$abc$97718$new_n17830_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][6] i1=mem0[52][6] q=$abc$97718$new_n17831_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][6] i1=mem0[54][6] q=$abc$97718$new_n17832_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17832_ i1=mem0[55][6] i2=mem0[51][6] q=$abc$97718$new_n17833_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17831_ i1=mem0[53][6] i2=mem0[49][6] q=$abc$97718$new_n17834_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17834_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17835_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17833_ i2=$abc$97718$new_n17835_ q=$abc$97718$new_n17836_
.subckt no3_x1 i0=$abc$97718$new_n17836_ i1=$abc$97718$new_n17830_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17837_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][6] i1=mem0[116][6] q=$abc$97718$new_n17838_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17838_ i1=mem0[117][6] i2=mem0[113][6] q=$abc$97718$new_n17839_
.subckt no2_x1 i0=$abc$97718$new_n17839_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n17840_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][6] i1=mem0[118][6] q=$abc$97718$new_n17841_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17841_ i1=mem0[119][6] i2=mem0[115][6] q=$abc$97718$new_n17842_
.subckt no2_x1 i0=$abc$97718$new_n17842_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n17843_
.subckt no3_x1 i0=$abc$97718$new_n17843_ i1=$abc$97718$new_n17840_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n17844_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][6] i1=mem0[126][6] q=$abc$97718$new_n17845_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17845_ i1=mem0[127][6] i2=mem0[123][6] q=$abc$97718$new_n17846_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][6] i1=mem0[124][6] q=$abc$97718$new_n17847_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17847_ i1=mem0[125][6] i2=mem0[121][6] q=$abc$97718$new_n17848_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17848_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17849_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17846_ i2=$abc$97718$new_n17849_ q=$abc$97718$new_n17850_
.subckt no3_x1 i0=$abc$97718$new_n17850_ i1=$abc$97718$new_n17844_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n17851_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][6] i1=mem0[100][6] q=$abc$97718$new_n17852_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17852_ i1=mem0[101][6] i2=mem0[97][6] q=$abc$97718$new_n17853_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][6] i1=mem0[102][6] q=$abc$97718$new_n17854_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17854_ i1=mem0[103][6] i2=mem0[99][6] q=$abc$97718$new_n17855_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17853_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17856_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17855_ i2=$abc$97718$new_n17856_ q=$abc$97718$new_n17857_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[104][6] i1=mem0[108][6] q=$abc$97718$new_n17858_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17858_ i1=mem0[109][6] i2=mem0[105][6] q=$abc$97718$new_n17859_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[106][6] i1=mem0[110][6] q=$abc$97718$new_n17860_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17860_ i1=mem0[111][6] i2=mem0[107][6] q=$abc$97718$new_n17861_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17861_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17862_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17859_ i2=$abc$97718$new_n17862_ q=$abc$97718$new_n17863_
.subckt o3_x2 i0=$abc$97718$new_n17863_ i1=$abc$97718$new_n17857_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17864_
.subckt no3_x1 i0=$abc$97718$new_n17837_ i1=$abc$97718$new_n17824_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n17865_
.subckt no2_x1 i0=$abc$97718$new_n17851_ i1=$abc$97718$new_n16510_ nq=$abc$97718$new_n17866_
.subckt oa22_x2 i0=$abc$97718$new_n17864_ i1=$abc$97718$new_n17866_ i2=$abc$97718$new_n17865_ q=$abc$97718$new_n17867_
.subckt o2_x2 i0=mem0[178][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17868_
.subckt ao22_x2 i0=mem0[182][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17869_
.subckt ao22_x2 i0=mem0[179][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17870_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][6] i2=$abc$97718$new_n17870_ q=$abc$97718$new_n17871_
.subckt oa22_x2 i0=$abc$97718$new_n17868_ i1=$abc$97718$new_n17869_ i2=$abc$97718$new_n17871_ q=$abc$97718$new_n17872_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][6] i1=mem0[190][6] q=$abc$97718$new_n17873_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17873_ i1=mem0[191][6] i2=mem0[187][6] q=$abc$97718$new_n17874_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][6] i1=mem0[180][6] q=$abc$97718$new_n17875_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17875_ i1=mem0[181][6] i2=mem0[177][6] q=$abc$97718$new_n17876_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][6] i1=mem0[188][6] q=$abc$97718$new_n17877_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17877_ i1=mem0[189][6] i2=mem0[185][6] q=$abc$97718$new_n17878_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n17878_ i1=$abc$97718$new_n17876_ q=$abc$97718$new_n17879_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17879_ i1=$abc$97718$new_n17874_ i2=$abc$97718$new_n17872_ q=$abc$97718$new_n17880_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][6] i1=mem0[164][6] q=$abc$97718$new_n17881_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[161][6] i1=mem0[165][6] q=$abc$97718$new_n17882_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][6] i1=mem0[172][6] q=$abc$97718$new_n17883_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17883_ i1=mem0[173][6] i2=mem0[169][6] q=$abc$97718$new_n17884_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17884_ i1=$abc$97718$new_n17882_ i2=$abc$97718$new_n17881_ q=$abc$97718$new_n17885_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][6] i1=mem0[174][6] q=$abc$97718$new_n17886_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17886_ i1=mem0[175][6] i2=mem0[171][6] q=$abc$97718$new_n17887_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[162][6] i1=mem0[166][6] q=$abc$97718$new_n17888_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17888_ i1=mem0[167][6] i2=mem0[163][6] q=$abc$97718$new_n17889_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17885_ i1=$abc$97718$new_n17889_ i2=$abc$97718$new_n17887_ q=$abc$97718$new_n17890_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17890_ i1=$abc$97718$new_n17880_ q=$abc$97718$new_n17891_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][6] i1=mem0[236][6] q=$abc$97718$new_n17892_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17892_ i1=mem0[237][6] i2=mem0[233][6] q=$abc$97718$new_n17893_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][6] i1=mem0[238][6] q=$abc$97718$new_n17894_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17894_ i1=mem0[239][6] i2=mem0[235][6] q=$abc$97718$new_n17895_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][6] i1=mem0[228][6] q=$abc$97718$new_n17896_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17896_ i1=mem0[229][6] i2=mem0[225][6] q=$abc$97718$new_n17897_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[227][6] i1=mem0[231][6] q=$abc$97718$new_n17898_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17898_ i1=mem0[230][6] i2=mem0[226][6] q=$abc$97718$new_n17899_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][6] i1=mem0[254][6] q=$abc$97718$new_n17900_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][6] i1=mem0[252][6] q=$abc$97718$new_n17901_
.subckt ao22_x2 i0=mem0[243][6] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n17902_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[247][6] i2=$abc$97718$new_n17902_ q=$abc$97718$new_n17903_
.subckt o2_x2 i0=mem0[242][6] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n17904_
.subckt ao22_x2 i0=mem0[246][6] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n17905_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][6] i1=mem0[244][6] q=$abc$97718$new_n17906_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n17899_ i1=$abc$97718$new_n17897_ q=$abc$97718$new_n17907_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17907_ i1=$abc$97718$new_n17895_ i2=$abc$97718$new_n17893_ q=$abc$97718$new_n17908_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17901_ i1=mem0[253][6] i2=mem0[249][6] q=$abc$97718$new_n17909_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17900_ i1=mem0[255][6] i2=mem0[251][6] q=$abc$97718$new_n17910_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17910_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17911_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17909_ i2=$abc$97718$new_n17911_ q=$abc$97718$new_n17912_
.subckt oa22_x2 i0=$abc$97718$new_n17905_ i1=$abc$97718$new_n17904_ i2=$abc$97718$new_n17903_ q=$abc$97718$new_n17913_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17906_ i1=mem0[245][6] i2=mem0[241][6] q=$abc$97718$new_n17914_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17914_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17915_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17913_ i2=$abc$97718$new_n17915_ q=$abc$97718$new_n17916_
.subckt a3_x2 i0=$abc$97718$new_n17916_ i1=$abc$97718$new_n17912_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n17917_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n17908_ i2=$abc$97718$new_n17917_ q=$abc$97718$new_n17918_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$\mem0$rdreg[0]$q[6] i0=$abc$97718$new_n17867_ i1=$abc$97718$new_n17918_ i2=$abc$97718$new_n17891_ q=$abc$97718$new_n17919_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][6] i1=mem0[84][6] q=$abc$97718$new_n17920_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][6] i1=mem0[86][6] q=$abc$97718$new_n17921_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17921_ i1=mem0[87][6] i2=mem0[83][6] q=$abc$97718$new_n17922_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17920_ i1=mem0[85][6] i2=mem0[81][6] q=$abc$97718$new_n17923_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17923_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17924_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17922_ i2=$abc$97718$new_n17924_ q=$abc$97718$new_n17925_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][6] i1=mem0[94][6] q=$abc$97718$new_n17926_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17926_ i1=mem0[95][6] i2=mem0[91][6] q=$abc$97718$new_n17927_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][6] i1=mem0[92][6] q=$abc$97718$new_n17928_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17928_ i1=mem0[93][6] i2=mem0[89][6] q=$abc$97718$new_n17929_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17929_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17930_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17927_ i2=$abc$97718$new_n17930_ q=$abc$97718$new_n17931_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][6] i1=mem0[28][6] q=$abc$97718$new_n17932_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17932_ i1=mem0[29][6] i2=mem0[25][6] q=$abc$97718$new_n17933_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][6] i1=mem0[30][6] q=$abc$97718$new_n17934_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17934_ i1=mem0[31][6] i2=mem0[27][6] q=$abc$97718$new_n17935_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17933_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17936_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17935_ i2=$abc$97718$new_n17936_ q=$abc$97718$new_n17937_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[19][6] i1=mem0[23][6] q=$abc$97718$new_n17938_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17938_ i1=mem0[22][6] i2=mem0[18][6] q=$abc$97718$new_n17939_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[17][6] i1=mem0[21][6] q=$abc$97718$new_n17940_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17940_ i1=mem0[20][6] i2=mem0[16][6] q=$abc$97718$new_n17941_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17941_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n17942_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17939_ i2=$abc$97718$new_n17942_ q=$abc$97718$new_n17943_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][6] i1=mem0[148][6] q=$abc$97718$new_n17944_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][6] i1=mem0[150][6] q=$abc$97718$new_n17945_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17945_ i1=mem0[151][6] i2=mem0[147][6] q=$abc$97718$new_n17946_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17944_ i1=mem0[149][6] i2=mem0[145][6] q=$abc$97718$new_n17947_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17947_ i1=$abc$97718$new_n17946_ q=$abc$97718$new_n17948_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][6] i1=mem0[156][6] q=$abc$97718$new_n17949_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17949_ i1=mem0[157][6] i2=mem0[153][6] q=$abc$97718$new_n17950_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][6] i1=mem0[158][6] q=$abc$97718$new_n17951_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17951_ i1=mem0[159][6] i2=mem0[155][6] q=$abc$97718$new_n17952_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17952_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17953_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17950_ i2=$abc$97718$new_n17953_ q=$abc$97718$new_n17954_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17948_ i2=$abc$97718$new_n17954_ q=$abc$97718$new_n17955_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][6] i1=mem0[220][6] q=$abc$97718$new_n17956_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17956_ i1=mem0[221][6] i2=mem0[217][6] q=$abc$97718$new_n17957_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][6] i1=mem0[212][6] q=$abc$97718$new_n17958_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17958_ i1=mem0[213][6] i2=mem0[209][6] q=$abc$97718$new_n17959_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17959_ i1=$abc$97718$new_n17957_ q=$abc$97718$new_n17960_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][6] i1=mem0[222][6] q=$abc$97718$new_n17961_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17961_ i1=mem0[223][6] i2=mem0[219][6] q=$abc$97718$new_n17962_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[211][6] i1=mem0[215][6] q=$abc$97718$new_n17963_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17963_ i1=mem0[214][6] i2=mem0[210][6] q=$abc$97718$new_n17964_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[66][6] i1=mem0[70][6] q=$abc$97718$new_n17965_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17965_ i1=mem0[71][6] i2=mem0[67][6] q=$abc$97718$new_n17966_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[64][6] i1=mem0[68][6] q=$abc$97718$new_n17967_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17967_ i1=mem0[69][6] i2=mem0[65][6] q=$abc$97718$new_n17968_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17968_ i1=$abc$97718$new_n17966_ q=$abc$97718$new_n17969_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[74][6] i1=mem0[75][6] q=$abc$97718$new_n17970_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17970_ i1=mem0[79][6] i2=mem0[78][6] q=$abc$97718$new_n17971_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[72][6] i1=mem0[73][6] q=$abc$97718$new_n17972_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17972_ i1=mem0[77][6] i2=mem0[76][6] q=$abc$97718$new_n17973_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n17973_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n17974_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n17971_ i2=$abc$97718$new_n17974_ q=$abc$97718$new_n17975_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][6] i1=mem0[6][6] q=$abc$97718$new_n17976_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17976_ i1=mem0[7][6] i2=mem0[3][6] q=$abc$97718$new_n17977_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][6] i1=mem0[4][6] q=$abc$97718$new_n17978_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17978_ i1=mem0[5][6] i2=mem0[1][6] q=$abc$97718$new_n17979_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17979_ i1=$abc$97718$new_n17977_ q=$abc$97718$new_n17980_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][6] i1=mem0[12][6] q=$abc$97718$new_n17981_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17981_ i1=mem0[13][6] i2=mem0[9][6] q=$abc$97718$new_n17982_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][6] i1=mem0[14][6] q=$abc$97718$new_n17983_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17983_ i1=mem0[15][6] i2=mem0[11][6] q=$abc$97718$new_n17984_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[136][6] i1=mem0[137][6] q=$abc$97718$new_n17985_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17985_ i1=mem0[141][6] i2=mem0[140][6] q=$abc$97718$new_n17986_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[138][6] i1=mem0[139][6] q=$abc$97718$new_n17987_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n17987_ i1=mem0[143][6] i2=mem0[142][6] q=$abc$97718$new_n17988_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[130][6] i1=mem0[134][6] q=$abc$97718$new_n17989_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17989_ i1=mem0[135][6] i2=mem0[131][6] q=$abc$97718$new_n17990_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][6] i1=mem0[132][6] q=$abc$97718$new_n17991_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17991_ i1=mem0[133][6] i2=mem0[129][6] q=$abc$97718$new_n17992_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17992_ i1=$abc$97718$new_n17990_ q=$abc$97718$new_n17993_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17993_ i1=$abc$97718$new_n17988_ i2=$abc$97718$new_n17986_ q=$abc$97718$new_n17994_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[201][6] i1=mem0[205][6] q=$abc$97718$new_n17995_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17995_ i1=mem0[204][6] i2=mem0[200][6] q=$abc$97718$new_n17996_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[193][6] i1=mem0[197][6] q=$abc$97718$new_n17997_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n17997_ i1=mem0[196][6] i2=mem0[192][6] q=$abc$97718$new_n17998_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17998_ i1=$abc$97718$new_n17996_ q=$abc$97718$new_n17999_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[194][6] i1=mem0[198][6] q=$abc$97718$new_n18000_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18000_ i1=mem0[199][6] i2=mem0[195][6] q=$abc$97718$new_n18001_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[202][6] i1=mem0[206][6] q=$abc$97718$new_n18002_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18002_ i1=mem0[207][6] i2=mem0[203][6] q=$abc$97718$new_n18003_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n17999_ i1=$abc$97718$new_n18003_ i2=$abc$97718$new_n18001_ q=$abc$97718$new_n18004_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n17960_ i1=$abc$97718$new_n17964_ i2=$abc$97718$new_n17962_ q=$abc$97718$new_n18005_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n17994_ i1=$abc$97718$new_n17955_ q=$abc$97718$new_n18006_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18006_ i1=$abc$97718$new_n18005_ i2=$abc$97718$new_n18004_ q=$abc$97718$new_n18007_
.subckt o3_x2 i0=$abc$97718$new_n17931_ i1=$abc$97718$new_n17925_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18008_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n17969_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18009_
.subckt ao22_x2 i0=$abc$97718$new_n18009_ i1=$abc$97718$new_n17975_ i2=$\mem0$rdreg[0]$q[6] q=$abc$97718$new_n18010_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n17980_ i1=$abc$97718$new_n17984_ i2=$abc$97718$new_n17982_ q=$abc$97718$new_n18011_
.subckt no2_x1 i0=$abc$97718$new_n18011_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18012_
.subckt no3_x1 i0=$abc$97718$new_n17943_ i1=$abc$97718$new_n17937_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18013_
.subckt no3_x1 i0=$abc$97718$new_n18013_ i1=$abc$97718$new_n18012_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n18014_
.subckt oa22_x2 i0=$abc$97718$new_n18008_ i1=$abc$97718$new_n18010_ i2=$abc$97718$new_n18014_ q=$abc$97718$new_n18015_
.subckt mx3_x2 cmd0=$abc$97718$new_n16509_ cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n17919_ i1=$abc$97718$new_n18015_ i2=$abc$97718$new_n18007_ q=$abc$97718$new_n18016_
.subckt a2_x2 i0=$abc$97718$new_n18016_ i1=$abc$97718$new_n16512_ q=dato[6]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[226][7] i1=mem0[230][7] q=$abc$97718$new_n18018_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18018_ i1=mem0[231][7] i2=mem0[227][7] q=$abc$97718$new_n18019_
.subckt no2_x1 i0=$abc$97718$new_n18019_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18020_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[224][7] i1=mem0[228][7] q=$abc$97718$new_n18021_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18021_ i1=mem0[229][7] i2=mem0[225][7] q=$abc$97718$new_n18022_
.subckt no2_x1 i0=$abc$97718$new_n18022_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18023_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[242][7] i1=mem0[246][7] q=$abc$97718$new_n18024_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18024_ i1=mem0[247][7] i2=mem0[243][7] q=$abc$97718$new_n18025_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[240][7] i1=mem0[244][7] q=$abc$97718$new_n18026_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18026_ i1=mem0[245][7] i2=mem0[241][7] q=$abc$97718$new_n18027_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[234][7] i1=mem0[238][7] q=$abc$97718$new_n18028_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[232][7] i1=mem0[236][7] q=$abc$97718$new_n18029_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18028_ i1=mem0[239][7] i2=mem0[235][7] q=$abc$97718$new_n18030_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18029_ i1=mem0[237][7] i2=mem0[233][7] q=$abc$97718$new_n18031_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18031_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18032_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18030_ i2=$abc$97718$new_n18032_ q=$abc$97718$new_n18033_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[248][7] i1=mem0[252][7] q=$abc$97718$new_n18034_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18034_ i1=mem0[253][7] i2=mem0[249][7] q=$abc$97718$new_n18035_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[250][7] i1=mem0[254][7] q=$abc$97718$new_n18036_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18036_ i1=mem0[255][7] i2=mem0[251][7] q=$abc$97718$new_n18037_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18037_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18038_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18035_ i2=$abc$97718$new_n18038_ q=$abc$97718$new_n18039_
.subckt no2_x1 i0=$abc$97718$new_n18039_ i1=$abc$97718$new_n18033_ nq=$abc$97718$new_n18040_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18025_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18041_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18027_ i2=$abc$97718$new_n18041_ q=$abc$97718$new_n18042_
.subckt no3_x1 i0=$abc$97718$new_n18023_ i1=$abc$97718$new_n18020_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18043_
.subckt no2_x1 i0=$abc$97718$new_n18043_ i1=$abc$97718$new_n18042_ nq=$abc$97718$new_n18044_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[176][7] i1=mem0[180][7] q=$abc$97718$new_n18045_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18045_ i1=mem0[181][7] i2=mem0[177][7] q=$abc$97718$new_n18046_
.subckt a2_x2 i0=$abc$97718$new_n18046_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n18047_
.subckt ao22_x2 i0=mem0[182][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18048_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[178][7] i2=$abc$97718$new_n18048_ q=$abc$97718$new_n18049_
.subckt ao22_x2 i0=mem0[179][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18050_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[183][7] i2=$abc$97718$new_n18050_ q=$abc$97718$new_n18051_
.subckt ao22_x2 i0=$abc$97718$new_n18051_ i1=$abc$97718$new_n18049_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18052_
.subckt no3_x1 i0=$abc$97718$new_n18052_ i1=$abc$97718$new_n18047_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18053_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[160][7] i1=mem0[164][7] q=$abc$97718$new_n18054_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18054_ i1=mem0[165][7] i2=mem0[161][7] q=$abc$97718$new_n18055_
.subckt a2_x2 i0=$abc$97718$new_n18055_ i1=$abc$97718$new_n16504_ q=$abc$97718$new_n18056_
.subckt ao22_x2 i0=mem0[166][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18057_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[162][7] i2=$abc$97718$new_n18057_ q=$abc$97718$new_n18058_
.subckt ao22_x2 i0=mem0[163][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18059_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[167][7] i2=$abc$97718$new_n18059_ q=$abc$97718$new_n18060_
.subckt ao22_x2 i0=$abc$97718$new_n18060_ i1=$abc$97718$new_n18058_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18061_
.subckt no3_x1 i0=$abc$97718$new_n18061_ i1=$abc$97718$new_n18056_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18062_
.subckt o3_x2 i0=$abc$97718$new_n18062_ i1=$abc$97718$new_n18053_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18063_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[184][7] i1=mem0[188][7] q=$abc$97718$new_n18064_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18064_ i1=mem0[189][7] i2=mem0[185][7] q=$abc$97718$new_n18065_
.subckt na2_x1 i0=$abc$97718$new_n18065_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18066_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[186][7] i1=mem0[190][7] q=$abc$97718$new_n18067_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18067_ i1=mem0[191][7] i2=mem0[187][7] q=$abc$97718$new_n18068_
.subckt na2_x1 i0=$abc$97718$new_n18068_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18069_
.subckt na3_x1 i0=$abc$97718$new_n18069_ i1=$abc$97718$new_n18066_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18070_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[170][7] i1=mem0[174][7] q=$abc$97718$new_n18071_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18071_ i1=mem0[175][7] i2=mem0[171][7] q=$abc$97718$new_n18072_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[168][7] i1=mem0[172][7] q=$abc$97718$new_n18073_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18073_ i1=mem0[173][7] i2=mem0[169][7] q=$abc$97718$new_n18074_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18074_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18075_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18072_ i2=$abc$97718$new_n18075_ q=$abc$97718$new_n18076_
.subckt na3_x1 i0=$abc$97718$new_n18076_ i1=$abc$97718$new_n18070_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18077_
.subckt a2_x2 i0=$abc$97718$new_n18077_ i1=$abc$97718$new_n18063_ q=$abc$97718$new_n18078_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[6] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18078_ i1=$abc$97718$new_n18044_ i2=$abc$97718$new_n18040_ q=$abc$97718$new_n18079_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[112][7] i1=mem0[116][7] q=$abc$97718$new_n18080_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18080_ i1=mem0[117][7] i2=mem0[113][7] q=$abc$97718$new_n18081_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[114][7] i1=mem0[118][7] q=$abc$97718$new_n18082_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18082_ i1=mem0[119][7] i2=mem0[115][7] q=$abc$97718$new_n18083_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18083_ i1=$abc$97718$new_n18081_ q=$abc$97718$new_n18084_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[104][7] i1=mem0[105][7] q=$abc$97718$new_n18085_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18085_ i1=mem0[109][7] i2=mem0[108][7] q=$abc$97718$new_n18086_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[106][7] i1=mem0[107][7] q=$abc$97718$new_n18087_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18087_ i1=mem0[111][7] i2=mem0[110][7] q=$abc$97718$new_n18088_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[122][7] i1=mem0[126][7] q=$abc$97718$new_n18089_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18089_ i1=mem0[127][7] i2=mem0[123][7] q=$abc$97718$new_n18090_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[120][7] i1=mem0[124][7] q=$abc$97718$new_n18091_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18091_ i1=mem0[125][7] i2=mem0[121][7] q=$abc$97718$new_n18092_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18092_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18093_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18090_ i2=$abc$97718$new_n18093_ q=$abc$97718$new_n18094_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18084_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18095_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18088_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18096_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18086_ i2=$abc$97718$new_n18096_ q=$abc$97718$new_n18097_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[98][7] i1=mem0[102][7] q=$abc$97718$new_n18098_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18098_ i1=mem0[103][7] i2=mem0[99][7] q=$abc$97718$new_n18099_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[96][7] i1=mem0[100][7] q=$abc$97718$new_n18100_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18100_ i1=mem0[101][7] i2=mem0[97][7] q=$abc$97718$new_n18101_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18101_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18102_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18099_ i2=$abc$97718$new_n18102_ q=$abc$97718$new_n18103_
.subckt no3_x1 i0=$abc$97718$new_n18103_ i1=$abc$97718$new_n18097_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18104_
.subckt no2_x1 i0=$abc$97718$new_n18104_ i1=$abc$97718$new_n16510_ nq=$abc$97718$new_n18105_
.subckt ao22_x2 i0=$abc$97718$new_n18094_ i1=$abc$97718$new_n18095_ i2=$abc$97718$new_n18105_ q=$abc$97718$new_n18106_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[58][7] i1=mem0[62][7] q=$abc$97718$new_n18107_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18107_ i1=mem0[63][7] i2=mem0[59][7] q=$abc$97718$new_n18108_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[56][7] i1=mem0[60][7] q=$abc$97718$new_n18109_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18109_ i1=mem0[61][7] i2=mem0[57][7] q=$abc$97718$new_n18110_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[34][7] i1=mem0[38][7] q=$abc$97718$new_n18111_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18111_ i1=mem0[39][7] i2=mem0[35][7] q=$abc$97718$new_n18112_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[32][7] i1=mem0[36][7] q=$abc$97718$new_n18113_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18113_ i1=mem0[37][7] i2=mem0[33][7] q=$abc$97718$new_n18114_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[50][7] i1=mem0[54][7] q=$abc$97718$new_n18115_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18115_ i1=mem0[55][7] i2=mem0[51][7] q=$abc$97718$new_n18116_
.subckt no2_x1 i0=$abc$97718$new_n18116_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18117_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[48][7] i1=mem0[52][7] q=$abc$97718$new_n18118_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18118_ i1=mem0[53][7] i2=mem0[49][7] q=$abc$97718$new_n18119_
.subckt no2_x1 i0=$abc$97718$new_n18119_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18120_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[40][7] i1=mem0[44][7] q=$abc$97718$new_n18121_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18121_ i1=mem0[45][7] i2=mem0[41][7] q=$abc$97718$new_n18122_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[42][7] i1=mem0[46][7] q=$abc$97718$new_n18123_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18123_ i1=mem0[47][7] i2=mem0[43][7] q=$abc$97718$new_n18124_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18124_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18125_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18122_ i2=$abc$97718$new_n18125_ q=$abc$97718$new_n18126_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18114_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18127_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18112_ i2=$abc$97718$new_n18127_ q=$abc$97718$new_n18128_
.subckt no3_x1 i0=$abc$97718$new_n18128_ i1=$abc$97718$new_n18126_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18129_
.subckt no3_x1 i0=$abc$97718$new_n18120_ i1=$abc$97718$new_n18117_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18130_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18110_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18131_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18108_ i2=$abc$97718$new_n18131_ q=$abc$97718$new_n18132_
.subckt no3_x1 i0=$abc$97718$new_n18132_ i1=$abc$97718$new_n18130_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18133_
.subckt no3_x1 i0=$abc$97718$new_n18133_ i1=$abc$97718$new_n18129_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n18134_
.subckt no2_x1 i0=$abc$97718$new_n18134_ i1=$abc$97718$new_n18106_ nq=$abc$97718$new_n18135_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[192][7] i1=mem0[196][7] q=$abc$97718$new_n18136_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18136_ i1=mem0[197][7] i2=mem0[193][7] q=$abc$97718$new_n18137_
.subckt no2_x1 i0=$abc$97718$new_n18137_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18138_
.subckt ao22_x2 i0=mem0[195][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18139_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[199][7] i2=$abc$97718$new_n18139_ q=$abc$97718$new_n18140_
.subckt ao22_x2 i0=mem0[198][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18141_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[194][7] i2=$abc$97718$new_n18141_ q=$abc$97718$new_n18142_
.subckt no3_x1 i0=$abc$97718$new_n18142_ i1=$abc$97718$new_n18140_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n18143_
.subckt no3_x1 i0=$abc$97718$new_n18143_ i1=$abc$97718$new_n18138_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18144_
.subckt ao22_x2 i0=mem0[214][7] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18145_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem0[210][7] i2=$abc$97718$new_n18145_ q=$abc$97718$new_n18146_
.subckt ao22_x2 i0=mem0[211][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18147_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[215][7] i2=$abc$97718$new_n18147_ q=$abc$97718$new_n18148_
.subckt no3_x1 i0=$abc$97718$new_n18148_ i1=$abc$97718$new_n18146_ i2=$abc$97718$new_n16504_ nq=$abc$97718$new_n18149_
.subckt ao22_x2 i0=mem0[209][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18150_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[213][7] i2=$abc$97718$new_n18150_ q=$abc$97718$new_n18151_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[208][7] i1=mem0[212][7] q=$abc$97718$new_n18152_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18152_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18153_
.subckt no2_x1 i0=$abc$97718$new_n18153_ i1=$abc$97718$new_n18151_ nq=$abc$97718$new_n18154_
.subckt no3_x1 i0=$abc$97718$new_n18154_ i1=$abc$97718$new_n18149_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18155_
.subckt no3_x1 i0=$abc$97718$new_n18155_ i1=$abc$97718$new_n18144_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18156_
.subckt o2_x2 i0=mem0[219][7] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18157_
.subckt ao22_x2 i0=mem0[223][7] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18158_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[218][7] i1=mem0[222][7] q=$abc$97718$new_n18159_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18159_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18160_
.subckt oa22_x2 i0=$abc$97718$new_n18157_ i1=$abc$97718$new_n18158_ i2=$abc$97718$new_n18160_ q=$abc$97718$new_n18161_
.subckt ao22_x2 i0=mem0[217][7] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18162_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem0[221][7] i2=$abc$97718$new_n18162_ q=$abc$97718$new_n18163_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[216][7] i1=mem0[220][7] q=$abc$97718$new_n18164_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18164_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18165_
.subckt ao22_x2 i0=$abc$97718$new_n18165_ i1=$abc$97718$new_n18163_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18166_
.subckt na2_x1 i0=$abc$97718$new_n18166_ i1=$abc$97718$new_n18161_ nq=$abc$97718$new_n18167_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[200][7] i1=mem0[204][7] q=$abc$97718$new_n18168_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18168_ i1=mem0[205][7] i2=mem0[201][7] q=$abc$97718$new_n18169_
.subckt no2_x1 i0=$abc$97718$new_n18169_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18170_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[202][7] i1=mem0[206][7] q=$abc$97718$new_n18171_
.subckt na2_x1 i0=$abc$97718$new_n18171_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n18172_
.subckt no2_x1 i0=mem0[203][7] i1=$\mem0$rdreg[0]$q[2] nq=$abc$97718$new_n18173_
.subckt oa22_x2 i0=$abc$97718$new_n16513_ i1=$\mem0$rdreg[0]$q[2] i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18174_
.subckt ao22_x2 i0=$abc$97718$new_n18174_ i1=$abc$97718$new_n18173_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18175_
.subckt oa22_x2 i0=$abc$97718$new_n18175_ i1=$abc$97718$new_n18172_ i2=$abc$97718$new_n18170_ q=$abc$97718$new_n18176_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n18176_ i2=$abc$97718$new_n18167_ q=$abc$97718$new_n18177_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18177_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n18178_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[136][7] i1=mem0[140][7] q=$abc$97718$new_n18179_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18179_ i1=mem0[141][7] i2=mem0[137][7] q=$abc$97718$new_n18180_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[128][7] i1=mem0[132][7] q=$abc$97718$new_n18181_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18181_ i1=mem0[133][7] i2=mem0[129][7] q=$abc$97718$new_n18182_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[131][7] i1=mem0[135][7] q=$abc$97718$new_n18183_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18183_ i1=mem0[134][7] i2=mem0[130][7] q=$abc$97718$new_n18184_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[138][7] i1=mem0[142][7] q=$abc$97718$new_n18185_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18185_ i1=mem0[143][7] i2=mem0[139][7] q=$abc$97718$new_n18186_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n18186_ i1=$abc$97718$new_n18184_ q=$abc$97718$new_n18187_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[152][7] i1=mem0[156][7] q=$abc$97718$new_n18188_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18188_ i1=mem0[157][7] i2=mem0[153][7] q=$abc$97718$new_n18189_
.subckt no2_x1 i0=$abc$97718$new_n18189_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n18190_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[144][7] i1=mem0[148][7] q=$abc$97718$new_n18191_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18191_ i1=mem0[149][7] i2=mem0[145][7] q=$abc$97718$new_n18192_
.subckt no2_x1 i0=$abc$97718$new_n18192_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18193_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[146][7] i1=mem0[150][7] q=$abc$97718$new_n18194_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18194_ i1=mem0[151][7] i2=mem0[147][7] q=$abc$97718$new_n18195_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[154][7] i1=mem0[158][7] q=$abc$97718$new_n18196_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18196_ i1=mem0[159][7] i2=mem0[155][7] q=$abc$97718$new_n18197_
.subckt no3_x1 i0=$abc$97718$new_n18193_ i1=$abc$97718$new_n18190_ i2=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18198_
.subckt ao22_x2 i0=$abc$97718$new_n18195_ i1=$\mem0$rdreg[0]$q[3] i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18199_
.subckt ao22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18197_ i2=$abc$97718$new_n18199_ q=$abc$97718$new_n18200_
.subckt o3_x2 i0=$abc$97718$new_n18200_ i1=$abc$97718$new_n18198_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18201_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18187_ i1=$abc$97718$new_n18182_ i2=$abc$97718$new_n18180_ q=$abc$97718$new_n18202_
.subckt o2_x2 i0=$abc$97718$new_n18202_ i1=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18203_
.subckt na3_x1 i0=$abc$97718$new_n18203_ i1=$abc$97718$new_n18201_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n18204_
.subckt ao22_x2 i0=$abc$97718$new_n18156_ i1=$abc$97718$new_n18178_ i2=$abc$97718$new_n18204_ q=$abc$97718$new_n18205_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[24][7] i1=mem0[28][7] q=$abc$97718$new_n18206_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18206_ i1=mem0[29][7] i2=mem0[25][7] q=$abc$97718$new_n18207_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[26][7] i1=mem0[30][7] q=$abc$97718$new_n18208_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18208_ i1=mem0[31][7] i2=mem0[27][7] q=$abc$97718$new_n18209_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[19][7] i1=mem0[23][7] q=$abc$97718$new_n18210_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18210_ i1=mem0[22][7] i2=mem0[18][7] q=$abc$97718$new_n18211_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[17][7] i1=mem0[21][7] q=$abc$97718$new_n18212_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18212_ i1=mem0[20][7] i2=mem0[16][7] q=$abc$97718$new_n18213_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[0][7] i1=mem0[4][7] q=$abc$97718$new_n18214_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18214_ i1=mem0[5][7] i2=mem0[1][7] q=$abc$97718$new_n18215_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[2][7] i1=mem0[6][7] q=$abc$97718$new_n18216_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18216_ i1=mem0[7][7] i2=mem0[3][7] q=$abc$97718$new_n18217_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[8][7] i1=mem0[12][7] q=$abc$97718$new_n18218_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18218_ i1=mem0[13][7] i2=mem0[9][7] q=$abc$97718$new_n18219_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[10][7] i1=mem0[14][7] q=$abc$97718$new_n18220_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18220_ i1=mem0[15][7] i2=mem0[11][7] q=$abc$97718$new_n18221_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18221_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18222_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18219_ i2=$abc$97718$new_n18222_ q=$abc$97718$new_n18223_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18215_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18224_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18217_ i2=$abc$97718$new_n18224_ q=$abc$97718$new_n18225_
.subckt no3_x1 i0=$abc$97718$new_n18225_ i1=$abc$97718$new_n18223_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18226_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18209_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18227_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18207_ i2=$abc$97718$new_n18227_ q=$abc$97718$new_n18228_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18213_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18229_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18211_ i2=$abc$97718$new_n18229_ q=$abc$97718$new_n18230_
.subckt no3_x1 i0=$abc$97718$new_n18230_ i1=$abc$97718$new_n18228_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18231_
.subckt no3_x1 i0=$abc$97718$new_n18231_ i1=$abc$97718$new_n18226_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n18232_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[74][7] i1=mem0[75][7] q=$abc$97718$new_n18233_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18233_ i1=mem0[79][7] i2=mem0[78][7] q=$abc$97718$new_n18234_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem0[72][7] i1=mem0[73][7] q=$abc$97718$new_n18235_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18235_ i1=mem0[77][7] i2=mem0[76][7] q=$abc$97718$new_n18236_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[82][7] i1=mem0[86][7] q=$abc$97718$new_n18237_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18237_ i1=mem0[87][7] i2=mem0[83][7] q=$abc$97718$new_n18238_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[80][7] i1=mem0[84][7] q=$abc$97718$new_n18239_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18239_ i1=mem0[85][7] i2=mem0[81][7] q=$abc$97718$new_n18240_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18238_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18241_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18240_ i2=$abc$97718$new_n18241_ q=$abc$97718$new_n18242_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[88][7] i1=mem0[92][7] q=$abc$97718$new_n18243_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18243_ i1=mem0[93][7] i2=mem0[89][7] q=$abc$97718$new_n18244_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[90][7] i1=mem0[94][7] q=$abc$97718$new_n18245_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18245_ i1=mem0[95][7] i2=mem0[91][7] q=$abc$97718$new_n18246_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18246_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18247_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18244_ i2=$abc$97718$new_n18247_ q=$abc$97718$new_n18248_
.subckt no3_x1 i0=$abc$97718$new_n18248_ i1=$abc$97718$new_n18242_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18249_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18234_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18250_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18236_ i2=$abc$97718$new_n18250_ q=$abc$97718$new_n18251_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[66][7] i1=mem0[70][7] q=$abc$97718$new_n18252_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18252_ i1=mem0[71][7] i2=mem0[67][7] q=$abc$97718$new_n18253_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem0[64][7] i1=mem0[68][7] q=$abc$97718$new_n18254_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18254_ i1=mem0[69][7] i2=mem0[65][7] q=$abc$97718$new_n18255_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18255_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18256_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18253_ i2=$abc$97718$new_n18256_ q=$abc$97718$new_n18257_
.subckt no3_x1 i0=$abc$97718$new_n18257_ i1=$abc$97718$new_n18251_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18258_
.subckt no3_x1 i0=$abc$97718$new_n18258_ i1=$abc$97718$new_n18249_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n18259_
.subckt no3_x1 i0=$abc$97718$new_n18259_ i1=$abc$97718$new_n18232_ i2=$\mem0$rdreg[0]$q[7] nq=$abc$97718$new_n18260_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[7] i1=$abc$97718$new_n18205_ i2=$abc$97718$new_n18260_ q=$abc$97718$new_n18261_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[5] cmd1=$abc$97718$new_n16511_ i0=$abc$97718$new_n18261_ i1=$abc$97718$new_n18135_ i2=$abc$97718$new_n18079_ q=$abc$97718$new_n18262_
.subckt no2_x1 i0=$abc$97718$new_n18262_ i1=rst nq=dato[7]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][0] i1=mem1[228][0] q=$abc$97718$new_n18264_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18264_ i1=mem1[229][0] i2=mem1[225][0] q=$abc$97718$new_n18265_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[226][0] i1=mem1[230][0] q=$abc$97718$new_n18266_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18266_ i1=mem1[231][0] i2=mem1[227][0] q=$abc$97718$new_n18267_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18267_ i1=$abc$97718$new_n18265_ q=$abc$97718$new_n18268_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][0] i1=mem1[244][0] q=$abc$97718$new_n18269_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18269_ i1=mem1[245][0] i2=mem1[241][0] q=$abc$97718$new_n18270_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[242][0] i1=mem1[246][0] q=$abc$97718$new_n18271_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18271_ i1=mem1[247][0] i2=mem1[243][0] q=$abc$97718$new_n18272_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18268_ i1=$abc$97718$new_n18272_ i2=$abc$97718$new_n18270_ q=$abc$97718$new_n18273_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[233][0] i1=mem1[237][0] q=$abc$97718$new_n18274_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18274_ i1=mem1[236][0] i2=mem1[232][0] q=$abc$97718$new_n18275_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[235][0] i1=mem1[239][0] q=$abc$97718$new_n18276_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18276_ i1=mem1[238][0] i2=mem1[234][0] q=$abc$97718$new_n18277_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18277_ i1=$abc$97718$new_n18275_ q=$abc$97718$new_n18278_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][0] i1=mem1[254][0] q=$abc$97718$new_n18279_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18279_ i1=mem1[255][0] i2=mem1[251][0] q=$abc$97718$new_n18280_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][0] i1=mem1[252][0] q=$abc$97718$new_n18281_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18281_ i1=mem1[253][0] i2=mem1[249][0] q=$abc$97718$new_n18282_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18278_ i1=$abc$97718$new_n18282_ i2=$abc$97718$new_n18280_ q=$abc$97718$new_n18283_
.subckt o2_x2 i0=$abc$97718$new_n18283_ i1=$abc$97718$new_n16507_ q=$abc$97718$new_n18284_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][0] i1=mem1[190][0] q=$abc$97718$new_n18285_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18285_ i1=mem1[191][0] i2=mem1[187][0] q=$abc$97718$new_n18286_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][0] i1=mem1[182][0] q=$abc$97718$new_n18287_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18287_ i1=mem1[183][0] i2=mem1[179][0] q=$abc$97718$new_n18288_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][0] i1=mem1[188][0] q=$abc$97718$new_n18289_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18289_ i1=mem1[189][0] i2=mem1[185][0] q=$abc$97718$new_n18290_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][0] i1=mem1[180][0] q=$abc$97718$new_n18291_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18291_ i1=mem1[181][0] i2=mem1[177][0] q=$abc$97718$new_n18292_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18292_ i1=$abc$97718$new_n18290_ q=$abc$97718$new_n18293_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18293_ i1=$abc$97718$new_n18288_ i2=$abc$97718$new_n18286_ q=$abc$97718$new_n18294_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][0] i1=mem1[174][0] q=$abc$97718$new_n18295_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18295_ i1=mem1[175][0] i2=mem1[171][0] q=$abc$97718$new_n18296_
.subckt o2_x2 i0=mem1[162][0] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18297_
.subckt ao22_x2 i0=mem1[166][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18298_
.subckt ao22_x2 i0=mem1[163][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18299_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[167][0] i2=$abc$97718$new_n18299_ q=$abc$97718$new_n18300_
.subckt oa22_x2 i0=$abc$97718$new_n18297_ i1=$abc$97718$new_n18298_ i2=$abc$97718$new_n18300_ q=$abc$97718$new_n18301_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][0] i1=mem1[172][0] q=$abc$97718$new_n18302_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18302_ i1=mem1[173][0] i2=mem1[169][0] q=$abc$97718$new_n18303_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][0] i1=mem1[164][0] q=$abc$97718$new_n18304_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18304_ i1=mem1[165][0] i2=mem1[161][0] q=$abc$97718$new_n18305_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18305_ i1=$abc$97718$new_n18303_ q=$abc$97718$new_n18306_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18306_ i1=$abc$97718$new_n18301_ i2=$abc$97718$new_n18296_ q=$abc$97718$new_n18307_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18307_ i1=$abc$97718$new_n18294_ q=$abc$97718$new_n18308_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[193][0] i1=mem1[197][0] q=$abc$97718$new_n18309_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18309_ i1=mem1[196][0] i2=mem1[192][0] q=$abc$97718$new_n18310_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[195][0] i1=mem1[199][0] q=$abc$97718$new_n18311_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][0] i1=mem1[198][0] q=$abc$97718$new_n18312_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n18310_ i1=$abc$97718$new_n18312_ i2=$abc$97718$new_n18311_ q=$abc$97718$new_n18313_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][0] i1=mem1[214][0] q=$abc$97718$new_n18314_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[211][0] i1=mem1[215][0] q=$abc$97718$new_n18315_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n18315_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18316_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18314_ i2=$abc$97718$new_n18316_ q=$abc$97718$new_n18317_
.subckt ao22_x2 i0=mem1[212][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18318_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[208][0] i2=$abc$97718$new_n18318_ q=$abc$97718$new_n18319_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[209][0] i1=mem1[213][0] q=$abc$97718$new_n18320_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[0] i1=$abc$97718$new_n18320_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18321_
.subckt ao22_x2 i0=$abc$97718$new_n18321_ i1=$abc$97718$new_n18319_ i2=$abc$97718$new_n18317_ q=$abc$97718$new_n18322_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[200][0] i1=mem1[201][0] q=$abc$97718$new_n18323_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18323_ i1=mem1[205][0] i2=mem1[204][0] q=$abc$97718$new_n18324_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[202][0] i1=mem1[203][0] q=$abc$97718$new_n18325_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18325_ i1=mem1[207][0] i2=mem1[206][0] q=$abc$97718$new_n18326_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18326_ i1=$abc$97718$new_n18324_ q=$abc$97718$new_n18327_
.subckt ao22_x2 i0=mem1[223][0] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18328_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[219][0] i2=$abc$97718$new_n18328_ q=$abc$97718$new_n18329_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[218][0] i1=mem1[222][0] q=$abc$97718$new_n18330_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18330_ i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18331_
.subckt ao22_x2 i0=mem1[217][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18332_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[221][0] i2=$abc$97718$new_n18332_ q=$abc$97718$new_n18333_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][0] i1=mem1[220][0] q=$abc$97718$new_n18334_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18334_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18335_
.subckt ao22_x2 i0=$abc$97718$new_n18335_ i1=$abc$97718$new_n18333_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18336_
.subckt ao22_x2 i0=$abc$97718$new_n18329_ i1=$abc$97718$new_n18331_ i2=$abc$97718$new_n18336_ q=$abc$97718$new_n18337_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18327_ i2=$abc$97718$new_n18337_ q=$abc$97718$new_n18338_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][0] i1=mem1[148][0] q=$abc$97718$new_n18339_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][0] i1=mem1[150][0] q=$abc$97718$new_n18340_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18340_ i1=mem1[151][0] i2=mem1[147][0] q=$abc$97718$new_n18341_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18339_ i1=mem1[149][0] i2=mem1[145][0] q=$abc$97718$new_n18342_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18342_ i1=$abc$97718$new_n18341_ q=$abc$97718$new_n18343_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[136][0] i1=mem1[137][0] q=$abc$97718$new_n18344_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18344_ i1=mem1[141][0] i2=mem1[140][0] q=$abc$97718$new_n18345_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[138][0] i1=mem1[139][0] q=$abc$97718$new_n18346_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18346_ i1=mem1[143][0] i2=mem1[142][0] q=$abc$97718$new_n18347_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18338_ i1=$abc$97718$new_n18322_ i2=$abc$97718$new_n18313_ q=$abc$97718$new_n18348_
.subckt a2_x2 i0=$abc$97718$new_n18348_ i1=$abc$97718$new_n16509_ q=$abc$97718$new_n18349_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18273_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18350_
.subckt oa22_x2 i0=$abc$97718$new_n18350_ i1=$abc$97718$new_n18284_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n18351_
.subckt no2_x1 i0=$abc$97718$new_n18351_ i1=$abc$97718$new_n18349_ nq=$abc$97718$new_n18352_
.subckt a2_x2 i0=$abc$97718$new_n18308_ i1=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18353_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][0] i1=mem1[156][0] q=$abc$97718$new_n18354_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18354_ i1=mem1[157][0] i2=mem1[153][0] q=$abc$97718$new_n18355_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][0] i1=mem1[158][0] q=$abc$97718$new_n18356_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18356_ i1=mem1[159][0] i2=mem1[155][0] q=$abc$97718$new_n18357_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18357_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18358_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18355_ i2=$abc$97718$new_n18358_ q=$abc$97718$new_n18359_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18343_ i2=$abc$97718$new_n18359_ q=$abc$97718$new_n18360_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18347_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18361_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18345_ i2=$abc$97718$new_n18361_ q=$abc$97718$new_n18362_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][0] i1=mem1[134][0] q=$abc$97718$new_n18363_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18363_ i1=mem1[135][0] i2=mem1[131][0] q=$abc$97718$new_n18364_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][0] i1=mem1[132][0] q=$abc$97718$new_n18365_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18365_ i1=mem1[133][0] i2=mem1[129][0] q=$abc$97718$new_n18366_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18366_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18367_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18364_ i2=$abc$97718$new_n18367_ q=$abc$97718$new_n18368_
.subckt no3_x1 i0=$abc$97718$new_n18368_ i1=$abc$97718$new_n18362_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18369_
.subckt no2_x1 i0=$abc$97718$new_n18369_ i1=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n18370_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18360_ i2=$abc$97718$new_n18370_ q=$abc$97718$new_n18371_
.subckt no3_x1 i0=$abc$97718$new_n18371_ i1=$abc$97718$new_n18353_ i2=$\mem0$rdreg[0]$q[6] nq=$abc$97718$new_n18372_
.subckt no3_x1 i0=$abc$97718$new_n18372_ i1=$abc$97718$new_n18352_ i2=$abc$97718$new_n16511_ nq=$abc$97718$new_n18373_
.subckt ao22_x2 i0=mem1[118][0] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18374_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[114][0] i2=$abc$97718$new_n18374_ q=$abc$97718$new_n18375_
.subckt ao22_x2 i0=mem1[115][0] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18376_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[119][0] i2=$abc$97718$new_n18376_ q=$abc$97718$new_n18377_
.subckt ao22_x2 i0=$abc$97718$new_n18377_ i1=$abc$97718$new_n18375_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18378_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][0] i1=mem1[126][0] q=$abc$97718$new_n18379_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18379_ i1=mem1[127][0] i2=mem1[123][0] q=$abc$97718$new_n18380_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][0] i1=mem1[116][0] q=$abc$97718$new_n18381_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18381_ i1=mem1[117][0] i2=mem1[113][0] q=$abc$97718$new_n18382_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][0] i1=mem1[124][0] q=$abc$97718$new_n18383_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18383_ i1=mem1[125][0] i2=mem1[121][0] q=$abc$97718$new_n18384_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][0] i1=mem1[100][0] q=$abc$97718$new_n18385_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[97][0] i1=mem1[101][0] q=$abc$97718$new_n18386_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][0] i1=mem1[108][0] q=$abc$97718$new_n18387_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18387_ i1=mem1[109][0] i2=mem1[105][0] q=$abc$97718$new_n18388_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[99][0] i1=mem1[103][0] q=$abc$97718$new_n18389_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18389_ i1=mem1[102][0] i2=mem1[98][0] q=$abc$97718$new_n18390_
.subckt na2_x1 i0=$abc$97718$new_n18390_ i1=$abc$97718$new_n16507_ nq=$abc$97718$new_n18391_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][0] i1=mem1[110][0] q=$abc$97718$new_n18392_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18392_ i1=mem1[111][0] i2=mem1[107][0] q=$abc$97718$new_n18393_
.subckt na2_x1 i0=$abc$97718$new_n18393_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18394_
.subckt a3_x2 i0=$abc$97718$new_n18394_ i1=$abc$97718$new_n18391_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18395_
.subckt mx3_x2 cmd0=$abc$97718$new_n16507_ cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18388_ i1=$abc$97718$new_n18386_ i2=$abc$97718$new_n18385_ q=$abc$97718$new_n18396_
.subckt no2_x1 i0=$abc$97718$new_n18396_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18397_
.subckt no3_x1 i0=$abc$97718$new_n18397_ i1=$abc$97718$new_n18395_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18398_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n18384_ i1=$abc$97718$new_n18382_ q=$abc$97718$new_n18399_
.subckt oa22_x2 i0=$abc$97718$new_n18380_ i1=$\mem0$rdreg[0]$q[3] i2=$abc$97718$new_n16504_ q=$abc$97718$new_n18400_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18399_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18401_
.subckt ao22_x2 i0=$abc$97718$new_n18378_ i1=$abc$97718$new_n18400_ i2=$abc$97718$new_n18401_ q=$abc$97718$new_n18402_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][0] i1=mem1[36][0] q=$abc$97718$new_n18403_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18403_ i1=mem1[37][0] i2=mem1[33][0] q=$abc$97718$new_n18404_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[34][0] i1=mem1[38][0] q=$abc$97718$new_n18405_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18405_ i1=mem1[39][0] i2=mem1[35][0] q=$abc$97718$new_n18406_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[50][0] i1=mem1[54][0] q=$abc$97718$new_n18407_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][0] i1=mem1[52][0] q=$abc$97718$new_n18408_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][0] i1=mem1[22][0] q=$abc$97718$new_n18409_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18409_ i1=mem1[23][0] i2=mem1[19][0] q=$abc$97718$new_n18410_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][0] i1=mem1[20][0] q=$abc$97718$new_n18411_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18411_ i1=mem1[21][0] i2=mem1[17][0] q=$abc$97718$new_n18412_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18412_ i1=$abc$97718$new_n18410_ q=$abc$97718$new_n18413_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[8][0] i1=mem1[9][0] q=$abc$97718$new_n18414_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18414_ i1=mem1[13][0] i2=mem1[12][0] q=$abc$97718$new_n18415_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[10][0] i1=mem1[11][0] q=$abc$97718$new_n18416_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18416_ i1=mem1[15][0] i2=mem1[14][0] q=$abc$97718$new_n18417_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][0] i1=mem1[68][0] q=$abc$97718$new_n18418_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18418_ i1=mem1[69][0] i2=mem1[65][0] q=$abc$97718$new_n18419_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][0] i1=mem1[70][0] q=$abc$97718$new_n18420_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18420_ i1=mem1[71][0] i2=mem1[67][0] q=$abc$97718$new_n18421_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][0] i1=mem1[86][0] q=$abc$97718$new_n18422_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][0] i1=mem1[84][0] q=$abc$97718$new_n18423_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18422_ i1=mem1[87][0] i2=mem1[83][0] q=$abc$97718$new_n18424_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18423_ i1=mem1[85][0] i2=mem1[81][0] q=$abc$97718$new_n18425_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18425_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18426_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18424_ i2=$abc$97718$new_n18426_ q=$abc$97718$new_n18427_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][0] i1=mem1[92][0] q=$abc$97718$new_n18428_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18428_ i1=mem1[93][0] i2=mem1[89][0] q=$abc$97718$new_n18429_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][0] i1=mem1[94][0] q=$abc$97718$new_n18430_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18430_ i1=mem1[95][0] i2=mem1[91][0] q=$abc$97718$new_n18431_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18431_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18432_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18429_ i2=$abc$97718$new_n18432_ q=$abc$97718$new_n18433_
.subckt no3_x1 i0=$abc$97718$new_n18433_ i1=$abc$97718$new_n18427_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18434_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18421_ i1=$abc$97718$new_n18419_ q=$abc$97718$new_n18435_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][0] i1=mem1[76][0] q=$abc$97718$new_n18436_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18436_ i1=mem1[77][0] i2=mem1[73][0] q=$abc$97718$new_n18437_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][0] i1=mem1[78][0] q=$abc$97718$new_n18438_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18438_ i1=mem1[79][0] i2=mem1[75][0] q=$abc$97718$new_n18439_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18435_ i1=$abc$97718$new_n18439_ i2=$abc$97718$new_n18437_ q=$abc$97718$new_n18440_
.subckt no2_x1 i0=$abc$97718$new_n18440_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18441_
.subckt no3_x1 i0=$abc$97718$new_n18441_ i1=$abc$97718$new_n18434_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n18442_
.subckt ao22_x2 i0=$abc$97718$new_n18402_ i1=$abc$97718$new_n18398_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18443_
.subckt o3_x2 i0=$abc$97718$new_n18443_ i1=$abc$97718$new_n18442_ i2=$abc$97718$new_n16510_ q=$abc$97718$new_n18444_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][0] i1=mem1[44][0] q=$abc$97718$new_n18445_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18445_ i1=mem1[45][0] i2=mem1[41][0] q=$abc$97718$new_n18446_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][0] i1=mem1[46][0] q=$abc$97718$new_n18447_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18447_ i1=mem1[47][0] i2=mem1[43][0] q=$abc$97718$new_n18448_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18448_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18449_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18446_ i2=$abc$97718$new_n18449_ q=$abc$97718$new_n18450_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18404_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18451_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18406_ i2=$abc$97718$new_n18451_ q=$abc$97718$new_n18452_
.subckt no3_x1 i0=$abc$97718$new_n18452_ i1=$abc$97718$new_n18450_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18453_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18407_ i1=mem1[55][0] i2=mem1[51][0] q=$abc$97718$new_n18454_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18408_ i1=mem1[53][0] i2=mem1[49][0] q=$abc$97718$new_n18455_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18455_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18456_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18454_ i2=$abc$97718$new_n18456_ q=$abc$97718$new_n18457_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][0] i1=mem1[60][0] q=$abc$97718$new_n18458_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18458_ i1=mem1[61][0] i2=mem1[57][0] q=$abc$97718$new_n18459_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][0] i1=mem1[62][0] q=$abc$97718$new_n18460_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18460_ i1=mem1[63][0] i2=mem1[59][0] q=$abc$97718$new_n18461_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18461_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18462_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18459_ i2=$abc$97718$new_n18462_ q=$abc$97718$new_n18463_
.subckt no3_x1 i0=$abc$97718$new_n18463_ i1=$abc$97718$new_n18457_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18464_
.subckt o3_x2 i0=$abc$97718$new_n18464_ i1=$abc$97718$new_n18453_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n18465_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][0] i1=mem1[28][0] q=$abc$97718$new_n18466_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18466_ i1=mem1[29][0] i2=mem1[25][0] q=$abc$97718$new_n18467_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][0] i1=mem1[30][0] q=$abc$97718$new_n18468_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18468_ i1=mem1[31][0] i2=mem1[27][0] q=$abc$97718$new_n18469_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18413_ i1=$abc$97718$new_n18469_ i2=$abc$97718$new_n18467_ q=$abc$97718$new_n18470_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[2][0] i1=mem1[6][0] q=$abc$97718$new_n18471_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18471_ i1=mem1[7][0] i2=mem1[3][0] q=$abc$97718$new_n18472_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][0] i1=mem1[4][0] q=$abc$97718$new_n18473_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18473_ i1=mem1[5][0] i2=mem1[1][0] q=$abc$97718$new_n18474_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18474_ i1=$abc$97718$new_n18472_ q=$abc$97718$new_n18475_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18475_ i1=$abc$97718$new_n18417_ i2=$abc$97718$new_n18415_ q=$abc$97718$new_n18476_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[4] i0=$abc$97718$new_n18476_ i1=$abc$97718$new_n18470_ q=$abc$97718$new_n18477_
.subckt na2_x1 i0=$abc$97718$new_n18477_ i1=$abc$97718$new_n16509_ nq=$abc$97718$new_n18478_
.subckt na3_x1 i0=$abc$97718$new_n18478_ i1=$abc$97718$new_n18465_ i2=$abc$97718$new_n16510_ nq=$abc$97718$new_n18479_
.subckt a3_x2 i0=$abc$97718$new_n18479_ i1=$abc$97718$new_n18444_ i2=$abc$97718$new_n16511_ q=$abc$97718$new_n18480_
.subckt ao22_x2 i0=$abc$97718$new_n18480_ i1=$abc$97718$new_n18373_ i2=$abc$97718$new_n16512_ q=dato[8]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[193][1] i1=mem1[197][1] q=$abc$97718$new_n18482_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18482_ i1=mem1[196][1] i2=mem1[192][1] q=$abc$97718$new_n18483_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[201][1] i1=mem1[205][1] q=$abc$97718$new_n18484_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][1] i1=mem1[204][1] q=$abc$97718$new_n18485_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16503_ i0=$abc$97718$new_n18483_ i1=$abc$97718$new_n18485_ i2=$abc$97718$new_n18484_ q=$abc$97718$new_n18486_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[209][1] i1=mem1[213][1] q=$abc$97718$new_n18487_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18487_ i1=mem1[212][1] i2=mem1[208][1] q=$abc$97718$new_n18488_
.subckt no2_x1 i0=$abc$97718$new_n18488_ i1=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18489_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][1] i1=mem1[220][1] q=$abc$97718$new_n18490_
.subckt na2_x1 i0=$abc$97718$new_n18490_ i1=$abc$97718$new_n16503_ nq=$abc$97718$new_n18491_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[217][1] i1=mem1[221][1] q=$abc$97718$new_n18492_
.subckt na2_x1 i0=$abc$97718$new_n18492_ i1=$\mem0$rdreg[0]$q[0] nq=$abc$97718$new_n18493_
.subckt a3_x2 i0=$abc$97718$new_n18493_ i1=$abc$97718$new_n18491_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18494_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][1] i1=mem1[214][1] q=$abc$97718$new_n18495_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18495_ i1=mem1[215][1] i2=mem1[211][1] q=$abc$97718$new_n18496_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[218][1] i1=mem1[219][1] q=$abc$97718$new_n18497_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[222][1] i1=mem1[223][1] q=$abc$97718$new_n18498_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[2] i1=$abc$97718$new_n18498_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18499_
.subckt oa22_x2 i0=$abc$97718$new_n16505_ i1=$abc$97718$new_n18497_ i2=$abc$97718$new_n18499_ q=$abc$97718$new_n18500_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18496_ i2=$abc$97718$new_n18500_ q=$abc$97718$new_n18501_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[195][1] i1=mem1[199][1] q=$abc$97718$new_n18502_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18502_ i1=mem1[198][1] i2=mem1[194][1] q=$abc$97718$new_n18503_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[202][1] i1=mem1[206][1] q=$abc$97718$new_n18504_
.subckt o2_x2 i0=mem1[203][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18505_
.subckt ao22_x2 i0=mem1[207][1] i1=$abc$97718$new_n16505_ i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18506_
.subckt oa22_x2 i0=$abc$97718$new_n18506_ i1=$abc$97718$new_n18505_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18507_
.subckt oa22_x2 i0=$abc$97718$new_n16503_ i1=$abc$97718$new_n18504_ i2=$abc$97718$new_n18507_ q=$abc$97718$new_n18508_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18503_ i2=$abc$97718$new_n18508_ q=$abc$97718$new_n18509_
.subckt no3_x1 i0=$abc$97718$new_n18494_ i1=$abc$97718$new_n18489_ i2=$abc$97718$new_n16508_ nq=$abc$97718$new_n18510_
.subckt oa22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18486_ i2=$abc$97718$new_n18510_ q=$abc$97718$new_n18511_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16508_ i0=$abc$97718$new_n18511_ i1=$abc$97718$new_n18509_ i2=$abc$97718$new_n18501_ q=$abc$97718$new_n18512_
.subckt ao22_x2 i0=mem1[243][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18513_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[247][1] i2=$abc$97718$new_n18513_ q=$abc$97718$new_n18514_
.subckt ao22_x2 i0=mem1[246][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18515_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[242][1] i2=$abc$97718$new_n18515_ q=$abc$97718$new_n18516_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][1] i1=mem1[244][1] q=$abc$97718$new_n18517_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][1] i1=mem1[254][1] q=$abc$97718$new_n18518_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][1] i1=mem1[252][1] q=$abc$97718$new_n18519_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18519_ i1=mem1[253][1] i2=mem1[249][1] q=$abc$97718$new_n18520_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18518_ i1=mem1[255][1] i2=mem1[251][1] q=$abc$97718$new_n18521_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18521_ i1=$abc$97718$new_n18520_ q=$abc$97718$new_n18522_
.subckt ao22_x2 i0=$abc$97718$new_n18516_ i1=$abc$97718$new_n18514_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18523_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18517_ i1=mem1[245][1] i2=mem1[241][1] q=$abc$97718$new_n18524_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18524_ i2=$abc$97718$new_n18523_ q=$abc$97718$new_n18525_
.subckt ao22_x2 i0=mem1[227][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18526_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[231][1] i2=$abc$97718$new_n18526_ q=$abc$97718$new_n18527_
.subckt ao22_x2 i0=mem1[230][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18528_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[2] i1=mem1[226][1] i2=$abc$97718$new_n18528_ q=$abc$97718$new_n18529_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][1] i1=mem1[228][1] q=$abc$97718$new_n18530_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][1] i1=mem1[238][1] q=$abc$97718$new_n18531_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][1] i1=mem1[236][1] q=$abc$97718$new_n18532_
.subckt ao22_x2 i0=$abc$97718$new_n18529_ i1=$abc$97718$new_n18527_ i2=$\mem0$rdreg[0]$q[1] q=$abc$97718$new_n18533_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18530_ i1=mem1[229][1] i2=mem1[225][1] q=$abc$97718$new_n18534_
.subckt oa22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18534_ i2=$abc$97718$new_n18533_ q=$abc$97718$new_n18535_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18531_ i1=mem1[239][1] i2=mem1[235][1] q=$abc$97718$new_n18536_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18532_ i1=mem1[237][1] i2=mem1[233][1] q=$abc$97718$new_n18537_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18535_ i1=$abc$97718$new_n18537_ i2=$abc$97718$new_n18536_ q=$abc$97718$new_n18538_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[4] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18538_ i1=$abc$97718$new_n18525_ i2=$abc$97718$new_n18522_ q=$abc$97718$new_n18539_
.subckt mx2_x2 cmd=$abc$97718$new_n16509_ i0=$abc$97718$new_n18539_ i1=$abc$97718$new_n18512_ q=$abc$97718$new_n18540_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][1] i1=mem1[100][1] q=$abc$97718$new_n18541_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18541_ i1=mem1[101][1] i2=mem1[97][1] q=$abc$97718$new_n18542_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[99][1] i1=mem1[103][1] q=$abc$97718$new_n18543_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18543_ i1=mem1[102][1] i2=mem1[98][1] q=$abc$97718$new_n18544_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][1] i1=mem1[108][1] q=$abc$97718$new_n18545_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18545_ i1=mem1[109][1] i2=mem1[105][1] q=$abc$97718$new_n18546_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][1] i1=mem1[110][1] q=$abc$97718$new_n18547_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18547_ i1=mem1[111][1] i2=mem1[107][1] q=$abc$97718$new_n18548_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18544_ i1=$abc$97718$new_n18542_ q=$abc$97718$new_n18549_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18549_ i1=$abc$97718$new_n18548_ i2=$abc$97718$new_n18546_ q=$abc$97718$new_n18550_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][1] i1=mem1[124][1] q=$abc$97718$new_n18551_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18551_ i1=mem1[125][1] i2=mem1[121][1] q=$abc$97718$new_n18552_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][1] i1=mem1[126][1] q=$abc$97718$new_n18553_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18553_ i1=mem1[127][1] i2=mem1[123][1] q=$abc$97718$new_n18554_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][1] i1=mem1[118][1] q=$abc$97718$new_n18555_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18555_ i1=mem1[119][1] i2=mem1[115][1] q=$abc$97718$new_n18556_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][1] i1=mem1[116][1] q=$abc$97718$new_n18557_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18557_ i1=mem1[117][1] i2=mem1[113][1] q=$abc$97718$new_n18558_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18558_ i1=$abc$97718$new_n18556_ q=$abc$97718$new_n18559_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18559_ i1=$abc$97718$new_n18554_ i2=$abc$97718$new_n18552_ q=$abc$97718$new_n18560_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18560_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18561_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[4] i1=$abc$97718$new_n18550_ i2=$abc$97718$new_n18561_ q=$abc$97718$new_n18562_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][1] i1=mem1[70][1] q=$abc$97718$new_n18563_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18563_ i1=mem1[71][1] i2=mem1[67][1] q=$abc$97718$new_n18564_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][1] i1=mem1[68][1] q=$abc$97718$new_n18565_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18565_ i1=mem1[69][1] i2=mem1[65][1] q=$abc$97718$new_n18566_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[74][1] i1=mem1[78][1] q=$abc$97718$new_n18567_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18567_ i1=mem1[79][1] i2=mem1[75][1] q=$abc$97718$new_n18568_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[72][1] i1=mem1[76][1] q=$abc$97718$new_n18569_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18569_ i1=mem1[77][1] i2=mem1[73][1] q=$abc$97718$new_n18570_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[88][1] i1=mem1[92][1] q=$abc$97718$new_n18571_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18571_ i1=mem1[93][1] i2=mem1[89][1] q=$abc$97718$new_n18572_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[90][1] i1=mem1[94][1] q=$abc$97718$new_n18573_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18573_ i1=mem1[95][1] i2=mem1[91][1] q=$abc$97718$new_n18574_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[82][1] i1=mem1[86][1] q=$abc$97718$new_n18575_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18575_ i1=mem1[87][1] i2=mem1[83][1] q=$abc$97718$new_n18576_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[80][1] i1=mem1[84][1] q=$abc$97718$new_n18577_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18577_ i1=mem1[85][1] i2=mem1[81][1] q=$abc$97718$new_n18578_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18578_ i1=$abc$97718$new_n18576_ q=$abc$97718$new_n18579_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18579_ i1=$abc$97718$new_n18574_ i2=$abc$97718$new_n18572_ q=$abc$97718$new_n18580_
.subckt no2_x1 i0=$abc$97718$new_n18580_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n18581_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18568_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18582_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18570_ i2=$abc$97718$new_n18582_ q=$abc$97718$new_n18583_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18566_ i2=$abc$97718$new_n16507_ q=$abc$97718$new_n18584_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18564_ i2=$abc$97718$new_n18584_ q=$abc$97718$new_n18585_
.subckt no3_x1 i0=$abc$97718$new_n18585_ i1=$abc$97718$new_n18583_ i2=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18586_
.subckt no3_x1 i0=$abc$97718$new_n18586_ i1=$abc$97718$new_n18581_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n18587_
.subckt o2_x2 i0=$abc$97718$new_n18587_ i1=$abc$97718$new_n18562_ q=$abc$97718$new_n18588_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[2][1] i1=mem1[3][1] q=$abc$97718$new_n18589_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18589_ i1=mem1[7][1] i2=mem1[6][1] q=$abc$97718$new_n18590_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[0] i0=mem1[10][1] i1=mem1[11][1] q=$abc$97718$new_n18591_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[2] cmd1=$\mem0$rdreg[0]$q[0] i0=$abc$97718$new_n18591_ i1=mem1[15][1] i2=mem1[14][1] q=$abc$97718$new_n18592_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[0][1] i1=mem1[4][1] q=$abc$97718$new_n18593_
.subckt mx2_x2 cmd=$abc$97718$new_n16507_ i0=$abc$97718$new_n18592_ i1=$abc$97718$new_n18590_ q=$abc$97718$new_n18594_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18593_ i1=mem1[5][1] i2=mem1[1][1] q=$abc$97718$new_n18595_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[8][1] i1=mem1[12][1] q=$abc$97718$new_n18596_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18596_ i1=mem1[13][1] i2=mem1[9][1] q=$abc$97718$new_n18597_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18594_ i1=$abc$97718$new_n18597_ i2=$abc$97718$new_n18595_ q=$abc$97718$new_n18598_
.subckt no2_x1 i0=$abc$97718$new_n18598_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18599_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[16][1] i1=mem1[20][1] q=$abc$97718$new_n18600_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[24][1] i1=mem1[28][1] q=$abc$97718$new_n18601_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18601_ i1=mem1[29][1] i2=mem1[25][1] q=$abc$97718$new_n18602_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18600_ i1=mem1[21][1] i2=mem1[17][1] q=$abc$97718$new_n18603_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18603_ i1=$abc$97718$new_n18602_ q=$abc$97718$new_n18604_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[18][1] i1=mem1[22][1] q=$abc$97718$new_n18605_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18605_ i1=mem1[23][1] i2=mem1[19][1] q=$abc$97718$new_n18606_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[26][1] i1=mem1[30][1] q=$abc$97718$new_n18607_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18607_ i1=mem1[31][1] i2=mem1[27][1] q=$abc$97718$new_n18608_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18604_ i1=$abc$97718$new_n18608_ i2=$abc$97718$new_n18606_ q=$abc$97718$new_n18609_
.subckt no2_x1 i0=$abc$97718$new_n18609_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n18610_
.subckt o3_x2 i0=$abc$97718$new_n18610_ i1=$abc$97718$new_n18599_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18611_
.subckt o2_x2 i0=mem1[50][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18612_
.subckt ao22_x2 i0=mem1[54][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18613_
.subckt ao22_x2 i0=mem1[51][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18614_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[55][1] i2=$abc$97718$new_n18614_ q=$abc$97718$new_n18615_
.subckt oa22_x2 i0=$abc$97718$new_n18612_ i1=$abc$97718$new_n18613_ i2=$abc$97718$new_n18615_ q=$abc$97718$new_n18616_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[48][1] i1=mem1[52][1] q=$abc$97718$new_n18617_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18617_ i1=mem1[53][1] i2=mem1[49][1] q=$abc$97718$new_n18618_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18618_ i1=$abc$97718$new_n18616_ q=$abc$97718$new_n18619_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[58][1] i1=mem1[62][1] q=$abc$97718$new_n18620_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18620_ i1=mem1[63][1] i2=mem1[59][1] q=$abc$97718$new_n18621_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[56][1] i1=mem1[60][1] q=$abc$97718$new_n18622_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18622_ i1=mem1[61][1] i2=mem1[57][1] q=$abc$97718$new_n18623_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18623_ i1=$abc$97718$new_n18621_ q=$abc$97718$new_n18624_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18624_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18625_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18619_ i2=$abc$97718$new_n18625_ q=$abc$97718$new_n18626_
.subckt o2_x2 i0=mem1[34][1] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18627_
.subckt ao22_x2 i0=mem1[38][1] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18628_
.subckt ao22_x2 i0=mem1[35][1] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18629_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[39][1] i2=$abc$97718$new_n18629_ q=$abc$97718$new_n18630_
.subckt oa22_x2 i0=$abc$97718$new_n18627_ i1=$abc$97718$new_n18628_ i2=$abc$97718$new_n18630_ q=$abc$97718$new_n18631_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[32][1] i1=mem1[36][1] q=$abc$97718$new_n18632_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18632_ i1=mem1[37][1] i2=mem1[33][1] q=$abc$97718$new_n18633_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18633_ i1=$abc$97718$new_n18631_ q=$abc$97718$new_n18634_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[42][1] i1=mem1[46][1] q=$abc$97718$new_n18635_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18635_ i1=mem1[47][1] i2=mem1[43][1] q=$abc$97718$new_n18636_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[40][1] i1=mem1[44][1] q=$abc$97718$new_n18637_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18637_ i1=mem1[45][1] i2=mem1[41][1] q=$abc$97718$new_n18638_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18638_ i1=$abc$97718$new_n18636_ q=$abc$97718$new_n18639_
.subckt oa22_x2 i0=$\mem0$rdreg[0]$q[3] i1=$abc$97718$new_n18639_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18640_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18634_ i2=$abc$97718$new_n18640_ q=$abc$97718$new_n18641_
.subckt na3_x1 i0=$abc$97718$new_n18641_ i1=$abc$97718$new_n18626_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n18642_
.subckt na2_x1 i0=$abc$97718$new_n18642_ i1=$abc$97718$new_n18611_ nq=$abc$97718$new_n18643_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[138][1] i1=mem1[142][1] q=$abc$97718$new_n18644_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18644_ i1=mem1[143][1] i2=mem1[139][1] q=$abc$97718$new_n18645_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[136][1] i1=mem1[140][1] q=$abc$97718$new_n18646_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18646_ i1=mem1[141][1] i2=mem1[137][1] q=$abc$97718$new_n18647_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[152][1] i1=mem1[156][1] q=$abc$97718$new_n18648_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18648_ i1=mem1[157][1] i2=mem1[153][1] q=$abc$97718$new_n18649_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[154][1] i1=mem1[158][1] q=$abc$97718$new_n18650_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18650_ i1=mem1[159][1] i2=mem1[155][1] q=$abc$97718$new_n18651_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[146][1] i1=mem1[150][1] q=$abc$97718$new_n18652_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18652_ i1=mem1[151][1] i2=mem1[147][1] q=$abc$97718$new_n18653_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[144][1] i1=mem1[148][1] q=$abc$97718$new_n18654_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18654_ i1=mem1[149][1] i2=mem1[145][1] q=$abc$97718$new_n18655_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18655_ i1=$abc$97718$new_n18653_ q=$abc$97718$new_n18656_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[128][1] i1=mem1[132][1] q=$abc$97718$new_n18657_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18657_ i1=mem1[133][1] i2=mem1[129][1] q=$abc$97718$new_n18658_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[130][1] i1=mem1[134][1] q=$abc$97718$new_n18659_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18659_ i1=mem1[135][1] i2=mem1[131][1] q=$abc$97718$new_n18660_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[162][1] i1=mem1[166][1] q=$abc$97718$new_n18661_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18661_ i1=mem1[167][1] i2=mem1[163][1] q=$abc$97718$new_n18662_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[160][1] i1=mem1[164][1] q=$abc$97718$new_n18663_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18663_ i1=mem1[165][1] i2=mem1[161][1] q=$abc$97718$new_n18664_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18664_ i1=$abc$97718$new_n18662_ q=$abc$97718$new_n18665_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[178][1] i1=mem1[182][1] q=$abc$97718$new_n18666_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18666_ i1=mem1[183][1] i2=mem1[179][1] q=$abc$97718$new_n18667_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[176][1] i1=mem1[180][1] q=$abc$97718$new_n18668_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18668_ i1=mem1[181][1] i2=mem1[177][1] q=$abc$97718$new_n18669_
.subckt no2_x1 i0=$abc$97718$new_n18667_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18670_
.subckt no2_x1 i0=$abc$97718$new_n18669_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18671_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18656_ i1=$abc$97718$new_n18651_ i2=$abc$97718$new_n18649_ q=$abc$97718$new_n18672_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18645_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18673_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18647_ i2=$abc$97718$new_n18673_ q=$abc$97718$new_n18674_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18660_ i1=$abc$97718$new_n18658_ q=$abc$97718$new_n18675_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18675_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18676_
.subckt ao22_x2 i0=$abc$97718$new_n18676_ i1=$abc$97718$new_n18674_ i2=$abc$97718$new_n16509_ q=$abc$97718$new_n18677_
.subckt ao22_x2 i0=$abc$97718$new_n16508_ i1=$abc$97718$new_n18672_ i2=$abc$97718$new_n18677_ q=$abc$97718$new_n18678_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[168][1] i1=mem1[172][1] q=$abc$97718$new_n18679_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18679_ i1=mem1[173][1] i2=mem1[169][1] q=$abc$97718$new_n18680_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[170][1] i1=mem1[174][1] q=$abc$97718$new_n18681_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18681_ i1=mem1[175][1] i2=mem1[171][1] q=$abc$97718$new_n18682_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18682_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18683_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18680_ i2=$abc$97718$new_n18683_ q=$abc$97718$new_n18684_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18665_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18685_
.subckt no3_x1 i0=$abc$97718$new_n18671_ i1=$abc$97718$new_n18670_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18686_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[184][1] i1=mem1[188][1] q=$abc$97718$new_n18687_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18687_ i1=mem1[189][1] i2=mem1[185][1] q=$abc$97718$new_n18688_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[186][1] i1=mem1[190][1] q=$abc$97718$new_n18689_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18689_ i1=mem1[191][1] i2=mem1[187][1] q=$abc$97718$new_n18690_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18690_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18691_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18688_ i2=$abc$97718$new_n18691_ q=$abc$97718$new_n18692_
.subckt o3_x2 i0=$abc$97718$new_n18692_ i1=$abc$97718$new_n18686_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18693_
.subckt ao22_x2 i0=$abc$97718$new_n18685_ i1=$abc$97718$new_n18684_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18694_
.subckt oa22_x2 i0=$abc$97718$new_n18694_ i1=$abc$97718$new_n18693_ i2=$abc$97718$new_n18678_ q=$abc$97718$new_n18695_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[6] i0=$abc$97718$new_n18643_ i1=$abc$97718$new_n18588_ q=$abc$97718$new_n18696_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[7] cmd1=$abc$97718$new_n16510_ i0=$abc$97718$new_n18696_ i1=$abc$97718$new_n18695_ i2=$abc$97718$new_n18540_ q=$abc$97718$new_n18697_
.subckt a2_x2 i0=$abc$97718$new_n18697_ i1=$abc$97718$new_n16512_ q=dato[9]
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[224][2] i1=mem1[228][2] q=$abc$97718$new_n18699_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18699_ i1=mem1[229][2] i2=mem1[225][2] q=$abc$97718$new_n18700_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[226][2] i1=mem1[230][2] q=$abc$97718$new_n18701_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18701_ i1=mem1[231][2] i2=mem1[227][2] q=$abc$97718$new_n18702_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[232][2] i1=mem1[236][2] q=$abc$97718$new_n18703_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18703_ i1=mem1[237][2] i2=mem1[233][2] q=$abc$97718$new_n18704_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[234][2] i1=mem1[238][2] q=$abc$97718$new_n18705_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18705_ i1=mem1[239][2] i2=mem1[235][2] q=$abc$97718$new_n18706_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18706_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18707_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18704_ i2=$abc$97718$new_n18707_ q=$abc$97718$new_n18708_
.subckt mx2_x2 cmd=$abc$97718$new_n16504_ i0=$abc$97718$new_n18702_ i1=$abc$97718$new_n18700_ q=$abc$97718$new_n18709_
.subckt oa22_x2 i0=$abc$97718$new_n16507_ i1=$abc$97718$new_n18709_ i2=$\mem0$rdreg[0]$q[4] q=$abc$97718$new_n18710_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[240][2] i1=mem1[244][2] q=$abc$97718$new_n18711_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18711_ i1=mem1[245][2] i2=mem1[241][2] q=$abc$97718$new_n18712_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[242][2] i1=mem1[246][2] q=$abc$97718$new_n18713_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18713_ i1=mem1[247][2] i2=mem1[243][2] q=$abc$97718$new_n18714_
.subckt no2_x1 i0=$abc$97718$new_n18714_ i1=$abc$97718$new_n16504_ nq=$abc$97718$new_n18715_
.subckt no2_x1 i0=$abc$97718$new_n18712_ i1=$\mem0$rdreg[0]$q[1] nq=$abc$97718$new_n18716_
.subckt no3_x1 i0=$abc$97718$new_n18716_ i1=$abc$97718$new_n18715_ i2=$\mem0$rdreg[0]$q[3] nq=$abc$97718$new_n18717_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[248][2] i1=mem1[252][2] q=$abc$97718$new_n18718_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18718_ i1=mem1[253][2] i2=mem1[249][2] q=$abc$97718$new_n18719_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[250][2] i1=mem1[254][2] q=$abc$97718$new_n18720_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18720_ i1=mem1[255][2] i2=mem1[251][2] q=$abc$97718$new_n18721_
.subckt ao22_x2 i0=$abc$97718$new_n16504_ i1=$abc$97718$new_n18721_ i2=$\mem0$rdreg[0]$q[3] q=$abc$97718$new_n18722_
.subckt ao22_x2 i0=$\mem0$rdreg[0]$q[1] i1=$abc$97718$new_n18719_ i2=$abc$97718$new_n18722_ q=$abc$97718$new_n18723_
.subckt o3_x2 i0=$abc$97718$new_n18723_ i1=$abc$97718$new_n18717_ i2=$abc$97718$new_n16508_ q=$abc$97718$new_n18724_
.subckt ao22_x2 i0=$abc$97718$new_n18710_ i1=$abc$97718$new_n18708_ i2=$\mem0$rdreg[0]$q[5] q=$abc$97718$new_n18725_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[194][2] i1=mem1[198][2] q=$abc$97718$new_n18726_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18726_ i1=mem1[199][2] i2=mem1[195][2] q=$abc$97718$new_n18727_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[192][2] i1=mem1[196][2] q=$abc$97718$new_n18728_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18728_ i1=mem1[197][2] i2=mem1[193][2] q=$abc$97718$new_n18729_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18729_ i1=$abc$97718$new_n18727_ q=$abc$97718$new_n18730_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[202][2] i1=mem1[206][2] q=$abc$97718$new_n18731_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18731_ i1=mem1[207][2] i2=mem1[203][2] q=$abc$97718$new_n18732_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[200][2] i1=mem1[204][2] q=$abc$97718$new_n18733_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18733_ i1=mem1[205][2] i2=mem1[201][2] q=$abc$97718$new_n18734_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18730_ i1=$abc$97718$new_n18734_ i2=$abc$97718$new_n18732_ q=$abc$97718$new_n18735_
.subckt no2_x1 i0=$abc$97718$new_n18735_ i1=$\mem0$rdreg[0]$q[4] nq=$abc$97718$new_n18736_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[210][2] i1=mem1[214][2] q=$abc$97718$new_n18737_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18737_ i1=mem1[215][2] i2=mem1[211][2] q=$abc$97718$new_n18738_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[209][2] i1=mem1[213][2] q=$abc$97718$new_n18739_
.subckt mx3_x2 cmd0=$abc$97718$new_n16503_ cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18739_ i1=mem1[212][2] i2=mem1[208][2] q=$abc$97718$new_n18740_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[1] i0=$abc$97718$new_n18740_ i1=$abc$97718$new_n18738_ q=$abc$97718$new_n18741_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[218][2] i1=mem1[222][2] q=$abc$97718$new_n18742_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18742_ i1=mem1[223][2] i2=mem1[219][2] q=$abc$97718$new_n18743_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[216][2] i1=mem1[220][2] q=$abc$97718$new_n18744_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18744_ i1=mem1[221][2] i2=mem1[217][2] q=$abc$97718$new_n18745_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[3] cmd1=$abc$97718$new_n16504_ i0=$abc$97718$new_n18741_ i1=$abc$97718$new_n18745_ i2=$abc$97718$new_n18743_ q=$abc$97718$new_n18746_
.subckt no2_x1 i0=$abc$97718$new_n18746_ i1=$abc$97718$new_n16508_ nq=$abc$97718$new_n18747_
.subckt no3_x1 i0=$abc$97718$new_n18747_ i1=$abc$97718$new_n18736_ i2=$\mem0$rdreg[0]$q[5] nq=$abc$97718$new_n18748_
.subckt oa22_x2 i0=$abc$97718$new_n18724_ i1=$abc$97718$new_n18725_ i2=$abc$97718$new_n18748_ q=$abc$97718$new_n18749_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[106][2] i1=mem1[110][2] q=$abc$97718$new_n18750_
.subckt o2_x2 i0=mem1[98][2] i1=$\mem0$rdreg[0]$q[2] q=$abc$97718$new_n18751_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[122][2] i1=mem1[126][2] q=$abc$97718$new_n18752_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[114][2] i1=mem1[118][2] q=$abc$97718$new_n18753_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18750_ i1=mem1[111][2] i2=mem1[107][2] q=$abc$97718$new_n18754_
.subckt ao22_x2 i0=mem1[102][2] i1=$abc$97718$new_n16505_ i2=$abc$97718$new_n16503_ q=$abc$97718$new_n18755_
.subckt ao22_x2 i0=mem1[99][2] i1=$\mem0$rdreg[0]$q[2] i2=$\mem0$rdreg[0]$q[0] q=$abc$97718$new_n18756_
.subckt ao22_x2 i0=$abc$97718$new_n16505_ i1=mem1[103][2] i2=$abc$97718$new_n18756_ q=$abc$97718$new_n18757_
.subckt oa22_x2 i0=$abc$97718$new_n18751_ i1=$abc$97718$new_n18755_ i2=$abc$97718$new_n18757_ q=$abc$97718$new_n18758_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[104][2] i1=mem1[108][2] q=$abc$97718$new_n18759_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18759_ i1=mem1[109][2] i2=mem1[105][2] q=$abc$97718$new_n18760_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[96][2] i1=mem1[100][2] q=$abc$97718$new_n18761_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18761_ i1=mem1[101][2] i2=mem1[97][2] q=$abc$97718$new_n18762_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18762_ i1=$abc$97718$new_n18760_ q=$abc$97718$new_n18763_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[1] cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18763_ i1=$abc$97718$new_n18758_ i2=$abc$97718$new_n18754_ q=$abc$97718$new_n18764_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18752_ i1=mem1[127][2] i2=mem1[123][2] q=$abc$97718$new_n18765_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18753_ i1=mem1[119][2] i2=mem1[115][2] q=$abc$97718$new_n18766_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[3] i0=$abc$97718$new_n18766_ i1=$abc$97718$new_n18765_ q=$abc$97718$new_n18767_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[120][2] i1=mem1[124][2] q=$abc$97718$new_n18768_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18768_ i1=mem1[125][2] i2=mem1[121][2] q=$abc$97718$new_n18769_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[112][2] i1=mem1[116][2] q=$abc$97718$new_n18770_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18770_ i1=mem1[117][2] i2=mem1[113][2] q=$abc$97718$new_n18771_
.subckt mx3_x2 cmd0=$abc$97718$new_n16504_ cmd1=$abc$97718$new_n16507_ i0=$abc$97718$new_n18767_ i1=$abc$97718$new_n18771_ i2=$abc$97718$new_n18769_ q=$abc$97718$new_n18772_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[64][2] i1=mem1[68][2] q=$abc$97718$new_n18773_
.subckt mx3_x2 cmd0=$\mem0$rdreg[0]$q[0] cmd1=$\mem0$rdreg[0]$q[2] i0=$abc$97718$new_n18773_ i1=mem1[69][2] i2=mem1[65][2] q=$abc$97718$new_n18774_
.subckt mx2_x2 cmd=$\mem0$rdreg[0]$q[2] i0=mem1[66][2] i1=mem1[70][2] q=$abc$97718$new_n18775_
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74871 q=mem0[30][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74873 q=mem0[30][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74875 q=mem0[30][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74877 q=mem0[30][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74879 q=mem0[30][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74881 q=mem0[30][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74883 q=mem0[30][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74885 q=mem0[30][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74887 q=mem0[131][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74889 q=mem0[131][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74891 q=mem0[131][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74893 q=mem0[131][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74895 q=mem0[131][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74897 q=mem0[131][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74899 q=mem0[131][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74901 q=mem0[131][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74903 q=mem0[130][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74905 q=mem0[130][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74907 q=mem0[130][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74909 q=mem0[130][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74911 q=mem0[130][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74913 q=mem0[130][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74915 q=mem0[130][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74917 q=mem0[130][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74919 q=mem0[124][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74921 q=mem0[124][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74923 q=mem0[124][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74925 q=mem0[124][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74927 q=mem0[124][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74929 q=mem0[124][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74931 q=mem0[124][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74933 q=mem0[124][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74935 q=mem0[12][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74937 q=mem0[12][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74939 q=mem0[12][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74941 q=mem0[12][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74943 q=mem0[12][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74945 q=mem0[12][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74947 q=mem0[12][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74949 q=mem0[12][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74951 q=mem0[128][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74953 q=mem0[128][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74955 q=mem0[128][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74957 q=mem0[128][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74959 q=mem0[128][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74961 q=mem0[128][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74963 q=mem0[128][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74965 q=mem0[128][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74967 q=mem0[123][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74969 q=mem0[123][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74971 q=mem0[123][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74973 q=mem0[123][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74975 q=mem0[123][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74977 q=mem0[123][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74979 q=mem0[123][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74981 q=mem0[123][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74983 q=mem0[141][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74985 q=mem0[141][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74987 q=mem0[141][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74989 q=mem0[141][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74991 q=mem0[141][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74993 q=mem0[141][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74995 q=mem0[141][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74997 q=mem0[141][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$74999 q=mem0[140][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75001 q=mem0[140][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75003 q=mem0[140][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75005 q=mem0[140][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75007 q=mem0[140][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75009 q=mem0[140][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75011 q=mem0[140][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75013 q=mem0[140][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75015 q=mem0[122][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75017 q=mem0[122][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75019 q=mem0[122][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75021 q=mem0[122][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75023 q=mem0[122][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75025 q=mem0[122][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75027 q=mem0[122][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75029 q=mem0[122][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75031 q=mem0[13][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75033 q=mem0[13][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75035 q=mem0[13][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75037 q=mem0[13][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75039 q=mem0[13][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75041 q=mem0[13][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75043 q=mem0[13][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75045 q=mem0[13][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75047 q=mem0[127][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75049 q=mem0[127][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75051 q=mem0[127][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75053 q=mem0[127][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75055 q=mem0[127][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75057 q=mem0[127][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75059 q=mem0[127][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75061 q=mem0[127][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75063 q=mem0[138][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75065 q=mem0[138][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75067 q=mem0[138][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75069 q=mem0[138][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75071 q=mem0[138][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75073 q=mem0[138][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75075 q=mem0[138][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75077 q=mem0[138][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75079 q=mem0[137][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75081 q=mem0[137][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75083 q=mem0[137][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75085 q=mem0[137][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75087 q=mem0[137][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75089 q=mem0[137][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75091 q=mem0[137][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75093 q=mem0[137][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75095 q=mem0[136][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75097 q=mem0[136][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75099 q=mem0[136][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75101 q=mem0[136][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75103 q=mem0[136][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75105 q=mem0[136][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75107 q=mem0[136][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75109 q=mem0[136][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75111 q=mem0[135][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75113 q=mem0[135][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75115 q=mem0[135][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75117 q=mem0[135][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75119 q=mem0[135][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75121 q=mem0[135][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75123 q=mem0[135][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75125 q=mem0[135][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75127 q=mem0[134][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75129 q=mem0[134][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75131 q=mem0[134][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75133 q=mem0[134][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75135 q=mem0[134][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75137 q=mem0[134][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75139 q=mem0[134][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75141 q=mem0[134][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75143 q=mem0[126][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75145 q=mem0[126][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75147 q=mem0[126][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75149 q=mem0[126][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75151 q=mem0[126][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75153 q=mem0[126][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75155 q=mem0[126][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75157 q=mem0[126][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75159 q=mem0[133][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75161 q=mem0[133][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75163 q=mem0[133][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75165 q=mem0[133][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75167 q=mem0[133][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75169 q=mem0[133][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75171 q=mem0[133][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75173 q=mem0[133][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75175 q=mem0[132][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75177 q=mem0[132][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75179 q=mem0[132][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75181 q=mem0[132][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75183 q=mem0[132][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75185 q=mem0[132][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75187 q=mem0[132][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75189 q=mem0[132][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75191 q=mem0[125][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75193 q=mem0[125][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75195 q=mem0[125][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75197 q=mem0[125][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75199 q=mem0[125][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75201 q=mem0[125][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75203 q=mem0[125][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75205 q=mem0[125][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75207 q=mem0[2][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75209 q=mem0[2][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75211 q=mem0[2][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75213 q=mem0[2][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75215 q=mem0[2][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75217 q=mem0[2][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75219 q=mem0[2][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75221 q=mem0[2][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75223 q=mem3[9][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75225 q=mem3[9][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75227 q=mem3[9][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75229 q=mem3[9][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75231 q=mem3[9][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75233 q=mem3[9][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75235 q=mem3[9][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75237 q=mem3[9][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75239 q=mem0[11][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75241 q=mem0[11][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75243 q=mem0[11][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75245 q=mem0[11][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75247 q=mem0[11][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75249 q=mem0[11][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75251 q=mem0[11][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75253 q=mem0[11][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75255 q=mem0[121][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75257 q=mem0[121][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75259 q=mem0[121][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75261 q=mem0[121][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75263 q=mem0[121][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75265 q=mem0[121][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75267 q=mem0[121][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75269 q=mem0[121][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75271 q=mem0[120][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75273 q=mem0[120][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75275 q=mem0[120][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75277 q=mem0[120][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75279 q=mem0[120][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75281 q=mem0[120][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75283 q=mem0[120][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75285 q=mem0[120][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75287 q=mem0[229][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75289 q=mem0[229][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75291 q=mem0[229][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75293 q=mem0[229][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75295 q=mem0[229][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75297 q=mem0[229][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75299 q=mem0[229][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75301 q=mem0[229][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75303 q=mem0[117][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75305 q=mem0[117][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75307 q=mem0[117][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75309 q=mem0[117][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75311 q=mem0[117][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75313 q=mem0[117][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75315 q=mem0[117][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75317 q=mem0[117][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75319 q=mem0[118][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75321 q=mem0[118][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75323 q=mem0[118][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75325 q=mem0[118][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75327 q=mem0[118][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75329 q=mem0[118][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75331 q=mem0[118][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75333 q=mem0[118][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75335 q=mem0[85][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75337 q=mem0[85][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75339 q=mem0[85][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75341 q=mem0[85][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75343 q=mem0[85][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75345 q=mem0[85][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75347 q=mem0[85][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75349 q=mem0[85][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75351 q=mem0[86][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75353 q=mem0[86][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75355 q=mem0[86][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75357 q=mem0[86][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75359 q=mem0[86][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75361 q=mem0[86][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75363 q=mem0[86][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75365 q=mem0[86][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75367 q=mem0[84][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75369 q=mem0[84][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75371 q=mem0[84][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75373 q=mem0[84][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75375 q=mem0[84][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75377 q=mem0[84][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75379 q=mem0[84][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75381 q=mem0[84][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75383 q=mem0[159][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75385 q=mem0[159][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75387 q=mem0[159][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75389 q=mem0[159][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75391 q=mem0[159][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75393 q=mem0[159][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75395 q=mem0[159][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75397 q=mem0[159][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75399 q=mem0[149][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75401 q=mem0[149][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75403 q=mem0[149][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75405 q=mem0[149][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75407 q=mem0[149][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75409 q=mem0[149][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75411 q=mem0[149][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75413 q=mem0[149][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75415 q=mem0[129][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75417 q=mem0[129][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75419 q=mem0[129][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75421 q=mem0[129][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75423 q=mem0[129][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75425 q=mem0[129][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75427 q=mem0[129][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75429 q=mem0[129][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75431 q=mem0[139][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75433 q=mem0[139][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75435 q=mem0[139][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75437 q=mem0[139][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75439 q=mem0[139][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75441 q=mem0[139][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75443 q=mem0[139][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75445 q=mem0[139][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75447 q=mem0[115][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75449 q=mem0[115][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75451 q=mem0[115][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75453 q=mem0[115][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75455 q=mem0[115][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75457 q=mem0[115][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75459 q=mem0[115][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75461 q=mem0[115][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75463 q=mem0[119][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75465 q=mem0[119][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75467 q=mem0[119][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75469 q=mem0[119][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75471 q=mem0[119][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75473 q=mem0[119][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75475 q=mem0[119][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75477 q=mem0[119][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75479 q=mem0[116][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75481 q=mem0[116][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75483 q=mem0[116][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75485 q=mem0[116][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75487 q=mem0[116][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75489 q=mem0[116][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75491 q=mem0[116][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75493 q=mem0[116][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75495 q=mem0[114][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75497 q=mem0[114][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75499 q=mem0[114][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75501 q=mem0[114][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75503 q=mem0[114][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75505 q=mem0[114][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75507 q=mem0[114][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75509 q=mem0[114][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75511 q=mem0[113][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75513 q=mem0[113][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75515 q=mem0[113][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75517 q=mem0[113][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75519 q=mem0[113][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75521 q=mem0[113][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75523 q=mem0[113][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75525 q=mem0[113][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75527 q=mem0[79][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75529 q=mem0[79][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75531 q=mem0[79][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75533 q=mem0[79][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75535 q=mem0[79][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75537 q=mem0[79][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75539 q=mem0[79][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75541 q=mem0[79][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75543 q=mem0[89][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75545 q=mem0[89][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75547 q=mem0[89][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75549 q=mem0[89][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75551 q=mem0[89][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75553 q=mem0[89][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75555 q=mem0[89][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75557 q=mem0[89][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75559 q=mem0[111][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75561 q=mem0[111][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75563 q=mem0[111][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75565 q=mem0[111][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75567 q=mem0[111][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75569 q=mem0[111][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75571 q=mem0[111][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75573 q=mem0[111][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75575 q=mem0[110][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75577 q=mem0[110][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75579 q=mem0[110][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75581 q=mem0[110][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75583 q=mem0[110][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75585 q=mem0[110][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75587 q=mem0[110][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75589 q=mem0[110][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75591 q=mem0[112][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75593 q=mem0[112][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75595 q=mem0[112][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75597 q=mem0[112][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75599 q=mem0[112][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75601 q=mem0[112][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75603 q=mem0[112][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75605 q=mem0[112][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75607 q=mem0[103][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75609 q=mem0[103][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75611 q=mem0[103][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75613 q=mem0[103][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75615 q=mem0[103][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75617 q=mem0[103][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75619 q=mem0[103][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75621 q=mem0[103][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75623 q=mem0[102][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75625 q=mem0[102][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75627 q=mem0[102][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75629 q=mem0[102][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75631 q=mem0[102][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75633 q=mem0[102][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75635 q=mem0[102][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75637 q=mem0[102][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75639 q=mem0[101][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75641 q=mem0[101][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75643 q=mem0[101][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75645 q=mem0[101][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75647 q=mem0[101][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75649 q=mem0[101][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75651 q=mem0[101][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75653 q=mem0[101][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75655 q=mem0[100][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75657 q=mem0[100][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75659 q=mem0[100][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75661 q=mem0[100][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75663 q=mem0[100][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75665 q=mem0[100][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75667 q=mem0[100][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75669 q=mem0[100][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75671 q=mem0[0][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75673 q=mem0[0][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75675 q=mem0[0][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75677 q=mem0[0][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75679 q=mem0[0][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75681 q=mem0[0][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75683 q=mem0[0][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75685 q=mem0[0][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75687 q=mem0[252][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75689 q=mem0[252][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75691 q=mem0[252][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75693 q=mem0[252][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75695 q=mem0[252][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75697 q=mem0[252][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75699 q=mem0[252][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75701 q=mem0[252][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75703 q=mem0[253][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75705 q=mem0[253][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75707 q=mem0[253][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75709 q=mem0[253][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75711 q=mem0[253][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75713 q=mem0[253][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75715 q=mem0[253][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75717 q=mem0[253][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75719 q=mem0[28][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75721 q=mem0[28][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75723 q=mem0[28][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75725 q=mem0[28][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75727 q=mem0[28][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75729 q=mem0[28][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75731 q=mem0[28][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75733 q=mem0[28][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75735 q=mem0[254][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75737 q=mem0[254][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75739 q=mem0[254][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75741 q=mem0[254][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75743 q=mem0[254][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75745 q=mem0[254][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75747 q=mem0[254][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75749 q=mem0[254][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75751 q=mem0[98][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75753 q=mem0[98][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75755 q=mem0[98][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75757 q=mem0[98][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75759 q=mem0[98][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75761 q=mem0[98][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75763 q=mem0[98][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75765 q=mem0[98][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75767 q=mem0[96][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75769 q=mem0[96][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75771 q=mem0[96][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75773 q=mem0[96][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75775 q=mem0[96][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75777 q=mem0[96][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75779 q=mem0[96][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75781 q=mem0[96][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75783 q=mem0[94][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75785 q=mem0[94][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75787 q=mem0[94][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75789 q=mem0[94][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75791 q=mem0[94][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75793 q=mem0[94][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75795 q=mem0[94][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75797 q=mem0[94][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75799 q=mem0[93][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75801 q=mem0[93][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75803 q=mem0[93][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75805 q=mem0[93][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75807 q=mem0[93][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75809 q=mem0[93][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75811 q=mem0[93][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75813 q=mem0[93][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75815 q=mem0[91][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75817 q=mem0[91][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75819 q=mem0[91][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75821 q=mem0[91][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75823 q=mem0[91][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75825 q=mem0[91][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75827 q=mem0[91][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75829 q=mem0[91][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75831 q=mem0[95][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75833 q=mem0[95][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75835 q=mem0[95][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75837 q=mem0[95][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75839 q=mem0[95][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75841 q=mem0[95][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75843 q=mem0[95][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75845 q=mem0[95][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75847 q=mem0[92][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75849 q=mem0[92][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75851 q=mem0[92][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75853 q=mem0[92][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75855 q=mem0[92][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75857 q=mem0[92][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75859 q=mem0[92][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75861 q=mem0[92][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75863 q=mem0[90][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75865 q=mem0[90][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75867 q=mem0[90][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75869 q=mem0[90][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75871 q=mem0[90][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75873 q=mem0[90][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75875 q=mem0[90][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75877 q=mem0[90][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75879 q=mem0[8][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75881 q=mem0[8][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75883 q=mem0[8][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75885 q=mem0[8][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75887 q=mem0[8][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75889 q=mem0[8][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75891 q=mem0[8][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75893 q=mem0[8][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75895 q=mem0[88][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75897 q=mem0[88][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75899 q=mem0[88][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75901 q=mem0[88][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75903 q=mem0[88][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75905 q=mem0[88][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75907 q=mem0[88][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75909 q=mem0[88][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75911 q=mem0[87][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75913 q=mem0[87][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75915 q=mem0[87][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75917 q=mem0[87][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75919 q=mem0[87][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75921 q=mem0[87][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75923 q=mem0[87][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75925 q=mem0[87][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75927 q=mem0[201][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75929 q=mem0[201][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75931 q=mem0[201][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75933 q=mem0[201][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75935 q=mem0[201][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75937 q=mem0[201][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75939 q=mem0[201][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75941 q=mem0[201][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75943 q=mem0[54][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75945 q=mem0[54][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75947 q=mem0[54][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75949 q=mem0[54][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75951 q=mem0[54][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75953 q=mem0[54][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75955 q=mem0[54][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75957 q=mem0[54][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75959 q=mem0[82][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75961 q=mem0[82][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75963 q=mem0[82][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75965 q=mem0[82][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75967 q=mem0[82][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75969 q=mem0[82][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75971 q=mem0[82][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75973 q=mem0[82][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75975 q=mem0[202][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75977 q=mem0[202][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75979 q=mem0[202][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75981 q=mem0[202][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75983 q=mem0[202][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75985 q=mem0[202][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75987 q=mem0[202][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75989 q=mem0[202][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75991 q=mem0[155][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75993 q=mem0[155][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75995 q=mem0[155][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75997 q=mem0[155][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$75999 q=mem0[155][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76001 q=mem0[155][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76003 q=mem0[155][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76005 q=mem0[155][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76007 q=mem0[53][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76009 q=mem0[53][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76011 q=mem0[53][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76013 q=mem0[53][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76015 q=mem0[53][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76017 q=mem0[53][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76019 q=mem0[53][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76021 q=mem0[53][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76023 q=mem0[203][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76025 q=mem0[203][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76027 q=mem0[203][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76029 q=mem0[203][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76031 q=mem0[203][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76033 q=mem0[203][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76035 q=mem0[203][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76037 q=mem0[203][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76039 q=mem0[204][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76041 q=mem0[204][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76043 q=mem0[204][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76045 q=mem0[204][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76047 q=mem0[204][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76049 q=mem0[204][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76051 q=mem0[204][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76053 q=mem0[204][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76055 q=mem0[52][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76057 q=mem0[52][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76059 q=mem0[52][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76061 q=mem0[52][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76063 q=mem0[52][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76065 q=mem0[52][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76067 q=mem0[52][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76069 q=mem0[52][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76071 q=mem0[249][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76073 q=mem0[249][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76075 q=mem0[249][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76077 q=mem0[249][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76079 q=mem0[249][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76081 q=mem0[249][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76083 q=mem0[249][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76085 q=mem0[249][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76087 q=mem0[205][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76089 q=mem0[205][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76091 q=mem0[205][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76093 q=mem0[205][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76095 q=mem0[205][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76097 q=mem0[205][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76099 q=mem0[205][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76101 q=mem0[205][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76103 q=mem0[51][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76105 q=mem0[51][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76107 q=mem0[51][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76109 q=mem0[51][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76111 q=mem0[51][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76113 q=mem0[51][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76115 q=mem0[51][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76117 q=mem0[51][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76119 q=mem0[206][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76121 q=mem0[206][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76123 q=mem0[206][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76125 q=mem0[206][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76127 q=mem0[206][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76129 q=mem0[206][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76131 q=mem0[206][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76133 q=mem0[206][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76135 q=mem0[207][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76137 q=mem0[207][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76139 q=mem0[207][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76141 q=mem0[207][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76143 q=mem0[207][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76145 q=mem0[207][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76147 q=mem0[207][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76149 q=mem0[207][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76151 q=mem0[50][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76153 q=mem0[50][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76155 q=mem0[50][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76157 q=mem0[50][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76159 q=mem0[50][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76161 q=mem0[50][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76163 q=mem0[50][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76165 q=mem0[50][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76167 q=mem0[208][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76169 q=mem0[208][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76171 q=mem0[208][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76173 q=mem0[208][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76175 q=mem0[208][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76177 q=mem0[208][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76179 q=mem0[208][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76181 q=mem0[208][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76183 q=mem0[20][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76185 q=mem0[20][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76187 q=mem0[20][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76189 q=mem0[20][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76191 q=mem0[20][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76193 q=mem0[20][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76195 q=mem0[20][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76197 q=mem0[20][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76199 q=mem0[4][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76201 q=mem0[4][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76203 q=mem0[4][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76205 q=mem0[4][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76207 q=mem0[4][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76209 q=mem0[4][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76211 q=mem0[4][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76213 q=mem0[4][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76215 q=mem0[157][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76217 q=mem0[157][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76219 q=mem0[157][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76221 q=mem0[157][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76223 q=mem0[157][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76225 q=mem0[157][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76227 q=mem0[157][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76229 q=mem0[157][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76231 q=mem0[210][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76233 q=mem0[210][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76235 q=mem0[210][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76237 q=mem0[210][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76239 q=mem0[210][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76241 q=mem0[210][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76243 q=mem0[210][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76245 q=mem0[210][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76247 q=mem0[48][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76249 q=mem0[48][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76251 q=mem0[48][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76253 q=mem0[48][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76255 q=mem0[48][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76257 q=mem0[48][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76259 q=mem0[48][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76261 q=mem0[48][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76263 q=mem0[26][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76265 q=mem0[26][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76267 q=mem0[26][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76269 q=mem0[26][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76271 q=mem0[26][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76273 q=mem0[26][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76275 q=mem0[26][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76277 q=mem0[26][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76279 q=mem0[158][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76281 q=mem0[158][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76283 q=mem0[158][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76285 q=mem0[158][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76287 q=mem0[158][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76289 q=mem0[158][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76291 q=mem0[158][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76293 q=mem0[158][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76295 q=mem0[47][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76297 q=mem0[47][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76299 q=mem0[47][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76301 q=mem0[47][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76303 q=mem0[47][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76305 q=mem0[47][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76307 q=mem0[47][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76309 q=mem0[47][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76311 q=mem0[211][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76313 q=mem0[211][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76315 q=mem0[211][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76317 q=mem0[211][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76319 q=mem0[211][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76321 q=mem0[211][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76323 q=mem0[211][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76325 q=mem0[211][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76327 q=mem0[212][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76329 q=mem0[212][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76331 q=mem0[212][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76333 q=mem0[212][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76335 q=mem0[212][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76337 q=mem0[212][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76339 q=mem0[212][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76341 q=mem0[212][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76343 q=mem0[213][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76345 q=mem0[213][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76347 q=mem0[213][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76349 q=mem0[213][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76351 q=mem0[213][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76353 q=mem0[213][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76355 q=mem0[213][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76357 q=mem0[213][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76359 q=mem0[255][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76361 q=mem0[255][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76363 q=mem0[255][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76365 q=mem0[255][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76367 q=mem0[255][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76369 q=mem0[255][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76371 q=mem0[255][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76373 q=mem0[255][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76375 q=mem0[46][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76377 q=mem0[46][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76379 q=mem0[46][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76381 q=mem0[46][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76383 q=mem0[46][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76385 q=mem0[46][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76387 q=mem0[46][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76389 q=mem0[46][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76391 q=mem0[214][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76393 q=mem0[214][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76395 q=mem0[214][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76397 q=mem0[214][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76399 q=mem0[214][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76401 q=mem0[214][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76403 q=mem0[214][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76405 q=mem0[214][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76407 q=mem0[15][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76409 q=mem0[15][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76411 q=mem0[15][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76413 q=mem0[15][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76415 q=mem0[15][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76417 q=mem0[15][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76419 q=mem0[15][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76421 q=mem0[15][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76423 q=mem0[45][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76425 q=mem0[45][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76427 q=mem0[45][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76429 q=mem0[45][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76431 q=mem0[45][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76433 q=mem0[45][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76435 q=mem0[45][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76437 q=mem0[45][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76439 q=mem0[215][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76441 q=mem0[215][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76443 q=mem0[215][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76445 q=mem0[215][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76447 q=mem0[215][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76449 q=mem0[215][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76451 q=mem0[215][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76453 q=mem0[215][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76455 q=mem0[44][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76457 q=mem0[44][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76459 q=mem0[44][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76461 q=mem0[44][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76463 q=mem0[44][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76465 q=mem0[44][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76467 q=mem0[44][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76469 q=mem0[44][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76471 q=mem0[216][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76473 q=mem0[216][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76475 q=mem0[216][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76477 q=mem0[216][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76479 q=mem0[216][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76481 q=mem0[216][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76483 q=mem0[216][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76485 q=mem0[216][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76487 q=mem0[160][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76489 q=mem0[160][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76491 q=mem0[160][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76493 q=mem0[160][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76495 q=mem0[160][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76497 q=mem0[160][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76499 q=mem0[160][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76501 q=mem0[160][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76503 q=mem0[43][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76505 q=mem0[43][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76507 q=mem0[43][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76509 q=mem0[43][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76511 q=mem0[43][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76513 q=mem0[43][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76515 q=mem0[43][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76517 q=mem0[43][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76519 q=mem0[217][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76521 q=mem0[217][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76523 q=mem0[217][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76525 q=mem0[217][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76527 q=mem0[217][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76529 q=mem0[217][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76531 q=mem0[217][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76533 q=mem0[217][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76535 q=mem0[218][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76537 q=mem0[218][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76539 q=mem0[218][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76541 q=mem0[218][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76543 q=mem0[218][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76545 q=mem0[218][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76547 q=mem0[218][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76549 q=mem0[218][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76551 q=mem0[42][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76553 q=mem0[42][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76555 q=mem0[42][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76557 q=mem0[42][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76559 q=mem0[42][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76561 q=mem0[42][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76563 q=mem0[42][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76565 q=mem0[42][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76567 q=mem0[21][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76569 q=mem0[21][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76571 q=mem0[21][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76573 q=mem0[21][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76575 q=mem0[21][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76577 q=mem0[21][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76579 q=mem0[21][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76581 q=mem0[21][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76583 q=mem0[220][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76585 q=mem0[220][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76587 q=mem0[220][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76589 q=mem0[220][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76591 q=mem0[220][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76593 q=mem0[220][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76595 q=mem0[220][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76597 q=mem0[220][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76599 q=mem0[41][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76601 q=mem0[41][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76603 q=mem0[41][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76605 q=mem0[41][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76607 q=mem0[41][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76609 q=mem0[41][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76611 q=mem0[41][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76613 q=mem0[41][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76615 q=mem0[221][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76617 q=mem0[221][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76619 q=mem0[221][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76621 q=mem0[221][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76623 q=mem0[221][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76625 q=mem0[221][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76627 q=mem0[221][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76629 q=mem0[221][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76631 q=mem0[80][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76633 q=mem0[80][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76635 q=mem0[80][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76637 q=mem0[80][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76639 q=mem0[80][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76641 q=mem0[80][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76643 q=mem0[80][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76645 q=mem0[80][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76647 q=mem0[222][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76649 q=mem0[222][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76651 q=mem0[222][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76653 q=mem0[222][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76655 q=mem0[222][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76657 q=mem0[222][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76659 q=mem0[222][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76661 q=mem0[222][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76663 q=mem0[40][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76665 q=mem0[40][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76667 q=mem0[40][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76669 q=mem0[40][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76671 q=mem0[40][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76673 q=mem0[40][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76675 q=mem0[40][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76677 q=mem0[40][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76679 q=mem0[162][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76681 q=mem0[162][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76683 q=mem0[162][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76685 q=mem0[162][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76687 q=mem0[162][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76689 q=mem0[162][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76691 q=mem0[162][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76693 q=mem0[162][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76695 q=mem0[223][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76697 q=mem0[223][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76699 q=mem0[223][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76701 q=mem0[223][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76703 q=mem0[223][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76705 q=mem0[223][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76707 q=mem0[223][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76709 q=mem0[223][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76711 q=mem0[3][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76713 q=mem0[3][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76715 q=mem0[3][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76717 q=mem0[3][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76719 q=mem0[3][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76721 q=mem0[3][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76723 q=mem0[3][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76725 q=mem0[3][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76727 q=mem0[224][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76729 q=mem0[224][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76731 q=mem0[224][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76733 q=mem0[224][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76735 q=mem0[224][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76737 q=mem0[224][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76739 q=mem0[224][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76741 q=mem0[224][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76743 q=mem0[144][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76745 q=mem0[144][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76747 q=mem0[144][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76749 q=mem0[144][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76751 q=mem0[144][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76753 q=mem0[144][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76755 q=mem0[144][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76757 q=mem0[144][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76759 q=mem0[74][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76761 q=mem0[74][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76763 q=mem0[74][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76765 q=mem0[74][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76767 q=mem0[74][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76769 q=mem0[74][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76771 q=mem0[74][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76773 q=mem0[74][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76775 q=mem0[177][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76777 q=mem0[177][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76779 q=mem0[177][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76781 q=mem0[177][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76783 q=mem0[177][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76785 q=mem0[177][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76787 q=mem0[177][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76789 q=mem0[177][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76791 q=mem0[225][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76793 q=mem0[225][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76795 q=mem0[225][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76797 q=mem0[225][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76799 q=mem0[225][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76801 q=mem0[225][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76803 q=mem0[225][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76805 q=mem0[225][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76807 q=mem0[178][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76809 q=mem0[178][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76811 q=mem0[178][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76813 q=mem0[178][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76815 q=mem0[178][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76817 q=mem0[178][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76819 q=mem0[178][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76821 q=mem0[178][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76823 q=mem0[38][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76825 q=mem0[38][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76827 q=mem0[38][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76829 q=mem0[38][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76831 q=mem0[38][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76833 q=mem0[38][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76835 q=mem0[38][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76837 q=mem0[38][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76839 q=mem0[226][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76841 q=mem0[226][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76843 q=mem0[226][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76845 q=mem0[226][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76847 q=mem0[226][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76849 q=mem0[226][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76851 q=mem0[226][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76853 q=mem0[226][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76855 q=mem0[73][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76857 q=mem0[73][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76859 q=mem0[73][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76861 q=mem0[73][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76863 q=mem0[73][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76865 q=mem0[73][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76867 q=mem0[73][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76869 q=mem0[73][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76871 q=mem0[17][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76873 q=mem0[17][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76875 q=mem0[17][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76877 q=mem0[17][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76879 q=mem0[17][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76881 q=mem0[17][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76883 q=mem0[17][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76885 q=mem0[17][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76887 q=mem0[145][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76889 q=mem0[145][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76891 q=mem0[145][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76893 q=mem0[145][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76895 q=mem0[145][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76897 q=mem0[145][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76899 q=mem0[145][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76901 q=mem0[145][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76903 q=mem0[227][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76905 q=mem0[227][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76907 q=mem0[227][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76909 q=mem0[227][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76911 q=mem0[227][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76913 q=mem0[227][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76915 q=mem0[227][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76917 q=mem0[227][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76919 q=mem0[180][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76921 q=mem0[180][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76923 q=mem0[180][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76925 q=mem0[180][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76927 q=mem0[180][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76929 q=mem0[180][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76931 q=mem0[180][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76933 q=mem0[180][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76935 q=mem0[37][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76937 q=mem0[37][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76939 q=mem0[37][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76941 q=mem0[37][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76943 q=mem0[37][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76945 q=mem0[37][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76947 q=mem0[37][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76949 q=mem0[37][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76951 q=mem0[72][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76953 q=mem0[72][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76955 q=mem0[72][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76957 q=mem0[72][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76959 q=mem0[72][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76961 q=mem0[72][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76963 q=mem0[72][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76965 q=mem0[72][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76967 q=mem0[228][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76969 q=mem0[228][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76971 q=mem0[228][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76973 q=mem0[228][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76975 q=mem0[228][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76977 q=mem0[228][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76979 q=mem0[228][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76981 q=mem0[228][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76983 q=mem0[181][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76985 q=mem0[181][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76987 q=mem0[181][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76989 q=mem0[181][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76991 q=mem0[181][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76993 q=mem0[181][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76995 q=mem0[181][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76997 q=mem0[181][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$76999 q=mem0[164][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77001 q=mem0[164][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77003 q=mem0[164][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77005 q=mem0[164][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77007 q=mem0[164][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77009 q=mem0[164][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77011 q=mem0[164][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77013 q=mem0[164][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77015 q=mem0[36][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77017 q=mem0[36][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77019 q=mem0[36][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77021 q=mem0[36][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77023 q=mem0[36][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77025 q=mem0[36][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77027 q=mem0[36][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77029 q=mem0[36][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77031 q=mem0[71][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77033 q=mem0[71][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77035 q=mem0[71][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77037 q=mem0[71][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77039 q=mem0[71][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77041 q=mem0[71][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77043 q=mem0[71][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77045 q=mem0[71][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77047 q=mem0[22][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77049 q=mem0[22][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77051 q=mem0[22][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77053 q=mem0[22][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77055 q=mem0[22][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77057 q=mem0[22][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77059 q=mem0[22][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77061 q=mem0[22][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77063 q=mem0[182][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77065 q=mem0[182][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77067 q=mem0[182][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77069 q=mem0[182][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77071 q=mem0[182][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77073 q=mem0[182][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77075 q=mem0[182][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77077 q=mem0[182][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77079 q=mem0[70][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77081 q=mem0[70][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77083 q=mem0[70][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77085 q=mem0[70][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77087 q=mem0[70][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77089 q=mem0[70][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77091 q=mem0[70][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77093 q=mem0[70][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77095 q=mem0[230][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77097 q=mem0[230][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77099 q=mem0[230][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77101 q=mem0[230][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77103 q=mem0[230][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77105 q=mem0[230][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77107 q=mem0[230][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77109 q=mem0[230][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77111 q=mem0[231][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77113 q=mem0[231][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77115 q=mem0[231][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77117 q=mem0[231][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77119 q=mem0[231][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77121 q=mem0[231][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77123 q=mem0[231][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77125 q=mem0[231][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77127 q=mem0[183][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77129 q=mem0[183][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77131 q=mem0[183][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77133 q=mem0[183][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77135 q=mem0[183][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77137 q=mem0[183][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77139 q=mem0[183][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77141 q=mem0[183][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77143 q=mem0[35][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77145 q=mem0[35][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77147 q=mem0[35][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77149 q=mem0[35][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77151 q=mem0[35][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77153 q=mem0[35][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77155 q=mem0[35][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77157 q=mem0[35][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77159 q=mem0[147][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77161 q=mem0[147][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77163 q=mem0[147][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77165 q=mem0[147][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77167 q=mem0[147][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77169 q=mem0[147][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77171 q=mem0[147][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77173 q=mem0[147][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77175 q=mem0[6][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77177 q=mem0[6][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77179 q=mem0[6][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77181 q=mem0[6][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77183 q=mem0[6][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77185 q=mem0[6][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77187 q=mem0[6][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77189 q=mem0[6][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77191 q=mem0[165][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77193 q=mem0[165][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77195 q=mem0[165][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77197 q=mem0[165][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77199 q=mem0[165][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77201 q=mem0[165][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77203 q=mem0[165][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77205 q=mem0[165][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77207 q=mem0[184][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77209 q=mem0[184][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77211 q=mem0[184][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77213 q=mem0[184][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77215 q=mem0[184][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77217 q=mem0[184][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77219 q=mem0[184][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77221 q=mem0[184][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77223 q=mem0[232][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77225 q=mem0[232][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77227 q=mem0[232][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77229 q=mem0[232][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77231 q=mem0[232][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77233 q=mem0[232][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77235 q=mem0[232][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77237 q=mem0[232][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77239 q=mem0[34][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77241 q=mem0[34][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77243 q=mem0[34][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77245 q=mem0[34][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77247 q=mem0[34][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77249 q=mem0[34][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77251 q=mem0[34][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77253 q=mem0[34][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77255 q=mem0[233][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77257 q=mem0[233][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77259 q=mem0[233][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77261 q=mem0[233][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77263 q=mem0[233][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77265 q=mem0[233][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77267 q=mem0[233][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77269 q=mem0[233][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77271 q=mem0[68][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77273 q=mem0[68][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77275 q=mem0[68][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77277 q=mem0[68][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77279 q=mem0[68][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77281 q=mem0[68][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77283 q=mem0[68][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77285 q=mem0[68][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77287 q=mem0[185][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77289 q=mem0[185][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77291 q=mem0[185][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77293 q=mem0[185][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77295 q=mem0[185][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77297 q=mem0[185][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77299 q=mem0[185][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77301 q=mem0[185][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77303 q=mem0[67][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77305 q=mem0[67][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77307 q=mem0[67][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77309 q=mem0[67][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77311 q=mem0[67][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77313 q=mem0[67][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77315 q=mem0[67][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77317 q=mem0[67][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77319 q=mem0[234][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77321 q=mem0[234][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77323 q=mem0[234][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77325 q=mem0[234][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77327 q=mem0[234][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77329 q=mem0[234][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77331 q=mem0[234][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77333 q=mem0[234][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77335 q=mem0[186][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77337 q=mem0[186][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77339 q=mem0[186][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77341 q=mem0[186][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77343 q=mem0[186][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77345 q=mem0[186][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77347 q=mem0[186][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77349 q=mem0[186][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77351 q=mem0[33][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77353 q=mem0[33][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77355 q=mem0[33][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77357 q=mem0[33][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77359 q=mem0[33][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77361 q=mem0[33][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77363 q=mem0[33][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77365 q=mem0[33][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77367 q=mem0[166][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77369 q=mem0[166][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77371 q=mem0[166][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77373 q=mem0[166][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77375 q=mem0[166][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77377 q=mem0[166][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77379 q=mem0[166][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77381 q=mem0[166][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77383 q=mem0[148][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77385 q=mem0[148][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77387 q=mem0[148][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77389 q=mem0[148][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77391 q=mem0[148][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77393 q=mem0[148][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77395 q=mem0[148][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77397 q=mem0[148][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77399 q=mem0[235][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77401 q=mem0[235][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77403 q=mem0[235][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77405 q=mem0[235][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77407 q=mem0[235][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77409 q=mem0[235][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77411 q=mem0[235][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77413 q=mem0[235][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77415 q=mem0[187][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77417 q=mem0[187][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77419 q=mem0[187][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77421 q=mem0[187][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77423 q=mem0[187][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77425 q=mem0[187][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77427 q=mem0[187][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77429 q=mem0[187][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77431 q=mem0[66][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77433 q=mem0[66][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77435 q=mem0[66][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77437 q=mem0[66][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77439 q=mem0[66][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77441 q=mem0[66][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77443 q=mem0[66][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77445 q=mem0[66][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77447 q=mem0[32][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77449 q=mem0[32][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77451 q=mem0[32][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77453 q=mem0[32][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77455 q=mem0[32][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77457 q=mem0[32][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77459 q=mem0[32][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77461 q=mem0[32][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77463 q=mem0[236][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77465 q=mem0[236][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77467 q=mem0[236][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77469 q=mem0[236][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77471 q=mem0[236][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77473 q=mem0[236][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77475 q=mem0[236][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77477 q=mem0[236][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77479 q=mem0[188][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77481 q=mem0[188][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77483 q=mem0[188][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77485 q=mem0[188][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77487 q=mem0[188][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77489 q=mem0[188][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77491 q=mem0[188][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77493 q=mem0[188][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77495 q=mem0[237][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77497 q=mem0[237][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77499 q=mem0[237][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77501 q=mem0[237][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77503 q=mem0[237][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77505 q=mem0[237][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77507 q=mem0[237][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77509 q=mem0[237][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77511 q=mem0[65][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77513 q=mem0[65][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77515 q=mem0[65][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77517 q=mem0[65][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77519 q=mem0[65][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77521 q=mem0[65][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77523 q=mem0[65][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77525 q=mem0[65][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77527 q=mem0[31][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77529 q=mem0[31][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77531 q=mem0[31][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77533 q=mem0[31][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77535 q=mem0[31][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77537 q=mem0[31][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77539 q=mem0[31][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77541 q=mem0[31][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77543 q=mem0[18][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77545 q=mem0[18][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77547 q=mem0[18][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77549 q=mem0[18][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77551 q=mem0[18][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77553 q=mem0[18][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77555 q=mem0[18][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77557 q=mem0[18][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77559 q=mem0[238][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77561 q=mem0[238][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77563 q=mem0[238][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77565 q=mem0[238][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77567 q=mem0[238][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77569 q=mem0[238][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77571 q=mem0[238][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77573 q=mem0[238][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77575 q=mem0[64][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77577 q=mem0[64][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77579 q=mem0[64][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77581 q=mem0[64][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77583 q=mem0[64][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77585 q=mem0[64][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77587 q=mem0[64][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77589 q=mem0[64][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77591 q=mem0[167][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77593 q=mem0[167][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77595 q=mem0[167][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77597 q=mem0[167][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77599 q=mem0[167][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77601 q=mem0[167][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77603 q=mem0[167][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77605 q=mem0[167][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77607 q=mem0[14][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77609 q=mem0[14][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77611 q=mem0[14][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77613 q=mem0[14][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77615 q=mem0[14][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77617 q=mem0[14][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77619 q=mem0[14][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77621 q=mem0[14][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77623 q=mem0[190][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77625 q=mem0[190][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77627 q=mem0[190][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77629 q=mem0[190][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77631 q=mem0[190][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77633 q=mem0[190][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77635 q=mem0[190][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77637 q=mem0[190][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77639 q=mem0[23][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77641 q=mem0[23][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77643 q=mem0[23][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77645 q=mem0[23][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77647 q=mem0[23][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77649 q=mem0[23][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77651 q=mem0[23][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77653 q=mem0[23][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77655 q=mem0[63][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77657 q=mem0[63][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77659 q=mem0[63][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77661 q=mem0[63][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77663 q=mem0[63][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77665 q=mem0[63][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77667 q=mem0[63][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77669 q=mem0[63][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77671 q=mem0[191][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77673 q=mem0[191][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77675 q=mem0[191][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77677 q=mem0[191][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77679 q=mem0[191][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77681 q=mem0[191][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77683 q=mem0[191][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77685 q=mem0[191][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77687 q=mem0[150][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77689 q=mem0[150][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77691 q=mem0[150][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77693 q=mem0[150][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77695 q=mem0[150][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77697 q=mem0[150][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77699 q=mem0[150][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77701 q=mem0[150][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77703 q=mem0[240][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77705 q=mem0[240][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77707 q=mem0[240][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77709 q=mem0[240][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77711 q=mem0[240][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77713 q=mem0[240][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77715 q=mem0[240][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77717 q=mem0[240][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77719 q=mem0[192][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77721 q=mem0[192][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77723 q=mem0[192][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77725 q=mem0[192][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77727 q=mem0[192][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77729 q=mem0[192][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77731 q=mem0[192][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77733 q=mem0[192][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77735 q=mem0[62][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77737 q=mem0[62][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77739 q=mem0[62][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77741 q=mem0[62][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77743 q=mem0[62][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77745 q=mem0[62][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77747 q=mem0[62][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77749 q=mem0[62][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77751 q=mem0[241][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77753 q=mem0[241][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77755 q=mem0[241][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77757 q=mem0[241][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77759 q=mem0[241][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77761 q=mem0[241][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77763 q=mem0[241][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77765 q=mem0[241][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77767 q=mem0[168][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77769 q=mem0[168][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77771 q=mem0[168][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77773 q=mem0[168][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77775 q=mem0[168][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77777 q=mem0[168][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77779 q=mem0[168][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77781 q=mem0[168][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77783 q=mem0[242][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77785 q=mem0[242][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77787 q=mem0[242][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77789 q=mem0[242][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77791 q=mem0[242][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77793 q=mem0[242][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77795 q=mem0[242][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77797 q=mem0[242][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77799 q=mem0[193][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77801 q=mem0[193][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77803 q=mem0[193][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77805 q=mem0[193][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77807 q=mem0[193][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77809 q=mem0[193][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77811 q=mem0[193][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77813 q=mem0[193][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77815 q=mem0[61][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77817 q=mem0[61][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77819 q=mem0[61][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77821 q=mem0[61][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77823 q=mem0[61][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77825 q=mem0[61][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77827 q=mem0[61][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77829 q=mem0[61][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77831 q=mem0[243][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77833 q=mem0[243][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77835 q=mem0[243][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77837 q=mem0[243][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77839 q=mem0[243][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77841 q=mem0[243][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77843 q=mem0[243][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77845 q=mem0[243][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77847 q=mem0[152][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77849 q=mem0[152][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77851 q=mem0[152][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77853 q=mem0[152][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77855 q=mem0[152][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77857 q=mem0[152][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77859 q=mem0[152][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77861 q=mem0[152][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77863 q=mem0[194][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77865 q=mem0[194][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77867 q=mem0[194][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77869 q=mem0[194][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77871 q=mem0[194][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77873 q=mem0[194][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77875 q=mem0[194][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77877 q=mem0[194][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77879 q=mem0[60][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77881 q=mem0[60][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77883 q=mem0[60][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77885 q=mem0[60][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77887 q=mem0[60][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77889 q=mem0[60][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77891 q=mem0[60][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77893 q=mem0[60][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77895 q=mem0[195][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77897 q=mem0[195][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77899 q=mem0[195][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77901 q=mem0[195][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77903 q=mem0[195][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77905 q=mem0[195][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77907 q=mem0[195][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77909 q=mem0[195][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77911 q=mem0[244][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77913 q=mem0[244][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77915 q=mem0[244][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77917 q=mem0[244][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77919 q=mem0[244][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77921 q=mem0[244][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77923 q=mem0[244][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77925 q=mem0[244][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77927 q=mem0[153][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77929 q=mem0[153][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77931 q=mem0[153][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77933 q=mem0[153][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77935 q=mem0[153][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77937 q=mem0[153][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77939 q=mem0[153][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77941 q=mem0[153][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77943 q=mem0[5][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77945 q=mem0[5][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77947 q=mem0[5][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77949 q=mem0[5][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77951 q=mem0[5][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77953 q=mem0[5][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77955 q=mem0[5][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77957 q=mem0[5][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77959 q=mem0[16][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77961 q=mem0[16][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77963 q=mem0[16][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77965 q=mem0[16][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77967 q=mem0[16][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77969 q=mem0[16][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77971 q=mem0[16][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77973 q=mem0[16][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77975 q=mem0[196][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77977 q=mem0[196][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77979 q=mem0[196][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77981 q=mem0[196][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77983 q=mem0[196][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77985 q=mem0[196][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77987 q=mem0[196][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77989 q=mem0[196][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77991 q=mem0[245][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77993 q=mem0[245][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77995 q=mem0[245][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77997 q=mem0[245][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$77999 q=mem0[245][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78001 q=mem0[245][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78003 q=mem0[245][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78005 q=mem0[245][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78007 q=mem0[246][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78009 q=mem0[246][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78011 q=mem0[246][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78013 q=mem0[246][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78015 q=mem0[246][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78017 q=mem0[246][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78019 q=mem0[246][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78021 q=mem0[246][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78023 q=mem0[247][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78025 q=mem0[247][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78027 q=mem0[247][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78029 q=mem0[247][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78031 q=mem0[247][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78033 q=mem0[247][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78035 q=mem0[247][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78037 q=mem0[247][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78039 q=mem0[58][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78041 q=mem0[58][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78043 q=mem0[58][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78045 q=mem0[58][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78047 q=mem0[58][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78049 q=mem0[58][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78051 q=mem0[58][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78053 q=mem0[58][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78055 q=mem0[170][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78057 q=mem0[170][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78059 q=mem0[170][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78061 q=mem0[170][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78063 q=mem0[170][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78065 q=mem0[170][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78067 q=mem0[170][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78069 q=mem0[170][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78071 q=mem0[248][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78073 q=mem0[248][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78075 q=mem0[248][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78077 q=mem0[248][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78079 q=mem0[248][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78081 q=mem0[248][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78083 q=mem0[248][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78085 q=mem0[248][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78087 q=mem0[25][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78089 q=mem0[25][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78091 q=mem0[25][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78093 q=mem0[25][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78095 q=mem0[25][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78097 q=mem0[25][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78099 q=mem0[25][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78101 q=mem0[25][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78103 q=mem0[78][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78105 q=mem0[78][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78107 q=mem0[78][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78109 q=mem0[78][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78111 q=mem0[78][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78113 q=mem0[78][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78115 q=mem0[78][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78117 q=mem0[78][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78119 q=mem0[24][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78121 q=mem0[24][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78123 q=mem0[24][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78125 q=mem0[24][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78127 q=mem0[24][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78129 q=mem0[24][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78131 q=mem0[24][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78133 q=mem0[24][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78135 q=mem0[250][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78137 q=mem0[250][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78139 q=mem0[250][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78141 q=mem0[250][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78143 q=mem0[250][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78145 q=mem0[250][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78147 q=mem0[250][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78149 q=mem0[250][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78151 q=mem0[172][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78153 q=mem0[172][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78155 q=mem0[172][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78157 q=mem0[172][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78159 q=mem0[172][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78161 q=mem0[172][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78163 q=mem0[172][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78165 q=mem0[172][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78167 q=mem0[251][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78169 q=mem0[251][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78171 q=mem0[251][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78173 q=mem0[251][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78175 q=mem0[251][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78177 q=mem0[251][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78179 q=mem0[251][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78181 q=mem0[251][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78183 q=mem0[27][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78185 q=mem0[27][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78187 q=mem0[27][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78189 q=mem0[27][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78191 q=mem0[27][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78193 q=mem0[27][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78195 q=mem0[27][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78197 q=mem0[27][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78199 q=mem0[57][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78201 q=mem0[57][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78203 q=mem0[57][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78205 q=mem0[57][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78207 q=mem0[57][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78209 q=mem0[57][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78211 q=mem0[57][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78213 q=mem0[57][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78215 q=mem0[197][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78217 q=mem0[197][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78219 q=mem0[197][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78221 q=mem0[197][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78223 q=mem0[197][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78225 q=mem0[197][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78227 q=mem0[197][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78229 q=mem0[197][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78231 q=mem0[198][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78233 q=mem0[198][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78235 q=mem0[198][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78237 q=mem0[198][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78239 q=mem0[198][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78241 q=mem0[198][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78243 q=mem0[198][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78245 q=mem0[198][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78247 q=mem0[1][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78249 q=mem0[1][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78251 q=mem0[1][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78253 q=mem0[1][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78255 q=mem0[1][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78257 q=mem0[1][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78259 q=mem0[1][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78261 q=mem0[1][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78263 q=mem0[56][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78265 q=mem0[56][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78267 q=mem0[56][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78269 q=mem0[56][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78271 q=mem0[56][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78273 q=mem0[56][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78275 q=mem0[56][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78277 q=mem0[56][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78279 q=mem0[200][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78281 q=mem0[200][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78283 q=mem0[200][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78285 q=mem0[200][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78287 q=mem0[200][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78289 q=mem0[200][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78291 q=mem0[200][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78293 q=mem0[200][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78295 q=mem0[154][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78297 q=mem0[154][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78299 q=mem0[154][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78301 q=mem0[154][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78303 q=mem0[154][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78305 q=mem0[154][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78307 q=mem0[154][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78309 q=mem0[154][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78311 q=mem0[55][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78313 q=mem0[55][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78315 q=mem0[55][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78317 q=mem0[55][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78319 q=mem0[55][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78321 q=mem0[55][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78323 q=mem0[55][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78325 q=mem0[55][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78327 q=mem0[81][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78329 q=mem0[81][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78331 q=mem0[81][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78333 q=mem0[81][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78335 q=mem0[81][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78337 q=mem0[81][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78339 q=mem0[81][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78341 q=mem0[81][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78343 q=mem0[77][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78345 q=mem0[77][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78347 q=mem0[77][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78349 q=mem0[77][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78351 q=mem0[77][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78353 q=mem0[77][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78355 q=mem0[77][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78357 q=mem0[77][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78359 q=mem0[156][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78361 q=mem0[156][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78363 q=mem0[156][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78365 q=mem0[156][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78367 q=mem0[156][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78369 q=mem0[156][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78371 q=mem0[156][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78373 q=mem0[156][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78375 q=mem0[151][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78377 q=mem0[151][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78379 q=mem0[151][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78381 q=mem0[151][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78383 q=mem0[151][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78385 q=mem0[151][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78387 q=mem0[151][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78389 q=mem0[151][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78391 q=mem0[146][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78393 q=mem0[146][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78395 q=mem0[146][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78397 q=mem0[146][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78399 q=mem0[146][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78401 q=mem0[146][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78403 q=mem0[146][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78405 q=mem0[146][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78407 q=mem0[143][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78409 q=mem0[143][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78411 q=mem0[143][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78413 q=mem0[143][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78415 q=mem0[143][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78417 q=mem0[143][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78419 q=mem0[143][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78421 q=mem0[143][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78423 q=mem0[142][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78425 q=mem0[142][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78427 q=mem0[142][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78429 q=mem0[142][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78431 q=mem0[142][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78433 q=mem0[142][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78435 q=mem0[142][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78437 q=mem0[142][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78439 q=mem0[174][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78441 q=mem0[174][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78443 q=mem0[174][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78445 q=mem0[174][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78447 q=mem0[174][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78449 q=mem0[174][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78451 q=mem0[174][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78453 q=mem0[174][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78455 q=mem0[173][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78457 q=mem0[173][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78459 q=mem0[173][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78461 q=mem0[173][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78463 q=mem0[173][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78465 q=mem0[173][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78467 q=mem0[173][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78469 q=mem0[173][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78471 q=mem0[171][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78473 q=mem0[171][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78475 q=mem0[171][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78477 q=mem0[171][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78479 q=mem0[171][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78481 q=mem0[171][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78483 q=mem0[171][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78485 q=mem0[171][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78487 q=mem0[176][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78489 q=mem0[176][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78491 q=mem0[176][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78493 q=mem0[176][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78495 q=mem0[176][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78497 q=mem0[176][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78499 q=mem0[176][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78501 q=mem0[176][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78503 q=mem0[75][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78505 q=mem0[75][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78507 q=mem0[75][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78509 q=mem0[75][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78511 q=mem0[75][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78513 q=mem0[75][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78515 q=mem0[75][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78517 q=mem0[75][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78519 q=mem0[175][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78521 q=mem0[175][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78523 q=mem0[175][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78525 q=mem0[175][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78527 q=mem0[175][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78529 q=mem0[175][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78531 q=mem0[175][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78533 q=mem0[175][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78535 q=mem0[76][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78537 q=mem0[76][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78539 q=mem0[76][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78541 q=mem0[76][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78543 q=mem0[76][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78545 q=mem0[76][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78547 q=mem0[76][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78549 q=mem0[76][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78551 q=mem0[163][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78553 q=mem0[163][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78555 q=mem0[163][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78557 q=mem0[163][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78559 q=mem0[163][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78561 q=mem0[163][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78563 q=mem0[163][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78565 q=mem0[163][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78567 q=mem0[161][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78569 q=mem0[161][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78571 q=mem0[161][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78573 q=mem0[161][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78575 q=mem0[161][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78577 q=mem0[161][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78579 q=mem0[161][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78581 q=mem0[161][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78583 q=mem0[7][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78585 q=mem0[7][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78587 q=mem0[7][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78589 q=mem0[7][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78591 q=mem0[7][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78593 q=mem0[7][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78595 q=mem0[7][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78597 q=mem0[7][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78599 q=mem0[97][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78601 q=mem0[97][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78603 q=mem0[97][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78605 q=mem0[97][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78607 q=mem0[97][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78609 q=mem0[97][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78611 q=mem0[97][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78613 q=mem0[97][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78615 q=mem0[49][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78617 q=mem0[49][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78619 q=mem0[49][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78621 q=mem0[49][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78623 q=mem0[49][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78625 q=mem0[49][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78627 q=mem0[49][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78629 q=mem0[49][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78631 q=mem0[39][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78633 q=mem0[39][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78635 q=mem0[39][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78637 q=mem0[39][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78639 q=mem0[39][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78641 q=mem0[39][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78643 q=mem0[39][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78645 q=mem0[39][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78647 q=mem0[29][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78649 q=mem0[29][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78651 q=mem0[29][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78653 q=mem0[29][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78655 q=mem0[29][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78657 q=mem0[29][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78659 q=mem0[29][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78661 q=mem0[29][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78663 q=mem0[19][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78665 q=mem0[19][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78667 q=mem0[19][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78669 q=mem0[19][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78671 q=mem0[19][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78673 q=mem0[19][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78675 q=mem0[19][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78677 q=mem0[19][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78679 q=mem0[59][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78681 q=mem0[59][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78683 q=mem0[59][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78685 q=mem0[59][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78687 q=mem0[59][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78689 q=mem0[59][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78691 q=mem0[59][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78693 q=mem0[59][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78695 q=mem0[10][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78697 q=mem0[10][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78699 q=mem0[10][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78701 q=mem0[10][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78703 q=mem0[10][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78705 q=mem0[10][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78707 q=mem0[10][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78709 q=mem0[10][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78711 q=mem0[108][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78713 q=mem0[108][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78715 q=mem0[108][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78717 q=mem0[108][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78719 q=mem0[108][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78721 q=mem0[108][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78723 q=mem0[108][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78725 q=mem0[108][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78727 q=mem0[107][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78729 q=mem0[107][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78731 q=mem0[107][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78733 q=mem0[107][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78735 q=mem0[107][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78737 q=mem0[107][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78739 q=mem0[107][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78741 q=mem0[107][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78743 q=mem0[106][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78745 q=mem0[106][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78747 q=mem0[106][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78749 q=mem0[106][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78751 q=mem0[106][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78753 q=mem0[106][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78755 q=mem0[106][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78757 q=mem0[106][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78759 q=mem0[105][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78761 q=mem0[105][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78763 q=mem0[105][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78765 q=mem0[105][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78767 q=mem0[105][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78769 q=mem0[105][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78771 q=mem0[105][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78773 q=mem0[105][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78775 q=mem0[104][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78777 q=mem0[104][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78779 q=mem0[104][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78781 q=mem0[104][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78783 q=mem0[104][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78785 q=mem0[104][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78787 q=mem0[104][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78789 q=mem0[104][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78791 q=mem0[83][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78793 q=mem0[83][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78795 q=mem0[83][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78797 q=mem0[83][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78799 q=mem0[83][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78801 q=mem0[83][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78803 q=mem0[83][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78805 q=mem0[83][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78807 q=mem0[69][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78809 q=mem0[69][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78811 q=mem0[69][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78813 q=mem0[69][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78815 q=mem0[69][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78817 q=mem0[69][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78819 q=mem0[69][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78821 q=mem0[69][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78823 q=mem0[109][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78825 q=mem0[109][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78827 q=mem0[109][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78829 q=mem0[109][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78831 q=mem0[109][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78833 q=mem0[109][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78835 q=mem0[109][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78837 q=mem0[109][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78839 q=mem0[99][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78841 q=mem0[99][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78843 q=mem0[99][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78845 q=mem0[99][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78847 q=mem0[99][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78849 q=mem0[99][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78851 q=mem0[99][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78853 q=mem0[99][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78855 q=mem0[219][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78857 q=mem0[219][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78859 q=mem0[219][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78861 q=mem0[219][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78863 q=mem0[219][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78865 q=mem0[219][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78867 q=mem0[219][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78869 q=mem0[219][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78871 q=mem0[209][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78873 q=mem0[209][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78875 q=mem0[209][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78877 q=mem0[209][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78879 q=mem0[209][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78881 q=mem0[209][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78883 q=mem0[209][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78885 q=mem0[209][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78887 q=mem0[199][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78889 q=mem0[199][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78891 q=mem0[199][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78893 q=mem0[199][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78895 q=mem0[199][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78897 q=mem0[199][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78899 q=mem0[199][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78901 q=mem0[199][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78903 q=mem0[189][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78905 q=mem0[189][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78907 q=mem0[189][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78909 q=mem0[189][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78911 q=mem0[189][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78913 q=mem0[189][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78915 q=mem0[189][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78917 q=mem0[189][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78919 q=mem0[179][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78921 q=mem0[179][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78923 q=mem0[179][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78925 q=mem0[179][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78927 q=mem0[179][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78929 q=mem0[179][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78931 q=mem0[179][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78933 q=mem0[179][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78935 q=mem0[169][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78937 q=mem0[169][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78939 q=mem0[169][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78941 q=mem0[169][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78943 q=mem0[169][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78945 q=mem0[169][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78947 q=mem0[169][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78949 q=mem0[169][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78951 q=mem0[239][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78953 q=mem0[239][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78955 q=mem0[239][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78957 q=mem0[239][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78959 q=mem0[239][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78961 q=mem0[239][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78963 q=mem0[239][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78965 q=mem0[239][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78967 q=raddr[0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78969 q=raddr[1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78971 q=raddr[2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78973 q=raddr[3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78975 q=raddr[4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78977 q=raddr[5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78979 q=raddr[6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78981 q=raddr[7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78983 q=mem0[9][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78985 q=mem0[9][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78987 q=mem0[9][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78989 q=mem0[9][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78991 q=mem0[9][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78993 q=mem0[9][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78995 q=mem0[9][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78997 q=mem0[9][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$78999 q=mem1[19][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79001 q=mem1[19][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79003 q=mem1[19][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79005 q=mem1[19][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79007 q=mem1[19][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79009 q=mem1[19][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79011 q=mem1[19][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79013 q=mem1[19][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79015 q=mem1[29][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79017 q=mem1[29][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79019 q=mem1[29][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79021 q=mem1[29][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79023 q=mem1[29][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79025 q=mem1[29][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79027 q=mem1[29][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79029 q=mem1[29][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79031 q=mem1[39][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79033 q=mem1[39][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79035 q=mem1[39][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79037 q=mem1[39][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79039 q=mem1[39][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79041 q=mem1[39][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79043 q=mem1[39][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79045 q=mem1[39][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79047 q=mem1[49][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79049 q=mem1[49][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79051 q=mem1[49][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79053 q=mem1[49][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79055 q=mem1[49][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79057 q=mem1[49][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79059 q=mem1[49][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79061 q=mem1[49][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79063 q=mem1[59][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79065 q=mem1[59][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79067 q=mem1[59][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79069 q=mem1[59][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79071 q=mem1[59][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79073 q=mem1[59][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79075 q=mem1[59][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79077 q=mem1[59][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79079 q=mem1[69][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79081 q=mem1[69][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79083 q=mem1[69][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79085 q=mem1[69][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79087 q=mem1[69][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79089 q=mem1[69][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79091 q=mem1[69][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79093 q=mem1[69][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79095 q=mem1[79][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79097 q=mem1[79][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79099 q=mem1[79][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79101 q=mem1[79][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79103 q=mem1[79][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79105 q=mem1[79][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79107 q=mem1[79][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79109 q=mem1[79][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79111 q=mem1[89][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79113 q=mem1[89][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79115 q=mem1[89][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79117 q=mem1[89][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79119 q=mem1[89][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79121 q=mem1[89][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79123 q=mem1[89][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79125 q=mem1[89][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79127 q=mem1[99][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79129 q=mem1[99][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79131 q=mem1[99][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79133 q=mem1[99][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79135 q=mem1[99][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79137 q=mem1[99][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79139 q=mem1[99][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79141 q=mem1[99][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79143 q=mem1[109][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79145 q=mem1[109][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79147 q=mem1[109][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79149 q=mem1[109][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79151 q=mem1[109][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79153 q=mem1[109][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79155 q=mem1[109][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79157 q=mem1[109][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79159 q=mem1[119][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79161 q=mem1[119][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79163 q=mem1[119][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79165 q=mem1[119][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79167 q=mem1[119][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79169 q=mem1[119][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79171 q=mem1[119][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79173 q=mem1[119][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79175 q=mem1[129][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79177 q=mem1[129][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79179 q=mem1[129][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79181 q=mem1[129][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79183 q=mem1[129][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79185 q=mem1[129][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79187 q=mem1[129][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79189 q=mem1[129][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79191 q=mem1[139][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79193 q=mem1[139][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79195 q=mem1[139][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79197 q=mem1[139][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79199 q=mem1[139][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79201 q=mem1[139][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79203 q=mem1[139][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79205 q=mem1[139][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79207 q=mem1[149][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79209 q=mem1[149][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79211 q=mem1[149][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79213 q=mem1[149][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79215 q=mem1[149][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79217 q=mem1[149][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79219 q=mem1[149][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79221 q=mem1[149][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79223 q=mem1[159][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79225 q=mem1[159][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79227 q=mem1[159][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79229 q=mem1[159][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79231 q=mem1[159][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79233 q=mem1[159][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79235 q=mem1[159][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79237 q=mem1[159][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79239 q=mem1[169][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79241 q=mem1[169][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79243 q=mem1[169][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79245 q=mem1[169][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79247 q=mem1[169][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79249 q=mem1[169][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79251 q=mem1[169][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79253 q=mem1[169][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79255 q=mem1[179][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79257 q=mem1[179][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79259 q=mem1[179][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79261 q=mem1[179][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79263 q=mem1[179][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79265 q=mem1[179][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79267 q=mem1[179][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79269 q=mem1[179][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79271 q=mem1[189][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79273 q=mem1[189][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79275 q=mem1[189][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79277 q=mem1[189][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79279 q=mem1[189][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79281 q=mem1[189][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79283 q=mem1[189][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79285 q=mem1[189][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79287 q=mem1[199][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79289 q=mem1[199][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79291 q=mem1[199][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79293 q=mem1[199][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79295 q=mem1[199][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79297 q=mem1[199][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79299 q=mem1[199][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79301 q=mem1[199][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79303 q=mem1[209][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79305 q=mem1[209][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79307 q=mem1[209][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79309 q=mem1[209][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79311 q=mem1[209][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79313 q=mem1[209][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79315 q=mem1[209][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79317 q=mem1[209][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79319 q=mem1[219][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79321 q=mem1[219][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79323 q=mem1[219][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79325 q=mem1[219][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79327 q=mem1[219][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79329 q=mem1[219][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79331 q=mem1[219][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79333 q=mem1[219][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79335 q=mem1[229][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79337 q=mem1[229][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79339 q=mem1[229][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79341 q=mem1[229][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79343 q=mem1[229][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79345 q=mem1[229][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79347 q=mem1[229][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79349 q=mem1[229][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79351 q=mem1[239][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79353 q=mem1[239][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79355 q=mem1[239][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79357 q=mem1[239][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79359 q=mem1[239][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79361 q=mem1[239][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79363 q=mem1[239][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79365 q=mem1[239][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79367 q=mem1[249][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79369 q=mem1[249][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79371 q=mem1[249][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79373 q=mem1[249][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79375 q=mem1[249][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79377 q=mem1[249][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79379 q=mem1[249][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79381 q=mem1[249][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79383 q=mem1[255][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79385 q=mem1[255][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79387 q=mem1[255][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79389 q=mem1[255][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79391 q=mem1[255][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79393 q=mem1[255][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79395 q=mem1[255][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79397 q=mem1[255][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79399 q=mem1[25][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79401 q=mem1[25][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79403 q=mem1[25][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79405 q=mem1[25][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79407 q=mem1[25][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79409 q=mem1[25][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79411 q=mem1[25][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79413 q=mem1[25][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79415 q=mem1[26][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79417 q=mem1[26][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79419 q=mem1[26][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79421 q=mem1[26][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79423 q=mem1[26][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79425 q=mem1[26][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79427 q=mem1[26][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79429 q=mem1[26][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79431 q=mem1[27][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79433 q=mem1[27][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79435 q=mem1[27][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79437 q=mem1[27][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79439 q=mem1[27][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79441 q=mem1[27][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79443 q=mem1[27][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79445 q=mem1[27][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79447 q=mem1[28][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79449 q=mem1[28][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79451 q=mem1[28][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79453 q=mem1[28][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79455 q=mem1[28][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79457 q=mem1[28][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79459 q=mem1[28][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79461 q=mem1[28][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79463 q=mem1[2][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79465 q=mem1[2][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79467 q=mem1[2][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79469 q=mem1[2][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79471 q=mem1[2][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79473 q=mem1[2][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79475 q=mem1[2][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79477 q=mem1[2][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79479 q=mem1[30][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79481 q=mem1[30][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79483 q=mem1[30][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79485 q=mem1[30][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79487 q=mem1[30][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79489 q=mem1[30][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79491 q=mem1[30][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79493 q=mem1[30][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79495 q=mem1[31][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79497 q=mem1[31][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79499 q=mem1[31][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79501 q=mem1[31][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79503 q=mem1[31][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79505 q=mem1[31][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79507 q=mem1[31][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79509 q=mem1[31][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79511 q=mem1[32][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79513 q=mem1[32][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79515 q=mem1[32][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79517 q=mem1[32][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79519 q=mem1[32][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79521 q=mem1[32][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79523 q=mem1[32][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79525 q=mem1[32][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79527 q=mem1[33][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79529 q=mem1[33][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79531 q=mem1[33][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79533 q=mem1[33][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79535 q=mem1[33][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79537 q=mem1[33][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79539 q=mem1[33][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79541 q=mem1[33][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79543 q=mem1[34][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79545 q=mem1[34][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79547 q=mem1[34][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79549 q=mem1[34][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79551 q=mem1[34][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79553 q=mem1[34][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79555 q=mem1[34][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79557 q=mem1[34][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79559 q=mem1[35][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79561 q=mem1[35][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79563 q=mem1[35][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79565 q=mem1[35][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79567 q=mem1[35][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79569 q=mem1[35][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79571 q=mem1[35][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79573 q=mem1[35][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79575 q=mem1[36][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79577 q=mem1[36][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79579 q=mem1[36][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79581 q=mem1[36][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79583 q=mem1[36][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79585 q=mem1[36][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79587 q=mem1[36][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79589 q=mem1[36][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79591 q=mem1[37][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79593 q=mem1[37][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79595 q=mem1[37][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79597 q=mem1[37][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79599 q=mem1[37][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79601 q=mem1[37][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79603 q=mem1[37][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79605 q=mem1[37][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79607 q=mem1[38][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79609 q=mem1[38][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79611 q=mem1[38][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79613 q=mem1[38][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79615 q=mem1[38][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79617 q=mem1[38][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79619 q=mem1[38][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79621 q=mem1[38][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79623 q=mem1[3][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79625 q=mem1[3][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79627 q=mem1[3][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79629 q=mem1[3][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79631 q=mem1[3][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79633 q=mem1[3][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79635 q=mem1[3][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79637 q=mem1[3][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79639 q=mem1[40][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79641 q=mem1[40][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79643 q=mem1[40][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79645 q=mem1[40][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79647 q=mem1[40][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79649 q=mem1[40][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79651 q=mem1[40][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79653 q=mem1[40][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79655 q=mem1[41][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79657 q=mem1[41][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79659 q=mem1[41][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79661 q=mem1[41][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79663 q=mem1[41][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79665 q=mem1[41][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79667 q=mem1[41][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79669 q=mem1[41][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79671 q=mem1[42][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79673 q=mem1[42][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79675 q=mem1[42][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79677 q=mem1[42][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79679 q=mem1[42][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79681 q=mem1[42][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79683 q=mem1[42][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79685 q=mem1[42][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79687 q=mem1[43][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79689 q=mem1[43][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79691 q=mem1[43][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79693 q=mem1[43][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79695 q=mem1[43][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79697 q=mem1[43][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79699 q=mem1[43][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79701 q=mem1[43][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79703 q=mem1[44][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79705 q=mem1[44][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79707 q=mem1[44][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79709 q=mem1[44][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79711 q=mem1[44][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79713 q=mem1[44][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79715 q=mem1[44][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79717 q=mem1[44][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79719 q=mem1[45][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79721 q=mem1[45][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79723 q=mem1[45][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79725 q=mem1[45][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79727 q=mem1[45][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79729 q=mem1[45][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79731 q=mem1[45][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79733 q=mem1[45][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79735 q=mem1[46][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79737 q=mem1[46][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79739 q=mem1[46][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79741 q=mem1[46][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79743 q=mem1[46][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79745 q=mem1[46][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79747 q=mem1[46][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79749 q=mem1[46][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79751 q=mem1[47][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79753 q=mem1[47][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79755 q=mem1[47][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79757 q=mem1[47][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79759 q=mem1[47][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79761 q=mem1[47][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79763 q=mem1[47][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79765 q=mem1[47][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79767 q=mem1[48][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79769 q=mem1[48][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79771 q=mem1[48][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79773 q=mem1[48][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79775 q=mem1[48][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79777 q=mem1[48][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79779 q=mem1[48][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79781 q=mem1[48][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79783 q=mem1[4][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79785 q=mem1[4][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79787 q=mem1[4][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79789 q=mem1[4][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79791 q=mem1[4][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79793 q=mem1[4][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79795 q=mem1[4][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79797 q=mem1[4][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79799 q=mem1[50][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79801 q=mem1[50][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79803 q=mem1[50][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79805 q=mem1[50][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79807 q=mem1[50][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79809 q=mem1[50][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79811 q=mem1[50][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79813 q=mem1[50][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79815 q=mem1[51][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79817 q=mem1[51][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79819 q=mem1[51][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79821 q=mem1[51][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79823 q=mem1[51][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79825 q=mem1[51][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79827 q=mem1[51][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79829 q=mem1[51][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79831 q=mem1[52][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79833 q=mem1[52][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79835 q=mem1[52][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79837 q=mem1[52][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79839 q=mem1[52][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79841 q=mem1[52][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79843 q=mem1[52][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79845 q=mem1[52][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79847 q=mem1[53][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79849 q=mem1[53][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79851 q=mem1[53][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79853 q=mem1[53][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79855 q=mem1[53][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79857 q=mem1[53][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79859 q=mem1[53][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79861 q=mem1[53][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79863 q=mem1[54][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79865 q=mem1[54][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79867 q=mem1[54][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79869 q=mem1[54][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79871 q=mem1[54][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79873 q=mem1[54][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79875 q=mem1[54][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79877 q=mem1[54][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79879 q=mem1[55][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79881 q=mem1[55][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79883 q=mem1[55][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79885 q=mem1[55][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79887 q=mem1[55][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79889 q=mem1[55][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79891 q=mem1[55][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79893 q=mem1[55][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79895 q=mem1[56][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79897 q=mem1[56][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79899 q=mem1[56][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79901 q=mem1[56][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79903 q=mem1[56][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79905 q=mem1[56][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79907 q=mem1[56][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79909 q=mem1[56][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79911 q=mem1[57][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79913 q=mem1[57][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79915 q=mem1[57][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79917 q=mem1[57][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79919 q=mem1[57][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79921 q=mem1[57][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79923 q=mem1[57][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79925 q=mem1[57][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79927 q=mem1[58][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79929 q=mem1[58][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79931 q=mem1[58][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79933 q=mem1[58][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79935 q=mem1[58][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79937 q=mem1[58][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79939 q=mem1[58][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79941 q=mem1[58][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79943 q=mem1[5][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79945 q=mem1[5][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79947 q=mem1[5][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79949 q=mem1[5][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79951 q=mem1[5][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79953 q=mem1[5][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79955 q=mem1[5][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79957 q=mem1[5][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79959 q=mem1[60][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79961 q=mem1[60][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79963 q=mem1[60][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79965 q=mem1[60][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79967 q=mem1[60][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79969 q=mem1[60][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79971 q=mem1[60][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79973 q=mem1[60][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79975 q=mem1[61][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79977 q=mem1[61][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79979 q=mem1[61][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79981 q=mem1[61][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79983 q=mem1[61][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79985 q=mem1[61][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79987 q=mem1[61][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79989 q=mem1[61][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79991 q=mem1[62][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79993 q=mem1[62][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79995 q=mem1[62][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79997 q=mem1[62][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$79999 q=mem1[62][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80001 q=mem1[62][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80003 q=mem1[62][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80005 q=mem1[62][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80007 q=mem1[63][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80009 q=mem1[63][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80011 q=mem1[63][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80013 q=mem1[63][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80015 q=mem1[63][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80017 q=mem1[63][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80019 q=mem1[63][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80021 q=mem1[63][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80023 q=mem1[64][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80025 q=mem1[64][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80027 q=mem1[64][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80029 q=mem1[64][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80031 q=mem1[64][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80033 q=mem1[64][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80035 q=mem1[64][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80037 q=mem1[64][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80039 q=mem1[65][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80041 q=mem1[65][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80043 q=mem1[65][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80045 q=mem1[65][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80047 q=mem1[65][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80049 q=mem1[65][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80051 q=mem1[65][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80053 q=mem1[65][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80055 q=mem1[66][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80057 q=mem1[66][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80059 q=mem1[66][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80061 q=mem1[66][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80063 q=mem1[66][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80065 q=mem1[66][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80067 q=mem1[66][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80069 q=mem1[66][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80071 q=mem1[67][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80073 q=mem1[67][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80075 q=mem1[67][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80077 q=mem1[67][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80079 q=mem1[67][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80081 q=mem1[67][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80083 q=mem1[67][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80085 q=mem1[67][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80087 q=mem1[68][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80089 q=mem1[68][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80091 q=mem1[68][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80093 q=mem1[68][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80095 q=mem1[68][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80097 q=mem1[68][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80099 q=mem1[68][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80101 q=mem1[68][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80103 q=mem1[6][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80105 q=mem1[6][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80107 q=mem1[6][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80109 q=mem1[6][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80111 q=mem1[6][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80113 q=mem1[6][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80115 q=mem1[6][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80117 q=mem1[6][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80119 q=mem1[70][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80121 q=mem1[70][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80123 q=mem1[70][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80125 q=mem1[70][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80127 q=mem1[70][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80129 q=mem1[70][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80131 q=mem1[70][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80133 q=mem1[70][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80135 q=mem1[71][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80137 q=mem1[71][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80139 q=mem1[71][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80141 q=mem1[71][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80143 q=mem1[71][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80145 q=mem1[71][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80147 q=mem1[71][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80149 q=mem1[71][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80151 q=mem1[72][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80153 q=mem1[72][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80155 q=mem1[72][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80157 q=mem1[72][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80159 q=mem1[72][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80161 q=mem1[72][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80163 q=mem1[72][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80165 q=mem1[72][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80167 q=mem1[73][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80169 q=mem1[73][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80171 q=mem1[73][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80173 q=mem1[73][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80175 q=mem1[73][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80177 q=mem1[73][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80179 q=mem1[73][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80181 q=mem1[73][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80183 q=mem1[74][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80185 q=mem1[74][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80187 q=mem1[74][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80189 q=mem1[74][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80191 q=mem1[74][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80193 q=mem1[74][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80195 q=mem1[74][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80197 q=mem1[74][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80199 q=mem1[75][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80201 q=mem1[75][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80203 q=mem1[75][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80205 q=mem1[75][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80207 q=mem1[75][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80209 q=mem1[75][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80211 q=mem1[75][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80213 q=mem1[75][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80215 q=mem1[76][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80217 q=mem1[76][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80219 q=mem1[76][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80221 q=mem1[76][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80223 q=mem1[76][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80225 q=mem1[76][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80227 q=mem1[76][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80229 q=mem1[76][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80231 q=mem1[77][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80233 q=mem1[77][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80235 q=mem1[77][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80237 q=mem1[77][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80239 q=mem1[77][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80241 q=mem1[77][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80243 q=mem1[77][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80245 q=mem1[77][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80247 q=mem1[78][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80249 q=mem1[78][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80251 q=mem1[78][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80253 q=mem1[78][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80255 q=mem1[78][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80257 q=mem1[78][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80259 q=mem1[78][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80261 q=mem1[78][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80263 q=mem1[7][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80265 q=mem1[7][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80267 q=mem1[7][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80269 q=mem1[7][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80271 q=mem1[7][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80273 q=mem1[7][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80275 q=mem1[7][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80277 q=mem1[7][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80279 q=mem1[80][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80281 q=mem1[80][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80283 q=mem1[80][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80285 q=mem1[80][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80287 q=mem1[80][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80289 q=mem1[80][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80291 q=mem1[80][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80293 q=mem1[80][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80295 q=mem1[81][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80297 q=mem1[81][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80299 q=mem1[81][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80301 q=mem1[81][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80303 q=mem1[81][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80305 q=mem1[81][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80307 q=mem1[81][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80309 q=mem1[81][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80311 q=mem1[82][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80313 q=mem1[82][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80315 q=mem1[82][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80317 q=mem1[82][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80319 q=mem1[82][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80321 q=mem1[82][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80323 q=mem1[82][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80325 q=mem1[82][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80327 q=mem1[83][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80329 q=mem1[83][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80331 q=mem1[83][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80333 q=mem1[83][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80335 q=mem1[83][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80337 q=mem1[83][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80339 q=mem1[83][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80341 q=mem1[83][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80343 q=mem1[84][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80345 q=mem1[84][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80347 q=mem1[84][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80349 q=mem1[84][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80351 q=mem1[84][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80353 q=mem1[84][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80355 q=mem1[84][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80357 q=mem1[84][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80359 q=mem1[85][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80361 q=mem1[85][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80363 q=mem1[85][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80365 q=mem1[85][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80367 q=mem1[85][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80369 q=mem1[85][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80371 q=mem1[85][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80373 q=mem1[85][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80375 q=mem1[86][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80377 q=mem1[86][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80379 q=mem1[86][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80381 q=mem1[86][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80383 q=mem1[86][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80385 q=mem1[86][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80387 q=mem1[86][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80389 q=mem1[86][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80391 q=mem1[87][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80393 q=mem1[87][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80395 q=mem1[87][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80397 q=mem1[87][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80399 q=mem1[87][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80401 q=mem1[87][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80403 q=mem1[87][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80405 q=mem1[87][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80407 q=mem1[88][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80409 q=mem1[88][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80411 q=mem1[88][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80413 q=mem1[88][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80415 q=mem1[88][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80417 q=mem1[88][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80419 q=mem1[88][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80421 q=mem1[88][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80423 q=mem1[8][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80425 q=mem1[8][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80427 q=mem1[8][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80429 q=mem1[8][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80431 q=mem1[8][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80433 q=mem1[8][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80435 q=mem1[8][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80437 q=mem1[8][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80439 q=mem1[90][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80441 q=mem1[90][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80443 q=mem1[90][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80445 q=mem1[90][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80447 q=mem1[90][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80449 q=mem1[90][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80451 q=mem1[90][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80453 q=mem1[90][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80455 q=mem1[91][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80457 q=mem1[91][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80459 q=mem1[91][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80461 q=mem1[91][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80463 q=mem1[91][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80465 q=mem1[91][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80467 q=mem1[91][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80469 q=mem1[91][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80471 q=mem1[92][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80473 q=mem1[92][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80475 q=mem1[92][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80477 q=mem1[92][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80479 q=mem1[92][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80481 q=mem1[92][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80483 q=mem1[92][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80485 q=mem1[92][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80487 q=mem1[93][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80489 q=mem1[93][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80491 q=mem1[93][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80493 q=mem1[93][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80495 q=mem1[93][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80497 q=mem1[93][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80499 q=mem1[93][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80501 q=mem1[93][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80503 q=mem1[94][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80505 q=mem1[94][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80507 q=mem1[94][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80509 q=mem1[94][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80511 q=mem1[94][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80513 q=mem1[94][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80515 q=mem1[94][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80517 q=mem1[94][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80519 q=mem1[95][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80521 q=mem1[95][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80523 q=mem1[95][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80525 q=mem1[95][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80527 q=mem1[95][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80529 q=mem1[95][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80531 q=mem1[95][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80533 q=mem1[95][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80535 q=mem1[96][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80537 q=mem1[96][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80539 q=mem1[96][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80541 q=mem1[96][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80543 q=mem1[96][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80545 q=mem1[96][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80547 q=mem1[96][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80549 q=mem1[96][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80551 q=mem1[97][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80553 q=mem1[97][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80555 q=mem1[97][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80557 q=mem1[97][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80559 q=mem1[97][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80561 q=mem1[97][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80563 q=mem1[97][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80565 q=mem1[97][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80567 q=mem1[98][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80569 q=mem1[98][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80571 q=mem1[98][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80573 q=mem1[98][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80575 q=mem1[98][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80577 q=mem1[98][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80579 q=mem1[98][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80581 q=mem1[98][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80583 q=mem1[0][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80585 q=mem1[0][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80587 q=mem1[0][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80589 q=mem1[0][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80591 q=mem1[0][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80593 q=mem1[0][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80595 q=mem1[0][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80597 q=mem1[0][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80599 q=mem1[100][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80601 q=mem1[100][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80603 q=mem1[100][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80605 q=mem1[100][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80607 q=mem1[100][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80609 q=mem1[100][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80611 q=mem1[100][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80613 q=mem1[100][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80615 q=mem1[101][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80617 q=mem1[101][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80619 q=mem1[101][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80621 q=mem1[101][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80623 q=mem1[101][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80625 q=mem1[101][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80627 q=mem1[101][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80629 q=mem1[101][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80631 q=mem1[102][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80633 q=mem1[102][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80635 q=mem1[102][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80637 q=mem1[102][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80639 q=mem1[102][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80641 q=mem1[102][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80643 q=mem1[102][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80645 q=mem1[102][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80647 q=mem1[103][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80649 q=mem1[103][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80651 q=mem1[103][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80653 q=mem1[103][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80655 q=mem1[103][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80657 q=mem1[103][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80659 q=mem1[103][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80661 q=mem1[103][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80663 q=mem1[104][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80665 q=mem1[104][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80667 q=mem1[104][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80669 q=mem1[104][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80671 q=mem1[104][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80673 q=mem1[104][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80675 q=mem1[104][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80677 q=mem1[104][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80679 q=mem1[105][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80681 q=mem1[105][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80683 q=mem1[105][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80685 q=mem1[105][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80687 q=mem1[105][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80689 q=mem1[105][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80691 q=mem1[105][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80693 q=mem1[105][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80695 q=mem1[106][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80697 q=mem1[106][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80699 q=mem1[106][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80701 q=mem1[106][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80703 q=mem1[106][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80705 q=mem1[106][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80707 q=mem1[106][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80709 q=mem1[106][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80711 q=mem1[107][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80713 q=mem1[107][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80715 q=mem1[107][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80717 q=mem1[107][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80719 q=mem1[107][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80721 q=mem1[107][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80723 q=mem1[107][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80725 q=mem1[107][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80727 q=mem1[108][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80729 q=mem1[108][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80731 q=mem1[108][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80733 q=mem1[108][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80735 q=mem1[108][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80737 q=mem1[108][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80739 q=mem1[108][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80741 q=mem1[108][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80743 q=mem1[10][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80745 q=mem1[10][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80747 q=mem1[10][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80749 q=mem1[10][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80751 q=mem1[10][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80753 q=mem1[10][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80755 q=mem1[10][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80757 q=mem1[10][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80759 q=mem1[110][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80761 q=mem1[110][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80763 q=mem1[110][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80765 q=mem1[110][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80767 q=mem1[110][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80769 q=mem1[110][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80771 q=mem1[110][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80773 q=mem1[110][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80775 q=mem1[111][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80777 q=mem1[111][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80779 q=mem1[111][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80781 q=mem1[111][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80783 q=mem1[111][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80785 q=mem1[111][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80787 q=mem1[111][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80789 q=mem1[111][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80791 q=mem1[112][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80793 q=mem1[112][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80795 q=mem1[112][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80797 q=mem1[112][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80799 q=mem1[112][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80801 q=mem1[112][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80803 q=mem1[112][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80805 q=mem1[112][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80807 q=mem1[113][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80809 q=mem1[113][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80811 q=mem1[113][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80813 q=mem1[113][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80815 q=mem1[113][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80817 q=mem1[113][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80819 q=mem1[113][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80821 q=mem1[113][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80823 q=mem1[114][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80825 q=mem1[114][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80827 q=mem1[114][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80829 q=mem1[114][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80831 q=mem1[114][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80833 q=mem1[114][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80835 q=mem1[114][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80837 q=mem1[114][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80839 q=mem1[115][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80841 q=mem1[115][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80843 q=mem1[115][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80845 q=mem1[115][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80847 q=mem1[115][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80849 q=mem1[115][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80851 q=mem1[115][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80853 q=mem1[115][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80855 q=mem1[116][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80857 q=mem1[116][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80859 q=mem1[116][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80861 q=mem1[116][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80863 q=mem1[116][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80865 q=mem1[116][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80867 q=mem1[116][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80869 q=mem1[116][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80871 q=mem1[117][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80873 q=mem1[117][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80875 q=mem1[117][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80877 q=mem1[117][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80879 q=mem1[117][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80881 q=mem1[117][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80883 q=mem1[117][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80885 q=mem1[117][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80887 q=mem1[118][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80889 q=mem1[118][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80891 q=mem1[118][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80893 q=mem1[118][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80895 q=mem1[118][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80897 q=mem1[118][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80899 q=mem1[118][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80901 q=mem1[118][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80903 q=mem1[11][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80905 q=mem1[11][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80907 q=mem1[11][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80909 q=mem1[11][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80911 q=mem1[11][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80913 q=mem1[11][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80915 q=mem1[11][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80917 q=mem1[11][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80919 q=mem1[120][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80921 q=mem1[120][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80923 q=mem1[120][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80925 q=mem1[120][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80927 q=mem1[120][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80929 q=mem1[120][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80931 q=mem1[120][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80933 q=mem1[120][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80935 q=mem1[121][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80937 q=mem1[121][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80939 q=mem1[121][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80941 q=mem1[121][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80943 q=mem1[121][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80945 q=mem1[121][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80947 q=mem1[121][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80949 q=mem1[121][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80951 q=mem1[122][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80953 q=mem1[122][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80955 q=mem1[122][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80957 q=mem1[122][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80959 q=mem1[122][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80961 q=mem1[122][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80963 q=mem1[122][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80965 q=mem1[122][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80967 q=mem1[123][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80969 q=mem1[123][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80971 q=mem1[123][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80973 q=mem1[123][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80975 q=mem1[123][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80977 q=mem1[123][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80979 q=mem1[123][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80981 q=mem1[123][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80983 q=mem1[124][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80985 q=mem1[124][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80987 q=mem1[124][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80989 q=mem1[124][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80991 q=mem1[124][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80993 q=mem1[124][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80995 q=mem1[124][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80997 q=mem1[124][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$80999 q=mem1[125][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81001 q=mem1[125][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81003 q=mem1[125][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81005 q=mem1[125][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81007 q=mem1[125][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81009 q=mem1[125][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81011 q=mem1[125][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81013 q=mem1[125][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81015 q=mem1[126][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81017 q=mem1[126][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81019 q=mem1[126][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81021 q=mem1[126][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81023 q=mem1[126][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81025 q=mem1[126][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81027 q=mem1[126][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81029 q=mem1[126][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81031 q=mem1[127][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81033 q=mem1[127][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81035 q=mem1[127][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81037 q=mem1[127][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81039 q=mem1[127][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81041 q=mem1[127][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81043 q=mem1[127][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81045 q=mem1[127][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81047 q=mem1[128][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81049 q=mem1[128][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81051 q=mem1[128][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81053 q=mem1[128][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81055 q=mem1[128][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81057 q=mem1[128][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81059 q=mem1[128][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81061 q=mem1[128][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81063 q=mem1[12][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81065 q=mem1[12][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81067 q=mem1[12][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81069 q=mem1[12][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81071 q=mem1[12][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81073 q=mem1[12][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81075 q=mem1[12][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81077 q=mem1[12][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81079 q=mem1[130][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81081 q=mem1[130][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81083 q=mem1[130][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81085 q=mem1[130][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81087 q=mem1[130][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81089 q=mem1[130][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81091 q=mem1[130][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81093 q=mem1[130][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81095 q=mem1[131][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81097 q=mem1[131][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81099 q=mem1[131][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81101 q=mem1[131][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81103 q=mem1[131][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81105 q=mem1[131][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81107 q=mem1[131][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81109 q=mem1[131][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81111 q=mem1[132][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81113 q=mem1[132][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81115 q=mem1[132][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81117 q=mem1[132][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81119 q=mem1[132][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81121 q=mem1[132][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81123 q=mem1[132][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81125 q=mem1[132][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81127 q=mem1[133][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81129 q=mem1[133][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81131 q=mem1[133][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81133 q=mem1[133][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81135 q=mem1[133][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81137 q=mem1[133][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81139 q=mem1[133][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81141 q=mem1[133][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81143 q=mem1[134][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81145 q=mem1[134][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81147 q=mem1[134][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81149 q=mem1[134][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81151 q=mem1[134][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81153 q=mem1[134][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81155 q=mem1[134][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81157 q=mem1[134][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81159 q=mem1[135][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81161 q=mem1[135][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81163 q=mem1[135][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81165 q=mem1[135][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81167 q=mem1[135][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81169 q=mem1[135][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81171 q=mem1[135][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81173 q=mem1[135][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81175 q=mem1[136][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81177 q=mem1[136][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81179 q=mem1[136][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81181 q=mem1[136][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81183 q=mem1[136][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81185 q=mem1[136][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81187 q=mem1[136][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81189 q=mem1[136][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81191 q=mem1[137][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81193 q=mem1[137][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81195 q=mem1[137][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81197 q=mem1[137][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81199 q=mem1[137][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81201 q=mem1[137][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81203 q=mem1[137][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81205 q=mem1[137][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81207 q=mem1[138][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81209 q=mem1[138][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81211 q=mem1[138][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81213 q=mem1[138][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81215 q=mem1[138][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81217 q=mem1[138][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81219 q=mem1[138][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81221 q=mem1[138][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81223 q=mem1[13][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81225 q=mem1[13][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81227 q=mem1[13][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81229 q=mem1[13][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81231 q=mem1[13][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81233 q=mem1[13][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81235 q=mem1[13][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81237 q=mem1[13][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81239 q=mem1[140][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81241 q=mem1[140][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81243 q=mem1[140][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81245 q=mem1[140][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81247 q=mem1[140][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81249 q=mem1[140][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81251 q=mem1[140][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81253 q=mem1[140][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81255 q=mem1[141][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81257 q=mem1[141][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81259 q=mem1[141][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81261 q=mem1[141][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81263 q=mem1[141][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81265 q=mem1[141][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81267 q=mem1[141][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81269 q=mem1[141][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81271 q=mem1[142][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81273 q=mem1[142][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81275 q=mem1[142][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81277 q=mem1[142][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81279 q=mem1[142][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81281 q=mem1[142][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81283 q=mem1[142][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81285 q=mem1[142][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81287 q=mem1[143][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81289 q=mem1[143][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81291 q=mem1[143][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81293 q=mem1[143][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81295 q=mem1[143][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81297 q=mem1[143][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81299 q=mem1[143][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81301 q=mem1[143][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81303 q=mem1[144][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81305 q=mem1[144][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81307 q=mem1[144][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81309 q=mem1[144][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81311 q=mem1[144][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81313 q=mem1[144][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81315 q=mem1[144][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81317 q=mem1[144][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81319 q=mem1[145][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81321 q=mem1[145][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81323 q=mem1[145][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81325 q=mem1[145][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81327 q=mem1[145][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81329 q=mem1[145][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81331 q=mem1[145][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81333 q=mem1[145][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81335 q=mem1[146][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81337 q=mem1[146][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81339 q=mem1[146][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81341 q=mem1[146][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81343 q=mem1[146][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81345 q=mem1[146][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81347 q=mem1[146][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81349 q=mem1[146][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81351 q=mem1[147][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81353 q=mem1[147][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81355 q=mem1[147][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81357 q=mem1[147][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81359 q=mem1[147][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81361 q=mem1[147][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81363 q=mem1[147][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81365 q=mem1[147][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81367 q=mem1[148][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81369 q=mem1[148][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81371 q=mem1[148][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81373 q=mem1[148][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81375 q=mem1[148][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81377 q=mem1[148][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81379 q=mem1[148][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81381 q=mem1[148][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81383 q=mem1[14][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81385 q=mem1[14][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81387 q=mem1[14][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81389 q=mem1[14][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81391 q=mem1[14][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81393 q=mem1[14][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81395 q=mem1[14][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81397 q=mem1[14][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81399 q=mem1[150][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81401 q=mem1[150][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81403 q=mem1[150][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81405 q=mem1[150][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81407 q=mem1[150][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81409 q=mem1[150][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81411 q=mem1[150][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81413 q=mem1[150][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81415 q=mem1[151][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81417 q=mem1[151][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81419 q=mem1[151][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81421 q=mem1[151][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81423 q=mem1[151][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81425 q=mem1[151][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81427 q=mem1[151][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81429 q=mem1[151][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81431 q=mem1[152][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81433 q=mem1[152][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81435 q=mem1[152][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81437 q=mem1[152][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81439 q=mem1[152][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81441 q=mem1[152][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81443 q=mem1[152][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81445 q=mem1[152][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81447 q=mem1[153][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81449 q=mem1[153][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81451 q=mem1[153][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81453 q=mem1[153][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81455 q=mem1[153][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81457 q=mem1[153][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81459 q=mem1[153][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81461 q=mem1[153][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81463 q=mem1[154][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81465 q=mem1[154][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81467 q=mem1[154][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81469 q=mem1[154][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81471 q=mem1[154][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81473 q=mem1[154][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81475 q=mem1[154][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81477 q=mem1[154][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81479 q=mem1[155][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81481 q=mem1[155][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81483 q=mem1[155][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81485 q=mem1[155][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81487 q=mem1[155][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81489 q=mem1[155][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81491 q=mem1[155][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81493 q=mem1[155][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81495 q=mem1[156][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81497 q=mem1[156][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81499 q=mem1[156][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81501 q=mem1[156][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81503 q=mem1[156][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81505 q=mem1[156][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81507 q=mem1[156][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81509 q=mem1[156][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81511 q=mem1[157][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81513 q=mem1[157][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81515 q=mem1[157][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81517 q=mem1[157][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81519 q=mem1[157][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81521 q=mem1[157][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81523 q=mem1[157][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81525 q=mem1[157][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81527 q=mem1[158][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81529 q=mem1[158][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81531 q=mem1[158][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81533 q=mem1[158][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81535 q=mem1[158][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81537 q=mem1[158][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81539 q=mem1[158][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81541 q=mem1[158][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81543 q=mem1[15][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81545 q=mem1[15][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81547 q=mem1[15][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81549 q=mem1[15][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81551 q=mem1[15][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81553 q=mem1[15][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81555 q=mem1[15][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81557 q=mem1[15][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81559 q=mem1[160][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81561 q=mem1[160][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81563 q=mem1[160][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81565 q=mem1[160][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81567 q=mem1[160][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81569 q=mem1[160][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81571 q=mem1[160][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81573 q=mem1[160][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81575 q=mem1[161][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81577 q=mem1[161][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81579 q=mem1[161][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81581 q=mem1[161][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81583 q=mem1[161][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81585 q=mem1[161][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81587 q=mem1[161][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81589 q=mem1[161][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81591 q=mem1[162][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81593 q=mem1[162][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81595 q=mem1[162][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81597 q=mem1[162][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81599 q=mem1[162][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81601 q=mem1[162][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81603 q=mem1[162][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81605 q=mem1[162][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81607 q=mem1[163][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81609 q=mem1[163][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81611 q=mem1[163][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81613 q=mem1[163][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81615 q=mem1[163][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81617 q=mem1[163][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81619 q=mem1[163][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81621 q=mem1[163][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81623 q=mem1[164][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81625 q=mem1[164][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81627 q=mem1[164][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81629 q=mem1[164][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81631 q=mem1[164][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81633 q=mem1[164][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81635 q=mem1[164][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81637 q=mem1[164][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81639 q=mem1[165][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81641 q=mem1[165][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81643 q=mem1[165][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81645 q=mem1[165][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81647 q=mem1[165][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81649 q=mem1[165][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81651 q=mem1[165][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81653 q=mem1[165][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81655 q=mem1[166][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81657 q=mem1[166][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81659 q=mem1[166][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81661 q=mem1[166][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81663 q=mem1[166][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81665 q=mem1[166][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81667 q=mem1[166][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81669 q=mem1[166][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81671 q=mem1[167][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81673 q=mem1[167][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81675 q=mem1[167][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81677 q=mem1[167][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81679 q=mem1[167][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81681 q=mem1[167][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81683 q=mem1[167][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81685 q=mem1[167][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81687 q=mem1[168][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81689 q=mem1[168][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81691 q=mem1[168][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81693 q=mem1[168][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81695 q=mem1[168][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81697 q=mem1[168][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81699 q=mem1[168][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81701 q=mem1[168][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81703 q=mem1[16][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81705 q=mem1[16][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81707 q=mem1[16][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81709 q=mem1[16][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81711 q=mem1[16][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81713 q=mem1[16][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81715 q=mem1[16][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81717 q=mem1[16][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81719 q=mem1[170][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81721 q=mem1[170][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81723 q=mem1[170][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81725 q=mem1[170][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81727 q=mem1[170][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81729 q=mem1[170][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81731 q=mem1[170][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81733 q=mem1[170][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81735 q=mem1[171][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81737 q=mem1[171][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81739 q=mem1[171][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81741 q=mem1[171][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81743 q=mem1[171][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81745 q=mem1[171][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81747 q=mem1[171][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81749 q=mem1[171][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81751 q=mem1[172][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81753 q=mem1[172][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81755 q=mem1[172][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81757 q=mem1[172][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81759 q=mem1[172][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81761 q=mem1[172][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81763 q=mem1[172][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81765 q=mem1[172][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81767 q=mem1[173][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81769 q=mem1[173][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81771 q=mem1[173][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81773 q=mem1[173][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81775 q=mem1[173][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81777 q=mem1[173][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81779 q=mem1[173][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81781 q=mem1[173][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81783 q=mem1[174][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81785 q=mem1[174][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81787 q=mem1[174][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81789 q=mem1[174][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81791 q=mem1[174][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81793 q=mem1[174][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81795 q=mem1[174][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81797 q=mem1[174][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81799 q=mem1[175][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81801 q=mem1[175][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81803 q=mem1[175][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81805 q=mem1[175][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81807 q=mem1[175][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81809 q=mem1[175][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81811 q=mem1[175][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81813 q=mem1[175][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81815 q=mem1[176][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81817 q=mem1[176][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81819 q=mem1[176][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81821 q=mem1[176][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81823 q=mem1[176][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81825 q=mem1[176][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81827 q=mem1[176][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81829 q=mem1[176][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81831 q=mem1[177][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81833 q=mem1[177][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81835 q=mem1[177][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81837 q=mem1[177][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81839 q=mem1[177][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81841 q=mem1[177][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81843 q=mem1[177][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81845 q=mem1[177][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81847 q=mem1[178][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81849 q=mem1[178][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81851 q=mem1[178][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81853 q=mem1[178][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81855 q=mem1[178][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81857 q=mem1[178][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81859 q=mem1[178][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81861 q=mem1[178][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81863 q=mem1[17][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81865 q=mem1[17][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81867 q=mem1[17][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81869 q=mem1[17][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81871 q=mem1[17][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81873 q=mem1[17][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81875 q=mem1[17][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81877 q=mem1[17][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81879 q=mem1[180][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81881 q=mem1[180][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81883 q=mem1[180][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81885 q=mem1[180][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81887 q=mem1[180][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81889 q=mem1[180][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81891 q=mem1[180][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81893 q=mem1[180][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81895 q=mem1[181][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81897 q=mem1[181][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81899 q=mem1[181][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81901 q=mem1[181][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81903 q=mem1[181][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81905 q=mem1[181][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81907 q=mem1[181][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81909 q=mem1[181][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81911 q=mem1[182][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81913 q=mem1[182][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81915 q=mem1[182][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81917 q=mem1[182][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81919 q=mem1[182][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81921 q=mem1[182][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81923 q=mem1[182][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81925 q=mem1[182][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81927 q=mem1[183][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81929 q=mem1[183][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81931 q=mem1[183][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81933 q=mem1[183][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81935 q=mem1[183][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81937 q=mem1[183][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81939 q=mem1[183][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81941 q=mem1[183][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81943 q=mem1[184][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81945 q=mem1[184][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81947 q=mem1[184][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81949 q=mem1[184][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81951 q=mem1[184][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81953 q=mem1[184][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81955 q=mem1[184][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81957 q=mem1[184][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81959 q=mem1[185][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81961 q=mem1[185][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81963 q=mem1[185][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81965 q=mem1[185][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81967 q=mem1[185][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81969 q=mem1[185][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81971 q=mem1[185][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81973 q=mem1[185][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81975 q=mem1[186][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81977 q=mem1[186][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81979 q=mem1[186][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81981 q=mem1[186][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81983 q=mem1[186][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81985 q=mem1[186][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81987 q=mem1[186][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81989 q=mem1[186][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81991 q=mem1[187][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81993 q=mem1[187][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81995 q=mem1[187][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81997 q=mem1[187][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$81999 q=mem1[187][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82001 q=mem1[187][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82003 q=mem1[187][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82005 q=mem1[187][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82007 q=mem1[188][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82009 q=mem1[188][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82011 q=mem1[188][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82013 q=mem1[188][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82015 q=mem1[188][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82017 q=mem1[188][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82019 q=mem1[188][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82021 q=mem1[188][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82023 q=mem1[18][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82025 q=mem1[18][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82027 q=mem1[18][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82029 q=mem1[18][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82031 q=mem1[18][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82033 q=mem1[18][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82035 q=mem1[18][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82037 q=mem1[18][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82039 q=mem1[190][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82041 q=mem1[190][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82043 q=mem1[190][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82045 q=mem1[190][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82047 q=mem1[190][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82049 q=mem1[190][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82051 q=mem1[190][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82053 q=mem1[190][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82055 q=mem1[191][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82057 q=mem1[191][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82059 q=mem1[191][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82061 q=mem1[191][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82063 q=mem1[191][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82065 q=mem1[191][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82067 q=mem1[191][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82069 q=mem1[191][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82071 q=mem1[192][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82073 q=mem1[192][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82075 q=mem1[192][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82077 q=mem1[192][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82079 q=mem1[192][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82081 q=mem1[192][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82083 q=mem1[192][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82085 q=mem1[192][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82087 q=mem1[193][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82089 q=mem1[193][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82091 q=mem1[193][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82093 q=mem1[193][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82095 q=mem1[193][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82097 q=mem1[193][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82099 q=mem1[193][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82101 q=mem1[193][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82103 q=mem1[194][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82105 q=mem1[194][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82107 q=mem1[194][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82109 q=mem1[194][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82111 q=mem1[194][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82113 q=mem1[194][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82115 q=mem1[194][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82117 q=mem1[194][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82119 q=mem1[195][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82121 q=mem1[195][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82123 q=mem1[195][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82125 q=mem1[195][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82127 q=mem1[195][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82129 q=mem1[195][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82131 q=mem1[195][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82133 q=mem1[195][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82135 q=mem1[196][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82137 q=mem1[196][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82139 q=mem1[196][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82141 q=mem1[196][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82143 q=mem1[196][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82145 q=mem1[196][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82147 q=mem1[196][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82149 q=mem1[196][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82151 q=mem1[197][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82153 q=mem1[197][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82155 q=mem1[197][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82157 q=mem1[197][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82159 q=mem1[197][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82161 q=mem1[197][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82163 q=mem1[197][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82165 q=mem1[197][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82167 q=mem1[198][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82169 q=mem1[198][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82171 q=mem1[198][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82173 q=mem1[198][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82175 q=mem1[198][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82177 q=mem1[198][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82179 q=mem1[198][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82181 q=mem1[198][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82183 q=mem1[1][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82185 q=mem1[1][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82187 q=mem1[1][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82189 q=mem1[1][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82191 q=mem1[1][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82193 q=mem1[1][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82195 q=mem1[1][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82197 q=mem1[1][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82199 q=mem1[200][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82201 q=mem1[200][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82203 q=mem1[200][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82205 q=mem1[200][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82207 q=mem1[200][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82209 q=mem1[200][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82211 q=mem1[200][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82213 q=mem1[200][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82215 q=mem1[201][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82217 q=mem1[201][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82219 q=mem1[201][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82221 q=mem1[201][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82223 q=mem1[201][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82225 q=mem1[201][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82227 q=mem1[201][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82229 q=mem1[201][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82231 q=mem1[202][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82233 q=mem1[202][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82235 q=mem1[202][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82237 q=mem1[202][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82239 q=mem1[202][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82241 q=mem1[202][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82243 q=mem1[202][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82245 q=mem1[202][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82247 q=mem1[203][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82249 q=mem1[203][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82251 q=mem1[203][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82253 q=mem1[203][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82255 q=mem1[203][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82257 q=mem1[203][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82259 q=mem1[203][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82261 q=mem1[203][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82263 q=mem1[204][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82265 q=mem1[204][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82267 q=mem1[204][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82269 q=mem1[204][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82271 q=mem1[204][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82273 q=mem1[204][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82275 q=mem1[204][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82277 q=mem1[204][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82279 q=mem1[205][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82281 q=mem1[205][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82283 q=mem1[205][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82285 q=mem1[205][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82287 q=mem1[205][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82289 q=mem1[205][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82291 q=mem1[205][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82293 q=mem1[205][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82295 q=mem1[206][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82297 q=mem1[206][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82299 q=mem1[206][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82301 q=mem1[206][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82303 q=mem1[206][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82305 q=mem1[206][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82307 q=mem1[206][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82309 q=mem1[206][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82311 q=mem1[207][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82313 q=mem1[207][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82315 q=mem1[207][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82317 q=mem1[207][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82319 q=mem1[207][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82321 q=mem1[207][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82323 q=mem1[207][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82325 q=mem1[207][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82327 q=mem1[208][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82329 q=mem1[208][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82331 q=mem1[208][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82333 q=mem1[208][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82335 q=mem1[208][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82337 q=mem1[208][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82339 q=mem1[208][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82341 q=mem1[208][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82343 q=mem1[20][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82345 q=mem1[20][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82347 q=mem1[20][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82349 q=mem1[20][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82351 q=mem1[20][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82353 q=mem1[20][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82355 q=mem1[20][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82357 q=mem1[20][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82359 q=mem1[210][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82361 q=mem1[210][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82363 q=mem1[210][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82365 q=mem1[210][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82367 q=mem1[210][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82369 q=mem1[210][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82371 q=mem1[210][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82373 q=mem1[210][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82375 q=mem1[211][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82377 q=mem1[211][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82379 q=mem1[211][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82381 q=mem1[211][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82383 q=mem1[211][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82385 q=mem1[211][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82387 q=mem1[211][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82389 q=mem1[211][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82391 q=mem1[212][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82393 q=mem1[212][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82395 q=mem1[212][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82397 q=mem1[212][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82399 q=mem1[212][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82401 q=mem1[212][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82403 q=mem1[212][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82405 q=mem1[212][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82407 q=mem1[213][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82409 q=mem1[213][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82411 q=mem1[213][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82413 q=mem1[213][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82415 q=mem1[213][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82417 q=mem1[213][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82419 q=mem1[213][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82421 q=mem1[213][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82423 q=mem1[214][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82425 q=mem1[214][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82427 q=mem1[214][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82429 q=mem1[214][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82431 q=mem1[214][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82433 q=mem1[214][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82435 q=mem1[214][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82437 q=mem1[214][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82439 q=mem1[215][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82441 q=mem1[215][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82443 q=mem1[215][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82445 q=mem1[215][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82447 q=mem1[215][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82449 q=mem1[215][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82451 q=mem1[215][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82453 q=mem1[215][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82455 q=mem1[216][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82457 q=mem1[216][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82459 q=mem1[216][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82461 q=mem1[216][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82463 q=mem1[216][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82465 q=mem1[216][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82467 q=mem1[216][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82469 q=mem1[216][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82471 q=mem1[217][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82473 q=mem1[217][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82475 q=mem1[217][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82477 q=mem1[217][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82479 q=mem1[217][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82481 q=mem1[217][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82483 q=mem1[217][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82485 q=mem1[217][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82487 q=mem1[218][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82489 q=mem1[218][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82491 q=mem1[218][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82493 q=mem1[218][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82495 q=mem1[218][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82497 q=mem1[218][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82499 q=mem1[218][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82501 q=mem1[218][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82503 q=mem1[21][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82505 q=mem1[21][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82507 q=mem1[21][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82509 q=mem1[21][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82511 q=mem1[21][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82513 q=mem1[21][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82515 q=mem1[21][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82517 q=mem1[21][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82519 q=mem1[220][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82521 q=mem1[220][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82523 q=mem1[220][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82525 q=mem1[220][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82527 q=mem1[220][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82529 q=mem1[220][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82531 q=mem1[220][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82533 q=mem1[220][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82535 q=mem1[221][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82537 q=mem1[221][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82539 q=mem1[221][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82541 q=mem1[221][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82543 q=mem1[221][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82545 q=mem1[221][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82547 q=mem1[221][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82549 q=mem1[221][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82551 q=mem1[222][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82553 q=mem1[222][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82555 q=mem1[222][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82557 q=mem1[222][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82559 q=mem1[222][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82561 q=mem1[222][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82563 q=mem1[222][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82565 q=mem1[222][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82567 q=mem1[223][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82569 q=mem1[223][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82571 q=mem1[223][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82573 q=mem1[223][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82575 q=mem1[223][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82577 q=mem1[223][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82579 q=mem1[223][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82581 q=mem1[223][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82583 q=mem1[224][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82585 q=mem1[224][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82587 q=mem1[224][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82589 q=mem1[224][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82591 q=mem1[224][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82593 q=mem1[224][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82595 q=mem1[224][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82597 q=mem1[224][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82599 q=mem1[225][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82601 q=mem1[225][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82603 q=mem1[225][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82605 q=mem1[225][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82607 q=mem1[225][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82609 q=mem1[225][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82611 q=mem1[225][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82613 q=mem1[225][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82615 q=mem1[226][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82617 q=mem1[226][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82619 q=mem1[226][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82621 q=mem1[226][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82623 q=mem1[226][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82625 q=mem1[226][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82627 q=mem1[226][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82629 q=mem1[226][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82631 q=mem1[227][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82633 q=mem1[227][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82635 q=mem1[227][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82637 q=mem1[227][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82639 q=mem1[227][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82641 q=mem1[227][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82643 q=mem1[227][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82645 q=mem1[227][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82647 q=mem1[228][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82649 q=mem1[228][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82651 q=mem1[228][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82653 q=mem1[228][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82655 q=mem1[228][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82657 q=mem1[228][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82659 q=mem1[228][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82661 q=mem1[228][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82663 q=mem1[22][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82665 q=mem1[22][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82667 q=mem1[22][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82669 q=mem1[22][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82671 q=mem1[22][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82673 q=mem1[22][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82675 q=mem1[22][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82677 q=mem1[22][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82679 q=mem1[230][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82681 q=mem1[230][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82683 q=mem1[230][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82685 q=mem1[230][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82687 q=mem1[230][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82689 q=mem1[230][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82691 q=mem1[230][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82693 q=mem1[230][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82695 q=mem1[231][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82697 q=mem1[231][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82699 q=mem1[231][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82701 q=mem1[231][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82703 q=mem1[231][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82705 q=mem1[231][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82707 q=mem1[231][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82709 q=mem1[231][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82711 q=mem1[232][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82713 q=mem1[232][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82715 q=mem1[232][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82717 q=mem1[232][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82719 q=mem1[232][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82721 q=mem1[232][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82723 q=mem1[232][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82725 q=mem1[232][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82727 q=mem1[233][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82729 q=mem1[233][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82731 q=mem1[233][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82733 q=mem1[233][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82735 q=mem1[233][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82737 q=mem1[233][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82739 q=mem1[233][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82741 q=mem1[233][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82743 q=mem1[234][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82745 q=mem1[234][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82747 q=mem1[234][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82749 q=mem1[234][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82751 q=mem1[234][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82753 q=mem1[234][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82755 q=mem1[234][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82757 q=mem1[234][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82759 q=mem1[235][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82761 q=mem1[235][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82763 q=mem1[235][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82765 q=mem1[235][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82767 q=mem1[235][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82769 q=mem1[235][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82771 q=mem1[235][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82773 q=mem1[235][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82775 q=mem1[236][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82777 q=mem1[236][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82779 q=mem1[236][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82781 q=mem1[236][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82783 q=mem1[236][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82785 q=mem1[236][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82787 q=mem1[236][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82789 q=mem1[236][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82791 q=mem1[237][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82793 q=mem1[237][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82795 q=mem1[237][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82797 q=mem1[237][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82799 q=mem1[237][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82801 q=mem1[237][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82803 q=mem1[237][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82805 q=mem1[237][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82807 q=mem1[238][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82809 q=mem1[238][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82811 q=mem1[238][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82813 q=mem1[238][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82815 q=mem1[238][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82817 q=mem1[238][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82819 q=mem1[238][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82821 q=mem1[238][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82823 q=mem1[23][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82825 q=mem1[23][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82827 q=mem1[23][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82829 q=mem1[23][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82831 q=mem1[23][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82833 q=mem1[23][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82835 q=mem1[23][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82837 q=mem1[23][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82839 q=mem1[240][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82841 q=mem1[240][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82843 q=mem1[240][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82845 q=mem1[240][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82847 q=mem1[240][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82849 q=mem1[240][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82851 q=mem1[240][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82853 q=mem1[240][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82855 q=mem1[241][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82857 q=mem1[241][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82859 q=mem1[241][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82861 q=mem1[241][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82863 q=mem1[241][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82865 q=mem1[241][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82867 q=mem1[241][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82869 q=mem1[241][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82871 q=mem1[242][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82873 q=mem1[242][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82875 q=mem1[242][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82877 q=mem1[242][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82879 q=mem1[242][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82881 q=mem1[242][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82883 q=mem1[242][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82885 q=mem1[242][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82887 q=mem1[243][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82889 q=mem1[243][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82891 q=mem1[243][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82893 q=mem1[243][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82895 q=mem1[243][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82897 q=mem1[243][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82899 q=mem1[243][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82901 q=mem1[243][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82903 q=mem1[244][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82905 q=mem1[244][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82907 q=mem1[244][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82909 q=mem1[244][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82911 q=mem1[244][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82913 q=mem1[244][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82915 q=mem1[244][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82917 q=mem1[244][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82919 q=mem1[245][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82921 q=mem1[245][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82923 q=mem1[245][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82925 q=mem1[245][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82927 q=mem1[245][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82929 q=mem1[245][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82931 q=mem1[245][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82933 q=mem1[245][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82935 q=mem1[246][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82937 q=mem1[246][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82939 q=mem1[246][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82941 q=mem1[246][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82943 q=mem1[246][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82945 q=mem1[246][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82947 q=mem1[246][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82949 q=mem1[246][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82951 q=mem1[247][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82953 q=mem1[247][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82955 q=mem1[247][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82957 q=mem1[247][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82959 q=mem1[247][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82961 q=mem1[247][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82963 q=mem1[247][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82965 q=mem1[247][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82967 q=mem1[248][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82969 q=mem1[248][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82971 q=mem1[248][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82973 q=mem1[248][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82975 q=mem1[248][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82977 q=mem1[248][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82979 q=mem1[248][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82981 q=mem1[248][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82983 q=mem1[24][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82985 q=mem1[24][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82987 q=mem1[24][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82989 q=mem1[24][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82991 q=mem1[24][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82993 q=mem1[24][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82995 q=mem1[24][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82997 q=mem1[24][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$82999 q=mem1[250][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83001 q=mem1[250][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83003 q=mem1[250][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83005 q=mem1[250][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83007 q=mem1[250][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83009 q=mem1[250][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83011 q=mem1[250][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83013 q=mem1[250][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83015 q=mem1[251][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83017 q=mem1[251][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83019 q=mem1[251][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83021 q=mem1[251][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83023 q=mem1[251][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83025 q=mem1[251][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83027 q=mem1[251][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83029 q=mem1[251][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83031 q=mem1[252][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83033 q=mem1[252][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83035 q=mem1[252][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83037 q=mem1[252][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83039 q=mem1[252][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83041 q=mem1[252][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83043 q=mem1[252][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83045 q=mem1[252][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83047 q=mem1[253][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83049 q=mem1[253][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83051 q=mem1[253][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83053 q=mem1[253][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83055 q=mem1[253][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83057 q=mem1[253][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83059 q=mem1[253][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83061 q=mem1[253][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83063 q=mem1[254][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83065 q=mem1[254][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83067 q=mem1[254][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83069 q=mem1[254][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83071 q=mem1[254][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83073 q=mem1[254][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83075 q=mem1[254][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83077 q=mem1[254][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83079 q=mem1[9][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83081 q=mem1[9][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83083 q=mem1[9][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83085 q=mem1[9][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83087 q=mem1[9][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83089 q=mem1[9][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83091 q=mem1[9][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83093 q=mem1[9][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83095 q=mem2[19][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83097 q=mem2[19][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83099 q=mem2[19][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83101 q=mem2[19][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83103 q=mem2[19][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83105 q=mem2[19][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83107 q=mem2[19][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83109 q=mem2[19][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83111 q=mem2[29][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83113 q=mem2[29][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83115 q=mem2[29][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83117 q=mem2[29][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83119 q=mem2[29][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83121 q=mem2[29][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83123 q=mem2[29][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83125 q=mem2[29][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83127 q=mem2[39][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83129 q=mem2[39][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83131 q=mem2[39][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83133 q=mem2[39][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83135 q=mem2[39][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83137 q=mem2[39][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83139 q=mem2[39][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83141 q=mem2[39][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83143 q=mem2[49][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83145 q=mem2[49][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83147 q=mem2[49][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83149 q=mem2[49][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83151 q=mem2[49][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83153 q=mem2[49][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83155 q=mem2[49][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83157 q=mem2[49][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83159 q=mem2[59][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83161 q=mem2[59][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83163 q=mem2[59][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83165 q=mem2[59][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83167 q=mem2[59][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83169 q=mem2[59][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83171 q=mem2[59][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83173 q=mem2[59][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83175 q=mem2[69][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83177 q=mem2[69][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83179 q=mem2[69][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83181 q=mem2[69][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83183 q=mem2[69][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83185 q=mem2[69][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83187 q=mem2[69][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83189 q=mem2[69][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83191 q=mem2[79][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83193 q=mem2[79][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83195 q=mem2[79][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83197 q=mem2[79][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83199 q=mem2[79][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83201 q=mem2[79][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83203 q=mem2[79][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83205 q=mem2[79][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83207 q=mem2[89][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83209 q=mem2[89][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83211 q=mem2[89][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83213 q=mem2[89][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83215 q=mem2[89][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83217 q=mem2[89][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83219 q=mem2[89][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83221 q=mem2[89][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83223 q=mem2[99][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83225 q=mem2[99][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83227 q=mem2[99][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83229 q=mem2[99][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83231 q=mem2[99][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83233 q=mem2[99][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83235 q=mem2[99][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83237 q=mem2[99][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83239 q=mem2[109][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83241 q=mem2[109][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83243 q=mem2[109][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83245 q=mem2[109][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83247 q=mem2[109][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83249 q=mem2[109][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83251 q=mem2[109][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83253 q=mem2[109][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83255 q=mem2[119][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83257 q=mem2[119][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83259 q=mem2[119][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83261 q=mem2[119][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83263 q=mem2[119][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83265 q=mem2[119][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83267 q=mem2[119][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83269 q=mem2[119][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83271 q=mem2[129][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83273 q=mem2[129][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83275 q=mem2[129][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83277 q=mem2[129][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83279 q=mem2[129][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83281 q=mem2[129][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83283 q=mem2[129][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83285 q=mem2[129][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83287 q=mem2[139][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83289 q=mem2[139][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83291 q=mem2[139][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83293 q=mem2[139][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83295 q=mem2[139][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83297 q=mem2[139][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83299 q=mem2[139][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83301 q=mem2[139][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83303 q=mem2[149][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83305 q=mem2[149][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83307 q=mem2[149][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83309 q=mem2[149][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83311 q=mem2[149][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83313 q=mem2[149][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83315 q=mem2[149][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83317 q=mem2[149][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83319 q=mem2[159][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83321 q=mem2[159][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83323 q=mem2[159][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83325 q=mem2[159][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83327 q=mem2[159][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83329 q=mem2[159][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83331 q=mem2[159][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83333 q=mem2[159][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83335 q=mem2[169][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83337 q=mem2[169][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83339 q=mem2[169][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83341 q=mem2[169][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83343 q=mem2[169][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83345 q=mem2[169][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83347 q=mem2[169][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83349 q=mem2[169][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83351 q=mem2[179][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83353 q=mem2[179][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83355 q=mem2[179][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83357 q=mem2[179][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83359 q=mem2[179][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83361 q=mem2[179][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83363 q=mem2[179][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83365 q=mem2[179][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83367 q=mem2[189][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83369 q=mem2[189][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83371 q=mem2[189][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83373 q=mem2[189][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83375 q=mem2[189][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83377 q=mem2[189][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83379 q=mem2[189][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83381 q=mem2[189][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83383 q=mem2[199][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83385 q=mem2[199][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83387 q=mem2[199][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83389 q=mem2[199][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83391 q=mem2[199][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83393 q=mem2[199][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83395 q=mem2[199][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83397 q=mem2[199][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83399 q=mem2[209][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83401 q=mem2[209][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83403 q=mem2[209][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83405 q=mem2[209][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83407 q=mem2[209][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83409 q=mem2[209][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83411 q=mem2[209][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83413 q=mem2[209][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83415 q=mem2[219][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83417 q=mem2[219][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83419 q=mem2[219][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83421 q=mem2[219][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83423 q=mem2[219][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83425 q=mem2[219][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83427 q=mem2[219][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83429 q=mem2[219][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83431 q=mem2[229][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83433 q=mem2[229][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83435 q=mem2[229][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83437 q=mem2[229][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83439 q=mem2[229][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83441 q=mem2[229][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83443 q=mem2[229][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83445 q=mem2[229][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83447 q=mem2[239][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83449 q=mem2[239][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83451 q=mem2[239][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83453 q=mem2[239][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83455 q=mem2[239][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83457 q=mem2[239][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83459 q=mem2[239][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83461 q=mem2[239][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83463 q=mem2[249][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83465 q=mem2[249][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83467 q=mem2[249][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83469 q=mem2[249][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83471 q=mem2[249][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83473 q=mem2[249][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83475 q=mem2[249][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83477 q=mem2[249][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83479 q=mem2[255][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83481 q=mem2[255][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83483 q=mem2[255][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83485 q=mem2[255][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83487 q=mem2[255][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83489 q=mem2[255][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83491 q=mem2[255][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83493 q=mem2[255][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83495 q=mem2[25][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83497 q=mem2[25][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83499 q=mem2[25][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83501 q=mem2[25][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83503 q=mem2[25][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83505 q=mem2[25][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83507 q=mem2[25][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83509 q=mem2[25][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83511 q=mem2[26][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83513 q=mem2[26][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83515 q=mem2[26][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83517 q=mem2[26][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83519 q=mem2[26][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83521 q=mem2[26][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83523 q=mem2[26][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83525 q=mem2[26][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83527 q=mem2[27][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83529 q=mem2[27][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83531 q=mem2[27][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83533 q=mem2[27][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83535 q=mem2[27][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83537 q=mem2[27][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83539 q=mem2[27][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83541 q=mem2[27][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83543 q=mem2[28][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83545 q=mem2[28][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83547 q=mem2[28][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83549 q=mem2[28][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83551 q=mem2[28][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83553 q=mem2[28][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83555 q=mem2[28][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83557 q=mem2[28][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83559 q=mem2[2][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83561 q=mem2[2][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83563 q=mem2[2][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83565 q=mem2[2][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83567 q=mem2[2][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83569 q=mem2[2][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83571 q=mem2[2][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83573 q=mem2[2][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83575 q=mem2[30][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83577 q=mem2[30][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83579 q=mem2[30][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83581 q=mem2[30][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83583 q=mem2[30][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83585 q=mem2[30][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83587 q=mem2[30][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83589 q=mem2[30][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83591 q=mem2[31][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83593 q=mem2[31][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83595 q=mem2[31][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83597 q=mem2[31][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83599 q=mem2[31][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83601 q=mem2[31][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83603 q=mem2[31][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83605 q=mem2[31][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83607 q=mem2[32][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83609 q=mem2[32][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83611 q=mem2[32][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83613 q=mem2[32][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83615 q=mem2[32][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83617 q=mem2[32][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83619 q=mem2[32][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83621 q=mem2[32][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83623 q=mem2[33][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83625 q=mem2[33][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83627 q=mem2[33][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83629 q=mem2[33][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83631 q=mem2[33][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83633 q=mem2[33][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83635 q=mem2[33][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83637 q=mem2[33][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83639 q=mem2[34][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83641 q=mem2[34][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83643 q=mem2[34][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83645 q=mem2[34][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83647 q=mem2[34][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83649 q=mem2[34][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83651 q=mem2[34][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83653 q=mem2[34][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83655 q=mem2[35][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83657 q=mem2[35][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83659 q=mem2[35][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83661 q=mem2[35][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83663 q=mem2[35][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83665 q=mem2[35][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83667 q=mem2[35][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83669 q=mem2[35][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83671 q=mem2[36][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83673 q=mem2[36][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83675 q=mem2[36][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83677 q=mem2[36][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83679 q=mem2[36][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83681 q=mem2[36][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83683 q=mem2[36][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83685 q=mem2[36][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83687 q=mem2[37][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83689 q=mem2[37][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83691 q=mem2[37][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83693 q=mem2[37][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83695 q=mem2[37][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83697 q=mem2[37][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83699 q=mem2[37][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83701 q=mem2[37][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83703 q=mem2[38][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83705 q=mem2[38][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83707 q=mem2[38][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83709 q=mem2[38][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83711 q=mem2[38][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83713 q=mem2[38][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83715 q=mem2[38][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83717 q=mem2[38][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83719 q=mem2[3][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83721 q=mem2[3][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83723 q=mem2[3][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83725 q=mem2[3][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83727 q=mem2[3][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83729 q=mem2[3][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83731 q=mem2[3][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83733 q=mem2[3][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83735 q=mem2[40][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83737 q=mem2[40][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83739 q=mem2[40][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83741 q=mem2[40][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83743 q=mem2[40][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83745 q=mem2[40][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83747 q=mem2[40][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83749 q=mem2[40][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83751 q=mem2[41][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83753 q=mem2[41][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83755 q=mem2[41][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83757 q=mem2[41][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83759 q=mem2[41][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83761 q=mem2[41][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83763 q=mem2[41][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83765 q=mem2[41][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83767 q=mem2[42][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83769 q=mem2[42][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83771 q=mem2[42][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83773 q=mem2[42][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83775 q=mem2[42][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83777 q=mem2[42][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83779 q=mem2[42][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83781 q=mem2[42][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83783 q=mem2[43][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83785 q=mem2[43][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83787 q=mem2[43][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83789 q=mem2[43][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83791 q=mem2[43][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83793 q=mem2[43][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83795 q=mem2[43][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83797 q=mem2[43][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83799 q=mem2[44][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83801 q=mem2[44][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83803 q=mem2[44][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83805 q=mem2[44][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83807 q=mem2[44][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83809 q=mem2[44][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83811 q=mem2[44][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83813 q=mem2[44][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83815 q=mem2[45][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83817 q=mem2[45][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83819 q=mem2[45][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83821 q=mem2[45][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83823 q=mem2[45][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83825 q=mem2[45][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83827 q=mem2[45][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83829 q=mem2[45][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83831 q=mem2[46][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83833 q=mem2[46][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83835 q=mem2[46][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83837 q=mem2[46][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83839 q=mem2[46][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83841 q=mem2[46][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83843 q=mem2[46][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83845 q=mem2[46][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83847 q=mem2[47][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83849 q=mem2[47][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83851 q=mem2[47][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83853 q=mem2[47][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83855 q=mem2[47][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83857 q=mem2[47][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83859 q=mem2[47][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83861 q=mem2[47][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83863 q=mem2[48][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83865 q=mem2[48][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83867 q=mem2[48][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83869 q=mem2[48][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83871 q=mem2[48][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83873 q=mem2[48][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83875 q=mem2[48][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83877 q=mem2[48][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83879 q=mem2[4][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83881 q=mem2[4][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83883 q=mem2[4][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83885 q=mem2[4][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83887 q=mem2[4][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83889 q=mem2[4][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83891 q=mem2[4][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83893 q=mem2[4][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83895 q=mem2[50][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83897 q=mem2[50][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83899 q=mem2[50][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83901 q=mem2[50][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83903 q=mem2[50][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83905 q=mem2[50][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83907 q=mem2[50][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83909 q=mem2[50][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83911 q=mem2[51][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83913 q=mem2[51][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83915 q=mem2[51][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83917 q=mem2[51][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83919 q=mem2[51][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83921 q=mem2[51][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83923 q=mem2[51][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83925 q=mem2[51][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83927 q=mem2[52][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83929 q=mem2[52][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83931 q=mem2[52][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83933 q=mem2[52][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83935 q=mem2[52][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83937 q=mem2[52][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83939 q=mem2[52][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83941 q=mem2[52][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83943 q=mem2[53][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83945 q=mem2[53][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83947 q=mem2[53][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83949 q=mem2[53][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83951 q=mem2[53][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83953 q=mem2[53][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83955 q=mem2[53][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83957 q=mem2[53][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83959 q=mem2[54][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83961 q=mem2[54][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83963 q=mem2[54][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83965 q=mem2[54][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83967 q=mem2[54][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83969 q=mem2[54][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83971 q=mem2[54][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83973 q=mem2[54][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83975 q=mem2[55][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83977 q=mem2[55][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83979 q=mem2[55][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83981 q=mem2[55][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83983 q=mem2[55][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83985 q=mem2[55][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83987 q=mem2[55][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83989 q=mem2[55][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83991 q=mem2[56][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83993 q=mem2[56][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83995 q=mem2[56][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83997 q=mem2[56][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$83999 q=mem2[56][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84001 q=mem2[56][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84003 q=mem2[56][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84005 q=mem2[56][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84007 q=mem2[57][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84009 q=mem2[57][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84011 q=mem2[57][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84013 q=mem2[57][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84015 q=mem2[57][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84017 q=mem2[57][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84019 q=mem2[57][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84021 q=mem2[57][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84023 q=mem2[58][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84025 q=mem2[58][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84027 q=mem2[58][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84029 q=mem2[58][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84031 q=mem2[58][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84033 q=mem2[58][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84035 q=mem2[58][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84037 q=mem2[58][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84039 q=mem2[5][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84041 q=mem2[5][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84043 q=mem2[5][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84045 q=mem2[5][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84047 q=mem2[5][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84049 q=mem2[5][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84051 q=mem2[5][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84053 q=mem2[5][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84055 q=mem2[60][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84057 q=mem2[60][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84059 q=mem2[60][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84061 q=mem2[60][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84063 q=mem2[60][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84065 q=mem2[60][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84067 q=mem2[60][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84069 q=mem2[60][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84071 q=mem2[61][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84073 q=mem2[61][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84075 q=mem2[61][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84077 q=mem2[61][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84079 q=mem2[61][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84081 q=mem2[61][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84083 q=mem2[61][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84085 q=mem2[61][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84087 q=mem2[62][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84089 q=mem2[62][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84091 q=mem2[62][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84093 q=mem2[62][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84095 q=mem2[62][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84097 q=mem2[62][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84099 q=mem2[62][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84101 q=mem2[62][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84103 q=mem2[63][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84105 q=mem2[63][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84107 q=mem2[63][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84109 q=mem2[63][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84111 q=mem2[63][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84113 q=mem2[63][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84115 q=mem2[63][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84117 q=mem2[63][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84119 q=mem2[64][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84121 q=mem2[64][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84123 q=mem2[64][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84125 q=mem2[64][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84127 q=mem2[64][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84129 q=mem2[64][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84131 q=mem2[64][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84133 q=mem2[64][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84135 q=mem2[65][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84137 q=mem2[65][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84139 q=mem2[65][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84141 q=mem2[65][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84143 q=mem2[65][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84145 q=mem2[65][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84147 q=mem2[65][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84149 q=mem2[65][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84151 q=mem2[66][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84153 q=mem2[66][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84155 q=mem2[66][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84157 q=mem2[66][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84159 q=mem2[66][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84161 q=mem2[66][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84163 q=mem2[66][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84165 q=mem2[66][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84167 q=mem2[67][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84169 q=mem2[67][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84171 q=mem2[67][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84173 q=mem2[67][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84175 q=mem2[67][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84177 q=mem2[67][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84179 q=mem2[67][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84181 q=mem2[67][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84183 q=mem2[68][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84185 q=mem2[68][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84187 q=mem2[68][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84189 q=mem2[68][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84191 q=mem2[68][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84193 q=mem2[68][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84195 q=mem2[68][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84197 q=mem2[68][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84199 q=mem2[6][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84201 q=mem2[6][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84203 q=mem2[6][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84205 q=mem2[6][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84207 q=mem2[6][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84209 q=mem2[6][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84211 q=mem2[6][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84213 q=mem2[6][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84215 q=mem2[70][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84217 q=mem2[70][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84219 q=mem2[70][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84221 q=mem2[70][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84223 q=mem2[70][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84225 q=mem2[70][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84227 q=mem2[70][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84229 q=mem2[70][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84231 q=mem2[71][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84233 q=mem2[71][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84235 q=mem2[71][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84237 q=mem2[71][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84239 q=mem2[71][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84241 q=mem2[71][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84243 q=mem2[71][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84245 q=mem2[71][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84247 q=mem2[72][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84249 q=mem2[72][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84251 q=mem2[72][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84253 q=mem2[72][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84255 q=mem2[72][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84257 q=mem2[72][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84259 q=mem2[72][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84261 q=mem2[72][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84263 q=mem2[73][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84265 q=mem2[73][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84267 q=mem2[73][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84269 q=mem2[73][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84271 q=mem2[73][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84273 q=mem2[73][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84275 q=mem2[73][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84277 q=mem2[73][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84279 q=mem2[74][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84281 q=mem2[74][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84283 q=mem2[74][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84285 q=mem2[74][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84287 q=mem2[74][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84289 q=mem2[74][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84291 q=mem2[74][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84293 q=mem2[74][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84295 q=mem2[75][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84297 q=mem2[75][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84299 q=mem2[75][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84301 q=mem2[75][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84303 q=mem2[75][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84305 q=mem2[75][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84307 q=mem2[75][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84309 q=mem2[75][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84311 q=mem2[76][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84313 q=mem2[76][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84315 q=mem2[76][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84317 q=mem2[76][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84319 q=mem2[76][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84321 q=mem2[76][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84323 q=mem2[76][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84325 q=mem2[76][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84327 q=mem2[77][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84329 q=mem2[77][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84331 q=mem2[77][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84333 q=mem2[77][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84335 q=mem2[77][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84337 q=mem2[77][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84339 q=mem2[77][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84341 q=mem2[77][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84343 q=mem2[78][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84345 q=mem2[78][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84347 q=mem2[78][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84349 q=mem2[78][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84351 q=mem2[78][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84353 q=mem2[78][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84355 q=mem2[78][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84357 q=mem2[78][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84359 q=mem2[7][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84361 q=mem2[7][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84363 q=mem2[7][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84365 q=mem2[7][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84367 q=mem2[7][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84369 q=mem2[7][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84371 q=mem2[7][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84373 q=mem2[7][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84375 q=mem2[80][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84377 q=mem2[80][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84379 q=mem2[80][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84381 q=mem2[80][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84383 q=mem2[80][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84385 q=mem2[80][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84387 q=mem2[80][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84389 q=mem2[80][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84391 q=mem2[81][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84393 q=mem2[81][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84395 q=mem2[81][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84397 q=mem2[81][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84399 q=mem2[81][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84401 q=mem2[81][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84403 q=mem2[81][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84405 q=mem2[81][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84407 q=mem2[82][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84409 q=mem2[82][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84411 q=mem2[82][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84413 q=mem2[82][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84415 q=mem2[82][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84417 q=mem2[82][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84419 q=mem2[82][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84421 q=mem2[82][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84423 q=mem2[83][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84425 q=mem2[83][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84427 q=mem2[83][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84429 q=mem2[83][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84431 q=mem2[83][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84433 q=mem2[83][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84435 q=mem2[83][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84437 q=mem2[83][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84439 q=mem2[84][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84441 q=mem2[84][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84443 q=mem2[84][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84445 q=mem2[84][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84447 q=mem2[84][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84449 q=mem2[84][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84451 q=mem2[84][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84453 q=mem2[84][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84455 q=mem2[85][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84457 q=mem2[85][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84459 q=mem2[85][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84461 q=mem2[85][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84463 q=mem2[85][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84465 q=mem2[85][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84467 q=mem2[85][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84469 q=mem2[85][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84471 q=mem2[86][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84473 q=mem2[86][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84475 q=mem2[86][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84477 q=mem2[86][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84479 q=mem2[86][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84481 q=mem2[86][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84483 q=mem2[86][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84485 q=mem2[86][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84487 q=mem2[87][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84489 q=mem2[87][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84491 q=mem2[87][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84493 q=mem2[87][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84495 q=mem2[87][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84497 q=mem2[87][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84499 q=mem2[87][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84501 q=mem2[87][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84503 q=mem2[88][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84505 q=mem2[88][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84507 q=mem2[88][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84509 q=mem2[88][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84511 q=mem2[88][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84513 q=mem2[88][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84515 q=mem2[88][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84517 q=mem2[88][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84519 q=mem2[8][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84521 q=mem2[8][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84523 q=mem2[8][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84525 q=mem2[8][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84527 q=mem2[8][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84529 q=mem2[8][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84531 q=mem2[8][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84533 q=mem2[8][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84535 q=mem2[90][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84537 q=mem2[90][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84539 q=mem2[90][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84541 q=mem2[90][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84543 q=mem2[90][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84545 q=mem2[90][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84547 q=mem2[90][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84549 q=mem2[90][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84551 q=mem2[91][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84553 q=mem2[91][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84555 q=mem2[91][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84557 q=mem2[91][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84559 q=mem2[91][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84561 q=mem2[91][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84563 q=mem2[91][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84565 q=mem2[91][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84567 q=mem2[92][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84569 q=mem2[92][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84571 q=mem2[92][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84573 q=mem2[92][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84575 q=mem2[92][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84577 q=mem2[92][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84579 q=mem2[92][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84581 q=mem2[92][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84583 q=mem2[93][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84585 q=mem2[93][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84587 q=mem2[93][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84589 q=mem2[93][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84591 q=mem2[93][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84593 q=mem2[93][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84595 q=mem2[93][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84597 q=mem2[93][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84599 q=mem2[94][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84601 q=mem2[94][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84603 q=mem2[94][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84605 q=mem2[94][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84607 q=mem2[94][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84609 q=mem2[94][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84611 q=mem2[94][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84613 q=mem2[94][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84615 q=mem2[95][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84617 q=mem2[95][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84619 q=mem2[95][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84621 q=mem2[95][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84623 q=mem2[95][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84625 q=mem2[95][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84627 q=mem2[95][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84629 q=mem2[95][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84631 q=mem2[96][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84633 q=mem2[96][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84635 q=mem2[96][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84637 q=mem2[96][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84639 q=mem2[96][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84641 q=mem2[96][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84643 q=mem2[96][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84645 q=mem2[96][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84647 q=mem2[97][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84649 q=mem2[97][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84651 q=mem2[97][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84653 q=mem2[97][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84655 q=mem2[97][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84657 q=mem2[97][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84659 q=mem2[97][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84661 q=mem2[97][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84663 q=mem2[98][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84665 q=mem2[98][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84667 q=mem2[98][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84669 q=mem2[98][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84671 q=mem2[98][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84673 q=mem2[98][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84675 q=mem2[98][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84677 q=mem2[98][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84679 q=mem2[0][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84681 q=mem2[0][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84683 q=mem2[0][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84685 q=mem2[0][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84687 q=mem2[0][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84689 q=mem2[0][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84691 q=mem2[0][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84693 q=mem2[0][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84695 q=mem2[100][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84697 q=mem2[100][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84699 q=mem2[100][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84701 q=mem2[100][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84703 q=mem2[100][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84705 q=mem2[100][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84707 q=mem2[100][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84709 q=mem2[100][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84711 q=mem2[101][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84713 q=mem2[101][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84715 q=mem2[101][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84717 q=mem2[101][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84719 q=mem2[101][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84721 q=mem2[101][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84723 q=mem2[101][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84725 q=mem2[101][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84727 q=mem2[102][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84729 q=mem2[102][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84731 q=mem2[102][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84733 q=mem2[102][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84735 q=mem2[102][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84737 q=mem2[102][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84739 q=mem2[102][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84741 q=mem2[102][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84743 q=mem2[103][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84745 q=mem2[103][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84747 q=mem2[103][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84749 q=mem2[103][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84751 q=mem2[103][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84753 q=mem2[103][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84755 q=mem2[103][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84757 q=mem2[103][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84759 q=mem2[104][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84761 q=mem2[104][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84763 q=mem2[104][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84765 q=mem2[104][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84767 q=mem2[104][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84769 q=mem2[104][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84771 q=mem2[104][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84773 q=mem2[104][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84775 q=mem2[105][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84777 q=mem2[105][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84779 q=mem2[105][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84781 q=mem2[105][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84783 q=mem2[105][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84785 q=mem2[105][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84787 q=mem2[105][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84789 q=mem2[105][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84791 q=mem2[106][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84793 q=mem2[106][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84795 q=mem2[106][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84797 q=mem2[106][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84799 q=mem2[106][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84801 q=mem2[106][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84803 q=mem2[106][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84805 q=mem2[106][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84807 q=mem2[107][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84809 q=mem2[107][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84811 q=mem2[107][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84813 q=mem2[107][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84815 q=mem2[107][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84817 q=mem2[107][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84819 q=mem2[107][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84821 q=mem2[107][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84823 q=mem2[108][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84825 q=mem2[108][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84827 q=mem2[108][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84829 q=mem2[108][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84831 q=mem2[108][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84833 q=mem2[108][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84835 q=mem2[108][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84837 q=mem2[108][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84839 q=mem2[10][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84841 q=mem2[10][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84843 q=mem2[10][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84845 q=mem2[10][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84847 q=mem2[10][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84849 q=mem2[10][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84851 q=mem2[10][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84853 q=mem2[10][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84855 q=mem2[110][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84857 q=mem2[110][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84859 q=mem2[110][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84861 q=mem2[110][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84863 q=mem2[110][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84865 q=mem2[110][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84867 q=mem2[110][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84869 q=mem2[110][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84871 q=mem2[111][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84873 q=mem2[111][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84875 q=mem2[111][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84877 q=mem2[111][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84879 q=mem2[111][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84881 q=mem2[111][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84883 q=mem2[111][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84885 q=mem2[111][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84887 q=mem2[112][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84889 q=mem2[112][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84891 q=mem2[112][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84893 q=mem2[112][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84895 q=mem2[112][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84897 q=mem2[112][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84899 q=mem2[112][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84901 q=mem2[112][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84903 q=mem2[113][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84905 q=mem2[113][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84907 q=mem2[113][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84909 q=mem2[113][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84911 q=mem2[113][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84913 q=mem2[113][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84915 q=mem2[113][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84917 q=mem2[113][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84919 q=mem2[114][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84921 q=mem2[114][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84923 q=mem2[114][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84925 q=mem2[114][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84927 q=mem2[114][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84929 q=mem2[114][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84931 q=mem2[114][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84933 q=mem2[114][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84935 q=mem2[115][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84937 q=mem2[115][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84939 q=mem2[115][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84941 q=mem2[115][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84943 q=mem2[115][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84945 q=mem2[115][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84947 q=mem2[115][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84949 q=mem2[115][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84951 q=mem2[116][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84953 q=mem2[116][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84955 q=mem2[116][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84957 q=mem2[116][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84959 q=mem2[116][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84961 q=mem2[116][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84963 q=mem2[116][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84965 q=mem2[116][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84967 q=mem2[117][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84969 q=mem2[117][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84971 q=mem2[117][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84973 q=mem2[117][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84975 q=mem2[117][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84977 q=mem2[117][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84979 q=mem2[117][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84981 q=mem2[117][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84983 q=mem2[118][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84985 q=mem2[118][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84987 q=mem2[118][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84989 q=mem2[118][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84991 q=mem2[118][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84993 q=mem2[118][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84995 q=mem2[118][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84997 q=mem2[118][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$84999 q=mem2[11][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85001 q=mem2[11][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85003 q=mem2[11][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85005 q=mem2[11][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85007 q=mem2[11][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85009 q=mem2[11][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85011 q=mem2[11][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85013 q=mem2[11][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85015 q=mem2[120][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85017 q=mem2[120][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85019 q=mem2[120][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85021 q=mem2[120][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85023 q=mem2[120][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85025 q=mem2[120][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85027 q=mem2[120][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85029 q=mem2[120][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85031 q=mem2[121][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85033 q=mem2[121][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85035 q=mem2[121][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85037 q=mem2[121][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85039 q=mem2[121][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85041 q=mem2[121][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85043 q=mem2[121][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85045 q=mem2[121][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85047 q=mem2[122][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85049 q=mem2[122][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85051 q=mem2[122][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85053 q=mem2[122][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85055 q=mem2[122][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85057 q=mem2[122][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85059 q=mem2[122][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85061 q=mem2[122][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85063 q=mem2[123][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85065 q=mem2[123][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85067 q=mem2[123][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85069 q=mem2[123][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85071 q=mem2[123][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85073 q=mem2[123][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85075 q=mem2[123][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85077 q=mem2[123][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85079 q=mem2[124][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85081 q=mem2[124][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85083 q=mem2[124][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85085 q=mem2[124][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85087 q=mem2[124][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85089 q=mem2[124][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85091 q=mem2[124][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85093 q=mem2[124][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85095 q=mem2[125][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85097 q=mem2[125][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85099 q=mem2[125][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85101 q=mem2[125][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85103 q=mem2[125][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85105 q=mem2[125][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85107 q=mem2[125][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85109 q=mem2[125][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85111 q=mem2[126][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85113 q=mem2[126][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85115 q=mem2[126][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85117 q=mem2[126][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85119 q=mem2[126][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85121 q=mem2[126][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85123 q=mem2[126][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85125 q=mem2[126][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85127 q=mem2[127][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85129 q=mem2[127][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85131 q=mem2[127][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85133 q=mem2[127][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85135 q=mem2[127][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85137 q=mem2[127][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85139 q=mem2[127][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85141 q=mem2[127][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85143 q=mem2[128][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85145 q=mem2[128][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85147 q=mem2[128][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85149 q=mem2[128][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85151 q=mem2[128][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85153 q=mem2[128][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85155 q=mem2[128][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85157 q=mem2[128][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85159 q=mem2[12][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85161 q=mem2[12][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85163 q=mem2[12][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85165 q=mem2[12][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85167 q=mem2[12][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85169 q=mem2[12][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85171 q=mem2[12][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85173 q=mem2[12][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85175 q=mem2[130][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85177 q=mem2[130][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85179 q=mem2[130][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85181 q=mem2[130][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85183 q=mem2[130][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85185 q=mem2[130][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85187 q=mem2[130][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85189 q=mem2[130][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85191 q=mem2[131][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85193 q=mem2[131][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85195 q=mem2[131][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85197 q=mem2[131][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85199 q=mem2[131][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85201 q=mem2[131][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85203 q=mem2[131][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85205 q=mem2[131][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85207 q=mem2[132][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85209 q=mem2[132][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85211 q=mem2[132][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85213 q=mem2[132][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85215 q=mem2[132][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85217 q=mem2[132][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85219 q=mem2[132][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85221 q=mem2[132][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85223 q=mem2[133][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85225 q=mem2[133][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85227 q=mem2[133][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85229 q=mem2[133][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85231 q=mem2[133][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85233 q=mem2[133][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85235 q=mem2[133][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85237 q=mem2[133][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85239 q=mem2[134][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85241 q=mem2[134][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85243 q=mem2[134][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85245 q=mem2[134][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85247 q=mem2[134][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85249 q=mem2[134][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85251 q=mem2[134][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85253 q=mem2[134][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85255 q=mem2[135][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85257 q=mem2[135][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85259 q=mem2[135][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85261 q=mem2[135][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85263 q=mem2[135][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85265 q=mem2[135][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85267 q=mem2[135][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85269 q=mem2[135][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85271 q=mem2[136][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85273 q=mem2[136][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85275 q=mem2[136][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85277 q=mem2[136][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85279 q=mem2[136][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85281 q=mem2[136][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85283 q=mem2[136][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85285 q=mem2[136][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85287 q=mem2[137][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85289 q=mem2[137][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85291 q=mem2[137][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85293 q=mem2[137][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85295 q=mem2[137][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85297 q=mem2[137][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85299 q=mem2[137][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85301 q=mem2[137][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85303 q=mem2[138][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85305 q=mem2[138][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85307 q=mem2[138][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85309 q=mem2[138][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85311 q=mem2[138][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85313 q=mem2[138][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85315 q=mem2[138][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85317 q=mem2[138][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85319 q=mem2[13][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85321 q=mem2[13][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85323 q=mem2[13][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85325 q=mem2[13][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85327 q=mem2[13][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85329 q=mem2[13][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85331 q=mem2[13][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85333 q=mem2[13][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85335 q=mem2[140][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85337 q=mem2[140][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85339 q=mem2[140][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85341 q=mem2[140][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85343 q=mem2[140][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85345 q=mem2[140][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85347 q=mem2[140][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85349 q=mem2[140][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85351 q=mem2[141][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85353 q=mem2[141][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85355 q=mem2[141][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85357 q=mem2[141][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85359 q=mem2[141][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85361 q=mem2[141][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85363 q=mem2[141][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85365 q=mem2[141][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85367 q=mem2[142][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85369 q=mem2[142][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85371 q=mem2[142][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85373 q=mem2[142][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85375 q=mem2[142][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85377 q=mem2[142][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85379 q=mem2[142][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85381 q=mem2[142][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85383 q=mem2[143][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85385 q=mem2[143][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85387 q=mem2[143][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85389 q=mem2[143][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85391 q=mem2[143][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85393 q=mem2[143][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85395 q=mem2[143][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85397 q=mem2[143][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85399 q=mem2[144][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85401 q=mem2[144][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85403 q=mem2[144][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85405 q=mem2[144][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85407 q=mem2[144][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85409 q=mem2[144][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85411 q=mem2[144][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85413 q=mem2[144][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85415 q=mem2[145][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85417 q=mem2[145][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85419 q=mem2[145][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85421 q=mem2[145][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85423 q=mem2[145][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85425 q=mem2[145][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85427 q=mem2[145][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85429 q=mem2[145][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85431 q=mem2[146][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85433 q=mem2[146][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85435 q=mem2[146][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85437 q=mem2[146][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85439 q=mem2[146][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85441 q=mem2[146][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85443 q=mem2[146][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85445 q=mem2[146][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85447 q=mem2[147][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85449 q=mem2[147][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85451 q=mem2[147][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85453 q=mem2[147][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85455 q=mem2[147][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85457 q=mem2[147][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85459 q=mem2[147][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85461 q=mem2[147][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85463 q=mem2[148][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85465 q=mem2[148][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85467 q=mem2[148][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85469 q=mem2[148][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85471 q=mem2[148][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85473 q=mem2[148][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85475 q=mem2[148][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85477 q=mem2[148][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85479 q=mem2[14][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85481 q=mem2[14][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85483 q=mem2[14][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85485 q=mem2[14][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85487 q=mem2[14][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85489 q=mem2[14][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85491 q=mem2[14][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85493 q=mem2[14][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85495 q=mem2[150][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85497 q=mem2[150][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85499 q=mem2[150][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85501 q=mem2[150][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85503 q=mem2[150][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85505 q=mem2[150][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85507 q=mem2[150][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85509 q=mem2[150][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85511 q=mem2[151][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85513 q=mem2[151][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85515 q=mem2[151][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85517 q=mem2[151][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85519 q=mem2[151][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85521 q=mem2[151][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85523 q=mem2[151][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85525 q=mem2[151][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85527 q=mem2[152][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85529 q=mem2[152][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85531 q=mem2[152][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85533 q=mem2[152][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85535 q=mem2[152][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85537 q=mem2[152][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85539 q=mem2[152][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85541 q=mem2[152][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85543 q=mem2[153][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85545 q=mem2[153][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85547 q=mem2[153][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85549 q=mem2[153][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85551 q=mem2[153][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85553 q=mem2[153][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85555 q=mem2[153][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85557 q=mem2[153][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85559 q=mem2[154][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85561 q=mem2[154][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85563 q=mem2[154][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85565 q=mem2[154][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85567 q=mem2[154][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85569 q=mem2[154][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85571 q=mem2[154][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85573 q=mem2[154][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85575 q=mem2[155][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85577 q=mem2[155][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85579 q=mem2[155][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85581 q=mem2[155][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85583 q=mem2[155][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85585 q=mem2[155][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85587 q=mem2[155][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85589 q=mem2[155][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85591 q=mem2[156][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85593 q=mem2[156][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85595 q=mem2[156][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85597 q=mem2[156][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85599 q=mem2[156][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85601 q=mem2[156][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85603 q=mem2[156][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85605 q=mem2[156][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85607 q=mem2[157][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85609 q=mem2[157][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85611 q=mem2[157][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85613 q=mem2[157][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85615 q=mem2[157][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85617 q=mem2[157][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85619 q=mem2[157][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85621 q=mem2[157][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85623 q=mem2[158][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85625 q=mem2[158][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85627 q=mem2[158][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85629 q=mem2[158][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85631 q=mem2[158][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85633 q=mem2[158][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85635 q=mem2[158][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85637 q=mem2[158][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85639 q=mem2[15][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85641 q=mem2[15][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85643 q=mem2[15][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85645 q=mem2[15][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85647 q=mem2[15][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85649 q=mem2[15][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85651 q=mem2[15][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85653 q=mem2[15][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85655 q=mem2[160][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85657 q=mem2[160][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85659 q=mem2[160][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85661 q=mem2[160][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85663 q=mem2[160][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85665 q=mem2[160][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85667 q=mem2[160][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85669 q=mem2[160][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85671 q=mem2[161][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85673 q=mem2[161][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85675 q=mem2[161][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85677 q=mem2[161][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85679 q=mem2[161][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85681 q=mem2[161][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85683 q=mem2[161][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85685 q=mem2[161][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85687 q=mem2[162][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85689 q=mem2[162][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85691 q=mem2[162][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85693 q=mem2[162][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85695 q=mem2[162][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85697 q=mem2[162][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85699 q=mem2[162][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85701 q=mem2[162][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85703 q=mem2[163][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85705 q=mem2[163][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85707 q=mem2[163][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85709 q=mem2[163][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85711 q=mem2[163][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85713 q=mem2[163][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85715 q=mem2[163][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85717 q=mem2[163][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85719 q=mem2[164][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85721 q=mem2[164][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85723 q=mem2[164][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85725 q=mem2[164][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85727 q=mem2[164][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85729 q=mem2[164][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85731 q=mem2[164][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85733 q=mem2[164][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85735 q=mem2[165][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85737 q=mem2[165][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85739 q=mem2[165][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85741 q=mem2[165][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85743 q=mem2[165][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85745 q=mem2[165][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85747 q=mem2[165][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85749 q=mem2[165][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85751 q=mem2[166][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85753 q=mem2[166][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85755 q=mem2[166][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85757 q=mem2[166][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85759 q=mem2[166][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85761 q=mem2[166][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85763 q=mem2[166][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85765 q=mem2[166][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85767 q=mem2[167][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85769 q=mem2[167][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85771 q=mem2[167][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85773 q=mem2[167][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85775 q=mem2[167][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85777 q=mem2[167][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85779 q=mem2[167][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85781 q=mem2[167][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85783 q=mem2[168][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85785 q=mem2[168][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85787 q=mem2[168][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85789 q=mem2[168][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85791 q=mem2[168][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85793 q=mem2[168][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85795 q=mem2[168][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85797 q=mem2[168][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85799 q=mem2[16][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85801 q=mem2[16][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85803 q=mem2[16][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85805 q=mem2[16][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85807 q=mem2[16][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85809 q=mem2[16][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85811 q=mem2[16][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85813 q=mem2[16][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85815 q=mem2[170][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85817 q=mem2[170][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85819 q=mem2[170][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85821 q=mem2[170][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85823 q=mem2[170][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85825 q=mem2[170][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85827 q=mem2[170][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85829 q=mem2[170][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85831 q=mem2[171][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85833 q=mem2[171][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85835 q=mem2[171][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85837 q=mem2[171][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85839 q=mem2[171][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85841 q=mem2[171][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85843 q=mem2[171][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85845 q=mem2[171][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85847 q=mem2[172][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85849 q=mem2[172][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85851 q=mem2[172][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85853 q=mem2[172][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85855 q=mem2[172][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85857 q=mem2[172][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85859 q=mem2[172][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85861 q=mem2[172][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85863 q=mem2[173][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85865 q=mem2[173][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85867 q=mem2[173][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85869 q=mem2[173][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85871 q=mem2[173][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85873 q=mem2[173][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85875 q=mem2[173][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85877 q=mem2[173][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85879 q=mem2[174][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85881 q=mem2[174][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85883 q=mem2[174][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85885 q=mem2[174][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85887 q=mem2[174][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85889 q=mem2[174][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85891 q=mem2[174][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85893 q=mem2[174][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85895 q=mem2[175][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85897 q=mem2[175][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85899 q=mem2[175][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85901 q=mem2[175][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85903 q=mem2[175][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85905 q=mem2[175][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85907 q=mem2[175][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85909 q=mem2[175][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85911 q=mem2[176][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85913 q=mem2[176][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85915 q=mem2[176][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85917 q=mem2[176][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85919 q=mem2[176][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85921 q=mem2[176][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85923 q=mem2[176][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85925 q=mem2[176][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85927 q=mem2[177][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85929 q=mem2[177][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85931 q=mem2[177][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85933 q=mem2[177][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85935 q=mem2[177][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85937 q=mem2[177][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85939 q=mem2[177][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85941 q=mem2[177][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85943 q=mem2[178][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85945 q=mem2[178][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85947 q=mem2[178][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85949 q=mem2[178][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85951 q=mem2[178][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85953 q=mem2[178][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85955 q=mem2[178][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85957 q=mem2[178][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85959 q=mem2[17][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85961 q=mem2[17][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85963 q=mem2[17][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85965 q=mem2[17][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85967 q=mem2[17][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85969 q=mem2[17][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85971 q=mem2[17][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85973 q=mem2[17][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85975 q=mem2[180][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85977 q=mem2[180][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85979 q=mem2[180][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85981 q=mem2[180][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85983 q=mem2[180][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85985 q=mem2[180][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85987 q=mem2[180][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85989 q=mem2[180][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85991 q=mem2[181][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85993 q=mem2[181][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85995 q=mem2[181][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85997 q=mem2[181][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$85999 q=mem2[181][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86001 q=mem2[181][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86003 q=mem2[181][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86005 q=mem2[181][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86007 q=mem2[182][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86009 q=mem2[182][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86011 q=mem2[182][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86013 q=mem2[182][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86015 q=mem2[182][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86017 q=mem2[182][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86019 q=mem2[182][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86021 q=mem2[182][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86023 q=mem2[183][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86025 q=mem2[183][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86027 q=mem2[183][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86029 q=mem2[183][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86031 q=mem2[183][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86033 q=mem2[183][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86035 q=mem2[183][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86037 q=mem2[183][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86039 q=mem2[184][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86041 q=mem2[184][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86043 q=mem2[184][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86045 q=mem2[184][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86047 q=mem2[184][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86049 q=mem2[184][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86051 q=mem2[184][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86053 q=mem2[184][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86055 q=mem2[185][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86057 q=mem2[185][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86059 q=mem2[185][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86061 q=mem2[185][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86063 q=mem2[185][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86065 q=mem2[185][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86067 q=mem2[185][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86069 q=mem2[185][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86071 q=mem2[186][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86073 q=mem2[186][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86075 q=mem2[186][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86077 q=mem2[186][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86079 q=mem2[186][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86081 q=mem2[186][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86083 q=mem2[186][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86085 q=mem2[186][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86087 q=mem2[187][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86089 q=mem2[187][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86091 q=mem2[187][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86093 q=mem2[187][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86095 q=mem2[187][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86097 q=mem2[187][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86099 q=mem2[187][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86101 q=mem2[187][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86103 q=mem2[188][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86105 q=mem2[188][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86107 q=mem2[188][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86109 q=mem2[188][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86111 q=mem2[188][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86113 q=mem2[188][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86115 q=mem2[188][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86117 q=mem2[188][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86119 q=mem2[18][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86121 q=mem2[18][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86123 q=mem2[18][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86125 q=mem2[18][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86127 q=mem2[18][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86129 q=mem2[18][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86131 q=mem2[18][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86133 q=mem2[18][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86135 q=mem2[190][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86137 q=mem2[190][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86139 q=mem2[190][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86141 q=mem2[190][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86143 q=mem2[190][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86145 q=mem2[190][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86147 q=mem2[190][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86149 q=mem2[190][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86151 q=mem2[191][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86153 q=mem2[191][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86155 q=mem2[191][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86157 q=mem2[191][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86159 q=mem2[191][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86161 q=mem2[191][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86163 q=mem2[191][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86165 q=mem2[191][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86167 q=mem2[192][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86169 q=mem2[192][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86171 q=mem2[192][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86173 q=mem2[192][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86175 q=mem2[192][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86177 q=mem2[192][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86179 q=mem2[192][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86181 q=mem2[192][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86183 q=mem2[193][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86185 q=mem2[193][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86187 q=mem2[193][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86189 q=mem2[193][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86191 q=mem2[193][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86193 q=mem2[193][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86195 q=mem2[193][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86197 q=mem2[193][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86199 q=mem2[194][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86201 q=mem2[194][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86203 q=mem2[194][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86205 q=mem2[194][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86207 q=mem2[194][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86209 q=mem2[194][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86211 q=mem2[194][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86213 q=mem2[194][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86215 q=mem2[195][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86217 q=mem2[195][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86219 q=mem2[195][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86221 q=mem2[195][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86223 q=mem2[195][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86225 q=mem2[195][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86227 q=mem2[195][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86229 q=mem2[195][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86231 q=mem2[196][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86233 q=mem2[196][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86235 q=mem2[196][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86237 q=mem2[196][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86239 q=mem2[196][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86241 q=mem2[196][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86243 q=mem2[196][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86245 q=mem2[196][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86247 q=mem2[197][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86249 q=mem2[197][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86251 q=mem2[197][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86253 q=mem2[197][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86255 q=mem2[197][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86257 q=mem2[197][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86259 q=mem2[197][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86261 q=mem2[197][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86263 q=mem2[198][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86265 q=mem2[198][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86267 q=mem2[198][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86269 q=mem2[198][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86271 q=mem2[198][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86273 q=mem2[198][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86275 q=mem2[198][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86277 q=mem2[198][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86279 q=mem2[1][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86281 q=mem2[1][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86283 q=mem2[1][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86285 q=mem2[1][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86287 q=mem2[1][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86289 q=mem2[1][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86291 q=mem2[1][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86293 q=mem2[1][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86295 q=mem2[200][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86297 q=mem2[200][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86299 q=mem2[200][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86301 q=mem2[200][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86303 q=mem2[200][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86305 q=mem2[200][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86307 q=mem2[200][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86309 q=mem2[200][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86311 q=mem2[201][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86313 q=mem2[201][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86315 q=mem2[201][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86317 q=mem2[201][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86319 q=mem2[201][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86321 q=mem2[201][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86323 q=mem2[201][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86325 q=mem2[201][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86327 q=mem2[202][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86329 q=mem2[202][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86331 q=mem2[202][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86333 q=mem2[202][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86335 q=mem2[202][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86337 q=mem2[202][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86339 q=mem2[202][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86341 q=mem2[202][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86343 q=mem2[203][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86345 q=mem2[203][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86347 q=mem2[203][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86349 q=mem2[203][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86351 q=mem2[203][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86353 q=mem2[203][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86355 q=mem2[203][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86357 q=mem2[203][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86359 q=mem2[204][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86361 q=mem2[204][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86363 q=mem2[204][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86365 q=mem2[204][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86367 q=mem2[204][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86369 q=mem2[204][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86371 q=mem2[204][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86373 q=mem2[204][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86375 q=mem2[205][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86377 q=mem2[205][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86379 q=mem2[205][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86381 q=mem2[205][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86383 q=mem2[205][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86385 q=mem2[205][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86387 q=mem2[205][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86389 q=mem2[205][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86391 q=mem2[206][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86393 q=mem2[206][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86395 q=mem2[206][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86397 q=mem2[206][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86399 q=mem2[206][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86401 q=mem2[206][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86403 q=mem2[206][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86405 q=mem2[206][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86407 q=mem2[207][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86409 q=mem2[207][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86411 q=mem2[207][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86413 q=mem2[207][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86415 q=mem2[207][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86417 q=mem2[207][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86419 q=mem2[207][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86421 q=mem2[207][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86423 q=mem2[208][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86425 q=mem2[208][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86427 q=mem2[208][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86429 q=mem2[208][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86431 q=mem2[208][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86433 q=mem2[208][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86435 q=mem2[208][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86437 q=mem2[208][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86439 q=mem2[20][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86441 q=mem2[20][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86443 q=mem2[20][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86445 q=mem2[20][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86447 q=mem2[20][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86449 q=mem2[20][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86451 q=mem2[20][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86453 q=mem2[20][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86455 q=mem2[210][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86457 q=mem2[210][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86459 q=mem2[210][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86461 q=mem2[210][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86463 q=mem2[210][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86465 q=mem2[210][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86467 q=mem2[210][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86469 q=mem2[210][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86471 q=mem2[211][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86473 q=mem2[211][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86475 q=mem2[211][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86477 q=mem2[211][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86479 q=mem2[211][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86481 q=mem2[211][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86483 q=mem2[211][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86485 q=mem2[211][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86487 q=mem2[212][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86489 q=mem2[212][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86491 q=mem2[212][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86493 q=mem2[212][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86495 q=mem2[212][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86497 q=mem2[212][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86499 q=mem2[212][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86501 q=mem2[212][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86503 q=mem2[213][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86505 q=mem2[213][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86507 q=mem2[213][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86509 q=mem2[213][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86511 q=mem2[213][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86513 q=mem2[213][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86515 q=mem2[213][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86517 q=mem2[213][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86519 q=mem2[214][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86521 q=mem2[214][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86523 q=mem2[214][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86525 q=mem2[214][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86527 q=mem2[214][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86529 q=mem2[214][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86531 q=mem2[214][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86533 q=mem2[214][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86535 q=mem2[215][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86537 q=mem2[215][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86539 q=mem2[215][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86541 q=mem2[215][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86543 q=mem2[215][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86545 q=mem2[215][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86547 q=mem2[215][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86549 q=mem2[215][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86551 q=mem2[216][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86553 q=mem2[216][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86555 q=mem2[216][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86557 q=mem2[216][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86559 q=mem2[216][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86561 q=mem2[216][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86563 q=mem2[216][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86565 q=mem2[216][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86567 q=mem2[217][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86569 q=mem2[217][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86571 q=mem2[217][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86573 q=mem2[217][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86575 q=mem2[217][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86577 q=mem2[217][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86579 q=mem2[217][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86581 q=mem2[217][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86583 q=mem2[218][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86585 q=mem2[218][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86587 q=mem2[218][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86589 q=mem2[218][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86591 q=mem2[218][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86593 q=mem2[218][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86595 q=mem2[218][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86597 q=mem2[218][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86599 q=mem2[21][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86601 q=mem2[21][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86603 q=mem2[21][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86605 q=mem2[21][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86607 q=mem2[21][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86609 q=mem2[21][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86611 q=mem2[21][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86613 q=mem2[21][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86615 q=mem2[220][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86617 q=mem2[220][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86619 q=mem2[220][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86621 q=mem2[220][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86623 q=mem2[220][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86625 q=mem2[220][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86627 q=mem2[220][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86629 q=mem2[220][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86631 q=mem2[221][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86633 q=mem2[221][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86635 q=mem2[221][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86637 q=mem2[221][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86639 q=mem2[221][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86641 q=mem2[221][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86643 q=mem2[221][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86645 q=mem2[221][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86647 q=mem2[222][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86649 q=mem2[222][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86651 q=mem2[222][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86653 q=mem2[222][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86655 q=mem2[222][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86657 q=mem2[222][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86659 q=mem2[222][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86661 q=mem2[222][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86663 q=mem2[223][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86665 q=mem2[223][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86667 q=mem2[223][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86669 q=mem2[223][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86671 q=mem2[223][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86673 q=mem2[223][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86675 q=mem2[223][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86677 q=mem2[223][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86679 q=mem2[224][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86681 q=mem2[224][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86683 q=mem2[224][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86685 q=mem2[224][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86687 q=mem2[224][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86689 q=mem2[224][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86691 q=mem2[224][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86693 q=mem2[224][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86695 q=mem2[225][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86697 q=mem2[225][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86699 q=mem2[225][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86701 q=mem2[225][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86703 q=mem2[225][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86705 q=mem2[225][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86707 q=mem2[225][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86709 q=mem2[225][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86711 q=mem2[226][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86713 q=mem2[226][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86715 q=mem2[226][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86717 q=mem2[226][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86719 q=mem2[226][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86721 q=mem2[226][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86723 q=mem2[226][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86725 q=mem2[226][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86727 q=mem2[227][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86729 q=mem2[227][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86731 q=mem2[227][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86733 q=mem2[227][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86735 q=mem2[227][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86737 q=mem2[227][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86739 q=mem2[227][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86741 q=mem2[227][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86743 q=mem2[228][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86745 q=mem2[228][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86747 q=mem2[228][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86749 q=mem2[228][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86751 q=mem2[228][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86753 q=mem2[228][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86755 q=mem2[228][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86757 q=mem2[228][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86759 q=mem2[22][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86761 q=mem2[22][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86763 q=mem2[22][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86765 q=mem2[22][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86767 q=mem2[22][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86769 q=mem2[22][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86771 q=mem2[22][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86773 q=mem2[22][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86775 q=mem2[230][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86777 q=mem2[230][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86779 q=mem2[230][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86781 q=mem2[230][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86783 q=mem2[230][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86785 q=mem2[230][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86787 q=mem2[230][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86789 q=mem2[230][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86791 q=mem2[231][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86793 q=mem2[231][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86795 q=mem2[231][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86797 q=mem2[231][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86799 q=mem2[231][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86801 q=mem2[231][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86803 q=mem2[231][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86805 q=mem2[231][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86807 q=mem2[232][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86809 q=mem2[232][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86811 q=mem2[232][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86813 q=mem2[232][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86815 q=mem2[232][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86817 q=mem2[232][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86819 q=mem2[232][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86821 q=mem2[232][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86823 q=mem2[233][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86825 q=mem2[233][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86827 q=mem2[233][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86829 q=mem2[233][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86831 q=mem2[233][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86833 q=mem2[233][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86835 q=mem2[233][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86837 q=mem2[233][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86839 q=mem2[234][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86841 q=mem2[234][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86843 q=mem2[234][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86845 q=mem2[234][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86847 q=mem2[234][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86849 q=mem2[234][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86851 q=mem2[234][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86853 q=mem2[234][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86855 q=mem2[235][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86857 q=mem2[235][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86859 q=mem2[235][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86861 q=mem2[235][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86863 q=mem2[235][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86865 q=mem2[235][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86867 q=mem2[235][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86869 q=mem2[235][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86871 q=mem2[236][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86873 q=mem2[236][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86875 q=mem2[236][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86877 q=mem2[236][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86879 q=mem2[236][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86881 q=mem2[236][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86883 q=mem2[236][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86885 q=mem2[236][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86887 q=mem2[237][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86889 q=mem2[237][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86891 q=mem2[237][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86893 q=mem2[237][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86895 q=mem2[237][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86897 q=mem2[237][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86899 q=mem2[237][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86901 q=mem2[237][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86903 q=mem2[238][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86905 q=mem2[238][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86907 q=mem2[238][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86909 q=mem2[238][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86911 q=mem2[238][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86913 q=mem2[238][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86915 q=mem2[238][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86917 q=mem2[238][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86919 q=mem2[23][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86921 q=mem2[23][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86923 q=mem2[23][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86925 q=mem2[23][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86927 q=mem2[23][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86929 q=mem2[23][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86931 q=mem2[23][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86933 q=mem2[23][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86935 q=mem2[240][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86937 q=mem2[240][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86939 q=mem2[240][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86941 q=mem2[240][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86943 q=mem2[240][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86945 q=mem2[240][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86947 q=mem2[240][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86949 q=mem2[240][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86951 q=mem2[241][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86953 q=mem2[241][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86955 q=mem2[241][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86957 q=mem2[241][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86959 q=mem2[241][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86961 q=mem2[241][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86963 q=mem2[241][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86965 q=mem2[241][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86967 q=mem2[242][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86969 q=mem2[242][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86971 q=mem2[242][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86973 q=mem2[242][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86975 q=mem2[242][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86977 q=mem2[242][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86979 q=mem2[242][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86981 q=mem2[242][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86983 q=mem2[243][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86985 q=mem2[243][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86987 q=mem2[243][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86989 q=mem2[243][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86991 q=mem2[243][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86993 q=mem2[243][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86995 q=mem2[243][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86997 q=mem2[243][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$86999 q=mem2[244][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87001 q=mem2[244][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87003 q=mem2[244][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87005 q=mem2[244][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87007 q=mem2[244][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87009 q=mem2[244][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87011 q=mem2[244][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87013 q=mem2[244][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87015 q=mem2[245][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87017 q=mem2[245][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87019 q=mem2[245][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87021 q=mem2[245][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87023 q=mem2[245][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87025 q=mem2[245][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87027 q=mem2[245][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87029 q=mem2[245][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87031 q=mem2[246][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87033 q=mem2[246][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87035 q=mem2[246][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87037 q=mem2[246][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87039 q=mem2[246][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87041 q=mem2[246][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87043 q=mem2[246][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87045 q=mem2[246][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87047 q=mem2[247][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87049 q=mem2[247][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87051 q=mem2[247][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87053 q=mem2[247][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87055 q=mem2[247][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87057 q=mem2[247][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87059 q=mem2[247][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87061 q=mem2[247][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87063 q=mem2[248][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87065 q=mem2[248][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87067 q=mem2[248][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87069 q=mem2[248][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87071 q=mem2[248][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87073 q=mem2[248][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87075 q=mem2[248][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87077 q=mem2[248][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87079 q=mem2[24][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87081 q=mem2[24][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87083 q=mem2[24][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87085 q=mem2[24][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87087 q=mem2[24][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87089 q=mem2[24][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87091 q=mem2[24][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87093 q=mem2[24][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87095 q=mem2[250][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87097 q=mem2[250][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87099 q=mem2[250][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87101 q=mem2[250][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87103 q=mem2[250][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87105 q=mem2[250][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87107 q=mem2[250][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87109 q=mem2[250][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87111 q=mem2[251][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87113 q=mem2[251][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87115 q=mem2[251][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87117 q=mem2[251][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87119 q=mem2[251][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87121 q=mem2[251][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87123 q=mem2[251][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87125 q=mem2[251][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87127 q=mem2[252][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87129 q=mem2[252][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87131 q=mem2[252][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87133 q=mem2[252][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87135 q=mem2[252][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87137 q=mem2[252][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87139 q=mem2[252][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87141 q=mem2[252][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87143 q=mem2[253][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87145 q=mem2[253][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87147 q=mem2[253][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87149 q=mem2[253][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87151 q=mem2[253][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87153 q=mem2[253][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87155 q=mem2[253][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87157 q=mem2[253][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87159 q=mem2[254][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87161 q=mem2[254][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87163 q=mem2[254][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87165 q=mem2[254][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87167 q=mem2[254][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87169 q=mem2[254][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87171 q=mem2[254][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87173 q=mem2[254][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87175 q=mem2[9][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87177 q=mem2[9][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87179 q=mem2[9][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87181 q=mem2[9][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87183 q=mem2[9][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87185 q=mem2[9][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87187 q=mem2[9][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87189 q=mem2[9][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87191 q=mem3[19][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87193 q=mem3[19][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87195 q=mem3[19][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87197 q=mem3[19][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87199 q=mem3[19][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87201 q=mem3[19][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87203 q=mem3[19][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87205 q=mem3[19][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87207 q=mem3[29][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87209 q=mem3[29][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87211 q=mem3[29][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87213 q=mem3[29][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87215 q=mem3[29][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87217 q=mem3[29][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87219 q=mem3[29][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87221 q=mem3[29][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87223 q=mem3[39][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87225 q=mem3[39][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87227 q=mem3[39][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87229 q=mem3[39][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87231 q=mem3[39][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87233 q=mem3[39][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87235 q=mem3[39][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87237 q=mem3[39][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87239 q=mem3[49][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87241 q=mem3[49][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87243 q=mem3[49][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87245 q=mem3[49][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87247 q=mem3[49][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87249 q=mem3[49][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87251 q=mem3[49][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87253 q=mem3[49][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87255 q=mem3[59][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87257 q=mem3[59][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87259 q=mem3[59][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87261 q=mem3[59][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87263 q=mem3[59][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87265 q=mem3[59][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87267 q=mem3[59][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87269 q=mem3[59][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87271 q=mem3[69][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87273 q=mem3[69][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87275 q=mem3[69][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87277 q=mem3[69][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87279 q=mem3[69][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87281 q=mem3[69][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87283 q=mem3[69][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87285 q=mem3[69][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87287 q=mem3[79][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87289 q=mem3[79][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87291 q=mem3[79][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87293 q=mem3[79][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87295 q=mem3[79][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87297 q=mem3[79][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87299 q=mem3[79][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87301 q=mem3[79][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87303 q=mem3[89][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87305 q=mem3[89][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87307 q=mem3[89][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87309 q=mem3[89][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87311 q=mem3[89][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87313 q=mem3[89][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87315 q=mem3[89][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87317 q=mem3[89][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87319 q=mem3[99][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87321 q=mem3[99][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87323 q=mem3[99][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87325 q=mem3[99][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87327 q=mem3[99][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87329 q=mem3[99][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87331 q=mem3[99][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87333 q=mem3[99][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87335 q=mem3[109][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87337 q=mem3[109][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87339 q=mem3[109][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87341 q=mem3[109][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87343 q=mem3[109][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87345 q=mem3[109][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87347 q=mem3[109][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87349 q=mem3[109][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87351 q=mem3[119][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87353 q=mem3[119][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87355 q=mem3[119][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87357 q=mem3[119][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87359 q=mem3[119][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87361 q=mem3[119][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87363 q=mem3[119][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87365 q=mem3[119][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87367 q=mem3[129][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87369 q=mem3[129][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87371 q=mem3[129][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87373 q=mem3[129][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87375 q=mem3[129][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87377 q=mem3[129][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87379 q=mem3[129][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87381 q=mem3[129][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87383 q=mem3[139][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87385 q=mem3[139][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87387 q=mem3[139][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87389 q=mem3[139][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87391 q=mem3[139][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87393 q=mem3[139][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87395 q=mem3[139][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87397 q=mem3[139][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87399 q=mem3[149][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87401 q=mem3[149][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87403 q=mem3[149][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87405 q=mem3[149][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87407 q=mem3[149][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87409 q=mem3[149][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87411 q=mem3[149][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87413 q=mem3[149][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87415 q=mem3[159][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87417 q=mem3[159][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87419 q=mem3[159][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87421 q=mem3[159][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87423 q=mem3[159][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87425 q=mem3[159][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87427 q=mem3[159][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87429 q=mem3[159][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87431 q=mem3[169][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87433 q=mem3[169][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87435 q=mem3[169][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87437 q=mem3[169][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87439 q=mem3[169][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87441 q=mem3[169][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87443 q=mem3[169][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87445 q=mem3[169][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87447 q=mem3[179][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87449 q=mem3[179][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87451 q=mem3[179][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87453 q=mem3[179][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87455 q=mem3[179][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87457 q=mem3[179][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87459 q=mem3[179][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87461 q=mem3[179][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87463 q=mem3[189][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87465 q=mem3[189][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87467 q=mem3[189][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87469 q=mem3[189][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87471 q=mem3[189][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87473 q=mem3[189][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87475 q=mem3[189][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87477 q=mem3[189][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87479 q=mem3[199][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87481 q=mem3[199][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87483 q=mem3[199][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87485 q=mem3[199][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87487 q=mem3[199][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87489 q=mem3[199][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87491 q=mem3[199][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87493 q=mem3[199][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87495 q=mem3[209][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87497 q=mem3[209][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87499 q=mem3[209][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87501 q=mem3[209][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87503 q=mem3[209][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87505 q=mem3[209][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87507 q=mem3[209][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87509 q=mem3[209][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87511 q=mem3[219][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87513 q=mem3[219][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87515 q=mem3[219][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87517 q=mem3[219][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87519 q=mem3[219][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87521 q=mem3[219][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87523 q=mem3[219][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87525 q=mem3[219][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87527 q=mem3[229][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87529 q=mem3[229][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87531 q=mem3[229][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87533 q=mem3[229][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87535 q=mem3[229][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87537 q=mem3[229][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87539 q=mem3[229][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87541 q=mem3[229][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87543 q=mem3[239][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87545 q=mem3[239][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87547 q=mem3[239][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87549 q=mem3[239][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87551 q=mem3[239][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87553 q=mem3[239][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87555 q=mem3[239][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87557 q=mem3[239][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87559 q=mem3[249][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87561 q=mem3[249][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87563 q=mem3[249][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87565 q=mem3[249][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87567 q=mem3[249][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87569 q=mem3[249][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87571 q=mem3[249][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87573 q=mem3[249][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87575 q=mem3[255][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87577 q=mem3[255][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87579 q=mem3[255][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87581 q=mem3[255][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87583 q=mem3[255][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87585 q=mem3[255][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87587 q=mem3[255][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87589 q=mem3[255][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87591 q=mem3[25][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87593 q=mem3[25][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87595 q=mem3[25][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87597 q=mem3[25][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87599 q=mem3[25][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87601 q=mem3[25][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87603 q=mem3[25][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87605 q=mem3[25][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87607 q=mem3[26][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87609 q=mem3[26][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87611 q=mem3[26][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87613 q=mem3[26][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87615 q=mem3[26][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87617 q=mem3[26][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87619 q=mem3[26][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87621 q=mem3[26][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87623 q=mem3[27][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87625 q=mem3[27][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87627 q=mem3[27][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87629 q=mem3[27][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87631 q=mem3[27][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87633 q=mem3[27][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87635 q=mem3[27][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87637 q=mem3[27][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87639 q=mem3[28][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87641 q=mem3[28][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87643 q=mem3[28][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87645 q=mem3[28][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87647 q=mem3[28][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87649 q=mem3[28][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87651 q=mem3[28][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87653 q=mem3[28][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87655 q=mem3[2][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87657 q=mem3[2][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87659 q=mem3[2][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87661 q=mem3[2][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87663 q=mem3[2][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87665 q=mem3[2][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87667 q=mem3[2][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87669 q=mem3[2][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87671 q=mem3[30][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87673 q=mem3[30][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87675 q=mem3[30][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87677 q=mem3[30][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87679 q=mem3[30][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87681 q=mem3[30][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87683 q=mem3[30][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87685 q=mem3[30][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87687 q=mem3[31][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87689 q=mem3[31][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87691 q=mem3[31][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87693 q=mem3[31][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87695 q=mem3[31][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87697 q=mem3[31][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87699 q=mem3[31][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87701 q=mem3[31][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87703 q=mem3[32][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87705 q=mem3[32][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87707 q=mem3[32][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87709 q=mem3[32][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87711 q=mem3[32][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87713 q=mem3[32][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87715 q=mem3[32][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87717 q=mem3[32][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87719 q=mem3[33][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87721 q=mem3[33][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87723 q=mem3[33][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87725 q=mem3[33][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87727 q=mem3[33][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87729 q=mem3[33][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87731 q=mem3[33][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87733 q=mem3[33][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87735 q=mem3[34][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87737 q=mem3[34][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87739 q=mem3[34][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87741 q=mem3[34][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87743 q=mem3[34][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87745 q=mem3[34][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87747 q=mem3[34][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87749 q=mem3[34][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87751 q=mem3[35][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87753 q=mem3[35][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87755 q=mem3[35][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87757 q=mem3[35][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87759 q=mem3[35][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87761 q=mem3[35][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87763 q=mem3[35][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87765 q=mem3[35][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87767 q=mem3[36][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87769 q=mem3[36][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87771 q=mem3[36][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87773 q=mem3[36][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87775 q=mem3[36][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87777 q=mem3[36][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87779 q=mem3[36][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87781 q=mem3[36][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87783 q=mem3[37][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87785 q=mem3[37][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87787 q=mem3[37][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87789 q=mem3[37][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87791 q=mem3[37][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87793 q=mem3[37][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87795 q=mem3[37][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87797 q=mem3[37][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87799 q=mem3[38][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87801 q=mem3[38][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87803 q=mem3[38][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87805 q=mem3[38][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87807 q=mem3[38][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87809 q=mem3[38][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87811 q=mem3[38][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87813 q=mem3[38][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87815 q=mem3[3][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87817 q=mem3[3][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87819 q=mem3[3][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87821 q=mem3[3][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87823 q=mem3[3][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87825 q=mem3[3][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87827 q=mem3[3][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87829 q=mem3[3][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87831 q=mem3[40][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87833 q=mem3[40][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87835 q=mem3[40][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87837 q=mem3[40][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87839 q=mem3[40][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87841 q=mem3[40][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87843 q=mem3[40][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87845 q=mem3[40][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87847 q=mem3[41][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87849 q=mem3[41][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87851 q=mem3[41][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87853 q=mem3[41][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87855 q=mem3[41][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87857 q=mem3[41][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87859 q=mem3[41][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87861 q=mem3[41][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87863 q=mem3[42][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87865 q=mem3[42][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87867 q=mem3[42][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87869 q=mem3[42][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87871 q=mem3[42][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87873 q=mem3[42][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87875 q=mem3[42][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87877 q=mem3[42][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87879 q=mem3[43][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87881 q=mem3[43][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87883 q=mem3[43][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87885 q=mem3[43][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87887 q=mem3[43][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87889 q=mem3[43][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87891 q=mem3[43][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87893 q=mem3[43][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87895 q=mem3[44][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87897 q=mem3[44][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87899 q=mem3[44][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87901 q=mem3[44][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87903 q=mem3[44][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87905 q=mem3[44][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87907 q=mem3[44][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87909 q=mem3[44][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87911 q=mem3[45][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87913 q=mem3[45][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87915 q=mem3[45][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87917 q=mem3[45][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87919 q=mem3[45][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87921 q=mem3[45][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87923 q=mem3[45][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87925 q=mem3[45][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87927 q=mem3[46][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87929 q=mem3[46][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87931 q=mem3[46][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87933 q=mem3[46][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87935 q=mem3[46][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87937 q=mem3[46][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87939 q=mem3[46][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87941 q=mem3[46][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87943 q=mem3[47][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87945 q=mem3[47][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87947 q=mem3[47][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87949 q=mem3[47][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87951 q=mem3[47][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87953 q=mem3[47][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87955 q=mem3[47][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87957 q=mem3[47][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87959 q=mem3[48][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87961 q=mem3[48][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87963 q=mem3[48][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87965 q=mem3[48][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87967 q=mem3[48][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87969 q=mem3[48][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87971 q=mem3[48][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87973 q=mem3[48][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87975 q=mem3[4][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87977 q=mem3[4][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87979 q=mem3[4][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87981 q=mem3[4][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87983 q=mem3[4][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87985 q=mem3[4][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87987 q=mem3[4][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87989 q=mem3[4][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87991 q=mem3[50][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87993 q=mem3[50][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87995 q=mem3[50][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87997 q=mem3[50][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$87999 q=mem3[50][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88001 q=mem3[50][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88003 q=mem3[50][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88005 q=mem3[50][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88007 q=mem3[51][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88009 q=mem3[51][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88011 q=mem3[51][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88013 q=mem3[51][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88015 q=mem3[51][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88017 q=mem3[51][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88019 q=mem3[51][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88021 q=mem3[51][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88023 q=mem3[52][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88025 q=mem3[52][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88027 q=mem3[52][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88029 q=mem3[52][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88031 q=mem3[52][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88033 q=mem3[52][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88035 q=mem3[52][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88037 q=mem3[52][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88039 q=mem3[53][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88041 q=mem3[53][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88043 q=mem3[53][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88045 q=mem3[53][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88047 q=mem3[53][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88049 q=mem3[53][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88051 q=mem3[53][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88053 q=mem3[53][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88055 q=mem3[54][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88057 q=mem3[54][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88059 q=mem3[54][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88061 q=mem3[54][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88063 q=mem3[54][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88065 q=mem3[54][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88067 q=mem3[54][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88069 q=mem3[54][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88071 q=mem3[55][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88073 q=mem3[55][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88075 q=mem3[55][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88077 q=mem3[55][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88079 q=mem3[55][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88081 q=mem3[55][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88083 q=mem3[55][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88085 q=mem3[55][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88087 q=mem3[56][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88089 q=mem3[56][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88091 q=mem3[56][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88093 q=mem3[56][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88095 q=mem3[56][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88097 q=mem3[56][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88099 q=mem3[56][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88101 q=mem3[56][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88103 q=mem3[57][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88105 q=mem3[57][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88107 q=mem3[57][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88109 q=mem3[57][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88111 q=mem3[57][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88113 q=mem3[57][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88115 q=mem3[57][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88117 q=mem3[57][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88119 q=mem3[58][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88121 q=mem3[58][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88123 q=mem3[58][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88125 q=mem3[58][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88127 q=mem3[58][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88129 q=mem3[58][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88131 q=mem3[58][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88133 q=mem3[58][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88135 q=mem3[5][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88137 q=mem3[5][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88139 q=mem3[5][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88141 q=mem3[5][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88143 q=mem3[5][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88145 q=mem3[5][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88147 q=mem3[5][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88149 q=mem3[5][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88151 q=mem3[60][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88153 q=mem3[60][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88155 q=mem3[60][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88157 q=mem3[60][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88159 q=mem3[60][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88161 q=mem3[60][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88163 q=mem3[60][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88165 q=mem3[60][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88167 q=mem3[61][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88169 q=mem3[61][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88171 q=mem3[61][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88173 q=mem3[61][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88175 q=mem3[61][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88177 q=mem3[61][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88179 q=mem3[61][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88181 q=mem3[61][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88183 q=mem3[62][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88185 q=mem3[62][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88187 q=mem3[62][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88189 q=mem3[62][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88191 q=mem3[62][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88193 q=mem3[62][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88195 q=mem3[62][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88197 q=mem3[62][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88199 q=mem3[63][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88201 q=mem3[63][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88203 q=mem3[63][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88205 q=mem3[63][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88207 q=mem3[63][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88209 q=mem3[63][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88211 q=mem3[63][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88213 q=mem3[63][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88215 q=mem3[64][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88217 q=mem3[64][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88219 q=mem3[64][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88221 q=mem3[64][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88223 q=mem3[64][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88225 q=mem3[64][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88227 q=mem3[64][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88229 q=mem3[64][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88231 q=mem3[65][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88233 q=mem3[65][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88235 q=mem3[65][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88237 q=mem3[65][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88239 q=mem3[65][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88241 q=mem3[65][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88243 q=mem3[65][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88245 q=mem3[65][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88247 q=mem3[66][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88249 q=mem3[66][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88251 q=mem3[66][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88253 q=mem3[66][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88255 q=mem3[66][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88257 q=mem3[66][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88259 q=mem3[66][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88261 q=mem3[66][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88263 q=mem3[67][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88265 q=mem3[67][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88267 q=mem3[67][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88269 q=mem3[67][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88271 q=mem3[67][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88273 q=mem3[67][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88275 q=mem3[67][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88277 q=mem3[67][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88279 q=mem3[68][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88281 q=mem3[68][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88283 q=mem3[68][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88285 q=mem3[68][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88287 q=mem3[68][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88289 q=mem3[68][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88291 q=mem3[68][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88293 q=mem3[68][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88295 q=mem3[6][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88297 q=mem3[6][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88299 q=mem3[6][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88301 q=mem3[6][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88303 q=mem3[6][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88305 q=mem3[6][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88307 q=mem3[6][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88309 q=mem3[6][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88311 q=mem3[70][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88313 q=mem3[70][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88315 q=mem3[70][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88317 q=mem3[70][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88319 q=mem3[70][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88321 q=mem3[70][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88323 q=mem3[70][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88325 q=mem3[70][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88327 q=mem3[71][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88329 q=mem3[71][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88331 q=mem3[71][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88333 q=mem3[71][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88335 q=mem3[71][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88337 q=mem3[71][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88339 q=mem3[71][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88341 q=mem3[71][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88343 q=mem3[72][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88345 q=mem3[72][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88347 q=mem3[72][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88349 q=mem3[72][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88351 q=mem3[72][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88353 q=mem3[72][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88355 q=mem3[72][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88357 q=mem3[72][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88359 q=mem3[73][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88361 q=mem3[73][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88363 q=mem3[73][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88365 q=mem3[73][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88367 q=mem3[73][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88369 q=mem3[73][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88371 q=mem3[73][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88373 q=mem3[73][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88375 q=mem3[74][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88377 q=mem3[74][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88379 q=mem3[74][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88381 q=mem3[74][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88383 q=mem3[74][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88385 q=mem3[74][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88387 q=mem3[74][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88389 q=mem3[74][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88391 q=mem3[75][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88393 q=mem3[75][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88395 q=mem3[75][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88397 q=mem3[75][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88399 q=mem3[75][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88401 q=mem3[75][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88403 q=mem3[75][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88405 q=mem3[75][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88407 q=mem3[76][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88409 q=mem3[76][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88411 q=mem3[76][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88413 q=mem3[76][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88415 q=mem3[76][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88417 q=mem3[76][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88419 q=mem3[76][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88421 q=mem3[76][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88423 q=mem3[77][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88425 q=mem3[77][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88427 q=mem3[77][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88429 q=mem3[77][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88431 q=mem3[77][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88433 q=mem3[77][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88435 q=mem3[77][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88437 q=mem3[77][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88439 q=mem3[78][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88441 q=mem3[78][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88443 q=mem3[78][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88445 q=mem3[78][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88447 q=mem3[78][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88449 q=mem3[78][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88451 q=mem3[78][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88453 q=mem3[78][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88455 q=mem3[7][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88457 q=mem3[7][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88459 q=mem3[7][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88461 q=mem3[7][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88463 q=mem3[7][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88465 q=mem3[7][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88467 q=mem3[7][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88469 q=mem3[7][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88471 q=mem3[80][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88473 q=mem3[80][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88475 q=mem3[80][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88477 q=mem3[80][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88479 q=mem3[80][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88481 q=mem3[80][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88483 q=mem3[80][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88485 q=mem3[80][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88487 q=mem3[81][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88489 q=mem3[81][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88491 q=mem3[81][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88493 q=mem3[81][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88495 q=mem3[81][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88497 q=mem3[81][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88499 q=mem3[81][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88501 q=mem3[81][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88503 q=mem3[82][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88505 q=mem3[82][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88507 q=mem3[82][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88509 q=mem3[82][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88511 q=mem3[82][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88513 q=mem3[82][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88515 q=mem3[82][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88517 q=mem3[82][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88519 q=mem3[83][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88521 q=mem3[83][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88523 q=mem3[83][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88525 q=mem3[83][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88527 q=mem3[83][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88529 q=mem3[83][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88531 q=mem3[83][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88533 q=mem3[83][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88535 q=mem3[84][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88537 q=mem3[84][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88539 q=mem3[84][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88541 q=mem3[84][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88543 q=mem3[84][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88545 q=mem3[84][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88547 q=mem3[84][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88549 q=mem3[84][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88551 q=mem3[85][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88553 q=mem3[85][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88555 q=mem3[85][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88557 q=mem3[85][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88559 q=mem3[85][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88561 q=mem3[85][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88563 q=mem3[85][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88565 q=mem3[85][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88567 q=mem3[86][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88569 q=mem3[86][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88571 q=mem3[86][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88573 q=mem3[86][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88575 q=mem3[86][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88577 q=mem3[86][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88579 q=mem3[86][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88581 q=mem3[86][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88583 q=mem3[87][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88585 q=mem3[87][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88587 q=mem3[87][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88589 q=mem3[87][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88591 q=mem3[87][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88593 q=mem3[87][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88595 q=mem3[87][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88597 q=mem3[87][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88599 q=mem3[88][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88601 q=mem3[88][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88603 q=mem3[88][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88605 q=mem3[88][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88607 q=mem3[88][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88609 q=mem3[88][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88611 q=mem3[88][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88613 q=mem3[88][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88615 q=mem3[8][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88617 q=mem3[8][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88619 q=mem3[8][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88621 q=mem3[8][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88623 q=mem3[8][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88625 q=mem3[8][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88627 q=mem3[8][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88629 q=mem3[8][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88631 q=mem3[90][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88633 q=mem3[90][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88635 q=mem3[90][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88637 q=mem3[90][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88639 q=mem3[90][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88641 q=mem3[90][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88643 q=mem3[90][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88645 q=mem3[90][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88647 q=mem3[91][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88649 q=mem3[91][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88651 q=mem3[91][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88653 q=mem3[91][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88655 q=mem3[91][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88657 q=mem3[91][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88659 q=mem3[91][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88661 q=mem3[91][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88663 q=mem3[92][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88665 q=mem3[92][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88667 q=mem3[92][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88669 q=mem3[92][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88671 q=mem3[92][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88673 q=mem3[92][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88675 q=mem3[92][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88677 q=mem3[92][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88679 q=mem3[93][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88681 q=mem3[93][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88683 q=mem3[93][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88685 q=mem3[93][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88687 q=mem3[93][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88689 q=mem3[93][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88691 q=mem3[93][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88693 q=mem3[93][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88695 q=mem3[94][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88697 q=mem3[94][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88699 q=mem3[94][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88701 q=mem3[94][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88703 q=mem3[94][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88705 q=mem3[94][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88707 q=mem3[94][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88709 q=mem3[94][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88711 q=mem3[95][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88713 q=mem3[95][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88715 q=mem3[95][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88717 q=mem3[95][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88719 q=mem3[95][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88721 q=mem3[95][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88723 q=mem3[95][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88725 q=mem3[95][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88727 q=mem3[96][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88729 q=mem3[96][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88731 q=mem3[96][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88733 q=mem3[96][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88735 q=mem3[96][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88737 q=mem3[96][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88739 q=mem3[96][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88741 q=mem3[96][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88743 q=mem3[97][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88745 q=mem3[97][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88747 q=mem3[97][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88749 q=mem3[97][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88751 q=mem3[97][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88753 q=mem3[97][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88755 q=mem3[97][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88757 q=mem3[97][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88759 q=mem3[98][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88761 q=mem3[98][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88763 q=mem3[98][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88765 q=mem3[98][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88767 q=mem3[98][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88769 q=mem3[98][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88771 q=mem3[98][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88773 q=mem3[98][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88775 q=mem3[0][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88777 q=mem3[0][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88779 q=mem3[0][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88781 q=mem3[0][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88783 q=mem3[0][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88785 q=mem3[0][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88787 q=mem3[0][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88789 q=mem3[0][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88791 q=mem3[100][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88793 q=mem3[100][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88795 q=mem3[100][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88797 q=mem3[100][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88799 q=mem3[100][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88801 q=mem3[100][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88803 q=mem3[100][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88805 q=mem3[100][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88807 q=mem3[101][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88809 q=mem3[101][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88811 q=mem3[101][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88813 q=mem3[101][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88815 q=mem3[101][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88817 q=mem3[101][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88819 q=mem3[101][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88821 q=mem3[101][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88823 q=mem3[102][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88825 q=mem3[102][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88827 q=mem3[102][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88829 q=mem3[102][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88831 q=mem3[102][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88833 q=mem3[102][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88835 q=mem3[102][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88837 q=mem3[102][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88839 q=mem3[103][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88841 q=mem3[103][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88843 q=mem3[103][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88845 q=mem3[103][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88847 q=mem3[103][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88849 q=mem3[103][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88851 q=mem3[103][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88853 q=mem3[103][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88855 q=mem3[104][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88857 q=mem3[104][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88859 q=mem3[104][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88861 q=mem3[104][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88863 q=mem3[104][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88865 q=mem3[104][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88867 q=mem3[104][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88869 q=mem3[104][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88871 q=mem3[105][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88873 q=mem3[105][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88875 q=mem3[105][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88877 q=mem3[105][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88879 q=mem3[105][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88881 q=mem3[105][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88883 q=mem3[105][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88885 q=mem3[105][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88887 q=mem3[106][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88889 q=mem3[106][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88891 q=mem3[106][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88893 q=mem3[106][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88895 q=mem3[106][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88897 q=mem3[106][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88899 q=mem3[106][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88901 q=mem3[106][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88903 q=mem3[107][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88905 q=mem3[107][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88907 q=mem3[107][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88909 q=mem3[107][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88911 q=mem3[107][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88913 q=mem3[107][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88915 q=mem3[107][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88917 q=mem3[107][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88919 q=mem3[108][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88921 q=mem3[108][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88923 q=mem3[108][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88925 q=mem3[108][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88927 q=mem3[108][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88929 q=mem3[108][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88931 q=mem3[108][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88933 q=mem3[108][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88935 q=mem3[10][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88937 q=mem3[10][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88939 q=mem3[10][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88941 q=mem3[10][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88943 q=mem3[10][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88945 q=mem3[10][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88947 q=mem3[10][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88949 q=mem3[10][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88951 q=mem3[110][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88953 q=mem3[110][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88955 q=mem3[110][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88957 q=mem3[110][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88959 q=mem3[110][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88961 q=mem3[110][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88963 q=mem3[110][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88965 q=mem3[110][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88967 q=mem3[111][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88969 q=mem3[111][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88971 q=mem3[111][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88973 q=mem3[111][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88975 q=mem3[111][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88977 q=mem3[111][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88979 q=mem3[111][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88981 q=mem3[111][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88983 q=mem3[112][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88985 q=mem3[112][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88987 q=mem3[112][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88989 q=mem3[112][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88991 q=mem3[112][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88993 q=mem3[112][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88995 q=mem3[112][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88997 q=mem3[112][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$88999 q=mem3[113][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89001 q=mem3[113][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89003 q=mem3[113][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89005 q=mem3[113][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89007 q=mem3[113][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89009 q=mem3[113][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89011 q=mem3[113][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89013 q=mem3[113][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89015 q=mem3[114][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89017 q=mem3[114][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89019 q=mem3[114][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89021 q=mem3[114][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89023 q=mem3[114][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89025 q=mem3[114][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89027 q=mem3[114][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89029 q=mem3[114][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89031 q=mem3[115][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89033 q=mem3[115][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89035 q=mem3[115][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89037 q=mem3[115][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89039 q=mem3[115][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89041 q=mem3[115][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89043 q=mem3[115][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89045 q=mem3[115][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89047 q=mem3[116][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89049 q=mem3[116][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89051 q=mem3[116][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89053 q=mem3[116][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89055 q=mem3[116][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89057 q=mem3[116][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89059 q=mem3[116][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89061 q=mem3[116][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89063 q=mem3[117][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89065 q=mem3[117][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89067 q=mem3[117][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89069 q=mem3[117][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89071 q=mem3[117][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89073 q=mem3[117][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89075 q=mem3[117][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89077 q=mem3[117][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89079 q=mem3[118][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89081 q=mem3[118][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89083 q=mem3[118][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89085 q=mem3[118][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89087 q=mem3[118][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89089 q=mem3[118][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89091 q=mem3[118][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89093 q=mem3[118][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89095 q=mem3[11][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89097 q=mem3[11][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89099 q=mem3[11][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89101 q=mem3[11][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89103 q=mem3[11][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89105 q=mem3[11][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89107 q=mem3[11][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89109 q=mem3[11][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89111 q=mem3[120][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89113 q=mem3[120][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89115 q=mem3[120][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89117 q=mem3[120][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89119 q=mem3[120][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89121 q=mem3[120][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89123 q=mem3[120][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89125 q=mem3[120][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89127 q=mem3[121][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89129 q=mem3[121][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89131 q=mem3[121][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89133 q=mem3[121][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89135 q=mem3[121][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89137 q=mem3[121][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89139 q=mem3[121][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89141 q=mem3[121][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89143 q=mem3[122][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89145 q=mem3[122][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89147 q=mem3[122][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89149 q=mem3[122][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89151 q=mem3[122][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89153 q=mem3[122][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89155 q=mem3[122][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89157 q=mem3[122][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89159 q=mem3[123][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89161 q=mem3[123][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89163 q=mem3[123][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89165 q=mem3[123][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89167 q=mem3[123][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89169 q=mem3[123][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89171 q=mem3[123][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89173 q=mem3[123][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89175 q=mem3[124][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89177 q=mem3[124][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89179 q=mem3[124][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89181 q=mem3[124][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89183 q=mem3[124][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89185 q=mem3[124][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89187 q=mem3[124][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89189 q=mem3[124][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89191 q=mem3[125][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89193 q=mem3[125][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89195 q=mem3[125][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89197 q=mem3[125][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89199 q=mem3[125][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89201 q=mem3[125][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89203 q=mem3[125][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89205 q=mem3[125][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89207 q=mem3[126][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89209 q=mem3[126][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89211 q=mem3[126][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89213 q=mem3[126][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89215 q=mem3[126][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89217 q=mem3[126][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89219 q=mem3[126][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89221 q=mem3[126][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89223 q=mem3[127][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89225 q=mem3[127][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89227 q=mem3[127][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89229 q=mem3[127][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89231 q=mem3[127][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89233 q=mem3[127][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89235 q=mem3[127][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89237 q=mem3[127][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89239 q=mem3[128][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89241 q=mem3[128][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89243 q=mem3[128][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89245 q=mem3[128][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89247 q=mem3[128][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89249 q=mem3[128][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89251 q=mem3[128][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89253 q=mem3[128][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89255 q=mem3[12][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89257 q=mem3[12][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89259 q=mem3[12][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89261 q=mem3[12][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89263 q=mem3[12][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89265 q=mem3[12][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89267 q=mem3[12][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89269 q=mem3[12][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89271 q=mem3[130][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89273 q=mem3[130][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89275 q=mem3[130][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89277 q=mem3[130][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89279 q=mem3[130][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89281 q=mem3[130][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89283 q=mem3[130][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89285 q=mem3[130][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89287 q=mem3[131][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89289 q=mem3[131][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89291 q=mem3[131][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89293 q=mem3[131][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89295 q=mem3[131][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89297 q=mem3[131][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89299 q=mem3[131][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89301 q=mem3[131][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89303 q=mem3[132][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89305 q=mem3[132][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89307 q=mem3[132][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89309 q=mem3[132][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89311 q=mem3[132][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89313 q=mem3[132][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89315 q=mem3[132][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89317 q=mem3[132][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89319 q=mem3[133][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89321 q=mem3[133][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89323 q=mem3[133][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89325 q=mem3[133][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89327 q=mem3[133][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89329 q=mem3[133][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89331 q=mem3[133][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89333 q=mem3[133][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89335 q=mem3[134][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89337 q=mem3[134][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89339 q=mem3[134][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89341 q=mem3[134][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89343 q=mem3[134][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89345 q=mem3[134][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89347 q=mem3[134][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89349 q=mem3[134][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89351 q=mem3[135][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89353 q=mem3[135][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89355 q=mem3[135][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89357 q=mem3[135][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89359 q=mem3[135][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89361 q=mem3[135][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89363 q=mem3[135][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89365 q=mem3[135][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89367 q=mem3[136][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89369 q=mem3[136][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89371 q=mem3[136][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89373 q=mem3[136][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89375 q=mem3[136][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89377 q=mem3[136][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89379 q=mem3[136][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89381 q=mem3[136][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89383 q=mem3[137][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89385 q=mem3[137][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89387 q=mem3[137][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89389 q=mem3[137][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89391 q=mem3[137][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89393 q=mem3[137][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89395 q=mem3[137][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89397 q=mem3[137][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89399 q=mem3[138][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89401 q=mem3[138][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89403 q=mem3[138][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89405 q=mem3[138][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89407 q=mem3[138][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89409 q=mem3[138][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89411 q=mem3[138][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89413 q=mem3[138][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89415 q=mem3[13][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89417 q=mem3[13][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89419 q=mem3[13][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89421 q=mem3[13][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89423 q=mem3[13][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89425 q=mem3[13][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89427 q=mem3[13][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89429 q=mem3[13][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89431 q=mem3[140][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89433 q=mem3[140][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89435 q=mem3[140][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89437 q=mem3[140][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89439 q=mem3[140][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89441 q=mem3[140][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89443 q=mem3[140][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89445 q=mem3[140][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89447 q=mem3[141][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89449 q=mem3[141][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89451 q=mem3[141][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89453 q=mem3[141][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89455 q=mem3[141][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89457 q=mem3[141][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89459 q=mem3[141][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89461 q=mem3[141][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89463 q=mem3[142][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89465 q=mem3[142][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89467 q=mem3[142][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89469 q=mem3[142][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89471 q=mem3[142][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89473 q=mem3[142][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89475 q=mem3[142][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89477 q=mem3[142][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89479 q=mem3[143][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89481 q=mem3[143][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89483 q=mem3[143][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89485 q=mem3[143][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89487 q=mem3[143][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89489 q=mem3[143][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89491 q=mem3[143][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89493 q=mem3[143][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89495 q=mem3[144][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89497 q=mem3[144][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89499 q=mem3[144][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89501 q=mem3[144][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89503 q=mem3[144][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89505 q=mem3[144][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89507 q=mem3[144][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89509 q=mem3[144][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89511 q=mem3[145][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89513 q=mem3[145][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89515 q=mem3[145][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89517 q=mem3[145][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89519 q=mem3[145][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89521 q=mem3[145][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89523 q=mem3[145][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89525 q=mem3[145][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89527 q=mem3[146][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89529 q=mem3[146][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89531 q=mem3[146][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89533 q=mem3[146][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89535 q=mem3[146][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89537 q=mem3[146][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89539 q=mem3[146][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89541 q=mem3[146][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89543 q=mem3[147][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89545 q=mem3[147][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89547 q=mem3[147][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89549 q=mem3[147][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89551 q=mem3[147][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89553 q=mem3[147][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89555 q=mem3[147][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89557 q=mem3[147][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89559 q=mem3[148][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89561 q=mem3[148][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89563 q=mem3[148][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89565 q=mem3[148][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89567 q=mem3[148][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89569 q=mem3[148][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89571 q=mem3[148][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89573 q=mem3[148][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89575 q=mem3[14][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89577 q=mem3[14][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89579 q=mem3[14][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89581 q=mem3[14][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89583 q=mem3[14][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89585 q=mem3[14][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89587 q=mem3[14][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89589 q=mem3[14][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89591 q=mem3[150][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89593 q=mem3[150][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89595 q=mem3[150][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89597 q=mem3[150][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89599 q=mem3[150][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89601 q=mem3[150][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89603 q=mem3[150][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89605 q=mem3[150][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89607 q=mem3[151][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89609 q=mem3[151][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89611 q=mem3[151][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89613 q=mem3[151][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89615 q=mem3[151][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89617 q=mem3[151][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89619 q=mem3[151][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89621 q=mem3[151][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89623 q=mem3[152][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89625 q=mem3[152][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89627 q=mem3[152][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89629 q=mem3[152][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89631 q=mem3[152][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89633 q=mem3[152][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89635 q=mem3[152][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89637 q=mem3[152][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89639 q=mem3[153][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89641 q=mem3[153][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89643 q=mem3[153][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89645 q=mem3[153][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89647 q=mem3[153][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89649 q=mem3[153][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89651 q=mem3[153][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89653 q=mem3[153][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89655 q=mem3[154][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89657 q=mem3[154][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89659 q=mem3[154][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89661 q=mem3[154][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89663 q=mem3[154][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89665 q=mem3[154][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89667 q=mem3[154][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89669 q=mem3[154][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89671 q=mem3[155][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89673 q=mem3[155][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89675 q=mem3[155][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89677 q=mem3[155][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89679 q=mem3[155][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89681 q=mem3[155][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89683 q=mem3[155][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89685 q=mem3[155][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89687 q=mem3[156][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89689 q=mem3[156][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89691 q=mem3[156][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89693 q=mem3[156][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89695 q=mem3[156][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89697 q=mem3[156][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89699 q=mem3[156][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89701 q=mem3[156][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89703 q=mem3[157][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89705 q=mem3[157][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89707 q=mem3[157][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89709 q=mem3[157][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89711 q=mem3[157][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89713 q=mem3[157][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89715 q=mem3[157][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89717 q=mem3[157][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89719 q=mem3[158][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89721 q=mem3[158][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89723 q=mem3[158][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89725 q=mem3[158][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89727 q=mem3[158][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89729 q=mem3[158][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89731 q=mem3[158][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89733 q=mem3[158][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89735 q=mem3[15][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89737 q=mem3[15][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89739 q=mem3[15][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89741 q=mem3[15][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89743 q=mem3[15][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89745 q=mem3[15][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89747 q=mem3[15][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89749 q=mem3[15][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89751 q=mem3[160][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89753 q=mem3[160][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89755 q=mem3[160][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89757 q=mem3[160][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89759 q=mem3[160][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89761 q=mem3[160][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89763 q=mem3[160][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89765 q=mem3[160][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89767 q=mem3[161][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89769 q=mem3[161][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89771 q=mem3[161][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89773 q=mem3[161][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89775 q=mem3[161][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89777 q=mem3[161][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89779 q=mem3[161][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89781 q=mem3[161][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89783 q=mem3[162][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89785 q=mem3[162][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89787 q=mem3[162][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89789 q=mem3[162][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89791 q=mem3[162][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89793 q=mem3[162][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89795 q=mem3[162][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89797 q=mem3[162][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89799 q=mem3[163][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89801 q=mem3[163][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89803 q=mem3[163][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89805 q=mem3[163][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89807 q=mem3[163][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89809 q=mem3[163][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89811 q=mem3[163][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89813 q=mem3[163][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89815 q=mem3[164][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89817 q=mem3[164][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89819 q=mem3[164][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89821 q=mem3[164][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89823 q=mem3[164][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89825 q=mem3[164][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89827 q=mem3[164][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89829 q=mem3[164][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89831 q=mem3[165][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89833 q=mem3[165][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89835 q=mem3[165][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89837 q=mem3[165][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89839 q=mem3[165][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89841 q=mem3[165][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89843 q=mem3[165][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89845 q=mem3[165][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89847 q=mem3[166][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89849 q=mem3[166][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89851 q=mem3[166][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89853 q=mem3[166][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89855 q=mem3[166][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89857 q=mem3[166][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89859 q=mem3[166][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89861 q=mem3[166][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89863 q=mem3[167][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89865 q=mem3[167][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89867 q=mem3[167][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89869 q=mem3[167][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89871 q=mem3[167][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89873 q=mem3[167][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89875 q=mem3[167][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89877 q=mem3[167][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89879 q=mem3[168][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89881 q=mem3[168][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89883 q=mem3[168][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89885 q=mem3[168][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89887 q=mem3[168][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89889 q=mem3[168][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89891 q=mem3[168][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89893 q=mem3[168][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89895 q=mem3[16][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89897 q=mem3[16][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89899 q=mem3[16][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89901 q=mem3[16][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89903 q=mem3[16][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89905 q=mem3[16][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89907 q=mem3[16][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89909 q=mem3[16][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89911 q=mem3[170][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89913 q=mem3[170][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89915 q=mem3[170][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89917 q=mem3[170][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89919 q=mem3[170][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89921 q=mem3[170][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89923 q=mem3[170][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89925 q=mem3[170][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89927 q=mem3[171][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89929 q=mem3[171][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89931 q=mem3[171][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89933 q=mem3[171][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89935 q=mem3[171][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89937 q=mem3[171][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89939 q=mem3[171][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89941 q=mem3[171][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89943 q=mem3[172][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89945 q=mem3[172][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89947 q=mem3[172][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89949 q=mem3[172][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89951 q=mem3[172][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89953 q=mem3[172][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89955 q=mem3[172][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89957 q=mem3[172][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89959 q=mem3[173][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89961 q=mem3[173][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89963 q=mem3[173][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89965 q=mem3[173][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89967 q=mem3[173][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89969 q=mem3[173][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89971 q=mem3[173][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89973 q=mem3[173][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89975 q=mem3[174][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89977 q=mem3[174][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89979 q=mem3[174][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89981 q=mem3[174][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89983 q=mem3[174][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89985 q=mem3[174][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89987 q=mem3[174][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89989 q=mem3[174][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89991 q=mem3[175][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89993 q=mem3[175][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89995 q=mem3[175][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89997 q=mem3[175][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$89999 q=mem3[175][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90001 q=mem3[175][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90003 q=mem3[175][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90005 q=mem3[175][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90007 q=mem3[176][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90009 q=mem3[176][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90011 q=mem3[176][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90013 q=mem3[176][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90015 q=mem3[176][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90017 q=mem3[176][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90019 q=mem3[176][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90021 q=mem3[176][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90023 q=mem3[177][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90025 q=mem3[177][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90027 q=mem3[177][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90029 q=mem3[177][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90031 q=mem3[177][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90033 q=mem3[177][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90035 q=mem3[177][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90037 q=mem3[177][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90039 q=mem3[178][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90041 q=mem3[178][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90043 q=mem3[178][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90045 q=mem3[178][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90047 q=mem3[178][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90049 q=mem3[178][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90051 q=mem3[178][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90053 q=mem3[178][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90055 q=mem3[17][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90057 q=mem3[17][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90059 q=mem3[17][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90061 q=mem3[17][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90063 q=mem3[17][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90065 q=mem3[17][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90067 q=mem3[17][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90069 q=mem3[17][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90071 q=mem3[180][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90073 q=mem3[180][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90075 q=mem3[180][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90077 q=mem3[180][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90079 q=mem3[180][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90081 q=mem3[180][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90083 q=mem3[180][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90085 q=mem3[180][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90087 q=mem3[181][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90089 q=mem3[181][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90091 q=mem3[181][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90093 q=mem3[181][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90095 q=mem3[181][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90097 q=mem3[181][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90099 q=mem3[181][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90101 q=mem3[181][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90103 q=mem3[182][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90105 q=mem3[182][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90107 q=mem3[182][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90109 q=mem3[182][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90111 q=mem3[182][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90113 q=mem3[182][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90115 q=mem3[182][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90117 q=mem3[182][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90119 q=mem3[183][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90121 q=mem3[183][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90123 q=mem3[183][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90125 q=mem3[183][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90127 q=mem3[183][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90129 q=mem3[183][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90131 q=mem3[183][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90133 q=mem3[183][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90135 q=mem3[184][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90137 q=mem3[184][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90139 q=mem3[184][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90141 q=mem3[184][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90143 q=mem3[184][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90145 q=mem3[184][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90147 q=mem3[184][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90149 q=mem3[184][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90151 q=mem3[185][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90153 q=mem3[185][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90155 q=mem3[185][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90157 q=mem3[185][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90159 q=mem3[185][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90161 q=mem3[185][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90163 q=mem3[185][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90165 q=mem3[185][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90167 q=mem3[186][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90169 q=mem3[186][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90171 q=mem3[186][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90173 q=mem3[186][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90175 q=mem3[186][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90177 q=mem3[186][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90179 q=mem3[186][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90181 q=mem3[186][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90183 q=mem3[187][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90185 q=mem3[187][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90187 q=mem3[187][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90189 q=mem3[187][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90191 q=mem3[187][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90193 q=mem3[187][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90195 q=mem3[187][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90197 q=mem3[187][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90199 q=mem3[188][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90201 q=mem3[188][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90203 q=mem3[188][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90205 q=mem3[188][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90207 q=mem3[188][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90209 q=mem3[188][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90211 q=mem3[188][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90213 q=mem3[188][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90215 q=mem3[18][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90217 q=mem3[18][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90219 q=mem3[18][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90221 q=mem3[18][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90223 q=mem3[18][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90225 q=mem3[18][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90227 q=mem3[18][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90229 q=mem3[18][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90231 q=mem3[190][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90233 q=mem3[190][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90235 q=mem3[190][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90237 q=mem3[190][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90239 q=mem3[190][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90241 q=mem3[190][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90243 q=mem3[190][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90245 q=mem3[190][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90247 q=mem3[191][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90249 q=mem3[191][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90251 q=mem3[191][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90253 q=mem3[191][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90255 q=mem3[191][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90257 q=mem3[191][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90259 q=mem3[191][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90261 q=mem3[191][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90263 q=mem3[192][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90265 q=mem3[192][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90267 q=mem3[192][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90269 q=mem3[192][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90271 q=mem3[192][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90273 q=mem3[192][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90275 q=mem3[192][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90277 q=mem3[192][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90279 q=mem3[193][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90281 q=mem3[193][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90283 q=mem3[193][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90285 q=mem3[193][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90287 q=mem3[193][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90289 q=mem3[193][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90291 q=mem3[193][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90293 q=mem3[193][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90295 q=mem3[194][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90297 q=mem3[194][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90299 q=mem3[194][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90301 q=mem3[194][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90303 q=mem3[194][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90305 q=mem3[194][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90307 q=mem3[194][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90309 q=mem3[194][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90311 q=mem3[195][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90313 q=mem3[195][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90315 q=mem3[195][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90317 q=mem3[195][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90319 q=mem3[195][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90321 q=mem3[195][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90323 q=mem3[195][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90325 q=mem3[195][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90327 q=mem3[196][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90329 q=mem3[196][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90331 q=mem3[196][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90333 q=mem3[196][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90335 q=mem3[196][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90337 q=mem3[196][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90339 q=mem3[196][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90341 q=mem3[196][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90343 q=mem3[197][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90345 q=mem3[197][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90347 q=mem3[197][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90349 q=mem3[197][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90351 q=mem3[197][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90353 q=mem3[197][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90355 q=mem3[197][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90357 q=mem3[197][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90359 q=mem3[198][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90361 q=mem3[198][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90363 q=mem3[198][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90365 q=mem3[198][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90367 q=mem3[198][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90369 q=mem3[198][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90371 q=mem3[198][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90373 q=mem3[198][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90375 q=mem3[1][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90377 q=mem3[1][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90379 q=mem3[1][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90381 q=mem3[1][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90383 q=mem3[1][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90385 q=mem3[1][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90387 q=mem3[1][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90389 q=mem3[1][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90391 q=mem3[200][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90393 q=mem3[200][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90395 q=mem3[200][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90397 q=mem3[200][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90399 q=mem3[200][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90401 q=mem3[200][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90403 q=mem3[200][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90405 q=mem3[200][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90407 q=mem3[201][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90409 q=mem3[201][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90411 q=mem3[201][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90413 q=mem3[201][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90415 q=mem3[201][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90417 q=mem3[201][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90419 q=mem3[201][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90421 q=mem3[201][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90423 q=mem3[202][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90425 q=mem3[202][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90427 q=mem3[202][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90429 q=mem3[202][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90431 q=mem3[202][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90433 q=mem3[202][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90435 q=mem3[202][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90437 q=mem3[202][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90439 q=mem3[203][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90441 q=mem3[203][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90443 q=mem3[203][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90445 q=mem3[203][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90447 q=mem3[203][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90449 q=mem3[203][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90451 q=mem3[203][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90453 q=mem3[203][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90455 q=mem3[204][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90457 q=mem3[204][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90459 q=mem3[204][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90461 q=mem3[204][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90463 q=mem3[204][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90465 q=mem3[204][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90467 q=mem3[204][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90469 q=mem3[204][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90471 q=mem3[205][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90473 q=mem3[205][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90475 q=mem3[205][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90477 q=mem3[205][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90479 q=mem3[205][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90481 q=mem3[205][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90483 q=mem3[205][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90485 q=mem3[205][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90487 q=mem3[206][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90489 q=mem3[206][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90491 q=mem3[206][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90493 q=mem3[206][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90495 q=mem3[206][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90497 q=mem3[206][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90499 q=mem3[206][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90501 q=mem3[206][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90503 q=mem3[207][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90505 q=mem3[207][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90507 q=mem3[207][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90509 q=mem3[207][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90511 q=mem3[207][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90513 q=mem3[207][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90515 q=mem3[207][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90517 q=mem3[207][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90519 q=mem3[208][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90521 q=mem3[208][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90523 q=mem3[208][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90525 q=mem3[208][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90527 q=mem3[208][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90529 q=mem3[208][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90531 q=mem3[208][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90533 q=mem3[208][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90535 q=mem3[20][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90537 q=mem3[20][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90539 q=mem3[20][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90541 q=mem3[20][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90543 q=mem3[20][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90545 q=mem3[20][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90547 q=mem3[20][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90549 q=mem3[20][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90551 q=mem3[210][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90553 q=mem3[210][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90555 q=mem3[210][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90557 q=mem3[210][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90559 q=mem3[210][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90561 q=mem3[210][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90563 q=mem3[210][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90565 q=mem3[210][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90567 q=mem3[211][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90569 q=mem3[211][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90571 q=mem3[211][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90573 q=mem3[211][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90575 q=mem3[211][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90577 q=mem3[211][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90579 q=mem3[211][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90581 q=mem3[211][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90583 q=mem3[212][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90585 q=mem3[212][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90587 q=mem3[212][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90589 q=mem3[212][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90591 q=mem3[212][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90593 q=mem3[212][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90595 q=mem3[212][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90597 q=mem3[212][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90599 q=mem3[213][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90601 q=mem3[213][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90603 q=mem3[213][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90605 q=mem3[213][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90607 q=mem3[213][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90609 q=mem3[213][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90611 q=mem3[213][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90613 q=mem3[213][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90615 q=mem3[214][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90617 q=mem3[214][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90619 q=mem3[214][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90621 q=mem3[214][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90623 q=mem3[214][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90625 q=mem3[214][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90627 q=mem3[214][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90629 q=mem3[214][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90631 q=mem3[215][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90633 q=mem3[215][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90635 q=mem3[215][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90637 q=mem3[215][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90639 q=mem3[215][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90641 q=mem3[215][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90643 q=mem3[215][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90645 q=mem3[215][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90647 q=mem3[216][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90649 q=mem3[216][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90651 q=mem3[216][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90653 q=mem3[216][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90655 q=mem3[216][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90657 q=mem3[216][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90659 q=mem3[216][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90661 q=mem3[216][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90663 q=mem3[217][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90665 q=mem3[217][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90667 q=mem3[217][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90669 q=mem3[217][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90671 q=mem3[217][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90673 q=mem3[217][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90675 q=mem3[217][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90677 q=mem3[217][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90679 q=mem3[218][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90681 q=mem3[218][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90683 q=mem3[218][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90685 q=mem3[218][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90687 q=mem3[218][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90689 q=mem3[218][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90691 q=mem3[218][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90693 q=mem3[218][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90695 q=mem3[21][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90697 q=mem3[21][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90699 q=mem3[21][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90701 q=mem3[21][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90703 q=mem3[21][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90705 q=mem3[21][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90707 q=mem3[21][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90709 q=mem3[21][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90711 q=mem3[220][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90713 q=mem3[220][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90715 q=mem3[220][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90717 q=mem3[220][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90719 q=mem3[220][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90721 q=mem3[220][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90723 q=mem3[220][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90725 q=mem3[220][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90727 q=mem3[221][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90729 q=mem3[221][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90731 q=mem3[221][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90733 q=mem3[221][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90735 q=mem3[221][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90737 q=mem3[221][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90739 q=mem3[221][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90741 q=mem3[221][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90743 q=mem3[222][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90745 q=mem3[222][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90747 q=mem3[222][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90749 q=mem3[222][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90751 q=mem3[222][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90753 q=mem3[222][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90755 q=mem3[222][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90757 q=mem3[222][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90759 q=mem3[223][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90761 q=mem3[223][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90763 q=mem3[223][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90765 q=mem3[223][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90767 q=mem3[223][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90769 q=mem3[223][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90771 q=mem3[223][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90773 q=mem3[223][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90775 q=mem3[224][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90777 q=mem3[224][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90779 q=mem3[224][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90781 q=mem3[224][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90783 q=mem3[224][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90785 q=mem3[224][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90787 q=mem3[224][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90789 q=mem3[224][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90791 q=mem3[225][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90793 q=mem3[225][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90795 q=mem3[225][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90797 q=mem3[225][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90799 q=mem3[225][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90801 q=mem3[225][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90803 q=mem3[225][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90805 q=mem3[225][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90807 q=mem3[226][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90809 q=mem3[226][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90811 q=mem3[226][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90813 q=mem3[226][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90815 q=mem3[226][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90817 q=mem3[226][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90819 q=mem3[226][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90821 q=mem3[226][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90823 q=mem3[227][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90825 q=mem3[227][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90827 q=mem3[227][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90829 q=mem3[227][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90831 q=mem3[227][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90833 q=mem3[227][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90835 q=mem3[227][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90837 q=mem3[227][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90839 q=mem3[228][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90841 q=mem3[228][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90843 q=mem3[228][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90845 q=mem3[228][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90847 q=mem3[228][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90849 q=mem3[228][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90851 q=mem3[228][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90853 q=mem3[228][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90855 q=mem3[22][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90857 q=mem3[22][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90859 q=mem3[22][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90861 q=mem3[22][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90863 q=mem3[22][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90865 q=mem3[22][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90867 q=mem3[22][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90869 q=mem3[22][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90871 q=mem3[230][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90873 q=mem3[230][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90875 q=mem3[230][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90877 q=mem3[230][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90879 q=mem3[230][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90881 q=mem3[230][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90883 q=mem3[230][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90885 q=mem3[230][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90887 q=mem3[231][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90889 q=mem3[231][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90891 q=mem3[231][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90893 q=mem3[231][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90895 q=mem3[231][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90897 q=mem3[231][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90899 q=mem3[231][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90901 q=mem3[231][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90903 q=mem3[232][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90905 q=mem3[232][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90907 q=mem3[232][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90909 q=mem3[232][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90911 q=mem3[232][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90913 q=mem3[232][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90915 q=mem3[232][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90917 q=mem3[232][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90919 q=mem3[233][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90921 q=mem3[233][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90923 q=mem3[233][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90925 q=mem3[233][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90927 q=mem3[233][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90929 q=mem3[233][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90931 q=mem3[233][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90933 q=mem3[233][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90935 q=mem3[234][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90937 q=mem3[234][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90939 q=mem3[234][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90941 q=mem3[234][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90943 q=mem3[234][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90945 q=mem3[234][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90947 q=mem3[234][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90949 q=mem3[234][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90951 q=mem3[235][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90953 q=mem3[235][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90955 q=mem3[235][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90957 q=mem3[235][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90959 q=mem3[235][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90961 q=mem3[235][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90963 q=mem3[235][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90965 q=mem3[235][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90967 q=mem3[236][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90969 q=mem3[236][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90971 q=mem3[236][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90973 q=mem3[236][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90975 q=mem3[236][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90977 q=mem3[236][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90979 q=mem3[236][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90981 q=mem3[236][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90983 q=mem3[237][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90985 q=mem3[237][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90987 q=mem3[237][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90989 q=mem3[237][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90991 q=mem3[237][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90993 q=mem3[237][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90995 q=mem3[237][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90997 q=mem3[237][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$90999 q=mem3[238][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91001 q=mem3[238][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91003 q=mem3[238][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91005 q=mem3[238][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91007 q=mem3[238][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91009 q=mem3[238][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91011 q=mem3[238][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91013 q=mem3[238][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91015 q=mem3[23][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91017 q=mem3[23][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91019 q=mem3[23][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91021 q=mem3[23][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91023 q=mem3[23][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91025 q=mem3[23][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91027 q=mem3[23][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91029 q=mem3[23][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91031 q=mem3[240][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91033 q=mem3[240][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91035 q=mem3[240][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91037 q=mem3[240][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91039 q=mem3[240][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91041 q=mem3[240][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91043 q=mem3[240][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91045 q=mem3[240][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91047 q=mem3[241][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91049 q=mem3[241][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91051 q=mem3[241][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91053 q=mem3[241][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91055 q=mem3[241][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91057 q=mem3[241][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91059 q=mem3[241][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91061 q=mem3[241][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91063 q=mem3[242][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91065 q=mem3[242][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91067 q=mem3[242][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91069 q=mem3[242][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91071 q=mem3[242][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91073 q=mem3[242][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91075 q=mem3[242][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91077 q=mem3[242][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91079 q=mem3[243][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91081 q=mem3[243][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91083 q=mem3[243][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91085 q=mem3[243][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91087 q=mem3[243][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91089 q=mem3[243][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91091 q=mem3[243][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91093 q=mem3[243][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91095 q=mem3[244][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91097 q=mem3[244][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91099 q=mem3[244][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91101 q=mem3[244][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91103 q=mem3[244][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91105 q=mem3[244][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91107 q=mem3[244][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91109 q=mem3[244][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91111 q=mem3[245][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91113 q=mem3[245][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91115 q=mem3[245][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91117 q=mem3[245][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91119 q=mem3[245][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91121 q=mem3[245][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91123 q=mem3[245][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91125 q=mem3[245][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91127 q=mem3[246][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91129 q=mem3[246][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91131 q=mem3[246][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91133 q=mem3[246][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91135 q=mem3[246][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91137 q=mem3[246][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91139 q=mem3[246][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91141 q=mem3[246][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91143 q=mem3[247][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91145 q=mem3[247][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91147 q=mem3[247][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91149 q=mem3[247][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91151 q=mem3[247][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91153 q=mem3[247][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91155 q=mem3[247][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91157 q=mem3[247][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91159 q=mem3[248][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91161 q=mem3[248][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91163 q=mem3[248][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91165 q=mem3[248][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91167 q=mem3[248][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91169 q=mem3[248][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91171 q=mem3[248][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91173 q=mem3[248][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91175 q=mem3[24][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91177 q=mem3[24][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91179 q=mem3[24][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91181 q=mem3[24][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91183 q=mem3[24][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91185 q=mem3[24][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91187 q=mem3[24][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91189 q=mem3[24][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91191 q=mem3[250][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91193 q=mem3[250][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91195 q=mem3[250][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91197 q=mem3[250][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91199 q=mem3[250][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91201 q=mem3[250][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91203 q=mem3[250][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91205 q=mem3[250][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91207 q=mem3[251][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91209 q=mem3[251][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91211 q=mem3[251][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91213 q=mem3[251][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91215 q=mem3[251][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91217 q=mem3[251][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91219 q=mem3[251][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91221 q=mem3[251][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91223 q=mem3[252][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91225 q=mem3[252][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91227 q=mem3[252][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91229 q=mem3[252][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91231 q=mem3[252][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91233 q=mem3[252][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91235 q=mem3[252][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91237 q=mem3[252][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91239 q=mem3[253][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91241 q=mem3[253][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91243 q=mem3[253][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91245 q=mem3[253][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91247 q=mem3[253][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91249 q=mem3[253][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91251 q=mem3[253][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91253 q=mem3[253][7]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91255 q=mem3[254][0]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91257 q=mem3[254][1]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91259 q=mem3[254][2]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91261 q=mem3[254][3]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91263 q=mem3[254][4]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91265 q=mem3[254][5]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91267 q=mem3[254][6]
.subckt sff1_x4 ck=clk i=$abc$97718$auto$rtlil.cc:2515:MuxGate$91269 q=mem3[254][7]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[0] q=$\mem0$rdreg[0]$q[0]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[1] q=$\mem0$rdreg[0]$q[1]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[2] q=$\mem0$rdreg[0]$q[2]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[3] q=$\mem0$rdreg[0]$q[3]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[4] q=$\mem0$rdreg[0]$q[4]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[5] q=$\mem0$rdreg[0]$q[5]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[6] q=$\mem0$rdreg[0]$q[6]
.subckt sff1_x4 ck=clk i=$abc$59809$auto$rtlil.cc:2443:Mux$5742[7] q=$\mem0$rdreg[0]$q[7]
.names dato[0] q[0]
1 1
.names dato[1] q[1]
1 1
.names dato[2] q[2]
1 1
.names dato[3] q[3]
1 1
.names dato[4] q[4]
1 1
.names dato[5] q[5]
1 1
.names dato[6] q[6]
1 1
.names dato[7] q[7]
1 1
.names dato[8] q[8]
1 1
.names dato[9] q[9]
1 1
.names dato[10] q[10]
1 1
.names dato[11] q[11]
1 1
.names dato[12] q[12]
1 1
.names dato[13] q[13]
1 1
.names dato[14] q[14]
1 1
.names dato[15] q[15]
1 1
.names dato[16] q[16]
1 1
.names dato[17] q[17]
1 1
.names dato[18] q[18]
1 1
.names dato[19] q[19]
1 1
.names dato[20] q[20]
1 1
.names dato[21] q[21]
1 1
.names dato[22] q[22]
1 1
.names dato[23] q[23]
1 1
.names dato[24] q[24]
1 1
.names dato[25] q[25]
1 1
.names dato[26] q[26]
1 1
.names dato[27] q[27]
1 1
.names dato[28] q[28]
1 1
.names dato[29] q[29]
1 1
.names dato[30] q[30]
1 1
.names dato[31] q[31]
1 1
.end

.model eth_transmitcontrol
.inputs MTxClk TxReset TxUsedDataIn TxUsedDataOut TxDoneIn TxAbortIn TxStartFrmIn TPauseRq TxUsedDataOutDetected TxFlow DlyCrcEn TxPauseTV[0] TxPauseTV[1] TxPauseTV[2] TxPauseTV[3] TxPauseTV[4] TxPauseTV[5] TxPauseTV[6] TxPauseTV[7] TxPauseTV[8] TxPauseTV[9] TxPauseTV[10] TxPauseTV[11] TxPauseTV[12] TxPauseTV[13] TxPauseTV[14] TxPauseTV[15] MAC[0] MAC[1] MAC[2] MAC[3] MAC[4] MAC[5] MAC[6] MAC[7] MAC[8] MAC[9] MAC[10] MAC[11] MAC[12] MAC[13] MAC[14] MAC[15] MAC[16] MAC[17] MAC[18] MAC[19] MAC[20] MAC[21] MAC[22] MAC[23] MAC[24] MAC[25] MAC[26] MAC[27] MAC[28] MAC[29] MAC[30] MAC[31] MAC[32] MAC[33] MAC[34] MAC[35] MAC[36] MAC[37] MAC[38] MAC[39] MAC[40] MAC[41] MAC[42] MAC[43] MAC[44] MAC[45] MAC[46] MAC[47]
.outputs TxCtrlStartFrm TxCtrlEndFrm SendingCtrlFrm CtrlMux ControlData[0] ControlData[1] ControlData[2] ControlData[3] ControlData[4] ControlData[5] ControlData[6] ControlData[7] WillSendControlFrame BlockTxDone
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=WillSendControlFrame nq=$abc$114269$new_n149_
.subckt inv_x1 i=ByteCnt[0] nq=$abc$114269$new_n150_
.subckt inv_x1 i=ByteCnt[5] nq=$abc$114269$new_n151_
.subckt inv_x1 i=ByteCnt[4] nq=$abc$114269$new_n152_
.subckt inv_x1 i=ByteCnt[2] nq=$abc$114269$new_n153_
.subckt inv_x1 i=ByteCnt[1] nq=$abc$114269$new_n154_
.subckt inv_x1 i=TxDoneIn nq=$abc$114269$new_n155_
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91273
.subckt inv_x1 i=TxCtrlStartFrm_q nq=$abc$114269$new_n157_
.subckt inv_x1 i=TxUsedDataIn nq=$abc$114269$new_n158_
.subckt inv_x1 i=TxStartFrmIn nq=$abc$114269$new_n159_
.subckt na2_x1 i0=TxCtrlEndFrm i1=CtrlMux nq=$abc$114269$new_n160_
.subckt oa22_x2 i0=TPauseRq i1=TxFlow i2=WillSendControlFrame q=$abc$114269$new_n161_
.subckt a2_x2 i0=$abc$114269$new_n161_ i1=$abc$114269$new_n160_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91359
.subckt na2_x1 i0=TxUsedDataIn_q i1=CtrlMux nq=$abc$114269$new_n163_
.subckt no2_x1 i0=TxUsedDataOut i1=$abc$114269$new_n149_ nq=$abc$114269$new_n164_
.subckt no2_x1 i0=TxDoneIn i1=TxAbortIn nq=$abc$114269$new_n165_
.subckt na3_x1 i0=$abc$114269$new_n165_ i1=TxUsedDataOutDetected i2=$abc$114269$new_n159_ nq=$abc$114269$new_n166_
.subckt oa22_x2 i0=$abc$114269$new_n166_ i1=$abc$114269$new_n164_ i2=TxCtrlStartFrm q=$abc$114269$new_n167_
.subckt a2_x2 i0=$abc$114269$new_n167_ i1=$abc$114269$new_n163_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91355
.subckt oa22_x2 i0=CtrlMux i1=$abc$114269$new_n155_ i2=$abc$114269$new_n164_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91351
.subckt a2_x2 i0=TxCtrlStartFrm i1=WillSendControlFrame q=$abc$114269$new_n170_
.subckt oa22_x2 i0=SendingCtrlFrm i1=$abc$114269$new_n155_ i2=$abc$114269$new_n170_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91345
.subckt oa22_x2 i0=$abc$114269$new_n159_ i1=BlockTxDone i2=TxCtrlStartFrm q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91341
.subckt o2_x2 i0=$abc$114269$new_n165_ i1=TxCtrlStartFrm q=$abc$114269$new_n173_
.subckt ao22_x2 i0=TxCtrlStartFrm i1=$abc$114269$new_n165_ i2=$abc$114269$auto$rtlil.cc:2506:NotGate$91273 q=$abc$114269$new_n174_
.subckt na2_x1 i0=$abc$114269$new_n173_ i1=$abc$114269$auto$rtlil.cc:2506:NotGate$91273 nq=$abc$114269$new_n175_
.subckt na2_x1 i0=TxUsedDataIn i1=CtrlMux nq=$abc$114269$new_n176_
.subckt no2_x1 i0=$abc$114269$new_n176_ i1=DlyCrcCnt[2] nq=$abc$114269$new_n177_
.subckt a2_x2 i0=$abc$114269$new_n177_ i1=DlyCrcCnt[0] q=$abc$114269$new_n178_
.subckt na2_x1 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] nq=$abc$114269$new_n179_
.subckt no3_x1 i0=$abc$114269$new_n179_ i1=$abc$114269$new_n176_ i2=DlyCrcCnt[2] nq=$abc$114269$new_n180_
.subckt ao22_x2 i0=DlyCrcCnt[2] i1=$abc$114269$new_n180_ i2=$abc$114269$new_n174_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91335
.subckt no2_x1 i0=$abc$114269$new_n178_ i1=DlyCrcCnt[1] nq=$abc$114269$new_n182_
.subckt no3_x1 i0=$abc$114269$new_n182_ i1=$abc$114269$new_n180_ i2=$abc$114269$new_n175_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91331
.subckt no2_x1 i0=$abc$114269$new_n177_ i1=DlyCrcCnt[0] nq=$abc$114269$new_n184_
.subckt no3_x1 i0=$abc$114269$new_n184_ i1=$abc$114269$new_n178_ i2=$abc$114269$new_n175_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91327
.subckt o4_x2 i0=$abc$114269$new_n154_ i1=ByteCnt[2] i2=ByteCnt[3] i3=ByteCnt[0] q=$abc$114269$new_n186_
.subckt na2_x1 i0=$abc$114269$new_n152_ i1=ByteCnt[5] nq=$abc$114269$new_n187_
.subckt no2_x1 i0=$abc$114269$new_n187_ i1=$abc$114269$new_n186_ nq=ControlEnd
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[7] nq=$abc$114269$new_n189_
.subckt o2_x2 i0=$abc$114269$new_n153_ i1=ByteCnt[3] q=$abc$114269$new_n190_
.subckt na2_x1 i0=ByteCnt[4] i1=$abc$114269$new_n151_ nq=$abc$114269$new_n191_
.subckt no4_x1 i0=$abc$114269$new_n191_ i1=$abc$114269$new_n190_ i2=$abc$114269$new_n154_ i3=ByteCnt[0] nq=$abc$114269$new_n192_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[7] nq=$abc$114269$new_n193_
.subckt o2_x2 i0=ByteCnt[4] i1=ByteCnt[5] q=$abc$114269$new_n194_
.subckt na2_x1 i0=ByteCnt[2] i1=ByteCnt[3] nq=$abc$114269$new_n195_
.subckt na3_x1 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] nq=$abc$114269$new_n196_
.subckt no3_x1 i0=$abc$114269$new_n196_ i1=$abc$114269$new_n194_ i2=ByteCnt[0] nq=$abc$114269$new_n197_
.subckt na2_x1 i0=$abc$114269$new_n197_ i1=MAC[39] nq=$abc$114269$new_n198_
.subckt o4_x2 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[3] i3=ByteCnt[0] q=$abc$114269$new_n199_
.subckt no2_x1 i0=$abc$114269$new_n199_ i1=$abc$114269$new_n187_ nq=$abc$114269$new_n200_
.subckt na2_x1 i0=$abc$114269$new_n200_ i1=TxPauseTV[15] nq=$abc$114269$new_n201_
.subckt na4_x1 i0=$abc$114269$new_n201_ i1=$abc$114269$new_n198_ i2=$abc$114269$new_n193_ i3=$abc$114269$new_n189_ nq=$abc$114269$new_n202_
.subckt na2_x1 i0=$abc$114269$new_n153_ i1=ByteCnt[3] nq=$abc$114269$new_n203_
.subckt o4_x2 i0=$abc$114269$new_n203_ i1=$abc$114269$new_n191_ i2=ByteCnt[1] i3=ByteCnt[0] q=$abc$114269$new_n204_
.subckt na2_x1 i0=ByteCnt[0] i1=ControlData[7] nq=$abc$114269$new_n205_
.subckt o4_x2 i0=$abc$114269$new_n194_ i1=$abc$114269$new_n190_ i2=ByteCnt[1] i3=ByteCnt[0] q=$abc$114269$new_n206_
.subckt ao22_x2 i0=$abc$114269$new_n186_ i1=$abc$114269$new_n194_ i2=$abc$114269$new_n206_ q=$abc$114269$new_n207_
.subckt na3_x1 i0=$abc$114269$new_n207_ i1=$abc$114269$new_n205_ i2=$abc$114269$new_n204_ nq=$abc$114269$new_n208_
.subckt no3_x1 i0=$abc$114269$new_n199_ i1=$abc$114269$new_n152_ i2=ByteCnt[5] nq=$abc$114269$new_n209_
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[31] nq=$abc$114269$new_n210_
.subckt no4_x1 i0=$abc$114269$new_n191_ i1=$abc$114269$new_n190_ i2=ByteCnt[1] i3=ByteCnt[0] nq=$abc$114269$new_n211_
.subckt na2_x1 i0=$abc$114269$new_n211_ i1=MAC[15] nq=$abc$114269$new_n212_
.subckt no4_x1 i0=$abc$114269$new_n195_ i1=$abc$114269$new_n194_ i2=ByteCnt[1] i3=ByteCnt[0] nq=$abc$114269$new_n213_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[47] nq=$abc$114269$new_n214_
.subckt no2_x1 i0=$abc$114269$new_n191_ i1=$abc$114269$new_n186_ nq=$abc$114269$new_n215_
.subckt na2_x1 i0=$abc$114269$new_n215_ i1=MAC[23] nq=$abc$114269$new_n216_
.subckt na4_x1 i0=$abc$114269$new_n216_ i1=$abc$114269$new_n214_ i2=$abc$114269$new_n212_ i3=$abc$114269$new_n210_ nq=$abc$114269$new_n217_
.subckt o3_x2 i0=$abc$114269$new_n217_ i1=$abc$114269$new_n208_ i2=$abc$114269$new_n202_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91323
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[30] nq=$abc$114269$new_n219_
.subckt na2_x1 i0=$abc$114269$new_n197_ i1=MAC[38] nq=$abc$114269$new_n220_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[46] nq=$abc$114269$new_n221_
.subckt a2_x2 i0=ControlData[6] i1=ByteCnt[0] q=$abc$114269$new_n222_
.subckt a2_x2 i0=$abc$114269$new_n200_ i1=TxPauseTV[14] q=$abc$114269$new_n223_
.subckt oa22_x2 i0=MAC[22] i1=$abc$114269$new_n215_ i2=$abc$114269$new_n223_ q=$abc$114269$new_n224_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[6] nq=$abc$114269$new_n225_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[6] nq=$abc$114269$new_n226_
.subckt oa22_x2 i0=MAC[14] i1=$abc$114269$new_n211_ i2=$abc$114269$new_n222_ q=$abc$114269$new_n227_
.subckt na3_x1 i0=$abc$114269$new_n225_ i1=$abc$114269$new_n220_ i2=$abc$114269$new_n219_ nq=$abc$114269$new_n228_
.subckt na3_x1 i0=$abc$114269$new_n226_ i1=$abc$114269$new_n221_ i2=$abc$114269$new_n206_ nq=$abc$114269$new_n229_
.subckt o4_x2 i0=$abc$114269$new_n229_ i1=$abc$114269$new_n228_ i2=$abc$114269$new_n227_ i3=$abc$114269$new_n224_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91319
.subckt na2_x1 i0=$abc$114269$new_n200_ i1=TxPauseTV[13] nq=$abc$114269$new_n231_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[45] nq=$abc$114269$new_n232_
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[29] nq=$abc$114269$new_n233_
.subckt na3_x1 i0=$abc$114269$new_n233_ i1=$abc$114269$new_n232_ i2=$abc$114269$new_n231_ nq=$abc$114269$new_n234_
.subckt a2_x2 i0=ControlData[5] i1=ByteCnt[0] q=$abc$114269$new_n235_
.subckt oa22_x2 i0=MAC[21] i1=$abc$114269$new_n215_ i2=$abc$114269$new_n235_ q=$abc$114269$new_n236_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[5] nq=$abc$114269$new_n237_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[5] nq=$abc$114269$new_n238_
.subckt na2_x1 i0=$abc$114269$new_n197_ i1=MAC[37] nq=$abc$114269$new_n239_
.subckt na2_x1 i0=$abc$114269$new_n211_ i1=MAC[13] nq=$abc$114269$new_n240_
.subckt na4_x1 i0=$abc$114269$new_n240_ i1=$abc$114269$new_n239_ i2=$abc$114269$new_n238_ i3=$abc$114269$new_n237_ nq=$abc$114269$new_n241_
.subckt o3_x2 i0=$abc$114269$new_n241_ i1=$abc$114269$new_n236_ i2=$abc$114269$new_n234_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91315
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[4] nq=$abc$114269$new_n243_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[4] nq=$abc$114269$new_n244_
.subckt na2_x1 i0=$abc$114269$new_n211_ i1=MAC[12] nq=$abc$114269$new_n245_
.subckt a2_x2 i0=ControlData[4] i1=ByteCnt[0] q=$abc$114269$new_n246_
.subckt a2_x2 i0=$abc$114269$new_n197_ i1=MAC[36] q=$abc$114269$new_n247_
.subckt a2_x2 i0=$abc$114269$new_n209_ i1=MAC[28] q=$abc$114269$new_n248_
.subckt a2_x2 i0=$abc$114269$new_n213_ i1=MAC[44] q=$abc$114269$new_n249_
.subckt oa22_x2 i0=TxPauseTV[12] i1=$abc$114269$new_n200_ i2=$abc$114269$new_n249_ q=$abc$114269$new_n250_
.subckt oa22_x2 i0=MAC[20] i1=$abc$114269$new_n215_ i2=$abc$114269$new_n246_ q=$abc$114269$new_n251_
.subckt no4_x1 i0=$abc$114269$new_n251_ i1=$abc$114269$new_n250_ i2=$abc$114269$new_n248_ i3=$abc$114269$new_n247_ nq=$abc$114269$new_n252_
.subckt na4_x1 i0=$abc$114269$new_n252_ i1=$abc$114269$new_n245_ i2=$abc$114269$new_n244_ i3=$abc$114269$new_n243_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91311
.subckt na2_x1 i0=$abc$114269$new_n215_ i1=MAC[19] nq=$abc$114269$new_n254_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[3] nq=$abc$114269$new_n255_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[43] nq=$abc$114269$new_n256_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[3] nq=$abc$114269$new_n257_
.subckt na4_x1 i0=$abc$114269$new_n257_ i1=$abc$114269$new_n256_ i2=$abc$114269$new_n255_ i3=$abc$114269$new_n254_ nq=$abc$114269$new_n258_
.subckt na4_x1 i0=ByteCnt[1] i1=$abc$114269$new_n153_ i2=ByteCnt[3] i3=$abc$114269$new_n150_ nq=$abc$114269$new_n259_
.subckt no3_x1 i0=$abc$114269$new_n203_ i1=$abc$114269$new_n191_ i2=ByteCnt[0] nq=$abc$114269$new_n260_
.subckt oa22_x2 i0=ByteCnt[0] i1=ControlData[3] i2=$abc$114269$new_n260_ q=$abc$114269$new_n261_
.subckt na2_x1 i0=$abc$114269$new_n211_ i1=MAC[11] nq=$abc$114269$new_n262_
.subckt na2_x1 i0=$abc$114269$new_n197_ i1=MAC[35] nq=$abc$114269$new_n263_
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[27] nq=$abc$114269$new_n264_
.subckt na2_x1 i0=$abc$114269$new_n200_ i1=TxPauseTV[11] nq=$abc$114269$new_n265_
.subckt na4_x1 i0=$abc$114269$new_n265_ i1=$abc$114269$new_n264_ i2=$abc$114269$new_n263_ i3=$abc$114269$new_n262_ nq=$abc$114269$new_n266_
.subckt o3_x2 i0=$abc$114269$new_n266_ i1=$abc$114269$new_n261_ i2=$abc$114269$new_n258_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91307
.subckt a2_x2 i0=$abc$114269$new_n209_ i1=MAC[26] q=$abc$114269$new_n268_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[2] nq=$abc$114269$new_n269_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[2] nq=$abc$114269$new_n270_
.subckt a2_x2 i0=ControlData[2] i1=ByteCnt[0] q=$abc$114269$new_n271_
.subckt a2_x2 i0=$abc$114269$new_n197_ i1=MAC[34] q=$abc$114269$new_n272_
.subckt na2_x1 i0=$abc$114269$new_n215_ i1=MAC[18] nq=$abc$114269$new_n273_
.subckt a2_x2 i0=$abc$114269$new_n213_ i1=MAC[42] q=$abc$114269$new_n274_
.subckt oa22_x2 i0=TxPauseTV[10] i1=$abc$114269$new_n200_ i2=$abc$114269$new_n274_ q=$abc$114269$new_n275_
.subckt oa22_x2 i0=MAC[10] i1=$abc$114269$new_n211_ i2=$abc$114269$new_n268_ q=$abc$114269$new_n276_
.subckt no4_x1 i0=$abc$114269$new_n276_ i1=$abc$114269$new_n275_ i2=$abc$114269$new_n272_ i3=$abc$114269$new_n271_ nq=$abc$114269$new_n277_
.subckt na4_x1 i0=$abc$114269$new_n277_ i1=$abc$114269$new_n273_ i2=$abc$114269$new_n270_ i3=$abc$114269$new_n269_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91303
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[25] nq=$abc$114269$new_n279_
.subckt na2_x1 i0=$abc$114269$new_n197_ i1=MAC[33] nq=$abc$114269$new_n280_
.subckt na2_x1 i0=$abc$114269$new_n215_ i1=MAC[17] nq=$abc$114269$new_n281_
.subckt na3_x1 i0=$abc$114269$new_n281_ i1=$abc$114269$new_n280_ i2=$abc$114269$new_n279_ nq=$abc$114269$new_n282_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[41] nq=$abc$114269$new_n283_
.subckt na2_x1 i0=ControlData[1] i1=ByteCnt[0] nq=$abc$114269$new_n284_
.subckt na3_x1 i0=$abc$114269$new_n284_ i1=$abc$114269$new_n283_ i2=$abc$114269$new_n206_ nq=$abc$114269$new_n285_
.subckt na2_x1 i0=$abc$114269$new_n200_ i1=TxPauseTV[9] nq=$abc$114269$new_n286_
.subckt na2_x1 i0=$abc$114269$new_n211_ i1=MAC[9] nq=$abc$114269$new_n287_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[1] nq=$abc$114269$new_n288_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[1] nq=$abc$114269$new_n289_
.subckt na4_x1 i0=$abc$114269$new_n289_ i1=$abc$114269$new_n288_ i2=$abc$114269$new_n287_ i3=$abc$114269$new_n286_ nq=$abc$114269$new_n290_
.subckt o3_x2 i0=$abc$114269$new_n290_ i1=$abc$114269$new_n285_ i2=$abc$114269$new_n282_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91299
.subckt na2_x1 i0=$abc$114269$new_n215_ i1=MAC[16] nq=$abc$114269$new_n292_
.subckt na2_x1 i0=$abc$114269$new_n213_ i1=MAC[40] nq=$abc$114269$new_n293_
.subckt na2_x1 i0=$abc$114269$new_n192_ i1=MAC[0] nq=$abc$114269$new_n294_
.subckt na2_x1 i0=ControlEnd i1=TxPauseTV[0] nq=$abc$114269$new_n295_
.subckt na2_x1 i0=$abc$114269$new_n200_ i1=TxPauseTV[8] nq=$abc$114269$new_n296_
.subckt na2_x1 i0=$abc$114269$new_n209_ i1=MAC[24] nq=$abc$114269$new_n297_
.subckt a2_x2 i0=$abc$114269$new_n179_ i1=DlyCrcEn q=$abc$114269$new_n298_
.subckt na2_x1 i0=$abc$114269$new_n179_ i1=DlyCrcEn nq=$abc$114269$new_n299_
.subckt ao22_x2 i0=$abc$114269$new_n199_ i1=$abc$114269$new_n298_ i2=$abc$114269$new_n259_ q=$abc$114269$new_n300_
.subckt no2_x1 i0=$abc$114269$new_n300_ i1=$abc$114269$new_n194_ nq=$abc$114269$new_n301_
.subckt no3_x1 i0=$abc$114269$new_n196_ i1=$abc$114269$new_n191_ i2=ByteCnt[0] nq=$abc$114269$new_n302_
.subckt na2_x1 i0=ControlData[0] i1=ByteCnt[0] nq=$abc$114269$new_n303_
.subckt oa22_x2 i0=MAC[8] i1=$abc$114269$new_n211_ i2=$abc$114269$new_n302_ q=$abc$114269$new_n304_
.subckt na3_x1 i0=$abc$114269$new_n295_ i1=$abc$114269$new_n293_ i2=$abc$114269$new_n292_ nq=$abc$114269$new_n305_
.subckt oa22_x2 i0=MAC[32] i1=$abc$114269$new_n197_ i2=$abc$114269$new_n301_ q=$abc$114269$new_n306_
.subckt na4_x1 i0=$abc$114269$new_n303_ i1=$abc$114269$new_n297_ i2=$abc$114269$new_n296_ i3=$abc$114269$new_n294_ nq=$abc$114269$new_n307_
.subckt o4_x2 i0=$abc$114269$new_n307_ i1=$abc$114269$new_n306_ i2=$abc$114269$new_n305_ i3=$abc$114269$new_n304_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91295
.subckt no3_x1 i0=$abc$114269$new_n187_ i1=$abc$114269$new_n186_ i2=$abc$114269$new_n158_ nq=$abc$114269$new_n309_
.subckt oa22_x2 i0=TxCtrlStartFrm i1=$abc$114269$new_n157_ i2=TxUsedDataIn q=$abc$114269$new_n310_
.subckt na3_x1 i0=$abc$114269$new_n310_ i1=$abc$114269$new_n299_ i2=CtrlMux nq=$abc$114269$new_n311_
.subckt a4_x2 i0=TxUsedDataIn i1=$abc$114269$new_n157_ i2=CtrlMux i3=TxCtrlStartFrm q=$abc$114269$new_n312_
.subckt na4_x1 i0=TxUsedDataIn i1=$abc$114269$new_n157_ i2=CtrlMux i3=TxCtrlStartFrm nq=$abc$114269$new_n313_
.subckt no2_x1 i0=$abc$114269$new_n313_ i1=$abc$114269$new_n298_ nq=$abc$114269$new_n314_
.subckt no3_x1 i0=$abc$114269$new_n314_ i1=$abc$114269$new_n311_ i2=$abc$114269$new_n309_ nq=$abc$114269$new_n315_
.subckt nxr2_x1 i0=$abc$114269$new_n315_ i1=ByteCnt[0] nq=$abc$114269$new_n316_
.subckt no2_x1 i0=$abc$114269$new_n316_ i1=$abc$114269$new_n175_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91291
.subckt ao22_x2 i0=$abc$114269$new_n313_ i1=$abc$114269$new_n298_ i2=$abc$114269$new_n174_ q=$abc$114269$new_n318_
.subckt ao22_x2 i0=$abc$114269$new_n309_ i1=$abc$114269$new_n311_ i2=$abc$114269$new_n318_ q=$abc$114269$new_n319_
.subckt ao22_x2 i0=$abc$114269$new_n313_ i1=$abc$114269$new_n298_ i2=$abc$114269$new_n150_ q=$abc$114269$new_n320_
.subckt oa22_x2 i0=$abc$114269$new_n312_ i1=$abc$114269$new_n299_ i2=ByteCnt[0] q=$abc$114269$new_n321_
.subckt o3_x2 i0=$abc$114269$new_n320_ i1=$abc$114269$new_n196_ i2=$abc$114269$new_n152_ q=$abc$114269$new_n322_
.subckt ao22_x2 i0=$abc$114269$new_n322_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n151_ q=$abc$114269$new_n323_
.subckt no3_x1 i0=$abc$114269$new_n322_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n151_ nq=$abc$114269$new_n324_
.subckt no3_x1 i0=$abc$114269$new_n324_ i1=$abc$114269$new_n323_ i2=$abc$114269$new_n175_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91287
.subckt ao22_x2 i0=$abc$114269$new_n320_ i1=$abc$114269$new_n196_ i2=$abc$114269$new_n174_ q=$abc$114269$new_n326_
.subckt o3_x2 i0=$abc$114269$new_n326_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n152_ q=$abc$114269$new_n327_
.subckt no4_x1 i0=$abc$114269$new_n320_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n196_ i3=$abc$114269$new_n175_ nq=$abc$114269$new_n328_
.subckt ao22_x2 i0=ByteCnt[4] i1=$abc$114269$new_n328_ i2=$abc$114269$new_n327_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91283
.subckt na3_x1 i0=$abc$114269$new_n321_ i1=ByteCnt[1] i2=ByteCnt[2] nq=$abc$114269$new_n330_
.subckt oa22_x2 i0=$abc$114269$new_n174_ i1=$abc$114269$new_n330_ i2=$abc$114269$new_n319_ q=$abc$114269$new_n331_
.subckt no4_x1 i0=$abc$114269$new_n330_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n175_ i3=ByteCnt[3] nq=$abc$114269$new_n332_
.subckt oa22_x2 i0=ByteCnt[3] i1=$abc$114269$new_n331_ i2=$abc$114269$new_n332_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91279
.subckt no3_x1 i0=$abc$114269$new_n320_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n154_ nq=$abc$114269$new_n334_
.subckt ao22_x2 i0=ByteCnt[2] i1=$abc$114269$new_n334_ i2=$abc$114269$new_n331_ q=$abc$114269$auto$rtlil.cc:2515:MuxGate$91275
.subckt ao22_x2 i0=$abc$114269$new_n320_ i1=$abc$114269$new_n319_ i2=$abc$114269$new_n154_ q=$abc$114269$new_n336_
.subckt no3_x1 i0=$abc$114269$new_n336_ i1=$abc$114269$new_n334_ i2=$abc$114269$new_n175_ nq=$abc$114269$auto$rtlil.cc:2515:MuxGate$91271
.subckt o2_x2 i0=ControlEnd i1=ControlEnd_q q=$0\TxCtrlEndFrm[0:0]
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91277
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91281
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91285
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91289
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91293
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91297
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91301
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91305
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91309
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91313
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91317
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91321
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91325
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91329
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91333
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91337
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91339
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91343
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91347
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91349
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91353
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91357
.subckt inv_x1 i=TxReset nq=$abc$114269$auto$rtlil.cc:2506:NotGate$91361
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91271 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91273 q=ByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91275 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91277 q=ByteCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91279 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91281 q=ByteCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91283 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91285 q=ByteCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91287 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91289 q=ByteCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91291 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91293 q=ByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91295 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91297 q=ControlData[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91299 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91301 q=ControlData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91303 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91305 q=ControlData[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91307 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91309 q=ControlData[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91311 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91313 q=ControlData[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91315 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91317 q=ControlData[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91319 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91321 q=ControlData[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91323 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91325 q=ControlData[7]
.subckt sff1_x4 ck=MTxClk i=ControlEnd q=ControlEnd_q
.subckt sff1_x4 ck=MTxClk i=TxCtrlStartFrm q=TxCtrlStartFrm_q
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91327 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91329 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91331 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91333 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91335 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91337 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MTxClk i=TxUsedDataIn nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91339 q=TxUsedDataIn_q
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91341 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91343 q=BlockTxDone
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91345 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91347 q=SendingCtrlFrm
.subckt sff1r_x4 ck=MTxClk i=$0\TxCtrlEndFrm[0:0] nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91349 q=TxCtrlEndFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91351 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91353 q=CtrlMux
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91355 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91357 q=TxCtrlStartFrm
.subckt sff1r_x4 ck=MTxClk i=$abc$114269$auto$rtlil.cc:2515:MuxGate$91359 nrst=$abc$114269$auto$rtlil.cc:2506:NotGate$91361 q=WillSendControlFrame
.end

.model eth_txcounters
.inputs StatePreamble StateIPG StateData[0] StateData[1] StatePAD StateFCS StateJam StateBackOff StateDefer StateIdle StartDefer StartIPG StartFCS StartJam StartBackoff TxStartFrm MTxClk Reset MinFL[0] MinFL[1] MinFL[2] MinFL[3] MinFL[4] MinFL[5] MinFL[6] MinFL[7] MinFL[8] MinFL[9] MinFL[10] MinFL[11] MinFL[12] MinFL[13] MinFL[14] MinFL[15] MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] HugEn ExDfrEn PacketFinished_q DlyCrcEn StateSFD
.outputs ByteCnt[0] ByteCnt[1] ByteCnt[2] ByteCnt[3] ByteCnt[4] ByteCnt[5] ByteCnt[6] ByteCnt[7] ByteCnt[8] ByteCnt[9] ByteCnt[10] ByteCnt[11] ByteCnt[12] ByteCnt[13] ByteCnt[14] ByteCnt[15] NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] NibCnt[7] NibCnt[8] NibCnt[9] NibCnt[10] NibCnt[11] NibCnt[12] NibCnt[13] NibCnt[14] NibCnt[15] ExcessiveDefer NibCntEq7 NibCntEq15 MaxFrame NibbleMinFl DlyCrcCnt[0] DlyCrcCnt[1] DlyCrcCnt[2]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=NibCnt[13] nq=$abc$114483$new_n165_
.subckt inv_x1 i=NibCnt[3] nq=$abc$114483$new_n166_
.subckt inv_x1 i=ByteCnt[15] nq=$abc$114483$new_n167_
.subckt inv_x1 i=ByteCnt[12] nq=$abc$114483$new_n168_
.subckt inv_x1 i=ByteCnt[11] nq=$abc$114483$new_n169_
.subckt inv_x1 i=ByteCnt[10] nq=$abc$114483$new_n170_
.subckt inv_x1 i=ByteCnt[9] nq=$abc$114483$new_n171_
.subckt inv_x1 i=ByteCnt[2] nq=$abc$114483$new_n172_
.subckt inv_x1 i=StateDefer nq=$abc$114483$new_n173_
.subckt inv_x1 i=MinFL[11] nq=$abc$114483$new_n174_
.subckt inv_x1 i=MinFL[7] nq=$abc$114483$new_n175_
.subckt inv_x1 i=MaxFL[13] nq=$abc$114483$new_n176_
.subckt inv_x1 i=MaxFL[14] nq=$abc$114483$new_n177_
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91365
.subckt a3_x2 i0=NibCnt[0] i1=NibCnt[1] i2=NibCnt[2] q=NibCntEq7
.subckt a2_x2 i0=NibCntEq7 i1=NibCnt[3] q=NibCntEq15
.subckt na2_x1 i0=NibCntEq15 i1=StatePreamble nq=$abc$114483$new_n181_
.subckt na2_x1 i0=NibCntEq7 i1=StateJam nq=$abc$114483$new_n182_
.subckt no3_x1 i0=StartFCS i1=StartDefer i2=StateIdle nq=$abc$114483$new_n183_
.subckt no2_x1 i0=StartJam i1=StartIPG nq=$abc$114483$new_n184_
.subckt na4_x1 i0=$abc$114483$new_n184_ i1=$abc$114483$new_n183_ i2=$abc$114483$new_n182_ i3=$abc$114483$new_n181_ nq=$abc$114483$new_n185_
.subckt no2_x1 i0=TxStartFrm i1=$abc$114483$new_n173_ nq=$abc$114483$new_n186_
.subckt na3_x1 i0=NibCntEq7 i1=NibCnt[4] i2=NibCnt[5] nq=$abc$114483$new_n187_
.subckt na4_x1 i0=NibCnt[7] i1=NibCnt[8] i2=NibCnt[9] i3=NibCnt[10] nq=$abc$114483$new_n188_
.subckt inv_x1 i=$abc$114483$new_n188_ nq=$abc$114483$new_n189_
.subckt no4_x1 i0=ExDfrEn i1=NibCnt[3] i2=NibCnt[6] i3=NibCnt[11] nq=$abc$114483$new_n190_
.subckt na3_x1 i0=$abc$114483$new_n190_ i1=NibCnt[12] i2=$abc$114483$new_n165_ nq=$abc$114483$new_n191_
.subckt no3_x1 i0=$abc$114483$new_n191_ i1=$abc$114483$new_n188_ i2=$abc$114483$new_n187_ nq=ExcessiveDefer
.subckt a3_x2 i0=NibCnt[7] i1=NibCnt[8] i2=NibCnt[9] q=$abc$114483$new_n193_
.subckt oa22_x2 i0=ExcessiveDefer i1=$abc$114483$new_n186_ i2=$abc$114483$new_n185_ q=$abc$114483$new_n194_
.subckt na2_x1 i0=TxStartFrm i1=StateDefer nq=$abc$114483$new_n195_
.subckt o2_x2 i0=$abc$114483$new_n195_ i1=ExcessiveDefer q=$abc$114483$new_n196_
.subckt o4_x2 i0=StateBackOff i1=StateData[0] i2=StateData[1] i3=StateIPG q=$abc$114483$new_n197_
.subckt o2_x2 i0=StateFCS i1=StatePAD q=$abc$114483$new_n198_
.subckt no4_x1 i0=$abc$114483$new_n198_ i1=$abc$114483$new_n197_ i2=StateJam i3=StatePreamble nq=$abc$114483$new_n199_
.subckt ao22_x2 i0=ExcessiveDefer i1=$abc$114483$new_n195_ i2=$abc$114483$new_n199_ q=$abc$114483$new_n200_
.subckt na2_x1 i0=$abc$114483$new_n199_ i1=$abc$114483$new_n196_ nq=$abc$114483$new_n201_
.subckt no3_x1 i0=$abc$114483$new_n200_ i1=$abc$114483$new_n187_ i2=$abc$114483$new_n166_ nq=$abc$114483$new_n202_
.subckt a4_x2 i0=NibCntEq15 i1=NibCnt[4] i2=NibCnt[5] i3=NibCnt[6] q=$abc$114483$new_n203_
.subckt a2_x2 i0=$abc$114483$new_n202_ i1=NibCnt[6] q=$abc$114483$new_n204_
.subckt a3_x2 i0=$abc$114483$new_n204_ i1=$abc$114483$new_n189_ i2=NibCnt[11] q=$abc$114483$new_n205_
.subckt a3_x2 i0=$abc$114483$new_n205_ i1=NibCnt[12] i2=NibCnt[13] q=$abc$114483$new_n206_
.subckt a2_x2 i0=$abc$114483$new_n206_ i1=NibCnt[14] q=$abc$114483$new_n207_
.subckt a4_x2 i0=$abc$114483$new_n203_ i1=$abc$114483$new_n193_ i2=NibCnt[10] i3=NibCnt[11] q=$abc$114483$new_n208_
.subckt nxr2_x1 i0=$abc$114483$new_n207_ i1=NibCnt[15] nq=$abc$114483$new_n209_
.subckt no2_x1 i0=$abc$114483$new_n209_ i1=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91499
.subckt no2_x1 i0=$abc$114483$new_n206_ i1=NibCnt[14] nq=$abc$114483$new_n211_
.subckt no3_x1 i0=$abc$114483$new_n211_ i1=$abc$114483$new_n207_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91495
.subckt ao22_x2 i0=$abc$114483$new_n194_ i1=$abc$114483$new_n201_ i2=$abc$114483$new_n208_ q=$abc$114483$new_n213_
.subckt a2_x2 i0=$abc$114483$new_n213_ i1=NibCnt[12] q=$abc$114483$new_n214_
.subckt no2_x1 i0=$abc$114483$new_n214_ i1=NibCnt[13] nq=$abc$114483$new_n215_
.subckt no3_x1 i0=$abc$114483$new_n215_ i1=$abc$114483$new_n206_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91491
.subckt no2_x1 i0=$abc$114483$new_n213_ i1=NibCnt[12] nq=$abc$114483$new_n217_
.subckt no3_x1 i0=$abc$114483$new_n217_ i1=$abc$114483$new_n214_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91487
.subckt a2_x2 i0=$abc$114483$new_n204_ i1=NibCnt[7] q=$abc$114483$new_n219_
.subckt a2_x2 i0=$abc$114483$new_n219_ i1=NibCnt[8] q=$abc$114483$new_n220_
.subckt a3_x2 i0=$abc$114483$new_n220_ i1=NibCnt[9] i2=NibCnt[10] q=$abc$114483$new_n221_
.subckt a2_x2 i0=$abc$114483$new_n204_ i1=$abc$114483$new_n193_ q=$abc$114483$new_n222_
.subckt no2_x1 i0=$abc$114483$new_n221_ i1=NibCnt[11] nq=$abc$114483$new_n223_
.subckt no3_x1 i0=$abc$114483$new_n223_ i1=$abc$114483$new_n205_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91483
.subckt no2_x1 i0=$abc$114483$new_n222_ i1=NibCnt[10] nq=$abc$114483$new_n225_
.subckt no3_x1 i0=$abc$114483$new_n225_ i1=$abc$114483$new_n221_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91479
.subckt no2_x1 i0=$abc$114483$new_n220_ i1=NibCnt[9] nq=$abc$114483$new_n227_
.subckt no3_x1 i0=$abc$114483$new_n227_ i1=$abc$114483$new_n222_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91475
.subckt no2_x1 i0=$abc$114483$new_n219_ i1=NibCnt[8] nq=$abc$114483$new_n229_
.subckt no3_x1 i0=$abc$114483$new_n229_ i1=$abc$114483$new_n220_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91471
.subckt no2_x1 i0=$abc$114483$new_n204_ i1=NibCnt[7] nq=$abc$114483$new_n231_
.subckt no3_x1 i0=$abc$114483$new_n231_ i1=$abc$114483$new_n219_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91467
.subckt no2_x1 i0=$abc$114483$new_n202_ i1=NibCnt[6] nq=$abc$114483$new_n233_
.subckt no3_x1 i0=$abc$114483$new_n233_ i1=$abc$114483$new_n204_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91463
.subckt a2_x2 i0=$abc$114483$new_n201_ i1=NibCnt[0] q=$abc$114483$new_n235_
.subckt a2_x2 i0=$abc$114483$new_n235_ i1=NibCnt[1] q=$abc$114483$new_n236_
.subckt a2_x2 i0=$abc$114483$new_n201_ i1=NibCntEq7 q=$abc$114483$new_n237_
.subckt a2_x2 i0=$abc$114483$new_n201_ i1=NibCntEq15 q=$abc$114483$new_n238_
.subckt a2_x2 i0=$abc$114483$new_n238_ i1=NibCnt[4] q=$abc$114483$new_n239_
.subckt no2_x1 i0=$abc$114483$new_n239_ i1=NibCnt[5] nq=$abc$114483$new_n240_
.subckt no3_x1 i0=$abc$114483$new_n240_ i1=$abc$114483$new_n202_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91459
.subckt no2_x1 i0=$abc$114483$new_n238_ i1=NibCnt[4] nq=$abc$114483$new_n242_
.subckt no3_x1 i0=$abc$114483$new_n242_ i1=$abc$114483$new_n239_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91455
.subckt no2_x1 i0=$abc$114483$new_n237_ i1=NibCnt[3] nq=$abc$114483$new_n244_
.subckt no3_x1 i0=$abc$114483$new_n244_ i1=$abc$114483$new_n238_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91451
.subckt no2_x1 i0=$abc$114483$new_n236_ i1=NibCnt[2] nq=$abc$114483$new_n246_
.subckt no3_x1 i0=$abc$114483$new_n246_ i1=$abc$114483$new_n237_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91447
.subckt no2_x1 i0=$abc$114483$new_n235_ i1=NibCnt[1] nq=$abc$114483$new_n248_
.subckt no3_x1 i0=$abc$114483$new_n248_ i1=$abc$114483$new_n236_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91443
.subckt no2_x1 i0=$abc$114483$new_n201_ i1=NibCnt[0] nq=$abc$114483$new_n250_
.subckt no3_x1 i0=$abc$114483$new_n250_ i1=$abc$114483$new_n235_ i2=$abc$114483$new_n194_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91439
.subckt a4_x2 i0=ByteCnt[1] i1=ByteCnt[2] i2=ByteCnt[5] i3=ByteCnt[6] q=$abc$114483$new_n252_
.subckt a3_x2 i0=ByteCnt[0] i1=ByteCnt[3] i2=ByteCnt[4] q=$abc$114483$new_n253_
.subckt a4_x2 i0=ByteCnt[7] i1=ByteCnt[8] i2=ByteCnt[9] i3=ByteCnt[10] q=$abc$114483$new_n254_
.subckt a3_x2 i0=$abc$114483$new_n254_ i1=$abc$114483$new_n253_ i2=$abc$114483$new_n252_ q=$abc$114483$new_n255_
.subckt a3_x2 i0=$abc$114483$new_n255_ i1=ByteCnt[11] i2=ByteCnt[12] q=$abc$114483$new_n256_
.subckt oa22_x2 i0=TxStartFrm i1=StateIdle i2=PacketFinished_q q=$abc$114483$new_n257_
.subckt o2_x2 i0=$abc$114483$new_n257_ i1=StartBackoff q=$abc$114483$new_n258_
.subckt a2_x2 i0=$abc$114483$new_n203_ i1=StateBackOff q=$abc$114483$new_n259_
.subckt oa22_x2 i0=NibCnt[0] i1=$abc$114483$new_n198_ i2=StateData[1] q=$abc$114483$new_n260_
.subckt na4_x1 i0=$abc$114483$new_n256_ i1=ByteCnt[13] i2=ByteCnt[14] i3=ByteCnt[15] nq=$abc$114483$new_n261_
.subckt inv_x1 i=$abc$114483$new_n261_ nq=$abc$114483$new_n262_
.subckt oa22_x2 i0=$abc$114483$new_n261_ i1=$abc$114483$new_n260_ i2=$abc$114483$new_n259_ q=$abc$114483$new_n263_
.subckt o2_x2 i0=$abc$114483$new_n263_ i1=$abc$114483$new_n258_ q=$abc$114483$new_n264_
.subckt a4_x2 i0=$abc$114483$new_n264_ i1=$abc$114483$new_n256_ i2=ByteCnt[13] i3=ByteCnt[14] q=$abc$114483$new_n265_
.subckt no2_x1 i0=$abc$114483$new_n265_ i1=ByteCnt[15] nq=$abc$114483$new_n266_
.subckt oa22_x2 i0=$abc$114483$new_n263_ i1=$abc$114483$new_n262_ i2=$abc$114483$new_n258_ q=$abc$114483$new_n267_
.subckt no2_x1 i0=$abc$114483$new_n267_ i1=$abc$114483$new_n266_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91435
.subckt a4_x2 i0=$abc$114483$new_n263_ i1=$abc$114483$new_n255_ i2=ByteCnt[11] i3=ByteCnt[12] q=$abc$114483$new_n269_
.subckt a2_x2 i0=$abc$114483$new_n269_ i1=ByteCnt[13] q=$abc$114483$new_n270_
.subckt no2_x1 i0=$abc$114483$new_n270_ i1=ByteCnt[14] nq=$abc$114483$new_n271_
.subckt no3_x1 i0=$abc$114483$new_n271_ i1=$abc$114483$new_n265_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91431
.subckt no2_x1 i0=$abc$114483$new_n269_ i1=ByteCnt[13] nq=$abc$114483$new_n273_
.subckt no3_x1 i0=$abc$114483$new_n273_ i1=$abc$114483$new_n270_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91427
.subckt a2_x2 i0=$abc$114483$new_n264_ i1=$abc$114483$new_n255_ q=$abc$114483$new_n275_
.subckt a2_x2 i0=$abc$114483$new_n275_ i1=ByteCnt[11] q=$abc$114483$new_n276_
.subckt no2_x1 i0=$abc$114483$new_n276_ i1=ByteCnt[12] nq=$abc$114483$new_n277_
.subckt no3_x1 i0=$abc$114483$new_n277_ i1=$abc$114483$new_n269_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91423
.subckt no2_x1 i0=$abc$114483$new_n275_ i1=ByteCnt[11] nq=$abc$114483$new_n279_
.subckt no3_x1 i0=$abc$114483$new_n279_ i1=$abc$114483$new_n276_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91419
.subckt a3_x2 i0=$abc$114483$new_n263_ i1=$abc$114483$new_n253_ i2=$abc$114483$new_n252_ q=$abc$114483$new_n281_
.subckt a2_x2 i0=$abc$114483$new_n281_ i1=ByteCnt[7] q=$abc$114483$new_n282_
.subckt a2_x2 i0=$abc$114483$new_n282_ i1=ByteCnt[8] q=$abc$114483$new_n283_
.subckt na2_x1 i0=$abc$114483$new_n283_ i1=ByteCnt[9] nq=$abc$114483$new_n284_
.subckt nxr2_x1 i0=$abc$114483$new_n284_ i1=$abc$114483$new_n170_ nq=$abc$114483$new_n285_
.subckt no2_x1 i0=$abc$114483$new_n285_ i1=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91415
.subckt no2_x1 i0=$abc$114483$new_n283_ i1=ByteCnt[9] nq=$abc$114483$new_n287_
.subckt no2_x1 i0=$abc$114483$new_n287_ i1=$abc$114483$new_n258_ nq=$abc$114483$new_n288_
.subckt a2_x2 i0=$abc$114483$new_n288_ i1=$abc$114483$new_n284_ q=$abc$114483$auto$rtlil.cc:2515:MuxGate$91411
.subckt no2_x1 i0=$abc$114483$new_n282_ i1=ByteCnt[8] nq=$abc$114483$new_n290_
.subckt no3_x1 i0=$abc$114483$new_n290_ i1=$abc$114483$new_n283_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91407
.subckt no2_x1 i0=$abc$114483$new_n281_ i1=ByteCnt[7] nq=$abc$114483$new_n292_
.subckt no3_x1 i0=$abc$114483$new_n292_ i1=$abc$114483$new_n282_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91403
.subckt a2_x2 i0=$abc$114483$new_n263_ i1=ByteCnt[0] q=$abc$114483$new_n294_
.subckt a2_x2 i0=$abc$114483$new_n294_ i1=ByteCnt[1] q=$abc$114483$new_n295_
.subckt a3_x2 i0=$abc$114483$new_n294_ i1=ByteCnt[1] i2=ByteCnt[2] q=$abc$114483$new_n296_
.subckt a2_x2 i0=$abc$114483$new_n296_ i1=ByteCnt[3] q=$abc$114483$new_n297_
.subckt a2_x2 i0=$abc$114483$new_n297_ i1=ByteCnt[4] q=$abc$114483$new_n298_
.subckt a3_x2 i0=$abc$114483$new_n297_ i1=ByteCnt[4] i2=ByteCnt[5] q=$abc$114483$new_n299_
.subckt no2_x1 i0=$abc$114483$new_n299_ i1=ByteCnt[6] nq=$abc$114483$new_n300_
.subckt no3_x1 i0=$abc$114483$new_n300_ i1=$abc$114483$new_n281_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91399
.subckt no2_x1 i0=$abc$114483$new_n298_ i1=ByteCnt[5] nq=$abc$114483$new_n302_
.subckt no3_x1 i0=$abc$114483$new_n302_ i1=$abc$114483$new_n299_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91395
.subckt no2_x1 i0=$abc$114483$new_n297_ i1=ByteCnt[4] nq=$abc$114483$new_n304_
.subckt no3_x1 i0=$abc$114483$new_n304_ i1=$abc$114483$new_n298_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91391
.subckt no2_x1 i0=$abc$114483$new_n296_ i1=ByteCnt[3] nq=$abc$114483$new_n306_
.subckt no3_x1 i0=$abc$114483$new_n306_ i1=$abc$114483$new_n297_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91387
.subckt no2_x1 i0=$abc$114483$new_n295_ i1=ByteCnt[2] nq=$abc$114483$new_n308_
.subckt no3_x1 i0=$abc$114483$new_n308_ i1=$abc$114483$new_n296_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91383
.subckt no2_x1 i0=$abc$114483$new_n294_ i1=ByteCnt[1] nq=$abc$114483$new_n310_
.subckt no3_x1 i0=$abc$114483$new_n310_ i1=$abc$114483$new_n295_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91379
.subckt no2_x1 i0=$abc$114483$new_n263_ i1=ByteCnt[0] nq=$abc$114483$new_n312_
.subckt no3_x1 i0=$abc$114483$new_n312_ i1=$abc$114483$new_n294_ i2=$abc$114483$new_n258_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91375
.subckt o2_x2 i0=DlyCrcCnt[0] i1=DlyCrcCnt[1] q=$abc$114483$new_n314_
.subckt na2_x1 i0=StateData[1] i1=DlyCrcCnt[2] nq=$abc$114483$new_n315_
.subckt ao22_x2 i0=DlyCrcCnt[2] i1=$abc$114483$new_n314_ i2=StateData[1] q=$abc$114483$new_n316_
.subckt ao22_x2 i0=StateSFD i1=$abc$114483$new_n316_ i2=DlyCrcEn q=$abc$114483$new_n317_
.subckt a2_x2 i0=$abc$114483$new_n317_ i1=DlyCrcCnt[0] q=$abc$114483$new_n318_
.subckt a2_x2 i0=$abc$114483$new_n318_ i1=DlyCrcCnt[1] q=$abc$114483$new_n319_
.subckt no2_x1 i0=$abc$114483$new_n315_ i1=$abc$114483$new_n314_ nq=$abc$114483$new_n320_
.subckt o3_x2 i0=$abc$114483$new_n320_ i1=PacketFinished_q i2=StartJam q=$abc$114483$new_n321_
.subckt nxr2_x1 i0=$abc$114483$new_n319_ i1=DlyCrcCnt[2] nq=$abc$114483$new_n322_
.subckt no2_x1 i0=$abc$114483$new_n322_ i1=$abc$114483$new_n321_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91371
.subckt no2_x1 i0=$abc$114483$new_n318_ i1=DlyCrcCnt[1] nq=$abc$114483$new_n324_
.subckt no3_x1 i0=$abc$114483$new_n324_ i1=$abc$114483$new_n321_ i2=$abc$114483$new_n319_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91367
.subckt no2_x1 i0=$abc$114483$new_n317_ i1=DlyCrcCnt[0] nq=$abc$114483$new_n326_
.subckt no3_x1 i0=$abc$114483$new_n326_ i1=$abc$114483$new_n321_ i2=$abc$114483$new_n318_ nq=$abc$114483$auto$rtlil.cc:2515:MuxGate$91363
.subckt ao22_x2 i0=MinFL[1] i1=MinFL[0] i2=MinFL[2] q=$abc$114483$new_n328_
.subckt no3_x1 i0=$abc$114483$new_n328_ i1=MinFL[3] i2=MinFL[4] nq=$abc$114483$new_n329_
.subckt o4_x2 i0=MinFL[3] i1=MinFL[2] i2=MinFL[5] i3=MinFL[4] q=$abc$114483$new_n330_
.subckt no4_x1 i0=$abc$114483$new_n328_ i1=MinFL[3] i2=MinFL[5] i3=MinFL[4] nq=$abc$114483$new_n331_
.subckt nxr2_x1 i0=$abc$114483$new_n329_ i1=MinFL[5] nq=$abc$114483$new_n332_
.subckt ao22_x2 i0=$abc$114483$new_n328_ i1=MinFL[3] i2=MinFL[4] q=$abc$114483$new_n333_
.subckt no2_x1 i0=$abc$114483$new_n333_ i1=$abc$114483$new_n329_ nq=$abc$114483$new_n334_
.subckt a2_x2 i0=$abc$114483$new_n334_ i1=NibCnt[5] q=$abc$114483$new_n335_
.subckt no3_x1 i0=MinFL[1] i1=MinFL[0] i2=MinFL[2] nq=$abc$114483$new_n336_
.subckt o3_x2 i0=$abc$114483$new_n336_ i1=$abc$114483$new_n328_ i2=NibCnt[3] q=$abc$114483$new_n337_
.subckt xr2_x1 i0=MinFL[1] i1=MinFL[0] q=$abc$114483$new_n338_
.subckt a2_x2 i0=$abc$114483$new_n338_ i1=NibCnt[2] q=$abc$114483$new_n339_
.subckt o2_x2 i0=$abc$114483$new_n338_ i1=NibCnt[2] q=$abc$114483$new_n340_
.subckt ao22_x2 i0=NibCnt[1] i1=NibCnt[0] i2=MinFL[0] q=$abc$114483$new_n341_
.subckt oa22_x2 i0=NibCnt[1] i1=NibCnt[0] i2=$abc$114483$new_n341_ q=$abc$114483$new_n342_
.subckt oa22_x2 i0=$abc$114483$new_n342_ i1=$abc$114483$new_n340_ i2=$abc$114483$new_n339_ q=$abc$114483$new_n343_
.subckt xr2_x1 i0=$abc$114483$new_n328_ i1=MinFL[3] q=$abc$114483$new_n344_
.subckt ao22_x2 i0=$abc$114483$new_n336_ i1=$abc$114483$new_n328_ i2=NibCnt[3] q=$abc$114483$new_n345_
.subckt oa22_x2 i0=NibCnt[4] i1=$abc$114483$new_n344_ i2=$abc$114483$new_n345_ q=$abc$114483$new_n346_
.subckt oa22_x2 i0=$abc$114483$new_n337_ i1=$abc$114483$new_n343_ i2=$abc$114483$new_n346_ q=$abc$114483$new_n347_
.subckt o2_x2 i0=$abc$114483$new_n344_ i1=NibCnt[4] q=$abc$114483$new_n348_
.subckt ao22_x2 i0=NibCnt[5] i1=$abc$114483$new_n334_ i2=$abc$114483$new_n348_ q=$abc$114483$new_n349_
.subckt oa22_x2 i0=$abc$114483$new_n349_ i1=$abc$114483$new_n347_ i2=$abc$114483$new_n335_ q=$abc$114483$new_n350_
.subckt ao22_x2 i0=NibCnt[6] i1=$abc$114483$new_n332_ i2=$abc$114483$new_n350_ q=$abc$114483$new_n351_
.subckt no2_x1 i0=MinFL[5] i1=MinFL[6] nq=$abc$114483$new_n352_
.subckt no2_x1 i0=$abc$114483$new_n330_ i1=MinFL[6] nq=$abc$114483$new_n353_
.subckt no4_x1 i0=MinFL[1] i1=MinFL[0] i2=MinFL[3] i3=MinFL[4] nq=$abc$114483$new_n354_
.subckt na3_x1 i0=$abc$114483$new_n354_ i1=$abc$114483$new_n352_ i2=MinFL[2] nq=$abc$114483$new_n355_
.subckt nxr2_x1 i0=$abc$114483$new_n331_ i1=MinFL[6] nq=$abc$114483$new_n356_
.subckt a2_x2 i0=$abc$114483$new_n356_ i1=NibCnt[7] q=$abc$114483$new_n357_
.subckt oa22_x2 i0=NibCnt[6] i1=$abc$114483$new_n332_ i2=$abc$114483$new_n357_ q=$abc$114483$new_n358_
.subckt o3_x2 i0=$abc$114483$new_n330_ i1=MinFL[7] i2=MinFL[6] q=$abc$114483$new_n359_
.subckt nxr2_x1 i0=$abc$114483$new_n353_ i1=MinFL[7] nq=$abc$114483$new_n360_
.subckt na4_x1 i0=$abc$114483$new_n354_ i1=$abc$114483$new_n352_ i2=MinFL[2] i3=$abc$114483$new_n175_ nq=$abc$114483$new_n361_
.subckt nxr2_x1 i0=$abc$114483$new_n360_ i1=$abc$114483$new_n355_ nq=$abc$114483$new_n362_
.subckt o2_x2 i0=$abc$114483$new_n356_ i1=NibCnt[7] q=$abc$114483$new_n363_
.subckt ao22_x2 i0=NibCnt[8] i1=$abc$114483$new_n362_ i2=$abc$114483$new_n363_ q=$abc$114483$new_n364_
.subckt ao22_x2 i0=$abc$114483$new_n351_ i1=$abc$114483$new_n358_ i2=$abc$114483$new_n364_ q=$abc$114483$new_n365_
.subckt oa22_x2 i0=$abc$114483$new_n361_ i1=$abc$114483$new_n359_ i2=MinFL[8] q=$abc$114483$new_n366_
.subckt na3_x1 i0=$abc$114483$new_n361_ i1=$abc$114483$new_n359_ i2=MinFL[8] nq=$abc$114483$new_n367_
.subckt a2_x2 i0=$abc$114483$new_n367_ i1=$abc$114483$new_n366_ q=$abc$114483$new_n368_
.subckt a2_x2 i0=$abc$114483$new_n362_ i1=NibCnt[8] q=$abc$114483$new_n369_
.subckt oa22_x2 i0=NibCnt[9] i1=$abc$114483$new_n368_ i2=$abc$114483$new_n369_ q=$abc$114483$new_n370_
.subckt o2_x2 i0=MinFL[9] i1=MinFL[8] q=$abc$114483$new_n371_
.subckt no2_x1 i0=$abc$114483$new_n371_ i1=$abc$114483$new_n359_ nq=$abc$114483$new_n372_
.subckt xr2_x1 i0=$abc$114483$new_n366_ i1=MinFL[9] q=$abc$114483$new_n373_
.subckt o2_x2 i0=$abc$114483$new_n368_ i1=NibCnt[9] q=$abc$114483$new_n374_
.subckt ao22_x2 i0=NibCnt[10] i1=$abc$114483$new_n373_ i2=$abc$114483$new_n374_ q=$abc$114483$new_n375_
.subckt ao22_x2 i0=$abc$114483$new_n365_ i1=$abc$114483$new_n370_ i2=$abc$114483$new_n375_ q=$abc$114483$new_n376_
.subckt o3_x2 i0=$abc$114483$new_n371_ i1=$abc$114483$new_n359_ i2=MinFL[10] q=$abc$114483$new_n377_
.subckt nxr2_x1 i0=$abc$114483$new_n372_ i1=MinFL[10] nq=$abc$114483$new_n378_
.subckt no2_x1 i0=$abc$114483$new_n371_ i1=$abc$114483$new_n361_ nq=$abc$114483$new_n379_
.subckt no3_x1 i0=$abc$114483$new_n361_ i1=MinFL[9] i2=MinFL[8] nq=$abc$114483$new_n380_
.subckt na2_x1 i0=$abc$114483$new_n380_ i1=$abc$114483$new_n378_ nq=$abc$114483$new_n381_
.subckt xr2_x1 i0=$abc$114483$new_n380_ i1=$abc$114483$new_n378_ q=$abc$114483$new_n382_
.subckt a2_x2 i0=$abc$114483$new_n373_ i1=NibCnt[10] q=$abc$114483$new_n383_
.subckt oa22_x2 i0=NibCnt[11] i1=$abc$114483$new_n382_ i2=$abc$114483$new_n383_ q=$abc$114483$new_n384_
.subckt na2_x1 i0=$abc$114483$new_n381_ i1=$abc$114483$new_n377_ nq=$abc$114483$new_n385_
.subckt no4_x1 i0=$abc$114483$new_n371_ i1=$abc$114483$new_n359_ i2=MinFL[11] i3=MinFL[10] nq=$abc$114483$new_n386_
.subckt nxr2_x1 i0=$abc$114483$new_n385_ i1=MinFL[11] nq=$abc$114483$new_n387_
.subckt o2_x2 i0=$abc$114483$new_n382_ i1=NibCnt[11] q=$abc$114483$new_n388_
.subckt ao22_x2 i0=NibCnt[12] i1=$abc$114483$new_n387_ i2=$abc$114483$new_n388_ q=$abc$114483$new_n389_
.subckt ao22_x2 i0=$abc$114483$new_n376_ i1=$abc$114483$new_n384_ i2=$abc$114483$new_n389_ q=$abc$114483$new_n390_
.subckt o3_x2 i0=$abc$114483$new_n377_ i1=MinFL[11] i2=MinFL[12] q=$abc$114483$new_n391_
.subckt nxr2_x1 i0=$abc$114483$new_n386_ i1=MinFL[12] nq=$abc$114483$new_n392_
.subckt inv_x1 i=$abc$114483$new_n392_ nq=$abc$114483$new_n393_
.subckt na4_x1 i0=$abc$114483$new_n392_ i1=$abc$114483$new_n379_ i2=$abc$114483$new_n378_ i3=$abc$114483$new_n174_ nq=$abc$114483$new_n394_
.subckt no2_x1 i0=$abc$114483$new_n381_ i1=MinFL[11] nq=$abc$114483$new_n395_
.subckt nxr2_x1 i0=$abc$114483$new_n395_ i1=$abc$114483$new_n393_ nq=$abc$114483$new_n396_
.subckt a2_x2 i0=$abc$114483$new_n396_ i1=NibCnt[13] q=$abc$114483$new_n397_
.subckt oa22_x2 i0=NibCnt[12] i1=$abc$114483$new_n387_ i2=$abc$114483$new_n397_ q=$abc$114483$new_n398_
.subckt na2_x1 i0=$abc$114483$new_n394_ i1=$abc$114483$new_n391_ nq=$abc$114483$new_n399_
.subckt no4_x1 i0=$abc$114483$new_n393_ i1=$abc$114483$new_n381_ i2=MinFL[11] i3=MinFL[13] nq=$abc$114483$new_n400_
.subckt o2_x2 i0=$abc$114483$new_n391_ i1=MinFL[13] q=$abc$114483$new_n401_
.subckt nxr2_x1 i0=$abc$114483$new_n399_ i1=MinFL[13] nq=$abc$114483$new_n402_
.subckt o2_x2 i0=$abc$114483$new_n402_ i1=NibCnt[14] q=$abc$114483$new_n403_
.subckt ao22_x2 i0=NibCnt[13] i1=$abc$114483$new_n396_ i2=$abc$114483$new_n403_ q=$abc$114483$new_n404_
.subckt ao22_x2 i0=$abc$114483$new_n390_ i1=$abc$114483$new_n398_ i2=$abc$114483$new_n404_ q=$abc$114483$new_n405_
.subckt no2_x1 i0=$abc$114483$new_n401_ i1=MinFL[14] nq=$abc$114483$new_n406_
.subckt na2_x1 i0=$abc$114483$new_n401_ i1=MinFL[14] nq=$abc$114483$new_n407_
.subckt nxr2_x1 i0=$abc$114483$new_n401_ i1=MinFL[14] nq=$abc$114483$new_n408_
.subckt nxr2_x1 i0=$abc$114483$new_n408_ i1=$abc$114483$new_n400_ nq=$abc$114483$new_n409_
.subckt a2_x2 i0=$abc$114483$new_n402_ i1=NibCnt[14] q=$abc$114483$new_n410_
.subckt oa22_x2 i0=NibCnt[15] i1=$abc$114483$new_n409_ i2=$abc$114483$new_n410_ q=$abc$114483$new_n411_
.subckt ao22_x2 i0=$abc$114483$new_n400_ i1=$abc$114483$new_n406_ i2=$abc$114483$new_n407_ q=$abc$114483$new_n412_
.subckt nxr2_x1 i0=$abc$114483$new_n412_ i1=MinFL[15] nq=$abc$114483$new_n413_
.subckt ao22_x2 i0=NibCnt[15] i1=$abc$114483$new_n409_ i2=$abc$114483$new_n413_ q=$abc$114483$new_n414_
.subckt ao22_x2 i0=$abc$114483$new_n405_ i1=$abc$114483$new_n411_ i2=$abc$114483$new_n414_ q=NibbleMinFl
.subckt no2_x1 i0=MaxFL[11] i1=$abc$114483$new_n169_ nq=$abc$114483$new_n416_
.subckt na2_x1 i0=MaxFL[15] i1=$abc$114483$new_n167_ nq=$abc$114483$new_n417_
.subckt no2_x1 i0=$abc$114483$new_n176_ i1=ByteCnt[13] nq=$abc$114483$new_n418_
.subckt no2_x1 i0=MaxFL[2] i1=$abc$114483$new_n172_ nq=$abc$114483$new_n419_
.subckt xr2_x1 i0=MaxFL[4] i1=ByteCnt[4] q=$abc$114483$new_n420_
.subckt xr2_x1 i0=MaxFL[8] i1=ByteCnt[8] q=$abc$114483$new_n421_
.subckt xr2_x1 i0=MaxFL[3] i1=ByteCnt[3] q=$abc$114483$new_n422_
.subckt no2_x1 i0=MaxFL[15] i1=$abc$114483$new_n167_ nq=$abc$114483$new_n423_
.subckt no2_x1 i0=MaxFL[9] i1=$abc$114483$new_n171_ nq=$abc$114483$new_n424_
.subckt na2_x1 i0=MaxFL[11] i1=$abc$114483$new_n169_ nq=$abc$114483$new_n425_
.subckt no2_x1 i0=$abc$114483$new_n177_ i1=ByteCnt[14] nq=$abc$114483$new_n426_
.subckt na2_x1 i0=MaxFL[12] i1=$abc$114483$new_n168_ nq=$abc$114483$new_n427_
.subckt no2_x1 i0=MaxFL[10] i1=$abc$114483$new_n170_ nq=$abc$114483$new_n428_
.subckt na2_x1 i0=$abc$114483$new_n176_ i1=ByteCnt[13] nq=$abc$114483$new_n429_
.subckt xr2_x1 i0=MaxFL[6] i1=ByteCnt[6] q=$abc$114483$new_n430_
.subckt no3_x1 i0=$abc$114483$new_n430_ i1=$abc$114483$new_n426_ i2=$abc$114483$new_n416_ nq=$abc$114483$new_n431_
.subckt ao22_x2 i0=$abc$114483$new_n168_ i1=MaxFL[12] i2=$abc$114483$new_n417_ q=$abc$114483$new_n432_
.subckt nxr2_x1 i0=MaxFL[1] i1=ByteCnt[1] nq=$abc$114483$new_n433_
.subckt a2_x2 i0=$abc$114483$new_n433_ i1=$abc$114483$new_n432_ q=$abc$114483$new_n434_
.subckt xr2_x1 i0=MaxFL[7] i1=ByteCnt[7] q=$abc$114483$new_n435_
.subckt xr2_x1 i0=MaxFL[5] i1=ByteCnt[5] q=$abc$114483$new_n436_
.subckt no4_x1 i0=$abc$114483$new_n436_ i1=$abc$114483$new_n435_ i2=$abc$114483$new_n424_ i3=$abc$114483$new_n423_ nq=$abc$114483$new_n437_
.subckt oa22_x2 i0=$abc$114483$new_n170_ i1=MaxFL[10] i2=$abc$114483$new_n418_ q=$abc$114483$new_n438_
.subckt o3_x2 i0=$abc$114483$new_n438_ i1=$abc$114483$new_n428_ i2=$abc$114483$new_n422_ q=$abc$114483$new_n439_
.subckt oa22_x2 i0=$abc$114483$new_n171_ i1=MaxFL[9] i2=$abc$114483$new_n419_ q=$abc$114483$new_n440_
.subckt oa22_x2 i0=ByteCnt[14] i1=$abc$114483$new_n177_ i2=$abc$114483$new_n440_ q=$abc$114483$new_n441_
.subckt na3_x1 i0=$abc$114483$new_n429_ i1=$abc$114483$new_n427_ i2=$abc$114483$new_n425_ nq=$abc$114483$new_n442_
.subckt xr2_x1 i0=MaxFL[0] i1=ByteCnt[0] q=$abc$114483$new_n443_
.subckt oa22_x2 i0=$abc$114483$new_n172_ i1=MaxFL[2] i2=HugEn q=$abc$114483$new_n444_
.subckt o4_x2 i0=$abc$114483$new_n444_ i1=$abc$114483$new_n443_ i2=$abc$114483$new_n421_ i3=$abc$114483$new_n420_ q=$abc$114483$new_n445_
.subckt no4_x1 i0=$abc$114483$new_n445_ i1=$abc$114483$new_n442_ i2=$abc$114483$new_n441_ i3=$abc$114483$new_n439_ nq=$abc$114483$new_n446_
.subckt a4_x2 i0=$abc$114483$new_n446_ i1=$abc$114483$new_n437_ i2=$abc$114483$new_n434_ i3=$abc$114483$new_n431_ q=MaxFrame
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91369
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91373
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91377
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91381
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91385
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91389
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91393
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91397
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91401
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91405
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91409
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91413
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91417
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91421
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91425
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91429
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91433
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91437
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91441
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91445
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91449
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91453
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91457
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91461
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91465
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91469
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91473
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91477
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91481
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91485
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91489
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91493
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91497
.subckt inv_x1 i=Reset nq=$abc$114483$auto$rtlil.cc:2506:NotGate$91501
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91363 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91365 q=DlyCrcCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91367 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91369 q=DlyCrcCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91371 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91373 q=DlyCrcCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91375 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91377 q=ByteCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91379 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91381 q=ByteCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91383 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91385 q=ByteCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91387 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91389 q=ByteCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91391 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91393 q=ByteCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91395 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91397 q=ByteCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91399 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91401 q=ByteCnt[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91403 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91405 q=ByteCnt[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91407 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91409 q=ByteCnt[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91411 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91413 q=ByteCnt[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91415 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91417 q=ByteCnt[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91419 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91421 q=ByteCnt[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91423 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91425 q=ByteCnt[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91427 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91429 q=ByteCnt[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91431 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91433 q=ByteCnt[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91435 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91437 q=ByteCnt[15]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91439 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91441 q=NibCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91443 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91445 q=NibCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91447 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91449 q=NibCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91451 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91453 q=NibCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91455 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91457 q=NibCnt[4]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91459 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91461 q=NibCnt[5]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91463 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91465 q=NibCnt[6]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91467 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91469 q=NibCnt[7]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91471 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91473 q=NibCnt[8]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91475 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91477 q=NibCnt[9]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91479 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91481 q=NibCnt[10]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91483 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91485 q=NibCnt[11]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91487 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91489 q=NibCnt[12]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91491 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91493 q=NibCnt[13]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91495 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91497 q=NibCnt[14]
.subckt sff1r_x4 ck=MTxClk i=$abc$114483$auto$rtlil.cc:2515:MuxGate$91499 nrst=$abc$114483$auto$rtlil.cc:2506:NotGate$91501 q=NibCnt[15]
.end

.model eth_txethmac
.inputs MTxClk Reset TxStartFrm TxEndFrm TxUnderRun TxData[0] TxData[1] TxData[2] TxData[3] TxData[4] TxData[5] TxData[6] TxData[7] CarrierSense Collision Pad CrcEn FullD HugEn DlyCrcEn MinFL[0] MinFL[1] MinFL[2] MinFL[3] MinFL[4] MinFL[5] MinFL[6] MinFL[7] MinFL[8] MinFL[9] MinFL[10] MinFL[11] MinFL[12] MinFL[13] MinFL[14] MinFL[15] MaxFL[0] MaxFL[1] MaxFL[2] MaxFL[3] MaxFL[4] MaxFL[5] MaxFL[6] MaxFL[7] MaxFL[8] MaxFL[9] MaxFL[10] MaxFL[11] MaxFL[12] MaxFL[13] MaxFL[14] MaxFL[15] IPGT[0] IPGT[1] IPGT[2] IPGT[3] IPGT[4] IPGT[5] IPGT[6] IPGR1[0] IPGR1[1] IPGR1[2] IPGR1[3] IPGR1[4] IPGR1[5] IPGR1[6] IPGR2[0] IPGR2[1] IPGR2[2] IPGR2[3] IPGR2[4] IPGR2[5] IPGR2[6] CollValid[0] CollValid[1] CollValid[2] CollValid[3] CollValid[4] CollValid[5] MaxRet[0] MaxRet[1] MaxRet[2] MaxRet[3] NoBckof ExDfrEn
.outputs MTxD[0] MTxD[1] MTxD[2] MTxD[3] MTxEn MTxErr TxDone TxRetry TxAbort TxUsedData WillTransmit ResetCollision RetryCnt[0] RetryCnt[1] RetryCnt[2] RetryCnt[3] StartTxDone StartTxAbort MaxCollisionOccured LateCollision DeferIndication StatePreamble StateData[0] StateData[1]
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=StopExcessiveDeferOccured nq=$abc$114801$new_n127_
.subckt inv_x1 i=$abc$114801$auto$ff.cc:678:flip_bits$91554 nq=ColWindow
.subckt inv_x1 i=StatusLatch nq=$abc$114801$new_n129_
.subckt inv_x1 i=Collision nq=$abc$114801$new_n130_
.subckt inv_x1 i=ByteCnt[1] nq=$abc$114801$new_n131_
.subckt inv_x1 i=ByteCnt[2] nq=$abc$114801$new_n132_
.subckt inv_x1 i=StateData[1] nq=$abc$114801$new_n133_
.subckt inv_x1 i=StateFCS nq=Enable_Crc
.subckt inv_x1 i=TxUnderRun nq=$abc$114801$new_n135_
.subckt inv_x1 i=Pad nq=$abc$114801$new_n136_
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91503
.subckt a3_x2 i0=ExcessiveDefer i1=StateDefer i2=TxStartFrm q=$abc$114801$new_n138_
.subckt oa22_x2 i0=StopExcessiveDeferOccured i1=TxStartFrm i2=$abc$114801$new_n138_ q=$abc$114801$auto$rtlil.cc:2515:MuxGate$91563
.subckt o3_x2 i0=StateIdle i1=StateIPG i2=ColWindow q=$abc$114801$new_n140_
.subckt nxr2_x1 i0=ByteCnt[5] i1=CollValid[5] nq=$abc$114801$new_n141_
.subckt na2_x1 i0=$abc$114801$new_n131_ i1=CollValid[1] nq=$abc$114801$new_n142_
.subckt ao22_x2 i0=StateFCS i1=StatePAD i2=NibCnt[0] q=$abc$114801$new_n143_
.subckt ao22_x2 i0=CollValid[2] i1=$abc$114801$new_n132_ i2=$abc$114801$new_n142_ q=$abc$114801$new_n144_
.subckt xr2_x1 i0=ByteCnt[3] i1=CollValid[3] q=$abc$114801$new_n145_
.subckt xr2_x1 i0=ByteCnt[0] i1=CollValid[0] q=$abc$114801$new_n146_
.subckt oa22_x2 i0=$abc$114801$new_n132_ i1=CollValid[2] i2=Collision q=$abc$114801$new_n147_
.subckt no3_x1 i0=$abc$114801$new_n147_ i1=$abc$114801$new_n146_ i2=$abc$114801$new_n145_ nq=$abc$114801$new_n148_
.subckt nxr2_x1 i0=ByteCnt[4] i1=CollValid[4] nq=$abc$114801$new_n149_
.subckt ao22_x2 i0=CollValid[1] i1=$abc$114801$new_n131_ i2=$abc$114801$new_n149_ q=$abc$114801$new_n150_
.subckt ao22_x2 i0=StateData[1] i1=$abc$114801$new_n143_ i2=$abc$114801$new_n150_ q=$abc$114801$new_n151_
.subckt na4_x1 i0=$abc$114801$new_n151_ i1=$abc$114801$new_n148_ i2=$abc$114801$new_n144_ i3=$abc$114801$new_n141_ nq=$abc$114801$new_n152_
.subckt na2_x1 i0=$abc$114801$new_n152_ i1=$abc$114801$new_n140_ nq=$abc$114801$auto$rtlil.cc:2515:MuxGate$91559
.subckt a2_x2 i0=$abc$114801$new_n138_ i1=$abc$114801$new_n127_ q=$abc$114801$new_n154_
.subckt o2_x2 i0=StateIdle i1=StatusLatch q=$abc$114801$new_n155_
.subckt ao22_x2 i0=$abc$114801$new_n155_ i1=$abc$114801$new_n154_ i2=TxStartFrm q=$abc$114801$auto$rtlil.cc:2515:MuxGate$91551
.subckt na2_x1 i0=$abc$114801$new_n129_ i1=TxStartFrm nq=$abc$114801$new_n157_
.subckt a2_x2 i0=NibCntEq7 i1=StateFCS q=$abc$114801$new_n158_
.subckt no2_x1 i0=NibbleMinFl i1=$abc$114801$new_n136_ nq=$abc$114801$new_n159_
.subckt na2_x1 i0=TxEndFrm i1=StateData[1] nq=$abc$114801$new_n160_
.subckt no3_x1 i0=$abc$114801$new_n160_ i1=$abc$114801$new_n159_ i2=CrcEn nq=$abc$114801$new_n161_
.subckt ao22_x2 i0=$abc$114801$new_n161_ i1=$abc$114801$new_n158_ i2=$abc$114801$new_n130_ q=StartTxDone
.subckt ao22_x2 i0=TxDone i1=StartTxDone i2=$abc$114801$new_n157_ q=$abc$114801$auto$rtlil.cc:2515:MuxGate$91547
.subckt xr2_x1 i0=MaxRet[1] i1=RetryCnt[1] q=$abc$114801$new_n164_
.subckt xr2_x1 i0=MaxRet[0] i1=RetryCnt[0] q=$abc$114801$new_n165_
.subckt xr2_x1 i0=MaxRet[3] i1=RetryCnt[3] q=$abc$114801$new_n166_
.subckt xr2_x1 i0=MaxRet[2] i1=RetryCnt[2] q=$abc$114801$new_n167_
.subckt no4_x1 i0=$abc$114801$new_n167_ i1=$abc$114801$new_n166_ i2=$abc$114801$new_n165_ i3=$abc$114801$new_n164_ nq=RetryMax
.subckt no2_x1 i0=RetryMax i1=$abc$114801$auto$ff.cc:678:flip_bits$91554 nq=$abc$114801$new_n169_
.subckt na3_x1 i0=StateData[0] i1=TxUnderRun i2=$abc$114801$new_n130_ nq=$abc$114801$new_n170_
.subckt inv_x1 i=$abc$114801$new_n170_ nq=UnderRun
.subckt a3_x2 i0=$abc$114801$new_n170_ i1=$abc$114801$new_n169_ i2=StartJam q=$abc$114801$new_n172_
.subckt ao22_x2 i0=TxRetry i1=$abc$114801$new_n172_ i2=$abc$114801$new_n157_ q=$abc$114801$auto$rtlil.cc:2515:MuxGate$91541
.subckt o2_x2 i0=$abc$114801$new_n157_ i1=$abc$114801$new_n154_ q=$abc$114801$new_n174_
.subckt a3_x2 i0=RetryMax i1=StartJam i2=ColWindow q=MaxCollisionOccured
.subckt oa22_x2 i0=StateData[0] i1=$abc$114801$new_n135_ i2=StateFCS q=$abc$114801$new_n176_
.subckt a2_x2 i0=MaxFrame i1=$abc$114801$new_n130_ q=$abc$114801$new_n177_
.subckt a2_x2 i0=$abc$114801$new_n177_ i1=$abc$114801$new_n176_ q=TooBig
.subckt oa22_x2 i0=$abc$114801$new_n177_ i1=$abc$114801$new_n176_ i2=UnderRun q=$0\MTxErr[0:0]
.subckt a3_x2 i0=$abc$114801$new_n170_ i1=StartJam i2=$abc$114801$auto$ff.cc:678:flip_bits$91554 q=LateCollision
.subckt o4_x2 i0=LateCollision i1=$0\MTxErr[0:0] i2=MaxCollisionOccured i3=$abc$114801$new_n154_ q=StartTxAbort
.subckt ao22_x2 i0=TxAbort i1=StartTxAbort i2=$abc$114801$new_n174_ q=$abc$114801$auto$rtlil.cc:2515:MuxGate$91537
.subckt na2_x1 i0=StateJam i1=NibCntEq7 nq=$abc$114801$new_n183_
.subckt no2_x1 i0=$abc$114801$new_n183_ i1=$abc$114801$new_n169_ nq=$abc$114801$new_n184_
.subckt o3_x2 i0=$0\MTxErr[0:0] i1=$abc$114801$new_n154_ i2=TxUnderRun q=$abc$114801$new_n185_
.subckt o3_x2 i0=$abc$114801$new_n185_ i1=$abc$114801$new_n184_ i2=StartTxDone q=$abc$114801$new_n186_
.subckt a2_x2 i0=StateBackOff i1=RandomEqByteCnt q=$abc$114801$new_n187_
.subckt no2_x1 i0=RandomEq0 i1=NoBckof nq=$abc$114801$new_n188_
.subckt no3_x1 i0=$abc$114801$new_n188_ i1=$abc$114801$new_n183_ i2=$abc$114801$auto$ff.cc:678:flip_bits$91554 nq=$abc$114801$new_n189_
.subckt ao22_x2 i0=$abc$114801$new_n189_ i1=$abc$114801$new_n187_ i2=RetryCnt[0] q=$abc$114801$new_n190_
.subckt a2_x2 i0=$abc$114801$new_n190_ i1=RetryCnt[1] q=$abc$114801$new_n191_
.subckt na3_x1 i0=$abc$114801$new_n190_ i1=RetryCnt[1] i2=RetryCnt[2] nq=$abc$114801$new_n192_
.subckt xr2_x1 i0=$abc$114801$new_n192_ i1=RetryCnt[3] q=$abc$114801$new_n193_
.subckt no2_x1 i0=$abc$114801$new_n193_ i1=$abc$114801$new_n186_ nq=$abc$114801$auto$rtlil.cc:2515:MuxGate$91533
.subckt nxr2_x1 i0=$abc$114801$new_n191_ i1=RetryCnt[2] nq=$abc$114801$new_n195_
.subckt no2_x1 i0=$abc$114801$new_n195_ i1=$abc$114801$new_n186_ nq=$abc$114801$auto$rtlil.cc:2515:MuxGate$91529
.subckt no2_x1 i0=$abc$114801$new_n190_ i1=RetryCnt[1] nq=$abc$114801$new_n197_
.subckt no3_x1 i0=$abc$114801$new_n197_ i1=$abc$114801$new_n191_ i2=$abc$114801$new_n186_ nq=$abc$114801$auto$rtlil.cc:2515:MuxGate$91525
.subckt no3_x1 i0=$abc$114801$new_n189_ i1=$abc$114801$new_n187_ i2=RetryCnt[0] nq=$abc$114801$new_n199_
.subckt no3_x1 i0=$abc$114801$new_n199_ i1=$abc$114801$new_n190_ i2=$abc$114801$new_n186_ nq=$abc$114801$auto$rtlil.cc:2515:MuxGate$91521
.subckt o2_x2 i0=StartData[0] i1=StartData[1] q=$0\TxUsedData[0:0]
.subckt no2_x1 i0=StateData[0] i1=$abc$114801$new_n133_ nq=$abc$114801$new_n202_
.subckt a2_x2 i0=TxData[3] i1=StateData[0] q=$abc$114801$new_n203_
.subckt oa22_x2 i0=TxData[7] i1=$abc$114801$new_n202_ i2=$abc$114801$new_n203_ q=Data_Crc[0]
.subckt a2_x2 i0=TxData[2] i1=StateData[0] q=$abc$114801$new_n205_
.subckt oa22_x2 i0=TxData[6] i1=$abc$114801$new_n202_ i2=$abc$114801$new_n205_ q=Data_Crc[1]
.subckt a2_x2 i0=TxData[1] i1=StateData[0] q=$abc$114801$new_n207_
.subckt oa22_x2 i0=TxData[5] i1=$abc$114801$new_n202_ i2=$abc$114801$new_n207_ q=Data_Crc[2]
.subckt a2_x2 i0=TxData[0] i1=StateData[0] q=$abc$114801$new_n209_
.subckt oa22_x2 i0=TxData[4] i1=$abc$114801$new_n202_ i2=$abc$114801$new_n209_ q=Data_Crc[3]
.subckt no2_x1 i0=StateJam i1=StateFCS nq=$abc$114801$new_n211_
.subckt o3_x2 i0=StatePreamble i1=StateJam i2=StateFCS q=$abc$114801$new_n212_
.subckt na2_x1 i0=Crc[31] i1=StateFCS nq=$abc$114801$new_n213_
.subckt no2_x1 i0=StateData[0] i1=StateData[1] nq=$abc$114801$new_n214_
.subckt a3_x2 i0=$abc$114801$new_n214_ i1=$abc$114801$new_n213_ i2=$abc$114801$new_n212_ q=$abc$114801$new_n215_
.subckt o2_x2 i0=$abc$114801$new_n215_ i1=Data_Crc[3] q=MTxD_d[0]
.subckt na2_x1 i0=$abc$114801$new_n214_ i1=StateFCS nq=$abc$114801$new_n217_
.subckt no2_x1 i0=$abc$114801$new_n217_ i1=Crc[30] nq=$abc$114801$new_n218_
.subckt o2_x2 i0=$abc$114801$new_n218_ i1=Data_Crc[2] q=MTxD_d[1]
.subckt a3_x2 i0=$abc$114801$new_n214_ i1=$abc$114801$new_n211_ i2=StatePreamble q=$abc$114801$new_n220_
.subckt no2_x1 i0=$abc$114801$new_n217_ i1=Crc[29] nq=$abc$114801$new_n221_
.subckt o3_x2 i0=$abc$114801$new_n221_ i1=$abc$114801$new_n220_ i2=Data_Crc[1] q=MTxD_d[2]
.subckt a2_x2 i0=NibCntEq15 i1=StatePreamble q=StateSFD
.subckt o3_x2 i0=StateSFD i1=StateJam i2=StateFCS q=$abc$114801$new_n224_
.subckt na2_x1 i0=Crc[28] i1=StateFCS nq=$abc$114801$new_n225_
.subckt a3_x2 i0=$abc$114801$new_n225_ i1=$abc$114801$new_n224_ i2=$abc$114801$new_n214_ q=$abc$114801$new_n226_
.subckt o2_x2 i0=$abc$114801$new_n226_ i1=Data_Crc[0] q=MTxD_d[3]
.subckt no3_x1 i0=StatePreamble i1=StateFCS i2=StatePAD nq=$abc$114801$new_n228_
.subckt na2_x1 i0=$abc$114801$new_n228_ i1=$abc$114801$new_n214_ nq=$abc$114801$new_n229_
.subckt inv_x1 i=$abc$114801$new_n229_ nq=ResetCollision
.subckt o2_x2 i0=$abc$114801$new_n229_ i1=StateJam q=$0\MTxEn[0:0]
.subckt o2_x2 i0=$0\MTxEn[0:0] i1=StartPreamble q=$0\WillTransmit[0:0]
.subckt o2_x2 i0=StartTxAbort i1=StartTxDone q=PacketFinished_d
.subckt o3_x2 i0=DlyCrcCnt[0] i1=StatePreamble i2=StateIdle q=$abc$114801$new_n234_
.subckt o3_x2 i0=$abc$114801$new_n234_ i1=DlyCrcCnt[2] i2=DlyCrcCnt[1] q=Initialize_Crc
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91505
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91507
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91509
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91511
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91513
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91515
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91517
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91519
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91523
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91527
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91531
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91535
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91539
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91543
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91545
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91549
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91553
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91561
.subckt inv_x1 i=Reset nq=$abc$114801$auto$rtlil.cc:2506:NotGate$91565
.subckt sff1r_x4 ck=MTxClk i=PacketFinished nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91503 q=PacketFinished_q
.subckt sff1r_x4 ck=MTxClk i=PacketFinished_d nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91505 q=PacketFinished
.subckt sff1r_x4 ck=MTxClk i=$0\WillTransmit[0:0] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91507 q=WillTransmit
.subckt sff1r_x4 ck=MTxClk i=$0\MTxErr[0:0] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91509 q=MTxErr
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[0] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91511 q=MTxD[0]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[1] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91513 q=MTxD[1]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[2] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91515 q=MTxD[2]
.subckt sff1r_x4 ck=MTxClk i=MTxD_d[3] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91517 q=MTxD[3]
.subckt sff1r_x4 ck=MTxClk i=$0\MTxEn[0:0] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91519 q=MTxEn
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91521 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91523 q=RetryCnt[0]
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91525 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91527 q=RetryCnt[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91529 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91531 q=RetryCnt[2]
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91533 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91535 q=RetryCnt[3]
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91537 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91539 q=TxAbort
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91541 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91543 q=TxRetry
.subckt sff1r_x4 ck=MTxClk i=$0\TxUsedData[0:0] nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91545 q=TxUsedData
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91547 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91549 q=TxDone
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91551 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91553 q=StatusLatch
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91559 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91561 q=$abc$114801$auto$ff.cc:678:flip_bits$91554
.subckt sff1r_x4 ck=MTxClk i=$abc$114801$auto$rtlil.cc:2515:MuxGate$91563 nrst=$abc$114801$auto$rtlil.cc:2506:NotGate$91565 q=StopExcessiveDeferOccured
.subckt eth_random ByteCnt[0]=ByteCnt[0] ByteCnt[1]=ByteCnt[1] ByteCnt[2]=ByteCnt[2] ByteCnt[3]=ByteCnt[3] ByteCnt[4]=ByteCnt[4] ByteCnt[5]=ByteCnt[5] ByteCnt[6]=ByteCnt[6] ByteCnt[7]=ByteCnt[7] ByteCnt[8]=ByteCnt[8] ByteCnt[9]=ByteCnt[9] MTxClk=MTxClk NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCnt[7]=NibCnt[7] NibCnt[8]=NibCnt[8] NibCnt[9]=NibCnt[9] NibCnt[10]=NibCnt[10] NibCnt[11]=NibCnt[11] NibCnt[12]=NibCnt[12] NibCnt[13]=NibCnt[13] NibCnt[14]=NibCnt[14] NibCnt[15]=NibCnt[15] RandomEq0=RandomEq0 RandomEqByteCnt=RandomEqByteCnt Reset=Reset RetryCnt[0]=RetryCnt[0] RetryCnt[1]=RetryCnt[1] RetryCnt[2]=RetryCnt[2] RetryCnt[3]=RetryCnt[3] StateJam=StateJam StateJam_q=StateJam_q
.subckt eth_txcounters ByteCnt[0]=ByteCnt[0] ByteCnt[1]=ByteCnt[1] ByteCnt[2]=ByteCnt[2] ByteCnt[3]=ByteCnt[3] ByteCnt[4]=ByteCnt[4] ByteCnt[5]=ByteCnt[5] ByteCnt[6]=ByteCnt[6] ByteCnt[7]=ByteCnt[7] ByteCnt[8]=ByteCnt[8] ByteCnt[9]=ByteCnt[9] ByteCnt[10]=ByteCnt[10] ByteCnt[11]=ByteCnt[11] ByteCnt[12]=ByteCnt[12] ByteCnt[13]=ByteCnt[13] ByteCnt[14]=ByteCnt[14] ByteCnt[15]=ByteCnt[15] DlyCrcCnt[0]=DlyCrcCnt[0] DlyCrcCnt[1]=DlyCrcCnt[1] DlyCrcCnt[2]=DlyCrcCnt[2] DlyCrcEn=DlyCrcEn ExDfrEn=ExDfrEn ExcessiveDefer=ExcessiveDefer HugEn=HugEn MTxClk=MTxClk MaxFL[0]=MaxFL[0] MaxFL[1]=MaxFL[1] MaxFL[2]=MaxFL[2] MaxFL[3]=MaxFL[3] MaxFL[4]=MaxFL[4] MaxFL[5]=MaxFL[5] MaxFL[6]=MaxFL[6] MaxFL[7]=MaxFL[7] MaxFL[8]=MaxFL[8] MaxFL[9]=MaxFL[9] MaxFL[10]=MaxFL[10] MaxFL[11]=MaxFL[11] MaxFL[12]=MaxFL[12] MaxFL[13]=MaxFL[13] MaxFL[14]=MaxFL[14] MaxFL[15]=MaxFL[15] MaxFrame=MaxFrame MinFL[0]=MinFL[0] MinFL[1]=MinFL[1] MinFL[2]=MinFL[2] MinFL[3]=MinFL[3] MinFL[4]=MinFL[4] MinFL[5]=MinFL[5] MinFL[6]=MinFL[6] MinFL[7]=MinFL[7] MinFL[8]=MinFL[8] MinFL[9]=MinFL[9] MinFL[10]=MinFL[10] MinFL[11]=MinFL[11] MinFL[12]=MinFL[12] MinFL[13]=MinFL[13] MinFL[14]=MinFL[14] MinFL[15]=MinFL[15] NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCnt[7]=NibCnt[7] NibCnt[8]=NibCnt[8] NibCnt[9]=NibCnt[9] NibCnt[10]=NibCnt[10] NibCnt[11]=NibCnt[11] NibCnt[12]=NibCnt[12] NibCnt[13]=NibCnt[13] NibCnt[14]=NibCnt[14] NibCnt[15]=NibCnt[15] NibCntEq15=NibCntEq15 NibCntEq7=NibCntEq7 NibbleMinFl=NibbleMinFl PacketFinished_q=PacketFinished_q Reset=Reset StartBackoff=StartBackoff StartDefer=StartDefer StartFCS=StartFCS StartIPG=StartIPG StartJam=StartJam StateBackOff=StateBackOff StateData[0]=StateData[0] StateData[1]=StateData[1] StateDefer=StateDefer StateFCS=StateFCS StateIPG=StateIPG StateIdle=StateIdle StateJam=StateJam StatePAD=StatePAD StatePreamble=StatePreamble StateSFD=StateSFD TxStartFrm=TxStartFrm
.subckt eth_crc Clk=MTxClk Crc[0]=Crc[0] Crc[1]=Crc[1] Crc[2]=Crc[2] Crc[3]=Crc[3] Crc[4]=Crc[4] Crc[5]=Crc[5] Crc[6]=Crc[6] Crc[7]=Crc[7] Crc[8]=Crc[8] Crc[9]=Crc[9] Crc[10]=Crc[10] Crc[11]=Crc[11] Crc[12]=Crc[12] Crc[13]=Crc[13] Crc[14]=Crc[14] Crc[15]=Crc[15] Crc[16]=Crc[16] Crc[17]=Crc[17] Crc[18]=Crc[18] Crc[19]=Crc[19] Crc[20]=Crc[20] Crc[21]=Crc[21] Crc[22]=Crc[22] Crc[23]=Crc[23] Crc[24]=Crc[24] Crc[25]=Crc[25] Crc[26]=Crc[26] Crc[27]=Crc[27] Crc[28]=Crc[28] Crc[29]=Crc[29] Crc[30]=Crc[30] Crc[31]=Crc[31] CrcError=CrcError Data[0]=Data_Crc[0] Data[1]=Data_Crc[1] Data[2]=Data_Crc[2] Data[3]=Data_Crc[3] Enable=Enable_Crc Initialize=Initialize_Crc Reset=Reset
.subckt eth_txstatem CarrierSense=CarrierSense ColWindow=ColWindow Collision=Collision CrcEn=CrcEn DeferIndication=DeferIndication ExcessiveDefer=ExcessiveDefer FullD=FullD IPGR1[0]=IPGR1[0] IPGR1[1]=IPGR1[1] IPGR1[2]=IPGR1[2] IPGR1[3]=IPGR1[3] IPGR1[4]=IPGR1[4] IPGR1[5]=IPGR1[5] IPGR1[6]=IPGR1[6] IPGR2[0]=IPGR2[0] IPGR2[1]=IPGR2[1] IPGR2[2]=IPGR2[2] IPGR2[3]=IPGR2[3] IPGR2[4]=IPGR2[4] IPGR2[5]=IPGR2[5] IPGR2[6]=IPGR2[6] IPGT[0]=IPGT[0] IPGT[1]=IPGT[1] IPGT[2]=IPGT[2] IPGT[3]=IPGT[3] IPGT[4]=IPGT[4] IPGT[5]=IPGT[5] IPGT[6]=IPGT[6] MTxClk=MTxClk MaxFrame=MaxFrame NibCnt[0]=NibCnt[0] NibCnt[1]=NibCnt[1] NibCnt[2]=NibCnt[2] NibCnt[3]=NibCnt[3] NibCnt[4]=NibCnt[4] NibCnt[5]=NibCnt[5] NibCnt[6]=NibCnt[6] NibCntEq15=NibCntEq15 NibCntEq7=NibCntEq7 NibbleMinFl=NibbleMinFl NoBckof=NoBckof Pad=Pad RandomEq0=RandomEq0 RandomEqByteCnt=RandomEqByteCnt Reset=Reset RetryMax=RetryMax StartBackoff=StartBackoff StartData[0]=StartData[0] StartData[1]=StartData[1] StartDefer=StartDefer StartFCS=StartFCS StartIPG=StartIPG StartJam=StartJam StartPreamble=StartPreamble StartTxDone=StartTxDone StateBackOff=StateBackOff StateData[0]=StateData[0] StateData[1]=StateData[1] StateDefer=StateDefer StateFCS=StateFCS StateIPG=StateIPG StateIdle=StateIdle StateJam=StateJam StateJam_q=StateJam_q StatePAD=StatePAD StatePreamble=StatePreamble TooBig=TooBig TxEndFrm=TxEndFrm TxStartFrm=TxStartFrm TxUnderRun=TxUnderRun UnderRun=UnderRun
.end

.model eth_txstatem
.inputs MTxClk Reset ExcessiveDefer CarrierSense NibCnt[0] NibCnt[1] NibCnt[2] NibCnt[3] NibCnt[4] NibCnt[5] NibCnt[6] IPGT[0] IPGT[1] IPGT[2] IPGT[3] IPGT[4] IPGT[5] IPGT[6] IPGR1[0] IPGR1[1] IPGR1[2] IPGR1[3] IPGR1[4] IPGR1[5] IPGR1[6] IPGR2[0] IPGR2[1] IPGR2[2] IPGR2[3] IPGR2[4] IPGR2[5] IPGR2[6] FullD TxStartFrm TxEndFrm TxUnderRun Collision UnderRun StartTxDone TooBig NibCntEq7 NibCntEq15 MaxFrame Pad CrcEn NibbleMinFl RandomEq0 ColWindow RetryMax NoBckof RandomEqByteCnt
.outputs StateIdle StateIPG StatePreamble StateData[0] StateData[1] StatePAD StateFCS StateJam StateJam_q StateBackOff StateDefer StartFCS StartJam StartBackoff StartDefer DeferIndication StartPreamble StartData[0] StartData[1] StartIPG
.names $false
.names $true
1
.names $undef
.subckt inv_x1 i=$abc$114930$auto$ff.cc:678:flip_bits$91604 nq=StateDefer
.subckt inv_x1 i=StateData[1] nq=$abc$114930$new_n94_
.subckt inv_x1 i=Collision nq=$abc$114930$new_n95_
.subckt inv_x1 i=StateData[0] nq=$abc$114930$new_n96_
.subckt inv_x1 i=NibCnt[0] nq=$abc$114930$new_n97_
.subckt inv_x1 i=NibCnt[1] nq=$abc$114930$new_n98_
.subckt inv_x1 i=NibCnt[3] nq=$abc$114930$new_n99_
.subckt inv_x1 i=NibCnt[2] nq=$abc$114930$new_n100_
.subckt inv_x1 i=NibCnt[5] nq=$abc$114930$new_n101_
.subckt inv_x1 i=IPGT[4] nq=$abc$114930$new_n102_
.subckt inv_x1 i=NibCnt[4] nq=$abc$114930$new_n103_
.subckt inv_x1 i=NibCnt[6] nq=$abc$114930$new_n104_
.subckt inv_x1 i=IPGR1[2] nq=$abc$114930$new_n105_
.subckt inv_x1 i=IPGR1[6] nq=$abc$114930$new_n106_
.subckt inv_x1 i=IPGR1[4] nq=$abc$114930$new_n107_
.subckt inv_x1 i=ColWindow nq=$abc$114930$new_n108_
.subckt inv_x1 i=Pad nq=$abc$114930$new_n109_
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91569
.subckt no3_x1 i0=ExcessiveDefer i1=CarrierSense i2=$abc$114930$auto$ff.cc:678:flip_bits$91604 nq=StartIPG
.subckt no2_x1 i0=IPGR1[1] i1=$abc$114930$new_n98_ nq=$abc$114930$new_n112_
.subckt no2_x1 i0=IPGR1[0] i1=$abc$114930$new_n97_ nq=$abc$114930$new_n113_
.subckt no2_x1 i0=$abc$114930$new_n113_ i1=$abc$114930$new_n112_ nq=$abc$114930$new_n114_
.subckt no2_x1 i0=$abc$114930$new_n105_ i1=NibCnt[2] nq=$abc$114930$new_n115_
.subckt oa22_x2 i0=$abc$114930$new_n98_ i1=IPGR1[1] i2=$abc$114930$new_n115_ q=$abc$114930$new_n116_
.subckt na2_x1 i0=$abc$114930$new_n105_ i1=NibCnt[2] nq=$abc$114930$new_n117_
.subckt ao22_x2 i0=$abc$114930$new_n99_ i1=IPGR1[3] i2=$abc$114930$new_n117_ q=$abc$114930$new_n118_
.subckt ao22_x2 i0=$abc$114930$new_n114_ i1=$abc$114930$new_n116_ i2=$abc$114930$new_n118_ q=$abc$114930$new_n119_
.subckt no2_x1 i0=$abc$114930$new_n107_ i1=NibCnt[4] nq=$abc$114930$new_n120_
.subckt oa22_x2 i0=$abc$114930$new_n99_ i1=IPGR1[3] i2=$abc$114930$new_n120_ q=$abc$114930$new_n121_
.subckt na2_x1 i0=$abc$114930$new_n107_ i1=NibCnt[4] nq=$abc$114930$new_n122_
.subckt ao22_x2 i0=$abc$114930$new_n101_ i1=IPGR1[5] i2=$abc$114930$new_n122_ q=$abc$114930$new_n123_
.subckt ao22_x2 i0=$abc$114930$new_n119_ i1=$abc$114930$new_n121_ i2=$abc$114930$new_n123_ q=$abc$114930$new_n124_
.subckt no2_x1 i0=$abc$114930$new_n106_ i1=NibCnt[6] nq=$abc$114930$new_n125_
.subckt oa22_x2 i0=$abc$114930$new_n101_ i1=IPGR1[5] i2=$abc$114930$new_n125_ q=$abc$114930$new_n126_
.subckt no2_x1 i0=IPGR2[1] i1=$abc$114930$new_n98_ nq=$abc$114930$new_n127_
.subckt no2_x1 i0=IPGR2[0] i1=$abc$114930$new_n97_ nq=$abc$114930$new_n128_
.subckt no2_x1 i0=IPGR2[6] i1=$abc$114930$new_n104_ nq=$abc$114930$new_n129_
.subckt a2_x2 i0=IPGR2[1] i1=$abc$114930$new_n98_ q=$abc$114930$new_n130_
.subckt na2_x1 i0=IPGR2[1] i1=$abc$114930$new_n98_ nq=$abc$114930$new_n131_
.subckt na2_x1 i0=IPGR2[6] i1=$abc$114930$new_n104_ nq=$abc$114930$new_n132_
.subckt na2_x1 i0=IPGR2[3] i1=$abc$114930$new_n99_ nq=$abc$114930$new_n133_
.subckt na2_x1 i0=IPGR2[2] i1=$abc$114930$new_n100_ nq=$abc$114930$new_n134_
.subckt no2_x1 i0=IPGR2[3] i1=$abc$114930$new_n99_ nq=$abc$114930$new_n135_
.subckt o2_x2 i0=IPGR2[3] i1=$abc$114930$new_n99_ q=$abc$114930$new_n136_
.subckt o2_x2 i0=IPGR2[2] i1=$abc$114930$new_n100_ q=$abc$114930$new_n137_
.subckt na4_x1 i0=$abc$114930$new_n137_ i1=$abc$114930$new_n136_ i2=$abc$114930$new_n134_ i3=$abc$114930$new_n133_ nq=$abc$114930$new_n138_
.subckt na2_x1 i0=IPGR2[5] i1=$abc$114930$new_n101_ nq=$abc$114930$new_n139_
.subckt na2_x1 i0=IPGR2[4] i1=$abc$114930$new_n103_ nq=$abc$114930$new_n140_
.subckt no2_x1 i0=IPGR2[5] i1=$abc$114930$new_n101_ nq=$abc$114930$new_n141_
.subckt nxr2_x1 i0=IPGR2[5] i1=NibCnt[5] nq=$abc$114930$new_n142_
.subckt nxr2_x1 i0=IPGR2[4] i1=NibCnt[4] nq=$abc$114930$new_n143_
.subckt na2_x1 i0=$abc$114930$new_n143_ i1=$abc$114930$new_n142_ nq=$abc$114930$new_n144_
.subckt xr2_x1 i0=IPGR2[6] i1=NibCnt[6] q=$abc$114930$new_n145_
.subckt oa22_x2 i0=$abc$114930$new_n97_ i1=IPGR2[0] i2=$abc$114930$new_n145_ q=$abc$114930$new_n146_
.subckt o4_x2 i0=$abc$114930$new_n144_ i1=$abc$114930$new_n130_ i2=$abc$114930$new_n128_ i3=$abc$114930$new_n127_ q=$abc$114930$new_n147_
.subckt no3_x1 i0=$abc$114930$new_n147_ i1=$abc$114930$new_n146_ i2=$abc$114930$new_n138_ nq=$abc$114930$new_n148_
.subckt na2_x1 i0=$abc$114930$new_n106_ i1=NibCnt[6] nq=$abc$114930$new_n149_
.subckt na3_x1 i0=$abc$114930$new_n149_ i1=CarrierSense i2=StateIPG nq=$abc$114930$new_n150_
.subckt no3_x1 i0=$abc$114930$new_n150_ i1=$abc$114930$new_n148_ i2=Rule1 nq=$abc$114930$new_n151_
.subckt ao22_x2 i0=$abc$114930$new_n124_ i1=$abc$114930$new_n126_ i2=$abc$114930$new_n151_ q=$abc$114930$new_n152_
.subckt no4_x1 i0=RetryMax i1=$abc$114930$new_n108_ i2=RandomEq0 i3=NoBckof nq=$abc$114930$new_n153_
.subckt na2_x1 i0=NibCntEq7 i1=StateJam nq=$abc$114930$new_n154_
.subckt no2_x1 i0=$abc$114930$new_n154_ i1=$abc$114930$new_n153_ nq=$abc$114930$new_n155_
.subckt ao22_x2 i0=TxUnderRun i1=RandomEqByteCnt i2=StateBackOff q=$abc$114930$new_n156_
.subckt a2_x2 i0=CarrierSense i1=StateIdle q=DeferIndication
.subckt o4_x2 i0=DeferIndication i1=$abc$114930$new_n156_ i2=TooBig i3=StartTxDone q=$abc$114930$new_n158_
.subckt o2_x2 i0=$abc$114930$new_n158_ i1=$abc$114930$new_n155_ q=$abc$114930$new_n159_
.subckt no2_x1 i0=$abc$114930$new_n159_ i1=$abc$114930$new_n152_ nq=$abc$114930$new_n160_
.subckt inv_x1 i=$abc$114930$new_n160_ nq=StartDefer
.subckt oa22_x2 i0=$abc$114930$auto$ff.cc:678:flip_bits$91604 i1=$abc$114930$new_n160_ i2=StartIPG q=$abc$114930$auto$rtlil.cc:2515:MuxGate$91609
.subckt a3_x2 i0=$abc$114930$new_n153_ i1=NibCntEq7 i2=StateJam q=StartBackoff
.subckt ao22_x2 i0=StateBackOff i1=StartBackoff i2=$abc$114930$new_n160_ q=$abc$114930$auto$rtlil.cc:2515:MuxGate$91601
.subckt no2_x1 i0=NibbleMinFl i1=$abc$114930$new_n109_ nq=$abc$114930$new_n165_
.subckt na3_x1 i0=$abc$114930$new_n95_ i1=TxEndFrm i2=StateData[1] nq=$abc$114930$new_n166_
.subckt no2_x1 i0=$abc$114930$new_n166_ i1=$abc$114930$new_n165_ nq=$abc$114930$new_n167_
.subckt a3_x2 i0=NibbleMinFl i1=$abc$114930$new_n95_ i2=StatePAD q=$abc$114930$new_n168_
.subckt ao22_x2 i0=$abc$114930$new_n168_ i1=$abc$114930$new_n167_ i2=CrcEn q=StartFCS
.subckt no2_x1 i0=StartFCS i1=StateFCS nq=$abc$114930$new_n170_
.subckt na2_x1 i0=NibCntEq15 i1=StatePreamble nq=$abc$114930$new_n171_
.subckt no4_x1 i0=StateData[0] i1=StateData[1] i2=StatePAD i3=StateFCS nq=$abc$114930$new_n172_
.subckt na2_x1 i0=$abc$114930$new_n172_ i1=$abc$114930$new_n171_ nq=$abc$114930$new_n173_
.subckt ao22_x2 i0=Collision i1=UnderRun i2=$abc$114930$new_n173_ q=StartJam
.subckt no3_x1 i0=StartJam i1=$abc$114930$new_n170_ i2=StartDefer nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91597
.subckt no3_x1 i0=$abc$114930$new_n166_ i1=NibbleMinFl i2=$abc$114930$new_n109_ nq=$abc$114930$new_n176_
.subckt no2_x1 i0=$abc$114930$new_n176_ i1=StatePAD nq=$abc$114930$new_n177_
.subckt no3_x1 i0=$abc$114930$new_n177_ i1=StartJam i2=StartFCS nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91593
.subckt na2_x1 i0=$abc$114930$new_n104_ i1=IPGT[6] nq=$abc$114930$new_n179_
.subckt no2_x1 i0=$abc$114930$new_n101_ i1=IPGT[5] nq=$abc$114930$new_n180_
.subckt na2_x1 i0=$abc$114930$new_n100_ i1=IPGT[2] nq=$abc$114930$new_n181_
.subckt na2_x1 i0=$abc$114930$new_n99_ i1=IPGT[3] nq=$abc$114930$new_n182_
.subckt a2_x2 i0=$abc$114930$new_n182_ i1=$abc$114930$new_n181_ q=$abc$114930$new_n183_
.subckt na2_x1 i0=$abc$114930$new_n98_ i1=IPGT[1] nq=$abc$114930$new_n184_
.subckt na2_x1 i0=$abc$114930$new_n97_ i1=IPGT[0] nq=$abc$114930$new_n185_
.subckt no2_x1 i0=$abc$114930$new_n98_ i1=IPGT[1] nq=$abc$114930$new_n186_
.subckt no2_x1 i0=$abc$114930$new_n100_ i1=IPGT[2] nq=$abc$114930$new_n187_
.subckt ao22_x2 i0=$abc$114930$new_n186_ i1=$abc$114930$new_n185_ i2=$abc$114930$new_n184_ q=$abc$114930$new_n188_
.subckt ao22_x2 i0=$abc$114930$new_n188_ i1=$abc$114930$new_n187_ i2=$abc$114930$new_n183_ q=$abc$114930$new_n189_
.subckt no2_x1 i0=$abc$114930$new_n99_ i1=IPGT[3] nq=$abc$114930$new_n190_
.subckt oa22_x2 i0=$abc$114930$new_n102_ i1=NibCnt[4] i2=$abc$114930$new_n190_ q=$abc$114930$new_n191_
.subckt na2_x1 i0=$abc$114930$new_n101_ i1=IPGT[5] nq=$abc$114930$new_n192_
.subckt ao22_x2 i0=$abc$114930$new_n102_ i1=NibCnt[4] i2=$abc$114930$new_n192_ q=$abc$114930$new_n193_
.subckt ao22_x2 i0=$abc$114930$new_n189_ i1=$abc$114930$new_n191_ i2=$abc$114930$new_n193_ q=$abc$114930$new_n194_
.subckt ao22_x2 i0=$abc$114930$new_n194_ i1=$abc$114930$new_n180_ i2=$abc$114930$new_n179_ q=$abc$114930$new_n195_
.subckt o2_x2 i0=$abc$114930$new_n104_ i1=IPGT[6] q=$abc$114930$new_n196_
.subckt na2_x1 i0=$abc$114930$new_n196_ i1=Rule1 nq=$abc$114930$new_n197_
.subckt ao22_x2 i0=$abc$114930$new_n127_ i1=$abc$114930$new_n128_ i2=$abc$114930$new_n131_ q=$abc$114930$new_n198_
.subckt oa22_x2 i0=$abc$114930$new_n133_ i1=$abc$114930$new_n134_ i2=$abc$114930$new_n135_ q=$abc$114930$new_n199_
.subckt ao22_x2 i0=$abc$114930$new_n138_ i1=$abc$114930$new_n198_ i2=$abc$114930$new_n199_ q=$abc$114930$new_n200_
.subckt oa22_x2 i0=$abc$114930$new_n139_ i1=$abc$114930$new_n140_ i2=$abc$114930$new_n141_ q=$abc$114930$new_n201_
.subckt a2_x2 i0=$abc$114930$new_n201_ i1=$abc$114930$new_n132_ q=$abc$114930$new_n202_
.subckt ao22_x2 i0=$abc$114930$new_n144_ i1=$abc$114930$new_n200_ i2=$abc$114930$new_n202_ q=$abc$114930$new_n203_
.subckt o3_x2 i0=$abc$114930$new_n148_ i1=$abc$114930$new_n129_ i2=Rule1 q=$abc$114930$new_n204_
.subckt ao22_x2 i0=$abc$114930$new_n204_ i1=$abc$114930$new_n203_ i2=StateIPG q=$abc$114930$new_n205_
.subckt ao22_x2 i0=$abc$114930$new_n195_ i1=$abc$114930$new_n197_ i2=$abc$114930$new_n205_ q=$abc$114930$new_n206_
.subckt no2_x1 i0=StartIPG i1=StateIPG nq=$abc$114930$new_n207_
.subckt no3_x1 i0=$abc$114930$new_n207_ i1=$abc$114930$new_n206_ i2=StartDefer nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91589
.subckt no2_x1 i0=StartJam i1=StateJam nq=$abc$114930$new_n209_
.subckt no3_x1 i0=$abc$114930$new_n209_ i1=StartBackoff i2=StartDefer nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91585
.subckt na2_x1 i0=TxStartFrm i1=StateIdle nq=$abc$114930$new_n211_
.subckt no2_x1 i0=$abc$114930$new_n211_ i1=CarrierSense nq=StartPreamble
.subckt no3_x1 i0=StartPreamble i1=$abc$114930$new_n159_ i2=$abc$114930$new_n152_ nq=$abc$114930$new_n213_
.subckt ao22_x2 i0=StateIdle i1=$abc$114930$new_n206_ i2=$abc$114930$new_n213_ q=$abc$114930$auto$rtlil.cc:2515:MuxGate$91579
.subckt no2_x1 i0=StartPreamble i1=StatePreamble nq=$abc$114930$new_n215_
.subckt ao22_x2 i0=$abc$114930$new_n94_ i1=TxEndFrm i2=$abc$114930$new_n171_ q=$abc$114930$new_n216_
.subckt no2_x1 i0=$abc$114930$new_n216_ i1=Collision nq=StartData[0]
.subckt no3_x1 i0=StartData[0] i1=$abc$114930$new_n215_ i2=StartJam nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91575
.subckt no3_x1 i0=FullD i1=Rule1 i2=StatePreamble nq=$abc$114930$new_n219_
.subckt no3_x1 i0=$abc$114930$new_n219_ i1=StateIdle i2=StateBackOff nq=$abc$114930$auto$rtlil.cc:2515:MuxGate$91567
.subckt no4_x1 i0=MaxFrame i1=TxUnderRun i2=$abc$114930$new_n96_ i3=Collision nq=StartData[1]
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91571
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91573
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91577
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91581
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91583
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91587
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91591
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91595
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91599
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91603
.subckt inv_x1 i=Reset nq=$abc$114930$auto$rtlil.cc:2506:NotGate$91611
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91567 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91569 q=Rule1
.subckt sff1r_x4 ck=MTxClk i=StartData[0] nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91571 q=StateData[0]
.subckt sff1r_x4 ck=MTxClk i=StartData[1] nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91573 q=StateData[1]
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91575 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91577 q=StatePreamble
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91579 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91581 q=StateIdle
.subckt sff1r_x4 ck=MTxClk i=StateJam nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91583 q=StateJam_q
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91585 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91587 q=StateJam
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91589 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91591 q=StateIPG
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91593 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91595 q=StatePAD
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91597 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91599 q=StateFCS
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91601 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91603 q=StateBackOff
.subckt sff1r_x4 ck=MTxClk i=$abc$114930$auto$rtlil.cc:2515:MuxGate$91609 nrst=$abc$114930$auto$rtlil.cc:2506:NotGate$91611 q=$abc$114930$auto$ff.cc:678:flip_bits$91604
.end
