intTypesRandom

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000162                       # Number of seconds simulated
sim_ticks                                   161808000                       # Number of ticks simulated
final_tick                                  161808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 381808                       # Simulator instruction rate (inst/s)
host_op_rate                                   381693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4873881743                       # Simulator tick rate (ticks/s)
host_mem_usage                                6714516                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       12668                       # Number of instructions simulated
sim_ops                                         12668                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    161808000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               14479                       # Number of hits
system.cache.misses                              2710                       # Number of misses
system.cache.missLatency::samples                2710                       # Ticks for misses to the cache
system.cache.missLatency::mean           53364.944649                       # Ticks for misses to the cache
system.cache.missLatency::gmean          45322.427047                       # Ticks for misses to the cache
system.cache.missLatency::stdev          35916.128407                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 870     32.10%     32.10% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1345     49.63%     81.73% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             356     13.14%     94.87% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             29      1.07%     95.94% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            78      2.88%     98.82% # Ticks for misses to the cache
system.cache.missLatency::163840-196607            13      0.48%     99.30% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.04%     99.34% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.07%     99.41% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.04%     99.45% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             9      0.33%     99.78% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             5      0.18%     99.96% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             1      0.04%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  2710                       # Ticks for misses to the cache
system.cache.hitRatio                        0.842341                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         8114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       345856                       # Cumulative packet size per connected master and slave (bytes)
