#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21b7490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2193160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x21dda40 .functor NOT 1, L_0x21e0730, C4<0>, C4<0>, C4<0>;
L_0x21e04c0 .functor XOR 5, L_0x21e0380, L_0x21e0420, C4<00000>, C4<00000>;
L_0x21e0620 .functor XOR 5, L_0x21e04c0, L_0x21e0580, C4<00000>, C4<00000>;
v0x21dcdc0_0 .net *"_ivl_10", 4 0, L_0x21e0580;  1 drivers
v0x21dcec0_0 .net *"_ivl_12", 4 0, L_0x21e0620;  1 drivers
v0x21dcfa0_0 .net *"_ivl_2", 4 0, L_0x21e02e0;  1 drivers
v0x21dd060_0 .net *"_ivl_4", 4 0, L_0x21e0380;  1 drivers
v0x21dd140_0 .net *"_ivl_6", 4 0, L_0x21e0420;  1 drivers
v0x21dd270_0 .net *"_ivl_8", 4 0, L_0x21e04c0;  1 drivers
v0x21dd350_0 .var "clk", 0 0;
v0x21dd3f0_0 .var/2u "stats1", 159 0;
v0x21dd4b0_0 .var/2u "strobe", 0 0;
v0x21dd600_0 .net "sum_dut", 4 0, L_0x21e0090;  1 drivers
v0x21dd6c0_0 .net "sum_ref", 4 0, L_0x21ddde0;  1 drivers
v0x21dd760_0 .net "tb_match", 0 0, L_0x21e0730;  1 drivers
v0x21dd800_0 .net "tb_mismatch", 0 0, L_0x21dda40;  1 drivers
v0x21dd8c0_0 .net "x", 3 0, v0x21d90b0_0;  1 drivers
v0x21dd980_0 .net "y", 3 0, v0x21d9170_0;  1 drivers
L_0x21e02e0 .concat [ 5 0 0 0], L_0x21ddde0;
L_0x21e0380 .concat [ 5 0 0 0], L_0x21ddde0;
L_0x21e0420 .concat [ 5 0 0 0], L_0x21e0090;
L_0x21e0580 .concat [ 5 0 0 0], L_0x21ddde0;
L_0x21e0730 .cmp/eeq 5, L_0x21e02e0, L_0x21e0620;
S_0x219cf00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2193160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x21a02d0_0 .net *"_ivl_0", 4 0, L_0x21ddad0;  1 drivers
L_0x7f47bf830018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x219da30_0 .net *"_ivl_3", 0 0, L_0x7f47bf830018;  1 drivers
v0x21d88a0_0 .net *"_ivl_4", 4 0, L_0x21ddc60;  1 drivers
L_0x7f47bf830060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21d8960_0 .net *"_ivl_7", 0 0, L_0x7f47bf830060;  1 drivers
v0x21d8a40_0 .net "sum", 4 0, L_0x21ddde0;  alias, 1 drivers
v0x21d8b70_0 .net "x", 3 0, v0x21d90b0_0;  alias, 1 drivers
v0x21d8c50_0 .net "y", 3 0, v0x21d9170_0;  alias, 1 drivers
L_0x21ddad0 .concat [ 4 1 0 0], v0x21d90b0_0, L_0x7f47bf830018;
L_0x21ddc60 .concat [ 4 1 0 0], v0x21d9170_0, L_0x7f47bf830060;
L_0x21ddde0 .arith/sum 5, L_0x21ddad0, L_0x21ddc60;
S_0x21d8db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2193160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x21d8fd0_0 .net "clk", 0 0, v0x21dd350_0;  1 drivers
v0x21d90b0_0 .var "x", 3 0;
v0x21d9170_0 .var "y", 3 0;
E_0x21a6950/0 .event negedge, v0x21d8fd0_0;
E_0x21a6950/1 .event posedge, v0x21d8fd0_0;
E_0x21a6950 .event/or E_0x21a6950/0, E_0x21a6950/1;
S_0x21d9250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2193160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x21e0220 .functor BUFZ 1, L_0x21dfc00, C4<0>, C4<0>, C4<0>;
v0x21dc410_0 .net *"_ivl_30", 0 0, L_0x21e0220;  1 drivers
v0x21dc510_0 .net "c1", 0 0, L_0x21de440;  1 drivers
v0x21dc5d0_0 .net "c2", 0 0, L_0x21dec30;  1 drivers
v0x21dc6c0_0 .net "c3", 0 0, L_0x21df410;  1 drivers
v0x21dc7b0_0 .net "c4", 0 0, L_0x21dfc00;  1 drivers
v0x21dc8a0_0 .net "sum", 4 0, L_0x21e0090;  alias, 1 drivers
v0x21dc940_0 .net "x", 3 0, v0x21d90b0_0;  alias, 1 drivers
v0x21dca30_0 .net "y", 3 0, v0x21d9170_0;  alias, 1 drivers
L_0x21de550 .part v0x21d90b0_0, 0, 1;
L_0x21de680 .part v0x21d9170_0, 0, 1;
L_0x21ded40 .part v0x21d90b0_0, 1, 1;
L_0x21dee70 .part v0x21d9170_0, 1, 1;
L_0x21df520 .part v0x21d90b0_0, 2, 1;
L_0x21df650 .part v0x21d9170_0, 2, 1;
L_0x21dfd60 .part v0x21d90b0_0, 3, 1;
L_0x21dfe90 .part v0x21d9170_0, 3, 1;
LS_0x21e0090_0_0 .concat8 [ 1 1 1 1], L_0x21ddf90, L_0x21de8b0, L_0x21df040, L_0x21df830;
LS_0x21e0090_0_4 .concat8 [ 1 0 0 0], L_0x21e0220;
L_0x21e0090 .concat8 [ 4 1 0 0], LS_0x21e0090_0_0, LS_0x21e0090_0_4;
S_0x21d9430 .scope module, "fa0" "full_adder" 4 9, 4 45 0, S_0x21d9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21dde80 .functor XOR 1, L_0x21de550, L_0x21de680, C4<0>, C4<0>;
L_0x7f47bf8300a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x21ddf90 .functor XOR 1, L_0x21dde80, L_0x7f47bf8300a8, C4<0>, C4<0>;
L_0x21de050 .functor AND 1, L_0x21de550, L_0x21de680, C4<1>, C4<1>;
L_0x21de190 .functor AND 1, L_0x21de680, L_0x7f47bf8300a8, C4<1>, C4<1>;
L_0x21de280 .functor OR 1, L_0x21de050, L_0x21de190, C4<0>, C4<0>;
L_0x21de390 .functor AND 1, L_0x21de550, L_0x7f47bf8300a8, C4<1>, C4<1>;
L_0x21de440 .functor OR 1, L_0x21de280, L_0x21de390, C4<0>, C4<0>;
v0x21d96c0_0 .net *"_ivl_0", 0 0, L_0x21dde80;  1 drivers
v0x21d97c0_0 .net *"_ivl_10", 0 0, L_0x21de390;  1 drivers
v0x21d98a0_0 .net *"_ivl_4", 0 0, L_0x21de050;  1 drivers
v0x21d9990_0 .net *"_ivl_6", 0 0, L_0x21de190;  1 drivers
v0x21d9a70_0 .net *"_ivl_8", 0 0, L_0x21de280;  1 drivers
v0x21d9ba0_0 .net "a", 0 0, L_0x21de550;  1 drivers
v0x21d9c60_0 .net "b", 0 0, L_0x21de680;  1 drivers
v0x21d9d20_0 .net "cin", 0 0, L_0x7f47bf8300a8;  1 drivers
v0x21d9de0_0 .net "cout", 0 0, L_0x21de440;  alias, 1 drivers
v0x21d9ea0_0 .net "sum", 0 0, L_0x21ddf90;  1 drivers
S_0x21da000 .scope module, "fa1" "full_adder" 4 17, 4 45 0, S_0x21d9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21de840 .functor XOR 1, L_0x21ded40, L_0x21dee70, C4<0>, C4<0>;
L_0x21de8b0 .functor XOR 1, L_0x21de840, L_0x21de440, C4<0>, C4<0>;
L_0x21de9b0 .functor AND 1, L_0x21ded40, L_0x21dee70, C4<1>, C4<1>;
L_0x21dea20 .functor AND 1, L_0x21dee70, L_0x21de440, C4<1>, C4<1>;
L_0x21deac0 .functor OR 1, L_0x21de9b0, L_0x21dea20, C4<0>, C4<0>;
L_0x21deb80 .functor AND 1, L_0x21ded40, L_0x21de440, C4<1>, C4<1>;
L_0x21dec30 .functor OR 1, L_0x21deac0, L_0x21deb80, C4<0>, C4<0>;
v0x21da260_0 .net *"_ivl_0", 0 0, L_0x21de840;  1 drivers
v0x21da340_0 .net *"_ivl_10", 0 0, L_0x21deb80;  1 drivers
v0x21da420_0 .net *"_ivl_4", 0 0, L_0x21de9b0;  1 drivers
v0x21da510_0 .net *"_ivl_6", 0 0, L_0x21dea20;  1 drivers
v0x21da5f0_0 .net *"_ivl_8", 0 0, L_0x21deac0;  1 drivers
v0x21da720_0 .net "a", 0 0, L_0x21ded40;  1 drivers
v0x21da7e0_0 .net "b", 0 0, L_0x21dee70;  1 drivers
v0x21da8a0_0 .net "cin", 0 0, L_0x21de440;  alias, 1 drivers
v0x21da940_0 .net "cout", 0 0, L_0x21dec30;  alias, 1 drivers
v0x21daa70_0 .net "sum", 0 0, L_0x21de8b0;  1 drivers
S_0x21dac00 .scope module, "fa2" "full_adder" 4 25, 4 45 0, S_0x21d9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21defd0 .functor XOR 1, L_0x21df520, L_0x21df650, C4<0>, C4<0>;
L_0x21df040 .functor XOR 1, L_0x21defd0, L_0x21dec30, C4<0>, C4<0>;
L_0x21df140 .functor AND 1, L_0x21df520, L_0x21df650, C4<1>, C4<1>;
L_0x21df1b0 .functor AND 1, L_0x21df650, L_0x21dec30, C4<1>, C4<1>;
L_0x21df250 .functor OR 1, L_0x21df140, L_0x21df1b0, C4<0>, C4<0>;
L_0x21df360 .functor AND 1, L_0x21df520, L_0x21dec30, C4<1>, C4<1>;
L_0x21df410 .functor OR 1, L_0x21df250, L_0x21df360, C4<0>, C4<0>;
v0x21dae70_0 .net *"_ivl_0", 0 0, L_0x21defd0;  1 drivers
v0x21daf50_0 .net *"_ivl_10", 0 0, L_0x21df360;  1 drivers
v0x21db030_0 .net *"_ivl_4", 0 0, L_0x21df140;  1 drivers
v0x21db120_0 .net *"_ivl_6", 0 0, L_0x21df1b0;  1 drivers
v0x21db200_0 .net *"_ivl_8", 0 0, L_0x21df250;  1 drivers
v0x21db330_0 .net "a", 0 0, L_0x21df520;  1 drivers
v0x21db3f0_0 .net "b", 0 0, L_0x21df650;  1 drivers
v0x21db4b0_0 .net "cin", 0 0, L_0x21dec30;  alias, 1 drivers
v0x21db550_0 .net "cout", 0 0, L_0x21df410;  alias, 1 drivers
v0x21db680_0 .net "sum", 0 0, L_0x21df040;  1 drivers
S_0x21db810 .scope module, "fa3" "full_adder" 4 33, 4 45 0, S_0x21d9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21df7c0 .functor XOR 1, L_0x21dfd60, L_0x21dfe90, C4<0>, C4<0>;
L_0x21df830 .functor XOR 1, L_0x21df7c0, L_0x21df410, C4<0>, C4<0>;
L_0x21df930 .functor AND 1, L_0x21dfd60, L_0x21dfe90, C4<1>, C4<1>;
L_0x21df9a0 .functor AND 1, L_0x21dfe90, L_0x21df410, C4<1>, C4<1>;
L_0x21dfa40 .functor OR 1, L_0x21df930, L_0x21df9a0, C4<0>, C4<0>;
L_0x21dfb50 .functor AND 1, L_0x21dfd60, L_0x21df410, C4<1>, C4<1>;
L_0x21dfc00 .functor OR 1, L_0x21dfa40, L_0x21dfb50, C4<0>, C4<0>;
v0x21dba50_0 .net *"_ivl_0", 0 0, L_0x21df7c0;  1 drivers
v0x21dbb50_0 .net *"_ivl_10", 0 0, L_0x21dfb50;  1 drivers
v0x21dbc30_0 .net *"_ivl_4", 0 0, L_0x21df930;  1 drivers
v0x21dbd20_0 .net *"_ivl_6", 0 0, L_0x21df9a0;  1 drivers
v0x21dbe00_0 .net *"_ivl_8", 0 0, L_0x21dfa40;  1 drivers
v0x21dbf30_0 .net "a", 0 0, L_0x21dfd60;  1 drivers
v0x21dbff0_0 .net "b", 0 0, L_0x21dfe90;  1 drivers
v0x21dc0b0_0 .net "cin", 0 0, L_0x21df410;  alias, 1 drivers
v0x21dc150_0 .net "cout", 0 0, L_0x21dfc00;  alias, 1 drivers
v0x21dc280_0 .net "sum", 0 0, L_0x21df830;  1 drivers
S_0x21dcbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2193160;
 .timescale -12 -12;
E_0x21a6e00 .event anyedge, v0x21dd4b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21dd4b0_0;
    %nor/r;
    %assign/vec4 v0x21dd4b0_0, 0;
    %wait E_0x21a6e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21d8db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21a6950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x21d9170_0, 0;
    %assign/vec4 v0x21d90b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2193160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dd350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dd4b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2193160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x21dd350_0;
    %inv;
    %store/vec4 v0x21dd350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2193160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21d8fd0_0, v0x21dd800_0, v0x21dd8c0_0, v0x21dd980_0, v0x21dd6c0_0, v0x21dd600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2193160;
T_5 ;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2193160;
T_6 ;
    %wait E_0x21a6950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21dd3f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21dd3f0_0, 4, 32;
    %load/vec4 v0x21dd760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21dd3f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21dd3f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21dd3f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x21dd6c0_0;
    %load/vec4 v0x21dd6c0_0;
    %load/vec4 v0x21dd600_0;
    %xor;
    %load/vec4 v0x21dd6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21dd3f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x21dd3f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21dd3f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/m2014_q4j/iter0/response14/top_module.sv";
