head	1.2;
access;
symbols
	cvs-200405160640:1.1.1.8
	cvs-200401271800:1.1.1.8
	cvs-200401261630:1.1.1.8
	cvs-200401021645:1.1.1.7
	cvs-200312222040:1.1.1.7
	cvs-200310020700:1.1.1.6
	cvs-200309271030:1.1.1.5
	cvs-200309261655:1.1.1.4
	cvs-200309251530:1.1.1.4
	cvs-200308302005:1.1.1.3
	cvs-200308171200:1.1.1.2
	ctm-3496:1.1.1.2
	ctm-3449:1.1.1.1
	ctm-3437:1.1.1.1
	cvs-200307191805:1.1.1.1
	ctm-3425:1.1.1.1
	cvs-200307091500:1.1.1.1
	cvs-200307072125:1.1.1.1
	ctm-3389:1.1.1.1
	cvs-200307021520:1.1.1.1
	cvs-200306291430:1.1.1.1
	ctm-3341:1.1.1.1
	cvs-200306082100:1.1.1.1
	ctm-3316:1.1.1.1
	ctm-3272:1.1.1.1
	ctm-3264:1.1.1.1
	cvs-200305071630:1.1.1.1
	ctm-3255:1.1.1.1
	ctm-3229:1.1.1.1
	ctm-3203:1.1.1.1
	cvs-20030410-1130:1.1.1.1
	ctm-3155:1.1.1.1
	ctm-3132:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2003.04.06.04.29.30;	author tg;	state dead;
branches;
next	1.1;

1.1
date	2003.03.22.17.50.06;	author tg;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2003.03.22.17.50.06;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.08.11.18.35.45;	author tg;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2003.08.30.23.13.29;	author tg;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2003.09.25.16.35.56;	author tg;	state Exp;
branches;
next	1.1.1.5;

1.1.1.5
date	2003.09.27.11.08.16;	author tg;	state Exp;
branches;
next	1.1.1.6;

1.1.1.6
date	2003.10.02.07.39.38;	author tg;	state Exp;
branches;
next	1.1.1.7;

1.1.1.7
date	2003.12.22.20.59.59;	author tg;	state Exp;
branches;
next	1.1.1.8;

1.1.1.8
date	2004.01.26.18.42.33;	author tg;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Remove "some dead architectures".

These are all but i386 and x86-64 (which is not in the tree yet),
because I have no machines to work with.

Re-adding support should be fairly easy, just cvs adding a partial
OpenBSD checkout and pulling in stuff like kernel signal patch, humantime,
etc. which got added to i386 as well.

You will need gcc support as well.
@
text
@/* $OpenBSD: locore_c_routines.c,v 1.27 2003/01/14 03:20:16 miod Exp $	*/
/*
 * Mach Operating System
 * Copyright (c) 1993-1991 Carnegie Mellon University
 * Copyright (c) 1991 OMRON Corporation
 * All Rights Reserved.
 *
 * Permission to use, copy, modify and distribute this software and its
 * documentation is hereby granted, provided that both the copyright
 * notice and this permission notice appear in all copies of the
 * software, derivative works or modified versions, and any portions
 * thereof, and that both notices appear in supporting documentation.
 *
 * CARNEGIE MELLON AND OMRON ALLOW FREE USE OF THIS SOFTWARE IN ITS "AS IS"
 * CONDITION.  CARNEGIE MELLON AND OMRON DISCLAIM ANY LIABILITY OF ANY KIND
 * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
 *
 * Carnegie Mellon requests users of this software to return to
 *
 *  Software Distribution Coordinator  or  Software.Distribution@@CS.CMU.EDU
 *  School of Computer Science
 *  Carnegie Mellon University
 *  Pittsburgh PA 15213-3890
 *
 * any improvements or extensions that they make and grant Carnegie the
 * rights to redistribute these changes.
 */

#include "assym.h"

#include <sys/param.h>
#include <sys/types.h>
#include <sys/systm.h>

#include <machine/board.h>		/* m188 bit defines	*/
#include <machine/cmmu.h>		/* DMT_VALID		*/
#include <machine/asm.h>		/* END_OF_VECTOR_LIST, etc.	*/
#include <machine/asm_macro.h>		/* enable/disable interrupts	*/
#include <machine/cpu_number.h>		/* cpu_number()		*/
#include <machine/locore.h>
#ifdef M88100
#include <machine/m88100.h>		/* DMT_VALID		*/
#endif

#ifdef DDB
#include <ddb/db_output.h>		/* db_printf()		*/
#endif /* DDB */

#if defined(DDB) && defined(JEFF_DEBUG)
#define DATA_DEBUG
#endif

#if DDB
#define DEBUG_MSG db_printf
#else
#define DEBUG_MSG printf
#endif /* DDB */

/*
 *  data access emulation for M88100 exceptions
 */
#define DMT_BYTE	1
#define DMT_HALF	2
#define DMT_WORD	4

typedef struct {
   unsigned word_one,
   word_two;
} m88k_exception_vector_area;

extern unsigned int *volatile int_mask_reg[MAX_CPUS]; /* in machdep.c */
extern unsigned master_cpu;      /* in cmmu.c */

/* FORWARDS */
void vector_init(m88k_exception_vector_area *vector, unsigned *vector_init_list);

#ifdef M88100
static struct {
	unsigned char    offset;
	unsigned char    size;
} dmt_en_info[16] = {
	{0, 0}, {3, DMT_BYTE}, {2, DMT_BYTE}, {2, DMT_HALF},
	{1, DMT_BYTE}, {0, 0}, {0, 0}, {0, 0},
	{0, DMT_BYTE}, {0, 0}, {0, 0}, {0, 0},
	{0, DMT_HALF}, {0, 0}, {0, 0}, {0, DMT_WORD}
};
#endif 

#ifdef DATA_DEBUG
int data_access_emulation_debug = 0;
static char *bytes[] =
{
   "____", "___x", "__x_", "__xx",
   "_x__", "_x_x", "_xx_", "_xxx",
   "x___", "x__x", "x_x_", "x_xx",
   "xx__", "xx_x", "xxx_", "xxxx",
};
#define DAE_DEBUG(stuff) {						\
	if (data_access_emulation_debug != 0) { stuff ;}   }
#else
#define DAE_DEBUG(stuff)
#endif

void setlevel(unsigned int);

#ifdef M88100
void 
dae_print(unsigned *eframe)
{
	register int x;
	register struct dmt_reg *dmtx;
	register unsigned  dmax, dmdx;
	static char *bytes[] =
	{
		"____", "___x", "__x_", "__xx",
		"_x__", "_x_x", "_xx_", "_xxx",
		"x___", "x__x", "x_x_", "x_xx",
		"xx__", "xx_x", "xxx_", "xxxx",
	};

	if (!(eframe[EF_DMT0] & DMT_VALID))
		return;

	for (x = 0; x < 3; x++) {
		dmtx = (struct dmt_reg *)&eframe[EF_DMT0+x*3];

		if (!dmtx->dmt_valid)
			continue;

		dmdx = eframe[EF_DMD0+x*3];
		dmax = eframe[EF_DMA0+x*3];

		if (dmtx->dmt_write)
			printf("[DMT%d=%x: st.%c %x to %x as [%s] %s %s]\n",
			       x, eframe[EF_DMT0+x*3], dmtx->dmt_das ? 's' : 'u',
			       dmdx, dmax, bytes[dmtx->dmt_en], 
			       dmtx->dmt_doub1 ? "double": "not double",
			       dmtx->dmt_lockbar ? "xmem": "not xmem");
		else
			printf("[DMT%d=%x: ld.%c r%d <- %x as [%s] %s %s]\n",
			       x, eframe[EF_DMT0+x*3], dmtx->dmt_das ? 's' : 'u',
			       dmtx->dmt_dreg, dmax, bytes[dmtx->dmt_en], 
			       dmtx->dmt_doub1 ? "double": "not double",
			       dmtx->dmt_lockbar ? "xmem": "not xmem");

	}
}

void
data_access_emulation(unsigned *eframe)
{
   register int x;
   register struct dmt_reg *dmtx;
   register unsigned  dmax, dmdx;
   register unsigned  v, reg;

   dmtx = (struct dmt_reg *)&eframe[EF_DMT0];
   if (!dmtx->dmt_valid && !dmtx->dmt_skip)
      return;
   
   for (x = 0; x < 3; x++) {
      dmtx = (struct dmt_reg *)&eframe[EF_DMT0+x*3];

      if (!dmtx->dmt_valid || dmtx->dmt_skip)	
         continue;

      dmdx = eframe[EF_DMD0+x*3];
      dmax = eframe[EF_DMA0+x*3];

      DAE_DEBUG(
               if (dmtx->dmt_write)
               DEBUG_MSG("[DMT%d=%x: st.%c %x to %x as [%s] %s %s]\n",
                         x, eframe[EF_DMT0+x*3], dmtx->dmt_das ? 's' : 'u',
                         dmdx, dmax, bytes[dmtx->dmt_en], 
                         dmtx->dmt_doub1 ? "double": "not double",
                         dmtx->dmt_lockbar ? "xmem": "not xmem");
               else
               DEBUG_MSG("[DMT%d=%x: ld.%c r%d<-%x as [%s] %s %s]\n",
                         x, eframe[EF_DMT0+x*3], dmtx->dmt_das ? 's' : 'u',
                         dmtx->dmt_dreg, dmax, bytes[dmtx->dmt_en], 
                         dmtx->dmt_doub1 ? "double": "not double",
                         dmtx->dmt_lockbar ? "xmem": "not xmem");
               )

      dmax += dmt_en_info[dmtx->dmt_en].offset;
      reg = dmtx->dmt_dreg;

      if ( ! dmtx->dmt_lockbar) {
         /* the fault is not during an XMEM */

         if (x == 2 && dmtx->dmt_doub1) {
            /* pipeline 2 (earliest stage) for a double */

            if (dmtx->dmt_write) {
               /* STORE DOUBLE WILL BE RE-INITIATED BY rte */
               
            }

            else {
               /* EMULATE ld.d INSTRUCTION */
               v = do_load_word(dmax, dmtx->dmt_das);
               if (reg != 0)
                  eframe[EF_R0 + reg] = v;
               v = do_load_word(dmax ^ 4, dmtx->dmt_das);
               if (reg != 31)
                  eframe[EF_R0 + reg + 1] = v;
            }
         } else {  /* not pipeline #2 with a double */
            if (dmtx->dmt_write) {
               switch (dmt_en_info[dmtx->dmt_en].size) {
                  case DMT_BYTE:
                     DAE_DEBUG(DEBUG_MSG("[byte %x -> [%x(%c)]\n",
                                         dmdx & 0xff, dmax, dmtx->dmt_das ? 's' : 'u'))
                     do_store_byte(dmax, dmdx, dmtx->dmt_das);
                     break;
                  case DMT_HALF:
                     DAE_DEBUG(DEBUG_MSG("[half %x -> [%x(%c)]\n",
                                         dmdx & 0xffff, dmax, dmtx->dmt_das ? 's' : 'u'))
                     do_store_half(dmax, dmdx, dmtx->dmt_das);
                     break;
                  case DMT_WORD:
                     DAE_DEBUG(DEBUG_MSG("[word %x -> [%x(%c)]\n",
                                         dmdx, dmax, dmtx->dmt_das ? 's' : 'u'))
                     do_store_word(dmax, dmdx, dmtx->dmt_das);
                     break;
               } 
            } else {  /* else it's a read */
               switch (dmt_en_info[dmtx->dmt_en].size) {
                  case DMT_BYTE:
                     v = do_load_byte(dmax, dmtx->dmt_das);
                     if (!dmtx->dmt_signed)
                        v &= 0x000000ff;
                     break;
                  case DMT_HALF:
                     v = do_load_half(dmax, dmtx->dmt_das);
                     if (!dmtx->dmt_signed)
                        v &= 0x0000ffff;
                     break;
                  case DMT_WORD:
                  default: /* 'default' just to shut up lint */
                     v = do_load_word(dmax, dmtx->dmt_das);
                     break;
               }
               if (reg == 0) {
                  DAE_DEBUG(DEBUG_MSG("[no write to r0 done]\n"));
               } else {
                  DAE_DEBUG(DEBUG_MSG("[r%d <- %x]\n", reg, v));
                  eframe[EF_R0 + reg] = v;
               }
            }
         }
      } else { /* if lockbar is set... it's part of an XMEM */
         /*
          * According to Motorola's "General Information",
          * the dmt_doub1 bit is never set in this case, as it should be.
          * They call this "general information" - I call it a f*cking bug!
          *
          * Anyway, if lockbar is set (as it is if we're here) and if
          * the write is not set, then it's the same as if doub1
          * was set...
          */
         if ( ! dmtx->dmt_write) {
            if (x != 2) {
               /* RERUN xmem WITH DMD(x+1) */
               x++;
               dmdx = eframe[EF_DMD0 + x*3];
            } else {
               /* RERUN xmem WITH DMD2 */
               
            }

            if (dmt_en_info[dmtx->dmt_en].size == DMT_WORD)
               v = do_xmem_word(dmax, dmdx, dmtx->dmt_das);
            else
               v = do_xmem_byte(dmax, dmdx, dmtx->dmt_das);
            eframe[EF_R0 + reg] = v;
         } else {
            if (x == 0) {
               eframe[EF_R0 + reg] = dmdx;
               eframe[EF_SFIP] = eframe[EF_SNIP];
               eframe[EF_SNIP] = eframe[EF_SXIP];
               eframe[EF_SXIP] = 0;
               /* xmem RERUN ON rte */
               eframe[EF_DMT0] = 0;
               return;
            }
         }
      }
   }
   eframe[EF_DMT0] = 0;
}
#endif /* M88100 */

/*
 ***********************************************************************
 ***********************************************************************
 */
#define SIGSYS_MAX      501
#define SIGTRAP_MAX     510

#define EMPTY_BR	0xC0000000U      /* empty "br" instruction */
#define NO_OP 		0xf4005800U      /* "or r0, r0, r0" */

#define BRANCH(FROM, TO) (EMPTY_BR | ((unsigned)(TO) - (unsigned)(FROM)) >> 2)

#define SET_VECTOR(NUM, to, VALUE) {                                       \
	vector[NUM].word_one = NO_OP; 	                                   \
	vector[NUM].word_two = BRANCH(&vector[NUM].word_two, VALUE);    \
}
/*
 * vector_init(vector, vector_init_list)
 *
 * This routine sets up the m88k vector table for the running processor.
 * It is called with a very little stack, and interrupts disabled,
 * so don't call any other functions!
 *	XXX clean this - nivas
 */
void 
vector_init(m88k_exception_vector_area *vector, unsigned *vector_init_list)
{
	unsigned num;
	unsigned vec;

	for (num = 0; (vec = vector_init_list[num]) != END_OF_VECTOR_LIST; num++) {
		if (vec != UNKNOWN_HANDLER)
			SET_VECTOR(num, to, vec);
		__asm__ (NOP_STRING);
		__asm__ (NOP_STRING);
		__asm__ (NOP_STRING);
		__asm__ (NOP_STRING);
	}

	switch (cputyp) {
#ifdef M88110
	case CPU_88110:
		while (num < 496) {
			SET_VECTOR(num, to, m88110_sigsys);
			num++;
		}
		num++; /* skip 496, BUG ROM vector */
		SET_VECTOR(450, to, m88110_syscall_handler);

		while (num <= SIGSYS_MAX)
			SET_VECTOR(num++, to, m88110_sigsys);

		while (num <= SIGTRAP_MAX)
			SET_VECTOR(num++, to, m88110_sigtrap);

		SET_VECTOR(504, to, m88110_stepbpt);
		SET_VECTOR(511, to, m88110_userbpt);
		break;
#endif /* M88110 */
#ifdef M88100
	case CPU_88100:
		while (num < 496) {
			SET_VECTOR(num, to, sigsys);
			num++;
		}
		num++; /* skip 496, BUG ROM vector */

		SET_VECTOR(450, to, syscall_handler);

		while (num <= SIGSYS_MAX)
			SET_VECTOR(num++, to, sigsys);

		while (num <= SIGTRAP_MAX)
			SET_VECTOR(num++, to, sigtrap);

		SET_VECTOR(504, to, stepbpt);
		SET_VECTOR(511, to, userbpt);
		break;
#endif /* M88100 */
	}
}

#ifdef MVME188
#if 0
unsigned int int_mask_shadow[MAX_CPUS] = {0, 0, 0, 0};
unsigned int blocked_interrupts_mask;
#endif
unsigned int m188_curspl[MAX_CPUS] = {0, 0, 0, 0};

unsigned int int_mask_val[INT_LEVEL] = {
	MASK_LVL_0, 
	MASK_LVL_1, 
	MASK_LVL_2, 
	MASK_LVL_3, 
	MASK_LVL_4, 
	MASK_LVL_5, 
	MASK_LVL_6, 
	MASK_LVL_7
};

/*
 * return next safe spl to reenable interrupts.
 */
unsigned int 
safe_level(mask, curlevel)
	unsigned mask;
	unsigned curlevel;
{
	register int i;

	for (i = curlevel; i < 8; i++)
		if (!(int_mask_val[i] & mask))
			return i;

	panic("safe_level: no safe level for mask 0x%08x level %d found",
	       mask, curlevel);
	/* NOTREACHED */
}

void
setlevel(unsigned int level)
{
	unsigned int mask;
	int cpu = cpu_number(); 

	if (level > 7) {
		panic("setlevel: bad level 0x%x", level);
	}
	mask = int_mask_val[level];

	if (cpu != master_cpu)
		mask &= SLAVE_MASK;

#if 0
	mask &= ISR_SOFTINT_EXCEPT_MASK(cpu);
	mask &= ~blocked_interrupts_mask;
#endif 

	*int_mask_reg[cpu] = mask;
#if 0
	int_mask_shadow[cpu] = mask;
#endif 
	m188_curspl[cpu] = level;
}

#endif  /* MVME188 */

unsigned 
getipl(void)
{
	unsigned curspl;
	m88k_psr_type psr; /* proccessor status register */

	psr = disable_interrupts_return_psr();
	switch (brdtyp) {
#ifdef MVME188
	case BRD_188:
		curspl = m188_curspl[cpu_number()];
		break;
#endif /* MVME188 */
#if defined(MVME187) || defined(MVME197)
	case BRD_187:
	case BRD_197:
		curspl = *md.intr_mask & 0x07;
		break;
#endif /* defined(MVME187) || defined(MVME197) */
	}
	set_psr(psr);
	return curspl;
}

unsigned 
setipl(unsigned level)
{
	unsigned curspl;
	m88k_psr_type psr; /* proccessor status register */

#ifdef DIAGNOSTIC
	if (level > 7) {
#ifdef DEBUG
		printf("setipl: invoked with invalid level %x\n", level);
#endif
		level &= 0x07;	/* and pray it will work */
	}
#endif

	psr = disable_interrupts_return_psr();
	switch (brdtyp) {
#ifdef MVME188
	case BRD_188:
		curspl = m188_curspl[cpu_number()];
		setlevel(level);
		break;
#endif /* MVME188 */
#if defined(MVME187) || defined(MVME197)
	case BRD_187:
	case BRD_197:
		curspl = *md.intr_mask & 0x07;
		*md.intr_mask = level;
		break;
#endif /* defined(MVME187) || defined(MVME197) */
	}

	flush_pipeline();

	/* The flush pipeline is required to make sure the above write gets
	 * through the data pipe and to the hardware; otherwise, the next
	 * bunch of instructions could execute at the wrong spl protection
	 */
	set_psr(psr);
	return curspl;
}

#if NCPUS > 1
#include <sys/simplelock.h>
void
simple_lock_init(lkp)
	struct simplelock *volatile lkp;
{
	lkp->lock_data = 0;
}

int 
test_and_set(lock)
	int *volatile lock;
{   
#if 0
	int oldlock = *lock;
	if (*lock == 0) {
		*lock = 1;
		return 0;
	}
#else
	return *lock;
	*lock = 1;
	return 0;
#endif 
}
#endif
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import OpenBSD 3.3 source repository from CTM 3132 the first time
This opens an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@Import the complete OpenBSD source tree (base system)
as of CTM delta 3496 (roughly 1200 UTC today) into the
vendor branch.
Attention: this is a big update. Don't even try to
build this system, OpenBSD 3.4-beta, yet on your own.
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.29 2003/08/10 21:34:20 miod Exp $	*/
@


1.1.1.3
log
@Synchronize with OpenBSD 3.4-beta
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.30 2003/08/22 11:23:06 miod Exp $	*/
a40 1
#include <machine/trap.h>
d306 1
a306 1
#define SET_VECTOR(NUM, VALUE) {                                       \
d326 1
a326 1
			SET_VECTOR(num, vec);
d337 1
a337 1
			SET_VECTOR(num, m88110_sigsys);
d341 1
a341 1
		SET_VECTOR(450, m88110_syscall_handler);
d344 1
a344 1
			SET_VECTOR(num++, m88110_sigsys);
d347 1
a347 1
			SET_VECTOR(num++, m88110_sigtrap);
d349 2
a350 2
		SET_VECTOR(504, m88110_stepbpt);
		SET_VECTOR(511, m88110_userbpt);
d356 1
a356 1
			SET_VECTOR(num, sigsys);
d361 1
a361 1
		SET_VECTOR(450, syscall_handler);
d364 1
a364 1
			SET_VECTOR(num++, sigsys);
d367 1
a367 1
			SET_VECTOR(num++, sigtrap);
d369 2
a370 2
		SET_VECTOR(504, stepbpt);
		SET_VECTOR(511, userbpt);
a373 3

	/* GCC will by default produce explicit trap 503 for division by zero */
	SET_VECTOR(503, vector_init_list[T_ZERODIV]);
@


1.1.1.4
log
@Release Time. Synchronize with OpenBSD 3.4-current (base system).
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.32 2003/09/01 22:51:05 miod Exp $	*/
a40 1
#include <machine/prom.h>
a323 2
	extern void bugtrap(void);
	extern void m88110_bugtrap(void);
a333 4
	/* Save BUG vector */
	bugvec[0] = vector[MVMEPROM_VECTOR].word_one;
	bugvec[1] = vector[MVMEPROM_VECTOR].word_two;

d337 1
a337 1
		for (; num <= SIGSYS_MAX; num++)
d339 7
d347 2
a348 2
		for (; num <= SIGTRAP_MAX; num++)
			SET_VECTOR(num, m88110_sigtrap);
a349 2
		SET_VECTOR(450, m88110_syscall_handler);
		SET_VECTOR(MVMEPROM_VECTOR, m88110_bugtrap);
d356 1
a356 1
		for (; num <= SIGSYS_MAX; num++)
d358 3
d362 7
a368 2
		for (; num <= SIGTRAP_MAX; num++)
			SET_VECTOR(num, sigtrap);
a369 2
		SET_VECTOR(450, syscall_handler);
		SET_VECTOR(MVMEPROM_VECTOR, bugtrap);
a377 4

	/* Save new BUG vector */
	sysbugvec[0] = vector[MVMEPROM_VECTOR].word_one;
	sysbugvec[1] = vector[MVMEPROM_VECTOR].word_two;
@


1.1.1.5
log
@cvs is playing games with me.

@@@@@@ CONSIDER THE TREE LOCKED NOW @@@@@@
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.34 2003/09/26 23:37:04 miod Exp $	*/
d44 1
a44 1
#include <machine/m88100.h>
d48 1
a48 1
#include <ddb/db_output.h>
d61 7
d69 2
a70 1
	unsigned word_one, word_two;
d77 1
a77 2
void setlevel(unsigned int);
void vector_init(m88k_exception_vector_area *, unsigned *);
a79 9

/*
 *  data access emulation for M88100 exceptions
 */

#define DMT_BYTE	1
#define DMT_HALF	2
#define DMT_WORD	4

d89 1
d100 2
a101 6
#define DAE_DEBUG(stuff) \
	do { \
		if (data_access_emulation_debug != 0) { \
			stuff; \
		} \
	} while (0)
d106 3
d112 3
a114 2
	int x;
	unsigned dmax, dmdx, dmtx;
d127 1
a127 1
		dmtx = eframe[EF_DMT0 + x * 3];
d129 1
a129 1
		if (!ISSET(dmtx, DMT_VALID))
d132 2
a133 2
		dmdx = eframe[EF_DMD0 + x * 3];
		dmax = eframe[EF_DMA0 + x * 3];
d135 1
a135 1
		if (ISSET(dmtx, DMT_WRITE))
d137 4
a140 4
			    x, dmtx, dmtx & DMT_DAS ? 's' : 'u', dmdx, dmax,
			    bytes[DMT_ENBITS(dmtx)], 
			    dmtx & DMT_DOUB1 ? "double": "not double",
			    dmtx & DMT_LOCKBAR ? "xmem": "not xmem");
d143 5
a147 5
			    x, dmtx, dmtx & DMT_DAS ? 's' : 'u',
			    DMT_DREGBITS(dmtx), dmax,
			    bytes[DMT_ENBITS(dmtx)], 
			    dmtx & DMT_DOUB1 ? "double": "not double",
			    dmtx & DMT_LOCKBAR ? "xmem": "not xmem");
d154 8
a161 7
	int x;
	unsigned dmax, dmdx, dmtx;
	unsigned v, reg;

	dmtx = eframe[EF_DMT0];
	if (!ISSET(dmtx, DMT_VALID) && !ISSET(dmtx, DMT_SKIP))
		return;
d163 2
a164 2
	for (x = 0; x < 3; x++) {
		dmtx = eframe[EF_DMT0 + x * 3];
d166 2
a167 2
		if (!ISSET(dmtx, DMT_VALID) && !ISSET(dmtx, DMT_SKIP))
			continue;
d169 2
a170 2
		dmdx = eframe[EF_DMD0 + x * 3];
		dmax = eframe[EF_DMA0 + x * 3];
d173 120
a292 145
		if (ISSET(dmtx, DMT_WRITE))
			printf("[DMT%d=%x: st.%c %x to %x as [%s] %s %s]\n",
			    x, dmtx, dmtx & DMT_DAS ? 's' : 'u', dmdx, dmax,
			    bytes[DMT_ENBITS(dmtx)], 
			    dmtx & DMT_DOUB1 ? "double": "not double",
			    dmtx & DMT_LOCKBAR ? "xmem": "not xmem");
		else
			printf("[DMT%d=%x: ld.%c r%d <- %x as [%s] %s %s]\n",
			    x, dmtx, dmtx & DMT_DAS ? 's' : 'u',
			    DMT_DREGBITS(dmtx), dmax,
			    bytes[DMT_ENBITS(dmtx)], 
			    dmtx & DMT_DOUB1 ? "double": "not double",
			    dmtx & DMT_LOCKBAR ? "xmem": "not xmem")
	);

		dmax += dmt_en_info[DMT_ENBITS(dmtx)].offset;
		reg = DMT_DREGBITS(dmtx);

		if (!ISSET(dmtx, DMT_LOCKBAR)) {
			/* the fault is not during an XMEM */

			if (x == 2 && ISSET(dmtx, DMT_DOUB1)) {
				/* pipeline 2 (earliest stage) for a double */

				if (ISSET(dmtx, DMT_WRITE)) {
					/*
					 * STORE DOUBLE WILL BE REINITIATED
					 * BY rte
					 */
				} else {
					/* EMULATE ld.d INSTRUCTION */
					v = do_load_word(dmax, dmtx & DMT_DAS);
					if (reg != 0)
						eframe[EF_R0 + reg] = v;
					v = do_load_word(dmax ^ 4,
					    dmtx & DMT_DAS);
					if (reg != 31)
						eframe[EF_R0 + reg + 1] = v;
				}
			} else {
				/* not pipeline #2 with a double */
				if (dmtx & DMT_WRITE) {
					switch (dmt_en_info[DMT_ENBITS(dmtx)].size) {
					case DMT_BYTE:
					DAE_DEBUG(
						DEBUG_MSG("[byte %x -> [%x(%c)]\n",
						    dmdx & 0xff, dmax,
						    ISSET(dmtx, DMT_DAS) ? 's' : 'u')
					);
						do_store_byte(dmax, dmdx,
						    dmtx & DMT_DAS);
						break;
					case DMT_HALF:
					DAE_DEBUG(
						DEBUG_MSG("[half %x -> [%x(%c)]\n",
						    dmdx & 0xffff, dmax,
						    ISSET(dmtx, DMT_DAS) ? 's' : 'u')
					);
						do_store_half(dmax, dmdx,
						    dmtx & DMT_DAS);
						break;
					case DMT_WORD:
					DAE_DEBUG(
						DEBUG_MSG("[word %x -> [%x(%c)]\n",
						    dmdx, dmax,
						    ISSET(dmtx, DMT_DAS) ? 's' : 'u')
					);
						do_store_word(dmax, dmdx,
						    dmtx & DMT_DAS);
						break;
					} 
				} else {
					/* else it's a read */
					switch (dmt_en_info[DMT_ENBITS(dmtx)].size) {
					case DMT_BYTE:
						v = do_load_byte(dmax,
						    dmtx & DMT_DAS);
						if (!ISSET(dmtx, DMT_SIGNED))
							v &= 0x000000ff;
						break;
					case DMT_HALF:
						v = do_load_half(dmax,
						    dmtx & DMT_DAS);
						if (!ISSET(dmtx, DMT_SIGNED))
							v &= 0x0000ffff;
						break;
					case DMT_WORD:
						v = do_load_word(dmax,
						    dmtx & DMT_DAS);
						break;
					}
					DAE_DEBUG(
						if (reg == 0)
							DEBUG_MSG("[no write to r0 done]\n");
						else
							DEBUG_MSG("[r%d <- %x]\n", reg, v);
					);
					if (reg != 0)
						eframe[EF_R0 + reg] = v;
				}
			}
		} else {
			/* if lockbar is set... it's part of an XMEM */
			/*
			 * According to Motorola's "General Information",
			 * the DMT_DOUB1 bit is never set in this case, as it
			 * should be.
			 * If lockbar is set (as it is if we're here) and if
			 * the write is not set, then it's the same as if DOUB1
			 * was set...
			 */
			if (!ISSET(dmtx, DMT_WRITE)) {
				if (x != 2) {
					/* RERUN xmem WITH DMD(x+1) */
					x++;
					dmdx = eframe[EF_DMD0 + x * 3];
				} else {
					/* RERUN xmem WITH DMD2 */
				}

				if (dmt_en_info[DMT_ENBITS(dmtx)].size ==
				    DMT_WORD) {
					v = do_xmem_word(dmax, dmdx,
					    dmtx & DMT_DAS);
				} else {
					v = do_xmem_byte(dmax, dmdx,
					    dmtx & DMT_DAS);
				}
				if (reg != 0)
					eframe[EF_R0 + reg] = v;
			} else {
				if (x == 0) {
					if (reg != 0)
						eframe[EF_R0 + reg] = dmdx;
					eframe[EF_SFIP] = eframe[EF_SNIP];
					eframe[EF_SNIP] = eframe[EF_SXIP];
					eframe[EF_SXIP] = 0;
					/* xmem RERUN ON rte */
					eframe[EF_DMT0] = 0;
					return;
				}
			}
		}
	}
	eframe[EF_DMT0] = 0;
d296 6
a301 2
#define SIGSYS_MAX	501
#define SIGTRAP_MAX	510
d303 2
a304 2
#define EMPTY_BR	0xc0000000	/* empty "br" instruction */
#define NO_OP 		0xf4005800	/* "or r0, r0, r0" */
d306 1
a306 8
#define BRANCH(FROM, TO) \
	(EMPTY_BR | ((unsigned)(TO) - (unsigned)(FROM)) >> 2)

#define SET_VECTOR(NUM, VALUE) \
	do { \
		vector[NUM].word_one = NO_OP; \
		vector[NUM].word_two = BRANCH(&vector[NUM].word_two, VALUE); \
	} while (0)
d308 4
d328 1
a328 2
	for (num = 0; (vec = vector_init_list[num]) != END_OF_VECTOR_LIST;
	    num++) {
d331 4
d406 1
a406 1
	int i;
d449 1
a449 1
	m88k_psr_type psr; /* processor status register */
d473 1
a473 1
	m88k_psr_type psr; /* processor status register */
a510 1
/* XXX Utterly bogus */
@


1.1.1.6
log
@Import OpenBSD source tree again, with critical bug fixes
(OpenSSL, bc, dc, sensorsd, pf, ...)
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.35 2003/09/28 22:14:35 miod Exp $	*/
d444 3
@


1.1.1.7
log
@Time to import OpenBSD once again. Expect breakage.
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.37 2003/10/11 22:07:47 miod Exp $	*/
d82 1
a82 1
const struct {
d94 7
d111 1
a111 1
void
d116 7
d124 1
a124 1
	if (!ISSET(eframe[EF_DMT0], DMT_VALID))
d129 1
d137 1
a137 1
			printf("[DMT%d=%x: st.%c %x to %x as %d %s %s]\n",
d139 1
a139 1
			    DMT_ENBITS(dmtx),
d143 1
a143 1
			printf("[DMT%d=%x: ld.%c r%d <- %x as %d %s %s]\n",
d145 2
a146 1
			    DMT_DREGBITS(dmtx), dmax, DMT_ENBITS(dmtx),
d160 1
a160 1
	if (!ISSET(dmtx, DMT_VALID))
d162 1
a162 1

d165 2
a166 1
		if (!ISSET(dmtx, DMT_VALID) || ISSET(dmtx, DMT_SKIP))
d174 1
a174 1
			printf("[DMT%d=%x: st.%c %x to %x as %d %s %s]\n",
d176 1
a176 1
			    DMT_ENBITS(dmtx),
d180 1
a180 1
			printf("[DMT%d=%x: ld.%c r%d <- %x as %d %s %s]\n",
d182 2
a183 1
			    DMT_DREGBITS(dmtx), dmax, DMT_ENBITS(dmtx),
d243 1
a243 1
					}
d344 1
a344 1
void
d409 7
a415 7
	MASK_LVL_0,
	MASK_LVL_1,
	MASK_LVL_2,
	MASK_LVL_3,
	MASK_LVL_4,
	MASK_LVL_5,
	MASK_LVL_6,
d422 1
a422 1
unsigned int
d442 1
a442 1
	int cpu = cpu_number();
d452 1
a452 1
#endif
d457 1
a457 1
#endif
d463 1
a463 1
unsigned
d487 1
a487 1
unsigned
d539 1
a539 1
int
d542 1
a542 1
{
d553 1
a553 1
#endif
@


1.1.1.8
log
@Import OpenBSD as of today again (seems pretty stable, I hope)

Prominent changes: more bgpd, tcpmd5; tcpdump/isakmpd fixes
@
text
@d1 1
a1 1
/* $OpenBSD: locore_c_routines.c,v 1.39 2004/01/08 14:29:46 miod Exp $	*/
a459 1
	case BRD_8120:
d475 2
a477 1
	if (level > 7) {
d479 1
a493 1
	case BRD_8120:
a496 43
		break;
#endif /* defined(MVME187) || defined(MVME197) */
	}

	flush_pipeline();

	/* The flush pipeline is required to make sure the above write gets
	 * through the data pipe and to the hardware; otherwise, the next
	 * bunch of instructions could execute at the wrong spl protection
	 */
	set_psr(psr);
	return curspl;
}

unsigned
raiseipl(unsigned level)
{
	unsigned curspl;
	m88k_psr_type psr; /* processor status register */

#ifdef DEBUG
	if (level > 7) {
		printf("raiseipl: invoked with invalid level %x\n", level);
		level &= 0x07;	/* and pray it will work */
	}
#endif

	psr = disable_interrupts_return_psr();
	switch (brdtyp) {
#ifdef MVME188
	case BRD_188:
		curspl = m188_curspl[cpu_number()];
		if (curspl < level)
			setlevel(level);
		break;
#endif /* MVME188 */
#if defined(MVME187) || defined(MVME197)
	case BRD_187:
	case BRD_8120:
	case BRD_197:
		curspl = *md.intr_mask & 0x07;
		if (curspl < level)
			*md.intr_mask = level;
@


