{
  "name": "core_arch::x86::sse41::_mm_cvtepu32_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_u32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u32x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_cast": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Numerically casts a vector, elementwise.\n\n `T` and `U` must be vectors of integers or floats, and must have the same length.\n\n When casting floats to integers, the result is truncated. Out-of-bounds result lead to UB.\n When casting integers to floats, the result is rounded.\n Otherwise, truncates or extends the value, maintaining the sign for signed integers.\n\n # Safety\n Casting from integer types is always safe.\n Casting between two float types is also always safe.\n\n Casting floats to integers truncates, following the same rules as `to_int_unchecked`.\n Specifically, each element must:\n * Not be `NaN`\n * Not be infinite\n * Be representable in the return type, after truncating off its fractional part\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::u32x4": [
      "Plain"
    ],
    "core_arch::simd::u32x2": [
      "Plain"
    ],
    "core_arch::simd::i64x2": [
      "Plain"
    ]
  },
  "path": 11913,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse41.rs:633:1: 639:2",
  "src": "pub fn _mm_cvtepu32_epi64(a: __m128i) -> __m128i {\n    unsafe {\n        let a = a.as_u32x4();\n        let a: u32x2 = simd_shuffle!(a, a, [0, 1]);\n        transmute(simd_cast::<_, i64x2>(a))\n    }\n}",
  "mir": "fn core_arch::x86::sse41::_mm_cvtepu32_epi64(_1: core_arch::x86::__m128i) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let  _2: core_arch::simd::u32x4;\n    let  _3: core_arch::simd::u32x2;\n    let mut _4: core_arch::simd::i64x2;\n    debug a => _1;\n    debug a => _2;\n    debug a => _3;\n    bb0: {\n        _2 = core_arch::x86::__m128i::as_u32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::simd::u32x4, core_arch::macros::SimdShuffleIdx<2>, core_arch::simd::u32x2>(_2, _2, core_arch::x86::sse41::_mm_cvtepu32_epi64::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_4);\n        _4 = intrinsics::simd::simd_cast::<core_arch::simd::u32x2, core_arch::simd::i64x2>(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = move _4 as core_arch::x86::__m128i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Zeroes extend packed unsigned 32-bit integers in `a`\n to packed 64-bit integers\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtepu32_epi64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}