{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751514194059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751514194059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 00:43:13 2025 " "Processing started: Thu Jul 03 00:43:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751514194059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514194059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514194059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751514194575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751514194575 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../and5_f.bdf " "Can't analyze file -- file ../../and5_f.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751514203411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_B " "Found entity 1: M_B" {  } { { "M_B.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_A " "Found entity 1: M_A" {  } { { "M_A.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_B " "Found entity 1: CompMagnitude_M_B" {  } { { "CompMagnitude_M_B.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_A " "Found entity 1: CompMagnitude_M_A" {  } { { "CompMagnitude_M_A.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoXOR " "Found entity 1: CircuitoXOR" {  } { { "CircuitoXOR.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CircuitoXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAND " "Found entity 1: CircuitoAND" {  } { { "CircuitoAND.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CircuitoAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or5f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or5f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR5F " "Found entity 1: OR5F" {  } { { "OR5F.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/OR5F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorDisplay " "Found entity 1: DecodificadorDisplay" {  } { { "DecodificadorDisplay.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DecodificadorDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmaiorquea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bmaiorquea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bmaiorquea " "Found entity 1: bmaiorquea" {  } { { "bmaiorquea.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/bmaiorquea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amaiorqueb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amaiorqueb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 amaiorqueb " "Found entity 1: amaiorqueb" {  } { { "amaiorqueb.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/amaiorqueb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Found entity 1: X" {  } { { "X.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file igual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IGUAL " "Found entity 1: IGUAL" {  } { { "IGUAL.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/IGUAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_completo " "Found entity 1: subtrator_completo" {  } { { "subtrator_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/subtrator_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetosd1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSD1 " "Found entity 1: ProjetoSD1" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aigualb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aigualb " "Found entity 1: aigualb" {  } { { "aigualb.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/aigualb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_And " "Found entity 1: MUX_And" {  } { { "MUX_And.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/MUX_And.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_4BITS " "Found entity 1: DEC_4BITS" {  } { { "DEC_4BITS.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514203477 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and5f.bdf " "Can't analyze file -- file and5f.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751514203482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoSD1 " "Elaborating entity \"ProjetoSD1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751514203547 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 368 -88 -56 385 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 208 -48 -31 384 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[2\] A2 " "Converted element name(s) from \"A\[2\]\" to \"A2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 248 -24 -7 384 "A\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 280 0 17 384 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 320 24 41 384 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 152 -232 -56 169 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1648 145 162 1888 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[2\] A2 " "Converted element name(s) from \"A\[2\]\" to \"A2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1616 185 202 1888 "A\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1584 217 234 1888 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1560 249 266 1888 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1656 112 140 1673 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1872 264 432 1889 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203551 ""}  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 368 -88 -56 385 "A\[4..0\]" "" } { 208 -48 -31 384 "A\[3\]" "" } { 248 -24 -7 384 "A\[2\]" "" } { 280 0 17 384 "A\[1\]" "" } { 320 24 41 384 "A\[0\]" "" } { 152 -232 -56 169 "A\[4\]" "" } { 1648 145 162 1888 "A\[3\]" "" } { 1616 185 202 1888 "A\[2\]" "" } { 1584 217 234 1888 "A\[1\]" "" } { 1560 249 266 1888 "A\[0\]" "" } { 1656 112 140 1673 "A\[4\]" "" } { 1872 264 432 1889 "A\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1751514203551 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -40 -23 552 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -8 9 592 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 24 41 624 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 48 65 664 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 440 -88 -56 457 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2008 226 248 2216 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2024 202 219 2216 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2040 176 193 2216 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2064 144 176 2216 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2200 248 432 2217 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4\] B4 " "Converted element name(s) from \"B\[4\]\" to \"B4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 496 -232 -184 513 "B\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4\] B4 " "Converted element name(s) from \"B\[4\]\" to \"B4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2088 64 144 2105 "B\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514203552 ""}  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -40 -23 552 "B\[3\]" "" } { 456 -8 9 592 "B\[2\]" "" } { 456 24 41 624 "B\[1\]" "" } { 456 48 65 664 "B\[0\]" "" } { 440 -88 -56 457 "B\[4..0\]" "" } { 2008 226 248 2216 "B\[0\]" "" } { 2024 202 219 2216 "B\[1\]" "" } { 2040 176 193 2216 "B\[2\]" "" } { 2064 144 176 2216 "B\[3\]" "" } { 2200 248 432 2217 "B\[4..0\]" "" } { 496 -232 -184 513 "B\[4\]" "" } { 2088 64 144 2105 "B\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1751514203552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_A M_A:inst1 " "Elaborating entity \"M_A\" for hierarchy \"M_A:inst1\"" {  } { { "ProjetoSD1.bdf" "inst1" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 976 376 568 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_A M_A:inst1\|CompMagnitude_M_A:inst9 " "Elaborating entity \"CompMagnitude_M_A\" for hierarchy \"M_A:inst1\|CompMagnitude_M_A:inst9\"" {  } { { "M_A.bdf" "inst9" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { { 80 328 424 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X M_A:inst1\|CompMagnitude_M_A:inst9\|X:inst1 " "Elaborating entity \"X\" for hierarchy \"M_A:inst1\|CompMagnitude_M_A:inst9\|X:inst1\"" {  } { { "CompMagnitude_M_A.bdf" "inst1" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_A.bdf" { { 584 304 400 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_B M_A:inst1\|CompMagnitude_M_B:inst10 " "Elaborating entity \"CompMagnitude_M_B\" for hierarchy \"M_A:inst1\|CompMagnitude_M_B:inst10\"" {  } { { "M_A.bdf" "inst10" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { { 352 328 424 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_B M_B:inst2 " "Elaborating entity \"M_B\" for hierarchy \"M_B:inst2\"" {  } { { "ProjetoSD1.bdf" "inst2" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1088 376 568 1184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aigualb aigualb:inst120 " "Elaborating entity \"aigualb\" for hierarchy \"aigualb:inst120\"" {  } { { "ProjetoSD1.bdf" "inst120" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 840 384 480 936 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR5F OR5F:inst " "Elaborating entity \"OR5F\" for hierarchy \"OR5F:inst\"" {  } { { "ProjetoSD1.bdf" "inst" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 448 1552 1744 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_And MUX_And:inst51 " "Elaborating entity \"MUX_And\" for hierarchy \"MUX_And:inst51\"" {  } { { "ProjetoSD1.bdf" "inst51" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 432 800 944 560 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_completo:inst88 " "Elaborating entity \"somador_completo\" for hierarchy \"somador_completo:inst88\"" {  } { { "ProjetoSD1.bdf" "inst88" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 488 376 504 584 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203573 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 2928 648 696 2960 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1751514203574 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst37 " "Primitive \"AND2\" of instance \"inst37\" not used" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 2904 736 800 2952 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1751514203574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amaiorqueb somador_completo:inst88\|amaiorqueb:inst16 " "Elaborating entity \"amaiorqueb\" for hierarchy \"somador_completo:inst88\|amaiorqueb:inst16\"" {  } { { "somador_completo.bdf" "inst16" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 832 648 744 1024 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador_completo:inst88\|somador:inst20 " "Elaborating entity \"somador\" for hierarchy \"somador_completo:inst88\|somador:inst20\"" {  } { { "somador_completo.bdf" "inst20" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1016 1016 1112 1112 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento2 somador_completo:inst88\|complemento2:inst19 " "Elaborating entity \"complemento2\" for hierarchy \"somador_completo:inst88\|complemento2:inst19\"" {  } { { "somador_completo.bdf" "inst19" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1592 832 928 1720 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmaiorquea somador_completo:inst88\|bmaiorquea:inst17 " "Elaborating entity \"bmaiorquea\" for hierarchy \"somador_completo:inst88\|bmaiorquea:inst17\"" {  } { { "somador_completo.bdf" "inst17" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1928 648 744 2120 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_completo subtrator_completo:inst96 " "Elaborating entity \"subtrator_completo\" for hierarchy \"subtrator_completo:inst96\"" {  } { { "ProjetoSD1.bdf" "inst96" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 592 376 520 688 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAND CircuitoAND:CAIXAAND " "Elaborating entity \"CircuitoAND\" for hierarchy \"CircuitoAND:CAIXAAND\"" {  } { { "ProjetoSD1.bdf" "CAIXAAND" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1200 376 504 1296 "CAIXAAND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoXOR CircuitoXOR:CAIXAXOR " "Elaborating entity \"CircuitoXOR\" for hierarchy \"CircuitoXOR:CAIXAXOR\"" {  } { { "ProjetoSD1.bdf" "CAIXAXOR" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1304 376 504 1400 "CAIXAXOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst3 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst3\"" {  } { { "ProjetoSD1.bdf" "inst3" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 808 2432 2576 1096 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and5_f.bdf 1 1 " "Using design file and5_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and5_f " "Found entity 1: and5_f" {  } { { "and5_f.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/and5_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514203621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751514203621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and5_f Decodificador:inst3\|and5_f:inst24 " "Elaborating entity \"and5_f\" for hierarchy \"Decodificador:inst3\|and5_f:inst24\"" {  } { { "Decodificador.bdf" "inst24" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1336 688 880 1464 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_4BITS DEC_4BITS:inst6 " "Elaborating entity \"DEC_4BITS\" for hierarchy \"DEC_4BITS:inst6\"" {  } { { "ProjetoSD1.bdf" "inst6" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1856 432 576 2144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514203716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_Be_Input GND " "Pin \"A_Be_Input\" is stuck at GND" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1896 576 752 1912 "A_Be_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|A_Be_Input"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_Ce_Input GND " "Pin \"A_Ce_Input\" is stuck at GND" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1912 576 752 1928 "A_Ce_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|A_Ce_Input"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_Ge_Input VCC " "Pin \"A_Ge_Input\" is stuck at VCC" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1976 576 752 1992 "A_Ge_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|A_Ge_Input"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_Be_Input GND " "Pin \"B_Be_Input\" is stuck at GND" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2224 576 752 2240 "B_Be_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|B_Be_Input"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_Ce_Input GND " "Pin \"B_Ce_Input\" is stuck at GND" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2240 576 752 2256 "B_Ce_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|B_Ce_Input"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_Ge_Input VCC " "Pin \"B_Ge_Input\" is stuck at VCC" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2304 576 752 2320 "B_Ge_Input" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751514205057 "|ProjetoSD1|B_Ge_Input"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751514205057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751514205158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751514206437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514206437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751514206733 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751514206733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751514206733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751514206733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751514206758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 00:43:26 2025 " "Processing ended: Thu Jul 03 00:43:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751514206758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751514206758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751514206758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514206758 ""}
