Analysis & Synthesis report for c4e6e10
Wed Oct 12 09:08:06 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |c4e6e10|picorv32:picorv32|mem_wordsize
 10. State Machine - |c4e6e10|picorv32:picorv32|cpu_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for altsyncram:mem_2[0][31]__1|altsyncram_2tg1:auto_generated
 19. Source assignments for altsyncram:mem_2[0][23]__2|altsyncram_2tg1:auto_generated
 20. Source assignments for altsyncram:mem_2[0][15]__3|altsyncram_2tg1:auto_generated
 21. Source assignments for altsyncram:mem_2[0][7]__4|altsyncram_2tg1:auto_generated
 22. Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated
 23. Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_7sd1:auto_generated
 24. Source assignments for altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated
 25. Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated
 26. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated
 27. Parameter Settings for User Entity Instance: picorv32:picorv32
 28. Parameter Settings for User Entity Instance: picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul
 29. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__1
 30. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__2
 31. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__3
 32. Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__4
 33. Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_0
 34. Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_1
 35. Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0
 36. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
 37. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "picorv32:picorv32"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 12 09:08:03 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; c4e6e10                                     ;
; Top-level Entity Name              ; c4e6e10                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 180,325                                     ;
;     Total combinational functions  ; 81,686                                      ;
;     Dedicated logic registers      ; 100,219                                     ;
; Total registers                    ; 100219                                      ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 215,552                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; c4e6e10            ; c4e6e10            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                         ; Library ;
+-------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v ; yes             ; User SystemVerilog HDL File                           ; /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v                                        ; work    ;
; c4e6e10.v                                                                     ; yes             ; User SystemVerilog HDL File                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v                                ; work    ;
; mem_2.init                                                                    ; yes             ; Auto-Found Unspecified File                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/mem_2.init                               ;         ;
; mem.init                                                                      ; yes             ; Auto-Found Unspecified File                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/mem.init                                 ;         ;
; mem_1.init                                                                    ; yes             ; Auto-Found Unspecified File                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/mem_1.init                               ;         ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; aglobal201.inc                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                              ;         ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_2tg1.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_2tg1.tdf                   ;         ;
; db/altsyncram_7sd1.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_7sd1.tdf                   ;         ;
; db/altsyncram_1i61.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_1i61.tdf                   ;         ;
; db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif ;         ;
; db/altsyncram_uod1.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf                   ;         ;
+-------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 180,325   ;
;                                             ;           ;
; Total combinational functions               ; 81686     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 67330     ;
;     -- 3 input functions                    ; 13543     ;
;     -- <=2 input functions                  ; 813       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 80826     ;
;     -- arithmetic mode                      ; 860       ;
;                                             ;           ;
; Total registers                             ; 100219    ;
;     -- Dedicated logic registers            ; 100219    ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 41        ;
; Total memory bits                           ; 215552    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 100363    ;
; Total fan-out                               ; 614499    ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
; |c4e6e10                                  ; 81686 (78893)       ; 100219 (99004)            ; 215552      ; 0            ; 0       ; 0         ; 41   ; 0            ; |c4e6e10                                                                           ; c4e6e10           ; work         ;
;    |altsyncram:mem_2[0][15]__3|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][15]__3                                                ; altsyncram        ; work         ;
;       |altsyncram_2tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][15]__3|altsyncram_2tg1:auto_generated                 ; altsyncram_2tg1   ; work         ;
;    |altsyncram:mem_2[0][23]__2|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][23]__2                                                ; altsyncram        ; work         ;
;       |altsyncram_2tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][23]__2|altsyncram_2tg1:auto_generated                 ; altsyncram_2tg1   ; work         ;
;    |altsyncram:mem_2[0][31]__1|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][31]__1                                                ; altsyncram        ; work         ;
;       |altsyncram_2tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][31]__1|altsyncram_2tg1:auto_generated                 ; altsyncram_2tg1   ; work         ;
;    |altsyncram:mem_2[0][7]__4|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][7]__4                                                 ; altsyncram        ; work         ;
;       |altsyncram_2tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_2[0][7]__4|altsyncram_2tg1:auto_generated                  ; altsyncram_2tg1   ; work         ;
;    |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_rtl_0                                                      ; altsyncram        ; work         ;
;       |altsyncram_1i61:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated                       ; altsyncram_1i61   ; work         ;
;    |altsyncram:storage_1_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:storage_1_rtl_0                                                ; altsyncram        ; work         ;
;       |altsyncram_uod1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated                 ; altsyncram_uod1   ; work         ;
;    |altsyncram:storage_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:storage_rtl_0                                                  ; altsyncram        ; work         ;
;       |altsyncram_uod1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated                   ; altsyncram_uod1   ; work         ;
;    |picorv32:picorv32|                    ; 2793 (2057)         ; 1215 (760)                ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32                                                         ; picorv32          ; work         ;
;       |altsyncram:cpuregs_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|altsyncram:cpuregs_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_7sd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated ; altsyncram_7sd1   ; work         ;
;       |altsyncram:cpuregs_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|altsyncram:cpuregs_rtl_1                                ; altsyncram        ; work         ;
;          |altsyncram_7sd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_7sd1:auto_generated ; altsyncram_7sd1   ; work         ;
;       |picorv32_pcpi_div:pcpi_div|        ; 338 (338)           ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div                              ; picorv32_pcpi_div ; work         ;
;       |picorv32_pcpi_mul:pcpi_mul|        ; 398 (398)           ; 255 (255)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul                              ; picorv32_pcpi_mul ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; altsyncram:mem_2[0][15]__3|altsyncram_2tg1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
; altsyncram:mem_2[0][23]__2|altsyncram_2tg1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
; altsyncram:mem_2[0][31]__1|altsyncram_2tg1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
; altsyncram:mem_2[0][7]__4|altsyncram_2tg1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 6144         ; 32           ; --           ; --           ; 196608 ; db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif ;
; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                     ;
; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                                     ;
; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 36           ; 32           ; 36           ; 32           ; 1152   ; None                                     ;
; picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_7sd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 36           ; 32           ; 36           ; 32           ; 1152   ; None                                     ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |c4e6e10|picorv32:picorv32|mem_wordsize               ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01 ;
+-----------------+-----------------+-----------------+-----------------+
; mem_wordsize.00 ; 0               ; 0               ; 0               ;
; mem_wordsize.01 ; 1               ; 0               ; 1               ;
; mem_wordsize.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c4e6e10|picorv32:picorv32|cpu_state                                                                                                                                                                                                       ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_ldmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 1                         ;
; cpu_state.cpu_state_shift  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_exec   ; 0                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs2 ; 0                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs1 ; 0                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_fetch  ; 0                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_trap   ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; builder_interface6_bank_bus_dat_r[8..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                           ;
; builder_interface4_bank_bus_dat_r[8..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                           ;
; builder_interface3_bank_bus_dat_r[10..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                           ;
; builder_interface2_bank_bus_dat_r[8..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                           ;
; builder_interface0_bank_bus_dat_r[3..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_imm_j[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_rd[5]                                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_rs2[5]                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|compressed_instr                                                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|rdx[0..3,5..7,9..11,13..15,17..19,21..23,25..27,29..31,33..35,37..39,41..43,45..47,49..51,53..55,57..59,61..63] ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|latched_compr                                                                                                                              ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|decoded_imm_j[20..30]                                                                                                                      ; Merged with picorv32:picorv32|decoded_imm_j[31]                  ;
; picorv32:picorv32|decoded_rs2[0]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[11]                  ;
; picorv32:picorv32|decoded_rs2[4]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[4]                   ;
; picorv32:picorv32|decoded_rs2[3]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[3]                   ;
; picorv32:picorv32|decoded_rs2[2]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[2]                   ;
; picorv32:picorv32|decoded_rs2[1]                                                                                                                             ; Merged with picorv32:picorv32|decoded_imm_j[1]                   ;
; picorv32:picorv32|reg_next_pc[0]                                                                                                                             ; Merged with picorv32:picorv32|reg_pc[0]                          ;
; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_ready                                                                                                      ; Merged with picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_wr ;
; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|pcpi_ready                                                                                                      ; Merged with picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|pcpi_wr ;
; picorv32:picorv32|irq_pending[3..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[12]                                                                                                                   ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|latched_is_lu                                                                                                                              ; Lost fanout                                                      ;
; picorv32:picorv32|is_lbu_lhu_lw                                                                                                                              ; Lost fanout                                                      ;
; picorv32:picorv32|cpu_state.cpu_state_ld_rs2                                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; picorv32:picorv32|reg_pc[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 230                                                                                                                      ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+---------------------------+----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------+---------------------------+----------------------------------------+
; picorv32:picorv32|compressed_instr ; Stuck at GND              ; picorv32:picorv32|latched_compr        ;
;                                    ; due to stuck port data_in ;                                        ;
; picorv32:picorv32|latched_is_lu    ; Lost Fanouts              ; picorv32:picorv32|is_lbu_lhu_lw        ;
+------------------------------------+---------------------------+----------------------------------------+


+-------------------------------------------------------+
; General Register Statistics                           ;
+----------------------------------------------+--------+
; Statistic                                    ; Value  ;
+----------------------------------------------+--------+
; Total registers                              ; 100219 ;
; Number of registers using Synchronous Clear  ; 465    ;
; Number of registers using Synchronous Load   ; 231    ;
; Number of registers using Asynchronous Clear ; 0      ;
; Number of registers using Asynchronous Load  ; 0      ;
; Number of registers using Clock Enable       ; 99513  ;
; Number of registers using Preset             ; 0      ;
+----------------------------------------------+--------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; basesoc_int_rst                                   ; 292     ;
; basesoc_basesoc_storage[22]                       ; 4       ;
; basesoc_basesoc_storage[19]                       ; 4       ;
; basesoc_basesoc_storage[17]                       ; 4       ;
; basesoc_basesoc_storage[16]                       ; 4       ;
; basesoc_basesoc_storage[14]                       ; 4       ;
; basesoc_basesoc_storage[13]                       ; 4       ;
; basesoc_basesoc_storage[12]                       ; 4       ;
; basesoc_basesoc_storage[11]                       ; 4       ;
; basesoc_basesoc_storage[10]                       ; 4       ;
; basesoc_basesoc_storage[9]                        ; 4       ;
; basesoc_basesoc_storage[8]                        ; 4       ;
; basesoc_basesoc_storage[6]                        ; 4       ;
; basesoc_basesoc_storage[4]                        ; 4       ;
; basesoc_basesoc_storage[3]                        ; 4       ;
; basesoc_basesoc_storage[1]                        ; 4       ;
; builder_count[16]                                 ; 2       ;
; builder_count[17]                                 ; 2       ;
; builder_count[18]                                 ; 2       ;
; builder_count[19]                                 ; 2       ;
; builder_count[6]                                  ; 2       ;
; builder_count[9]                                  ; 2       ;
; builder_count[14]                                 ; 2       ;
; basesoc_basesoc_soccontroller_scratch_storage[18] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[20] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[21] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[28] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[25] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[12] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[14] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[10] ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[4]  ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[3]  ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[6]  ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[5]  ; 1       ;
; basesoc_basesoc_soccontroller_scratch_storage[9]  ; 1       ;
; Total number of inverted registers = 36           ;         ;
+---------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                   ;
+--------------------------------------------+---------------------------------+
; Register Name                              ; RAM Name                        ;
+--------------------------------------------+---------------------------------+
; mem_2_0__31__bypass[0]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[1]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[2]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[3]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[4]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[5]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[6]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[7]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__31__bypass[8]                     ; altsyncram:mem_2[0][31]__1      ;
; mem_2_0__23__bypass[0]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[1]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[2]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[3]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[4]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[5]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[6]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[7]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__23__bypass[8]                     ; altsyncram:mem_2[0][23]__2      ;
; mem_2_0__15__bypass[0]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[1]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[2]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[3]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[4]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[5]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[6]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[7]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__15__bypass[8]                     ; altsyncram:mem_2[0][15]__3      ;
; mem_2_0__7__bypass[0]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[1]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[2]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[3]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[4]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[5]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[6]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[7]                      ; altsyncram:mem_2[0][7]__4       ;
; mem_2_0__7__bypass[8]                      ; altsyncram:mem_2[0][7]__4       ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[0]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[1]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[2]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[3]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[4]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[5]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[6]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[7]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[8]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[9]  ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[10] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[11] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[12] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[13] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[14] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[15] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[16] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[17] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[18] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[19] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[20] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[21] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[22] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[23] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[24] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[25] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[26] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[27] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[28] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[29] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[30] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[31] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[32] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[33] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[34] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[35] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[36] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[37] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[38] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[39] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[40] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[41] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[42] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[43] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_0_bypass[44] ; picorv32:picorv32|cpuregs_rtl_0 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[0]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[1]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[2]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[3]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[4]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[5]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[6]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[7]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[8]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[9]  ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[10] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[11] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[12] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[13] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[14] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[15] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[16] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[17] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[18] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[19] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[20] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[21] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[22] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[23] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[24] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[25] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[26] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[27] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[28] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[29] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[30] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[31] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[32] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[33] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[34] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[35] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[36] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[37] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[38] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[39] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[40] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[41] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[42] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[43] ; picorv32:picorv32|cpuregs_rtl_1 ;
; picorv32:picorv32|cpuregs_rtl_1_bypass[44] ; picorv32:picorv32|cpuregs_rtl_1 ;
+--------------------------------------------+---------------------------------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+----------------+-----------------+-----------+
; Register Name  ; Megafunction    ; Type      ;
+----------------+-----------------+-----------+
; memdat[0..31]  ; mem_rtl_0       ; RAM       ;
; memdat_2[0..7] ; storage_rtl_0   ; RAM       ;
; memdat_4[0..7] ; storage_1_rtl_0 ; RAM       ;
+----------------+-----------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_pc[16]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_tx_bitcount[0]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |c4e6e10|builder_interface3_bank_bus_dat_r[1]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|builder_interface7_bank_bus_dat_r[13]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|builder_interface4_bank_bus_dat_r[2]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |c4e6e10|builder_interface0_bank_bus_dat_r[2]                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |c4e6e10|basesoc_leds_storage[7]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |c4e6e10|builder_interface6_bank_bus_dat_r[3]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_0_storage[3]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_1_storage[1]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_2_storage[3]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_3_storage[4]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_4_storage[3]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_5_storage[5]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_6_storage[0]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_dig_7_storage[5]                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|instr_bne                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|irq_mask[20]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|pcpi_timeout_counter[0]                 ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|divisor[2]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_tx_reg[4]                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|mem_addr[21]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|mem_wstrb[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_eventmanager_storage[1]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_tx_fifo_consume[0]                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_storage[30]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_tx_fifo_produce[0]                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_tx_fifo_level0[0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_rx_fifo_consume[3]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_timer_load_storage[28]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_timer_reload_storage[14]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_timer_value_status[26]                    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_soccontroller_scratch_storage[23]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_soccontroller_bus_errors[24]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_rx_fifo_produce[3]                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_uart_rx_fifo_level0[1]                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|count_instr[52]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|pcpi_rd[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_source_payload_data[3]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_rx_bitcount[0]                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |c4e6e10|basesoc_dgt_tick_count[9]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|mem_wdata[28]                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |c4e6e10|builder_interface1_bank_bus_dat_r[24]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|timer[24]                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|divisor[44]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|basesoc_basesoc_timer_value[28]                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |c4e6e10|builder_count[4]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|picorv32_pcpi_div:pcpi_div|dividend[24] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |c4e6e10|basesoc_dgt_count[1]                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|builder_interface2_bank_bus_dat_r[3]                      ;
; 9:1                ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |c4e6e10|builder_interface5_bank_bus_dat_r[18]                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|reg_op2[3]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|decoded_imm[7]                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|decoded_imm[27]                         ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_next_pc[22]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|latched_rd[3]                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|alu_out_q[1]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|decoded_imm[2]                          ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_op2[18]                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|mem_state[1]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|reg_sh[1]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |c4e6e10|picorv32:picorv32|reg_sh[3]                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_op1[30]                             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_op1[1]                              ;
; 13:1               ; 24 bits   ; 192 LEs       ; 120 LEs              ; 72 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_op1[12]                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 80 LEs               ; -8 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_out[12]                             ;
; 16:1               ; 16 bits   ; 160 LEs       ; 192 LEs              ; -32 LEs                ; Yes        ; |c4e6e10|picorv32:picorv32|reg_out[20]                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 44 LEs               ; -4 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_out[4]                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 22 LEs               ; -2 LEs                 ; Yes        ; |c4e6e10|picorv32:picorv32|reg_out[1]                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_storage[17]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |c4e6e10|basesoc_basesoc_soccontroller_scratch_storage[12]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |c4e6e10|builder_count[9]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|cpu_state                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |c4e6e10|builder_interface7_bank_bus_adr[11]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|cpuregs_rs1[7]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|cpuregs_rs2[4]                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |c4e6e10|Mux0                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|Selector42                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|Selector43                              ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|Selector140                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|Selector156                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |c4e6e10|picorv32:picorv32|mem_wordsize                            ;
; 4096:1             ; 32 bits   ; 87360 LEs     ; 65536 LEs            ; 21824 LEs              ; No         ; |c4e6e10|Mux93                                                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |c4e6e10|picorv32:picorv32|cpu_state                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][31]__1|altsyncram_2tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][23]__2|altsyncram_2tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][15]__3|altsyncram_2tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2[0][7]__4|altsyncram_2tg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for picorv32:picorv32|altsyncram:cpuregs_rtl_1|altsyncram_7sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:picorv32            ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary ;
; ENABLE_MUL           ; 1                                ; Unsigned Binary ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ           ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 0                                ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 0                                ; Unsigned Binary ;
; PROGADDR_IRQ         ; 10000                            ; Unsigned Binary ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; STEPS_AT_ONCE  ; 1     ; Signed Integer                                                   ;
; CARRY_CHAIN    ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][31]__1    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 9                    ; Untyped        ;
; NUMWORDS_A                         ; 512                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 9                    ; Untyped        ;
; NUMWORDS_B                         ; 512                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2tg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][23]__2    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 9                    ; Untyped        ;
; NUMWORDS_A                         ; 512                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 9                    ; Untyped        ;
; NUMWORDS_B                         ; 512                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2tg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][15]__3    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 9                    ; Untyped        ;
; NUMWORDS_A                         ; 512                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 9                    ; Untyped        ;
; NUMWORDS_B                         ; 512                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2tg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mem_2[0][7]__4     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 9                    ; Untyped        ;
; NUMWORDS_A                         ; 512                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 9                    ; Untyped        ;
; NUMWORDS_B                         ; 512                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2tg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                         ;
; NUMWORDS_A                         ; 36                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                         ;
; NUMWORDS_B                         ; 36                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_7sd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:picorv32|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                         ;
; NUMWORDS_A                         ; 36                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Untyped                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                         ;
; NUMWORDS_B                         ; 36                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_7sd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0                          ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                      ; Untyped        ;
; WIDTH_A                            ; 32                                       ; Untyped        ;
; WIDTHAD_A                          ; 13                                       ; Untyped        ;
; NUMWORDS_A                         ; 6144                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 1                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1i61                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 9                                          ;
; Entity Instance                           ; altsyncram:mem_2[0][31]__1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; altsyncram:mem_2[0][23]__2                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; altsyncram:mem_2[0][15]__3                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; altsyncram:mem_2[0][7]__4                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; picorv32:picorv32|altsyncram:cpuregs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 36                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 36                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; picorv32:picorv32|altsyncram:cpuregs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 36                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 36                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; altsyncram:mem_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 6144                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; altsyncram:storage_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 10                                         ;
;     -- NUMWORDS_A                         ; 16                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 10                                         ;
;     -- NUMWORDS_B                         ; 16                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 10                                         ;
;     -- NUMWORDS_A                         ; 16                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 10                                         ;
;     -- NUMWORDS_B                         ; 16                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32:picorv32"                                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq[31..2]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_rd        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_ready     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_wait      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; pcpi_wr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; eoi            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_addr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_instr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_addr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_read    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_write   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_la_wstrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_insn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_rs1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_rs2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pcpi_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; trap           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; trace_valid    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; trace_data     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 100219                      ;
;     ENA               ; 99095                       ;
;     ENA SCLR          ; 288                         ;
;     ENA SLD           ; 130                         ;
;     SCLR              ; 110                         ;
;     SCLR SLD          ; 67                          ;
;     SLD               ; 34                          ;
;     plain             ; 495                         ;
; cycloneiii_lcell_comb ; 81699                       ;
;     arith             ; 860                         ;
;         2 data inputs ; 373                         ;
;         3 data inputs ; 487                         ;
;     normal            ; 80839                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 394                         ;
;         3 data inputs ; 13056                       ;
;         4 data inputs ; 67330                       ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 12.28                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 12 09:02:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c4e6e10 -c c4e6e10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1116
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1246
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1263
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1309
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1480
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1492
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1578
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1622
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1730
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1761
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1831
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1839
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1854
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1879
Warning (10335): Unrecognized synthesis attribute "parallel_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1896
Warning (10335): Unrecognized synthesis attribute "full_case" at /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1896
Info (12021): Found 8 design units, including 8 entities, in source file /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
    Info (12023): Found entity 1: picorv32 File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2169
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2192
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2313
    Info (12023): Found entity 5: picorv32_pcpi_div File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2415
    Info (12023): Found entity 6: picorv32_axi File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2512
    Info (12023): Found entity 7: picorv32_axi_adapter File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2726
    Info (12023): Found entity 8: picorv32_wb File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2810
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(538) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 538
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(539) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 539
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(540) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 540
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(541) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 541
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(542) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 542
Warning (10335): Unrecognized synthesis attribute "no_retiming" at c4e6e10.v(543) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 543
Info (12021): Found 1 design units, including 1 entities, in source file c4e6e10.v
    Info (12023): Found entity 1: c4e6e10 File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 4
Info (12127): Elaborating entity "c4e6e10" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(51): object "basesoc_basesoc_soccontroller_scratch_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(53): object "basesoc_basesoc_soccontroller_bus_errors_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(54): object "basesoc_basesoc_soccontroller_bus_errors_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(71): object "basesoc_basesoc_picorv32_idbus_err" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(90): object "basesoc_basesoc_ram_bus_dat_w" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(92): object "basesoc_basesoc_ram_bus_sel" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(96): object "basesoc_basesoc_ram_bus_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(97): object "basesoc_basesoc_ram_bus_cti" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(98): object "basesoc_basesoc_ram_bus_bte" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(110): object "basesoc_basesoc_interface0_ram_bus_cti" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(111): object "basesoc_basesoc_interface0_ram_bus_bte" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(125): object "basesoc_basesoc_interface1_ram_bus_cti" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 125
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(126): object "basesoc_basesoc_interface1_ram_bus_bte" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 126
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(133): object "basesoc_basesoc_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(136): object "basesoc_basesoc_sink_first" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(137): object "basesoc_basesoc_sink_last" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(145): object "basesoc_basesoc_source_ready" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(161): object "basesoc_basesoc_uart_txfull_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 161
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(162): object "basesoc_basesoc_uart_txfull_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(164): object "basesoc_basesoc_uart_rxempty_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(165): object "basesoc_basesoc_uart_rxempty_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(177): object "basesoc_basesoc_uart_eventmanager_status_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(178): object "basesoc_basesoc_uart_eventmanager_status_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(179): object "basesoc_basesoc_uart_eventmanager_status_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(183): object "basesoc_basesoc_uart_eventmanager_pending_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(186): object "basesoc_basesoc_uart_eventmanager_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(188): object "basesoc_basesoc_uart_txempty_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(189): object "basesoc_basesoc_uart_txempty_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(191): object "basesoc_basesoc_uart_rxfull_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(192): object "basesoc_basesoc_uart_rxfull_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(226): object "basesoc_basesoc_uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 226
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(233): object "basesoc_basesoc_uart_tx_fifo_level1" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(247): object "basesoc_basesoc_uart_rx_fifo_source_first" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 247
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(248): object "basesoc_basesoc_uart_rx_fifo_source_last" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(263): object "basesoc_basesoc_uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(270): object "basesoc_basesoc_uart_rx_fifo_level1" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 270
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(279): object "basesoc_basesoc_timer_load_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 279
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(281): object "basesoc_basesoc_timer_reload_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(283): object "basesoc_basesoc_timer_en_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 283
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(287): object "basesoc_basesoc_timer_value_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 287
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(288): object "basesoc_basesoc_timer_value_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(295): object "basesoc_basesoc_timer_eventmanager_status_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(296): object "basesoc_basesoc_timer_eventmanager_status_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 296
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(297): object "basesoc_basesoc_timer_eventmanager_status_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 297
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(301): object "basesoc_basesoc_timer_eventmanager_pending_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 301
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(304): object "basesoc_basesoc_timer_eventmanager_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 304
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(311): object "basesoc_leds_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 311
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(313): object "basesoc_switchs_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(314): object "basesoc_switchs_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(316): object "basesoc_buttons_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(317): object "basesoc_buttons_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 317
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(330): object "basesoc_dig_0_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 330
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(332): object "basesoc_dig_1_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(334): object "basesoc_dig_2_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 334
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(336): object "basesoc_dig_3_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 336
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(338): object "basesoc_dig_4_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 338
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(340): object "basesoc_dig_5_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(342): object "basesoc_dig_6_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 342
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(344): object "basesoc_dig_7_re" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 344
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(357): object "builder_basesoc_wishbone_cti" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 357
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(358): object "builder_basesoc_wishbone_bte" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 358
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(371): object "builder_request" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 371
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(384): object "builder_csrbank0_in_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 384
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(394): object "builder_csrbank1_reset0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(398): object "builder_csrbank1_scratch0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(401): object "builder_csrbank1_bus_errors_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 401
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(411): object "builder_csrbank2_dig_00_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 411
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(415): object "builder_csrbank2_dig_10_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 415
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(419): object "builder_csrbank2_dig_20_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 419
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(423): object "builder_csrbank2_dig_30_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(427): object "builder_csrbank2_dig_40_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(431): object "builder_csrbank2_dig_50_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(435): object "builder_csrbank2_dig_60_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 435
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(439): object "builder_csrbank2_dig_70_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(448): object "builder_csrbank3_out0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(456): object "builder_csrbank4_in_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 456
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(466): object "builder_csrbank5_load0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 466
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(470): object "builder_csrbank5_reload0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 470
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(474): object "builder_csrbank5_en0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(478): object "builder_csrbank5_update_value0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 478
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(481): object "builder_csrbank5_value_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 481
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(486): object "builder_csrbank5_ev_enable0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 486
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(494): object "builder_csrbank6_txfull_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 494
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(498): object "builder_csrbank6_rxempty_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 498
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(503): object "builder_csrbank6_ev_enable0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 503
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(506): object "builder_csrbank6_txempty_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(510): object "builder_csrbank6_rxfull_r" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 510
Warning (10036): Verilog HDL or VHDL warning at c4e6e10.v(520): object "builder_csrbank7_tuning_word0_we" assigned a value but never read File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 520
Warning (10230): Verilog HDL assignment warning at c4e6e10.v(743): truncated value with size 30 to match size of target (14) File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 743
Warning (10850): Verilog HDL warning at c4e6e10.v(1577): number of words (5493) in memory file does not match the number of elements in the address range [0:6143] File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1577
Warning (10850): Verilog HDL warning at c4e6e10.v(1597): number of words (0) in memory file does not match the number of elements in the address range [0:3071] File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1597
Warning (10855): Verilog HDL warning at c4e6e10.v(1596): initial value for variable mem_1 should be constant File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1596
Warning (10850): Verilog HDL warning at c4e6e10.v(1617): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1617
Warning (10855): Verilog HDL warning at c4e6e10.v(1616): initial value for variable mem_2 should be constant File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1616
Warning (10030): Net "mem.data_a" at c4e6e10.v(1568) has no driver or initial value, using a default initial value '0' File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1568
Warning (10030): Net "mem.waddr_a" at c4e6e10.v(1568) has no driver or initial value, using a default initial value '0' File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1568
Warning (10030): Net "mem.we_a" at c4e6e10.v(1568) has no driver or initial value, using a default initial value '0' File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1568
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_2[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_2[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32:picorv32" File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1704
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(695): object "dbg_rs1val" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 695
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs2val" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs1val_valid" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs2val_valid" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(767): object "dbg_valid_insn" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 767
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1179): object "dbg_ascii_state" assigned a value but never read File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1179
Warning (10763): Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 332
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(797): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 797
Warning (10230): Verilog HDL assignment warning at picorv32.v(798): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 798
Warning (10230): Verilog HDL assignment warning at picorv32.v(799): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 799
Warning (10230): Verilog HDL assignment warning at picorv32.v(830): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 830
Warning (10230): Verilog HDL assignment warning at picorv32.v(831): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 831
Warning (10230): Verilog HDL assignment warning at picorv32.v(832): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 832
Warning (10230): Verilog HDL assignment warning at picorv32.v(888): truncated value with size 32 to match size of target (6) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 888
Warning (10230): Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1240
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1245
Warning (10763): Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1247
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1247
Warning (10763): Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1264
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1264
Warning (10763): Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1310
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1310
Warning (10230): Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (6) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1344
Warning (10230): Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1421
Warning (10230): Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1423
Warning (10763): Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1493
Warning (10230): Verilog HDL assignment warning at picorv32.v(1539): truncated value with size 32 to match size of target (6) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1539
Warning (10230): Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1589
Warning (10763): Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1623
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1623
Warning (10230): Verilog HDL assignment warning at picorv32.v(1658): truncated value with size 32 to match size of target (6) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1658
Warning (10230): Verilog HDL assignment warning at picorv32.v(1704): truncated value with size 6 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1704
Warning (10230): Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1726
Warning (10230): Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1756
Warning (10763): Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1832
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1832
Warning (10230): Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1837
Warning (10763): Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1840
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1840
Warning (10230): Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1845
Warning (10763): Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1855
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1855
Warning (10763): Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1880
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1880
Warning (10763): Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1897
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1897
Info (12128): Elaborating entity "picorv32_pcpi_mul" for hierarchy "picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul" File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 297
Warning (10230): Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2286
Warning (10230): Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2294
Warning (10230): Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2308
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32:picorv32|picorv32_pcpi_div:pcpi_div" File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 317
Warning (10259): Verilog HDL error at picorv32.v(2473): constant value overflow File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2473
Warning (10230): Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32) File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 2494
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_2[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_2[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:mem_2[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tg1.tdf
    Info (12023): Found entity 1: altsyncram_2tg1 File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_2tg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2tg1" for hierarchy "altsyncram:mem_2[0][31]__1|altsyncram_2tg1:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (276020): Inferred RAM node "picorv32:picorv32|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32:picorv32|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1620
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v Line: 1637
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:picorv32|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:picorv32|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6144
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "picorv32:picorv32|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32:picorv32|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sd1.tdf
    Info (12023): Found entity 1: altsyncram_7sd1 File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_7sd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picorv32:picorv32|altsyncram:cpuregs_rtl_1"
Info (12133): Instantiated megafunction "picorv32:picorv32|altsyncram:cpuregs_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6144"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1i61.tdf
    Info (12023): Found entity 1: altsyncram_1i61 File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_1i61.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/c4e6e10.ram0_c4e6e10_6b4551d5.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf
    Info (12023): Found entity 1: altsyncram_uod1 File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf Line: 310
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/db/altsyncram_uod1.tdf Line: 310
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "picorv32:picorv32|Add10~64" File: /opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v Line: 1801
Info (144001): Generated suppressed messages file /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 180630 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 180445 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings
    Info: Peak virtual memory: 1347 megabytes
    Info: Processing ended: Wed Oct 12 09:08:06 2022
    Info: Elapsed time: 00:06:02
    Info: Total CPU time (on all processors): 00:06:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.map.smsg.


