\doxysection{srsran\+::uplink\+\_\+processor\+\_\+baseband Class Reference}
\hypertarget{classsrsran_1_1uplink__processor__baseband}{}\label{classsrsran_1_1uplink__processor__baseband}\index{srsran::uplink\_processor\_baseband@{srsran::uplink\_processor\_baseband}}


Lower physical layer uplink processor -\/ Baseband interface.  




{\ttfamily \#include $<$uplink\+\_\+processor\+\_\+baseband.\+h$>$}



Inheritance diagram for srsran\+::uplink\+\_\+processor\+\_\+baseband\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=252pt]{d5/d55/classsrsran_1_1uplink__processor__baseband__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for srsran\+::uplink\+\_\+processor\+\_\+baseband\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=252pt]{db/d1d/classsrsran_1_1uplink__processor__baseband__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1uplink__processor__baseband_ab79006f7bae1a5257f581a33bf0ed3f9}\label{classsrsran_1_1uplink__processor__baseband_ab79006f7bae1a5257f581a33bf0ed3f9} 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} {\bfseries \texorpdfstring{$\sim$}{\string~}uplink\+\_\+processor\+\_\+baseband} ()=\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{default}}
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} \mbox{\hyperlink{classsrsran_1_1uplink__processor__baseband_aee8b4b517d6892edd61898baaf5c1b28}{process}} (\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{classsrsran_1_1baseband__gateway__buffer__reader}{baseband\+\_\+gateway\+\_\+buffer\+\_\+reader}} \&buffer, \mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}} timestamp)=0
\begin{DoxyCompactList}\small\item\em Processes any number of baseband samples. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Lower physical layer uplink processor -\/ Baseband interface. 

Processes baseband samples. It derives the symbol and slot timing from the number of processed samples. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1uplink__processor__baseband_aee8b4b517d6892edd61898baaf5c1b28}\label{classsrsran_1_1uplink__processor__baseband_aee8b4b517d6892edd61898baaf5c1b28} 
\index{srsran::uplink\_processor\_baseband@{srsran::uplink\_processor\_baseband}!process@{process}}
\index{process@{process}!srsran::uplink\_processor\_baseband@{srsran::uplink\_processor\_baseband}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} srsran\+::uplink\+\_\+processor\+\_\+baseband\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{classsrsran_1_1baseband__gateway__buffer__reader}{baseband\+\_\+gateway\+\_\+buffer\+\_\+reader}} \&}]{buffer,  }\item[{\mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}}}]{timestamp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Processes any number of baseband samples. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em buffer} & Baseband samples to process. \\
\hline
\mbox{\texttt{ in}}  & {\em timestamp} & Time instant in which the first sample was captured. \\
\hline
\end{DoxyParams}
\begin{DoxyRemark}{Remarks}
The number of channels in {\ttfamily buffer} must be equal to the number of receive ports for the sector. 
\end{DoxyRemark}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/lower/processors/uplink/uplink\+\_\+processor\+\_\+baseband.\+h\end{DoxyCompactItemize}
