Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto ef8ca3a0619d46688a0bc83ca3dc6d1e --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L xbip_pipe_v3_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L floating_point_v7_0_12 -L xbip_dsp48_mult_v3_0_2 -L xbip_dsp48_multadd_v3_0_2 -L div_gen_v5_1_10 -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_memory_network_behav xil_defaultlib.tb_memory_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port idx_task [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2352]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port count [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v:260]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_1_1.fifo_generator_v13_1_1_pkg
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package div_gen_v5_1_10.div_gen_v5_1_10_viv_comp
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_pkg
Compiling package div_gen_v5_1_10.div_gen_pkg
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_consts
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_exp_table...
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_pkg
Compiling package floating_point_v7_0_12.flt_utils
Compiling package floating_point_v7_0_12.vt2mutils
Compiling package floating_point_v7_0_12.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv_co...
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_pkg
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=8,c_do...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_rd...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_has_valid=1,c_byte...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_8x512
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_dout_width=16,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_16x1024
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_fpga_to_host_16x1024
Compiling module xil_defaultlib.counter(BW=9,COUNT_VALUE=128)
Compiling module xil_defaultlib.memory_network_controller
Compiling module xil_defaultlib.io_top
Compiling module xil_defaultlib.fifo_io_controller
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.fixed_adder
Compiling module xil_defaultlib.counter(BW=8,COUNT_VALUE=255)
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8)
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=32)
Compiling module xil_defaultlib.counter(BW=7,COUNT_VALUE=64)
Compiling module xil_defaultlib.ram_sync(BW_DATA=12,BW_ADDR=5)
Compiling module xil_defaultlib.emb_bwd_grad_default
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=7)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=7)
Compiling module xil_defaultlib.mult_accumulator_fixed(BW_DATA=3...
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=12)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=12)
Compiling module xil_defaultlib.exp_fixed(BW_WL=32,BW_IWL=12)
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_12.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_0_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_0_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_0_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=40,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_12.floating_point_v7_0_12_viv [\floating_point_v7_0_12_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_10.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_10.flow_ctrl [\flow_ctrl(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101010101010...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(init_00="110000111101001...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_viv [\xbip_bram18k_v3_0_2_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_10.estimator [\estimator(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.quot_addsub [\quot_addsub(c_xdevicefamily="vi...]
Compiling architecture synth of entity div_gen_v5_1_10.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_10.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="virt...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_v5_1_10_viv [\div_gen_v5_1_10_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_10.div_gen_v5_1_10 [\div_gen_v5_1_10(c_xdevicefamily...]
Compiling architecture div_32_arch of entity xil_defaultlib.div_32 [div_32_default]
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=6)
Compiling module xil_defaultlib.attention_memory_default
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=63)
Compiling module xil_defaultlib.mult_accumulator_fixed_default
Compiling module xil_defaultlib.weighted_sum_memory_default
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.fully_connected_w_soft_max_defau...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5)
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=31)
Compiling module xil_defaultlib.fully_connected_default
Compiling module xil_defaultlib.cross_entropy_default
Compiling module xil_defaultlib.memory_network_fwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=4)
Compiling module xil_defaultlib.memory_network_bwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=2)
Compiling module xil_defaultlib.w_init
Compiling module xil_defaultlib.counter(BW=16,COUNT_VALUE=16384)
Compiling module xil_defaultlib.memory_network_default
Compiling module xil_defaultlib.counter(BW=1,COUNT_VALUE=1)
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=32)
Compiling module xil_defaultlib.w_init_controller_default
Compiling module xil_defaultlib.memory_network_top
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.tb_memory_network
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 314. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 325. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 336. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 347. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 358. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memory_network_behav
