Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Sep 18 15:42:59 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file DAC_ADC_control_sets_placed.rpt
| Design       : DAC_ADC
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             331 |           98 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal  | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  mmcm0/mmcm_clk |               |                                   |                5 |             11 |         2.20 |
|  CLK_IBUF_BUFG  |               | led_blink/clk_div/en_sig_0        |                4 |             12 |         3.00 |
|  mmcm0/mmcm_clk | clk_div/en    | mmcm0/sync_rst/shift_reg/mmcm_rst |               12 |             15 |         1.25 |
|  CLK_IBUF_BUFG  |               | mmcm0/sync_rst/shift_reg/mmcm_rst |                8 |             18 |         2.25 |
|  mmcm0/mmcm_clk |               | mmcm0/sync_rst/shift_reg/mmcm_rst |               86 |            301 |         3.50 |
+-----------------+---------------+-----------------------------------+------------------+----------------+--------------+


