#define MSTAR_MIU0_BUS_BASE                      0x00000000
#define MSTAR_MIU1_BUS_BASE                      0x60000000

// Debug register 
#define R_DEBUG                     0xBF206700 // mailbox 0 

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

#define PREFTECH_L2_CONTROL_MODE PREFTECH_L2_CONTROL_MODE0DONE


// L2 op mode 
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#define L2_OP_MODE L2_OP_MODE_INITIAL_ALL_INVALID
