{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.905,
          "width": 0.8096
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.09999999999999999
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "clearance|193749999|161400001|daa1478d-329c-4092-a2e5-fa6d536b190f|caa133e4-d978-4e58-aad3-7facd07450fe",
        "clearance|193749999|162399999|24d2d1af-789f-49a7-b2a7-6cd06a5b0edb|8feb7abf-ef8a-4a5c-ab53-15445cc8e931",
        "clearance|238386000|158833000|12714254-4071-4ff2-a4de-b191981a90e9|db8df316-a2f3-4771-ab2a-03ed021ce83c",
        "clearance|238386000|164167000|aa06fcb4-1d38-480e-8190-d76bf775f654|b646308c-fbcd-4f9e-a6b5-77cfa005694a",
        "clearance|239656000|158833000|e88f15e8-09cd-4fbb-b630-945885a11429|12714254-4071-4ff2-a4de-b191981a90e9",
        "clearance|239656000|164167000|dba0abbc-3c4c-4fdf-9229-2580c78d5072|aa06fcb4-1d38-480e-8190-d76bf775f654",
        "clearance|240926000|158833000|3a2ca91e-97ae-4996-a2d1-f9096d5a248f|e88f15e8-09cd-4fbb-b630-945885a11429",
        "clearance|240926000|164167000|bf960b48-0a64-40b0-bc0b-9c15cab9314f|dba0abbc-3c4c-4fdf-9229-2580c78d5072",
        "copper_edge_clearance|150000000|186500000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|18d08479-f267-4368-8b2f-c67277d5f874",
        "copper_edge_clearance|150000000|73500000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|1c632449-f460-4ed7-bdab-0a954a80fa77",
        "copper_edge_clearance|256450000|70250000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|c3c2937b-4d50-4400-9dcb-d15c1c7fea25",
        "copper_edge_clearance|257450000|70250000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|d35572b5-658b-4790-8a38-69fbde5e65e8",
        "copper_edge_clearance|258450000|70250000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|3ec4ffda-e888-4a54-b12a-1e63139c1172",
        "copper_edge_clearance|259450000|70250000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|394ec08e-a867-4172-9588-68fdaec219ee",
        "copper_edge_clearance|260450000|70250000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|35b2a73d-4bc8-443b-af30-4727e2b18e20",
        "copper_edge_clearance|266500000|70000000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|14b07e2d-ce14-488c-851b-d3ec49831a38",
        "copper_edge_clearance|270000000|186500000|be8cec31-bf3e-498b-8bf6-cd26d7c1ac96|fb27c62a-8909-490e-af3d-e5eaff365c68",
        "courtyards_overlap|181519999|168757501|6f672419-79bc-406e-9e5a-146638d055bd|dc8c04d9-54dd-41ea-b12a-493fbdd2b4b6",
        "courtyards_overlap|188046470|170699801|3bc30d70-6fdf-49cb-be84-0f95ec48aae0|dcb5efe0-19bc-4a14-bce9-a36e5d48623b",
        "courtyards_overlap|188065206|178349801|172defb4-d4d2-4419-89b5-764f4adcac14|222452a5-5df1-4aad-9be7-e7e74049ed18",
        "courtyards_overlap|188265206|186049801|048b2501-073c-4e3b-98a8-bf4fb7a05815|7c1ac411-552a-4171-bdd4-4aa7fbb50d85"
      ],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09999999999999999,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.39999999999999997,
        "min_hole_clearance": 0.19999999999999998,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.12,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.125,
        "min_via_diameter": 0.44999999999999996,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.107,
        0.15,
        0.177,
        0.182,
        0.198,
        0.201,
        0.256,
        0.4,
        2.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "K410T-devboard.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100Ohm-diff",
        "nets": [
          "/FPGA Bank 17/HDMI.CLK_N",
          "/FPGA Bank 17/HDMI.CLK_P",
          "/FPGA Bank 17/HDMI.D0_N",
          "/FPGA Bank 17/HDMI.D0_P",
          "/FPGA Bank 17/HDMI.D1_N",
          "/FPGA Bank 17/HDMI.D1_P",
          "/FPGA Bank 17/HDMI.D2_N",
          "/FPGA Bank 17/HDMI.D2_P",
          "/FPGA Config/FPGA_CFG_DXN",
          "/FPGA Config/FPGA_CFG_DXP",
          "/HDMI + Ethernet/ETH1_N",
          "/HDMI + Ethernet/ETH1_P",
          "/HDMI + Ethernet/ETH2_N",
          "/HDMI + Ethernet/ETH2_P",
          "/HDMI + Ethernet/GBE1_N",
          "/HDMI + Ethernet/GBE1_P",
          "/HDMI + Ethernet/GBE2_N",
          "/HDMI + Ethernet/GBE2_P",
          "/HDMI + Ethernet/GBE3_N",
          "/HDMI + Ethernet/GBE3_P",
          "/HDMI + Ethernet/GBE4_N",
          "/HDMI + Ethernet/GBE4_P",
          "/HDMI + Ethernet/HDMI_CONN_CLK_N",
          "/HDMI + Ethernet/HDMI_CONN_CLK_P",
          "/HDMI + Ethernet/HDMI_CONN_D0_N",
          "/HDMI + Ethernet/HDMI_CONN_D0_P",
          "/HDMI + Ethernet/HDMI_CONN_D1_N",
          "/HDMI + Ethernet/HDMI_CONN_D1_P",
          "/HDMI + Ethernet/HDMI_CONN_D2_N",
          "/HDMI + Ethernet/HDMI_CONN_D2_P",
          "EXT_ETH1_N",
          "EXT_ETH1_P",
          "EXT_ETH2_N",
          "EXT_ETH2_P",
          "EXT_ETH3_N",
          "EXT_ETH3_P",
          "EXT_ETH4_N",
          "EXT_ETH4_P"
        ],
        "pcb_color": "rgb(0, 0, 132)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "40Ohm-se_DQ",
        "nets": [
          "/DRAM + SRAM/DDR.A0",
          "/DRAM + SRAM/DDR.A1",
          "/DRAM + SRAM/DDR.A10",
          "/DRAM + SRAM/DDR.A11",
          "/DRAM + SRAM/DDR.A12",
          "/DRAM + SRAM/DDR.A13",
          "/DRAM + SRAM/DDR.A14",
          "/DRAM + SRAM/DDR.A15",
          "/DRAM + SRAM/DDR.A2",
          "/DRAM + SRAM/DDR.A3",
          "/DRAM + SRAM/DDR.A4",
          "/DRAM + SRAM/DDR.A5",
          "/DRAM + SRAM/DDR.A6",
          "/DRAM + SRAM/DDR.A7",
          "/DRAM + SRAM/DDR.A8",
          "/DRAM + SRAM/DDR.A9",
          "/DRAM + SRAM/DDR.BA0",
          "/DRAM + SRAM/DDR.BA1",
          "/DRAM + SRAM/DDR.BA2",
          "/DRAM + SRAM/DDR.CKE",
          "/DRAM + SRAM/DDR.DM",
          "/DRAM + SRAM/DDR.DQ0",
          "/DRAM + SRAM/DDR.DQ1",
          "/DRAM + SRAM/DDR.DQ2",
          "/DRAM + SRAM/DDR.DQ3",
          "/DRAM + SRAM/DDR.DQ4",
          "/DRAM + SRAM/DDR.DQ5",
          "/DRAM + SRAM/DDR.DQ6",
          "/DRAM + SRAM/DDR.DQ7",
          "/DRAM + SRAM/DDR.ODT",
          "/DRAM + SRAM/DDR.~{CAS}",
          "/DRAM + SRAM/DDR.~{CS}",
          "/DRAM + SRAM/DDR.~{RAS}",
          "/DRAM + SRAM/DDR.~{RESET}",
          "/DRAM + SRAM/DDR.~{WE}",
          "/DRAM + SRAM/DDR_ZQ"
        ],
        "pcb_color": "rgb(0, 132, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50Ohm-se",
        "nets": [
          "/Clocks/PLL_XI",
          "/Clocks/PLL_XO",
          "/Clocks/PLL_Y0",
          "/Clocks/PLL_Y1",
          "/Clocks/PLL_Y4",
          "/DRAM + SRAM/SRAM.A0",
          "/DRAM + SRAM/SRAM.A1",
          "/DRAM + SRAM/SRAM.A10",
          "/DRAM + SRAM/SRAM.A11",
          "/DRAM + SRAM/SRAM.A12",
          "/DRAM + SRAM/SRAM.A13",
          "/DRAM + SRAM/SRAM.A14",
          "/DRAM + SRAM/SRAM.A15",
          "/DRAM + SRAM/SRAM.A16",
          "/DRAM + SRAM/SRAM.A17",
          "/DRAM + SRAM/SRAM.A18",
          "/DRAM + SRAM/SRAM.A19",
          "/DRAM + SRAM/SRAM.A2",
          "/DRAM + SRAM/SRAM.A3",
          "/DRAM + SRAM/SRAM.A4",
          "/DRAM + SRAM/SRAM.A5",
          "/DRAM + SRAM/SRAM.A6",
          "/DRAM + SRAM/SRAM.A7",
          "/DRAM + SRAM/SRAM.A8",
          "/DRAM + SRAM/SRAM.A9",
          "/DRAM + SRAM/SRAM.CE2",
          "/DRAM + SRAM/SRAM.DQ0",
          "/DRAM + SRAM/SRAM.DQ1",
          "/DRAM + SRAM/SRAM.DQ2",
          "/DRAM + SRAM/SRAM.DQ3",
          "/DRAM + SRAM/SRAM.DQ4",
          "/DRAM + SRAM/SRAM.DQ5",
          "/DRAM + SRAM/SRAM.DQ6",
          "/DRAM + SRAM/SRAM.DQ7",
          "/DRAM + SRAM/SRAM.~{CE}",
          "/DRAM + SRAM/SRAM.~{OE}",
          "/DRAM + SRAM/SRAM.~{WE}",
          "/FPGA Bank 17/GBE_RGMII.GTR_CLK",
          "/FPGA Bank 17/GBE_RGMII.GTX_CLK",
          "/FPGA Bank 17/GBE_RGMII.MDC",
          "/FPGA Bank 17/GBE_RGMII.MDIO",
          "/FPGA Bank 17/GBE_RGMII.REFCLK",
          "/FPGA Bank 17/GBE_RGMII.RXD0",
          "/FPGA Bank 17/GBE_RGMII.RXD1",
          "/FPGA Bank 17/GBE_RGMII.RXD2",
          "/FPGA Bank 17/GBE_RGMII.RXD3",
          "/FPGA Bank 17/GBE_RGMII.RX_DV",
          "/FPGA Bank 17/GBE_RGMII.TXD0",
          "/FPGA Bank 17/GBE_RGMII.TXD1",
          "/FPGA Bank 17/GBE_RGMII.TXD2",
          "/FPGA Bank 17/GBE_RGMII.TXD3",
          "/FPGA Bank 17/GBE_RGMII.TX_EN",
          "/FPGA Bank 17/GBE_RGMII.~{INT}",
          "/FPGA Bank 17/GBE_RGMII.~{RESET}",
          "/FPGA Bank 32/ETH_RMII.MDC",
          "/FPGA Bank 32/ETH_RMII.MDIO",
          "/FPGA Bank 32/ETH_RMII.REFCLK",
          "/FPGA Bank 32/ETH_RMII.RXD0",
          "/FPGA Bank 32/ETH_RMII.RXD1",
          "/FPGA Bank 32/ETH_RMII.RXER",
          "/FPGA Bank 32/ETH_RMII.RX_DV",
          "/FPGA Bank 32/ETH_RMII.TXD0",
          "/FPGA Bank 32/ETH_RMII.TXD1",
          "/FPGA Bank 32/ETH_RMII.TXEN",
          "/FPGA Bank 32/ETH_RMII.~{RESET}",
          "/FPGA Bank 33/SD_CARD.CLK",
          "/FPGA Bank 33/SD_CARD.CMD",
          "/FPGA Bank 33/SD_CARD.DAT0",
          "/FPGA Bank 33/SD_CARD.DAT1",
          "/FPGA Bank 33/SD_CARD.DAT2",
          "/FPGA Bank 33/SD_CARD.DAT3",
          "/FPGA Bank 33/SD_CARD.~{CD}",
          "/FPGA Bank 33/USR_FLASH_0.CLK",
          "/FPGA Bank 33/USR_FLASH_0.DQ0",
          "/FPGA Bank 33/USR_FLASH_0.DQ1",
          "/FPGA Bank 33/USR_FLASH_0.DQ2",
          "/FPGA Bank 33/USR_FLASH_0.DQ3",
          "/FPGA Bank 33/USR_FLASH_0.~{CS}",
          "/HDMI + Ethernet/ETH_PHY_REFCLK",
          "/HDMI + Ethernet/ETH_PHY_RXD1",
          "/HDMI + Ethernet/ETH_PHY_RXDO",
          "/HDMI + Ethernet/ETH_PHY_RXER",
          "/HDMI + Ethernet/ETH_PHY_RX_DV",
          "/HDMI + Ethernet/ETH_PHY_TXD1",
          "/HDMI + Ethernet/ETH_PHY_TXDO",
          "/HDMI + Ethernet/ETH_PHY_TXEN",
          "/HDMI + Ethernet/ETH_XI",
          "/HDMI + Ethernet/ETH_XO",
          "/PLL.CLK0",
          "/PLL.CLK1",
          "/PLL.CLK2",
          "/SPI Flash + SD Card/SD_CARD_~{CD}",
          "/SPI Flash + SD Card/SYSTEM_FLASH_CLK",
          "/SPI Flash + SD Card/SYSTEM_FLASH_DQ0",
          "/SPI Flash + SD Card/SYSTEM_FLASH_DQ1",
          "/SPI Flash + SD Card/SYSTEM_FLASH_DQ2",
          "/SPI Flash + SD Card/SYSTEM_FLASH_DQ3",
          "/SPI Flash + SD Card/SYSTEM_FLASH_~{CS}",
          "/SPI Flash + SD Card/USR_FLASH_0_CLK",
          "/SPI Flash + SD Card/USR_FLASH_0_DQ0",
          "/SPI Flash + SD Card/USR_FLASH_0_DQ1",
          "/SPI Flash + SD Card/USR_FLASH_0_DQ2",
          "/SPI Flash + SD Card/USR_FLASH_0_DQ3",
          "/SPI Flash + SD Card/USR_FLASH_0_~{CS}",
          "/SPI Flash + SD Card/USR_FLASH_1_CLK",
          "/SPI Flash + SD Card/USR_FLASH_1_DQ0",
          "/SPI Flash + SD Card/USR_FLASH_1_DQ1",
          "/SPI Flash + SD Card/USR_FLASH_1_DQ2",
          "/SPI Flash + SD Card/USR_FLASH_1_DQ3",
          "/SPI Flash + SD Card/USR_FLASH_1_~{CS}"
        ],
        "pcb_color": "rgb(0, 132, 132)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "80Ohm-diff_DQS",
        "nets": [
          "/DRAM + SRAM/DDR.CK_N",
          "/DRAM + SRAM/DDR.CK_P",
          "/DRAM + SRAM/DDR.DQS_N",
          "/DRAM + SRAM/DDR.DQS_P"
        ],
        "pcb_color": "rgb(132, 0, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "85Ohm-diff_PCIe",
        "nets": [
          "/FMC+ HSPC/GTR_REFCLK0_R_N",
          "/FMC+ HSPC/GTR_REFCLK0_R_P",
          "/FMC+ HSPC/GTR_REFCLK1_R_N",
          "/FMC+ HSPC/GTR_REFCLK1_R_P",
          "/FMC+ HSPC/GTR_REFCLK2_R_N",
          "/FMC+ HSPC/GTR_REFCLK2_R_P",
          "/FMC+ HSPC/GTR_REFCLK3_R_N",
          "/FMC+ HSPC/GTR_REFCLK3_R_P",
          "/FMC+ HSPC/GTX115.REFCLK0_N",
          "/FMC+ HSPC/GTX115.REFCLK0_P",
          "/FMC+ HSPC/GTX115.REFCLK1_N",
          "/FMC+ HSPC/GTX115.REFCLK1_P",
          "/FMC+ HSPC/GTX115.RX0_N",
          "/FMC+ HSPC/GTX115.RX0_P",
          "/FMC+ HSPC/GTX115.RX1_N",
          "/FMC+ HSPC/GTX115.RX1_P",
          "/FMC+ HSPC/GTX115.RX2_N",
          "/FMC+ HSPC/GTX115.RX2_P",
          "/FMC+ HSPC/GTX115.RX3_N",
          "/FMC+ HSPC/GTX115.RX3_P",
          "/FMC+ HSPC/GTX115.TX0_N",
          "/FMC+ HSPC/GTX115.TX0_P",
          "/FMC+ HSPC/GTX115.TX1_N",
          "/FMC+ HSPC/GTX115.TX1_P",
          "/FMC+ HSPC/GTX115.TX2_N",
          "/FMC+ HSPC/GTX115.TX2_P",
          "/FMC+ HSPC/GTX115.TX3_N",
          "/FMC+ HSPC/GTX115.TX3_P",
          "/FMC+ HSPC/GTX116.REFCLK0_N",
          "/FMC+ HSPC/GTX116.REFCLK0_P",
          "/FMC+ HSPC/GTX116.REFCLK1_N",
          "/FMC+ HSPC/GTX116.REFCLK1_P",
          "/FMC+ HSPC/GTX116.RX0_N",
          "/FMC+ HSPC/GTX116.RX0_P",
          "/FMC+ HSPC/GTX116.RX1_N",
          "/FMC+ HSPC/GTX116.RX1_P",
          "/FMC+ HSPC/GTX116.RX2_N",
          "/FMC+ HSPC/GTX116.RX2_P",
          "/FMC+ HSPC/GTX116.RX3_N",
          "/FMC+ HSPC/GTX116.RX3_P",
          "/FMC+ HSPC/GTX116.TX0_N",
          "/FMC+ HSPC/GTX116.TX0_P",
          "/FMC+ HSPC/GTX116.TX1_N",
          "/FMC+ HSPC/GTX116.TX1_P",
          "/FMC+ HSPC/GTX116.TX2_N",
          "/FMC+ HSPC/GTX116.TX2_P",
          "/FMC+ HSPC/GTX116.TX3_N",
          "/FMC+ HSPC/GTX116.TX3_P",
          "/FMC+ HSPC/GTX117.REFCLK0_N",
          "/FMC+ HSPC/GTX117.REFCLK0_P",
          "/FMC+ HSPC/GTX117.REFCLK1_N",
          "/FMC+ HSPC/GTX117.REFCLK1_P",
          "/FMC+ HSPC/GTX117.RX0_N",
          "/FMC+ HSPC/GTX117.RX0_P",
          "/FMC+ HSPC/GTX117.RX1_N",
          "/FMC+ HSPC/GTX117.RX1_P",
          "/FMC+ HSPC/GTX117.RX2_N",
          "/FMC+ HSPC/GTX117.RX2_P",
          "/FMC+ HSPC/GTX117.RX3_N",
          "/FMC+ HSPC/GTX117.RX3_P",
          "/FMC+ HSPC/GTX117.TX0_N",
          "/FMC+ HSPC/GTX117.TX0_P",
          "/FMC+ HSPC/GTX117.TX1_N",
          "/FMC+ HSPC/GTX117.TX1_P",
          "/FMC+ HSPC/GTX117.TX2_N",
          "/FMC+ HSPC/GTX117.TX2_P",
          "/FMC+ HSPC/GTX117.TX3_N",
          "/FMC+ HSPC/GTX117.TX3_P",
          "/FMC+ HSPC/GTX118.REFCLK0_N",
          "/FMC+ HSPC/GTX118.REFCLK0_P",
          "/FMC+ HSPC/GTX118.REFCLK1_N",
          "/FMC+ HSPC/GTX118.REFCLK1_P",
          "/FMC+ HSPC/GTX118.RX0_N",
          "/FMC+ HSPC/GTX118.RX0_P",
          "/FMC+ HSPC/GTX118.RX1_N",
          "/FMC+ HSPC/GTX118.RX1_P",
          "/FMC+ HSPC/GTX118.RX2_N",
          "/FMC+ HSPC/GTX118.RX2_P",
          "/FMC+ HSPC/GTX118.RX3_N",
          "/FMC+ HSPC/GTX118.RX3_P",
          "/FMC+ HSPC/GTX118.TX0_N",
          "/FMC+ HSPC/GTX118.TX0_P",
          "/FMC+ HSPC/GTX118.TX1_N",
          "/FMC+ HSPC/GTX118.TX1_P",
          "/FMC+ HSPC/GTX118.TX2_N",
          "/FMC+ HSPC/GTX118.TX2_P",
          "/FMC+ HSPC/GTX118.TX3_N",
          "/FMC+ HSPC/GTX118.TX3_P",
          "/FMC+ HSPC/GTX_TX0_C_N",
          "/FMC+ HSPC/GTX_TX0_C_P",
          "/FMC+ HSPC/GTX_TX10_C_N",
          "/FMC+ HSPC/GTX_TX10_C_P",
          "/FMC+ HSPC/GTX_TX11_C_N",
          "/FMC+ HSPC/GTX_TX11_C_P",
          "/FMC+ HSPC/GTX_TX12_C_N",
          "/FMC+ HSPC/GTX_TX12_C_P",
          "/FMC+ HSPC/GTX_TX13_C_N",
          "/FMC+ HSPC/GTX_TX13_C_P",
          "/FMC+ HSPC/GTX_TX14_C_N",
          "/FMC+ HSPC/GTX_TX14_C_P",
          "/FMC+ HSPC/GTX_TX15_C_N",
          "/FMC+ HSPC/GTX_TX15_C_P",
          "/FMC+ HSPC/GTX_TX1_C_N",
          "/FMC+ HSPC/GTX_TX1_C_P",
          "/FMC+ HSPC/GTX_TX2_C_N",
          "/FMC+ HSPC/GTX_TX2_C_P",
          "/FMC+ HSPC/GTX_TX3_C_N",
          "/FMC+ HSPC/GTX_TX3_C_P",
          "/FMC+ HSPC/GTX_TX4_C_N",
          "/FMC+ HSPC/GTX_TX4_C_P",
          "/FMC+ HSPC/GTX_TX5_C_N",
          "/FMC+ HSPC/GTX_TX5_C_P",
          "/FMC+ HSPC/GTX_TX6_C_N",
          "/FMC+ HSPC/GTX_TX6_C_P",
          "/FMC+ HSPC/GTX_TX7_C_N",
          "/FMC+ HSPC/GTX_TX7_C_P",
          "/FMC+ HSPC/GTX_TX8_C_N",
          "/FMC+ HSPC/GTX_TX8_C_P",
          "/FMC+ HSPC/GTX_TX9_C_N",
          "/FMC+ HSPC/GTX_TX9_C_P"
        ],
        "pcb_color": "rgb(132, 0, 132)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90Ohm-diff",
        "nets": [
          "/FMC+ HSPC/FMC.IO0",
          "/FMC+ HSPC/FMC.IO10_N",
          "/FMC+ HSPC/FMC.IO10_P",
          "/FMC+ HSPC/FMC.IO11_N",
          "/FMC+ HSPC/FMC.IO11_P",
          "/FMC+ HSPC/FMC.IO12_N",
          "/FMC+ HSPC/FMC.IO12_P",
          "/FMC+ HSPC/FMC.IO13_N",
          "/FMC+ HSPC/FMC.IO13_P",
          "/FMC+ HSPC/FMC.IO14_N",
          "/FMC+ HSPC/FMC.IO14_P",
          "/FMC+ HSPC/FMC.IO15_N",
          "/FMC+ HSPC/FMC.IO15_P",
          "/FMC+ HSPC/FMC.IO16_N",
          "/FMC+ HSPC/FMC.IO16_P",
          "/FMC+ HSPC/FMC.IO17_N",
          "/FMC+ HSPC/FMC.IO17_P",
          "/FMC+ HSPC/FMC.IO18_N",
          "/FMC+ HSPC/FMC.IO18_P",
          "/FMC+ HSPC/FMC.IO19_N",
          "/FMC+ HSPC/FMC.IO19_P",
          "/FMC+ HSPC/FMC.IO1_N",
          "/FMC+ HSPC/FMC.IO1_P",
          "/FMC+ HSPC/FMC.IO20_N",
          "/FMC+ HSPC/FMC.IO20_P",
          "/FMC+ HSPC/FMC.IO21_N",
          "/FMC+ HSPC/FMC.IO21_P",
          "/FMC+ HSPC/FMC.IO22_N",
          "/FMC+ HSPC/FMC.IO22_P",
          "/FMC+ HSPC/FMC.IO23_N",
          "/FMC+ HSPC/FMC.IO23_P",
          "/FMC+ HSPC/FMC.IO24_N",
          "/FMC+ HSPC/FMC.IO24_P",
          "/FMC+ HSPC/FMC.IO25",
          "/FMC+ HSPC/FMC.IO2_N",
          "/FMC+ HSPC/FMC.IO2_P",
          "/FMC+ HSPC/FMC.IO3_N",
          "/FMC+ HSPC/FMC.IO3_P",
          "/FMC+ HSPC/FMC.IO4_N",
          "/FMC+ HSPC/FMC.IO4_P",
          "/FMC+ HSPC/FMC.IO5_N",
          "/FMC+ HSPC/FMC.IO5_P",
          "/FMC+ HSPC/FMC.IO6_N",
          "/FMC+ HSPC/FMC.IO6_P",
          "/FMC+ HSPC/FMC.IO7_N",
          "/FMC+ HSPC/FMC.IO7_P",
          "/FMC+ HSPC/FMC.IO8_N",
          "/FMC+ HSPC/FMC.IO8_P",
          "/FMC+ HSPC/FMC.IO9_N",
          "/FMC+ HSPC/FMC.IO9_P",
          "/USB PHY/USB_DBG_CONN_D+",
          "/USB PHY/USB_DBG_CONN_D-",
          "/USB PHY/USB_HOST_CONN_D+",
          "/USB PHY/USB_HOST_CONN_D-",
          "/USB PHY/USB_HOST_D+",
          "/USB PHY/USB_HOST_D-",
          "/USB PHY/USB_USR_CONN_D+",
          "/USB PHY/USB_USR_CONN_D-",
          "/USB PHY/USB_USR_D+",
          "/USB PHY/USB_USR_D-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.3,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POE",
        "nets": [
          "/HDMI + Ethernet/POE_ETH.VC1",
          "/HDMI + Ethernet/POE_ETH.VC2",
          "/HDMI + Ethernet/POE_ETH.VC3",
          "/HDMI + Ethernet/POE_ETH.VC4",
          "/HDMI + Ethernet/POE_GBE.VC1",
          "/HDMI + Ethernet/POE_GBE.VC2",
          "/HDMI + Ethernet/POE_GBE.VC3",
          "/HDMI + Ethernet/POE_GBE.VC4"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Supply",
        "nets": [
          "+0V675_VREF",
          "+0V675_VTT",
          "+1V0",
          "+1V0_MGTAVCC",
          "+1V2",
          "+1V2_MGTAVTT",
          "+1V35",
          "+1V8",
          "+1V85_ADC",
          "+3V3",
          "+5V",
          "/Power supply/PD_VBUS",
          "/Power supply/USB_DBG_PD.VBUS",
          "/Power supply/USB_PD_VBUS",
          "/USB PHY/USB_HOST_VBUS",
          "/USB PHY/USB_USR_VBUS",
          "VCC_USR_A",
          "VCC_USR_B"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.4,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": {
      "+0V675_VREF": "rgb(178, 215, 50)",
      "+0V675_VTT": "rgb(194, 20, 96)",
      "+1V0": "rgb(254, 39, 18)",
      "+1V0_MGTAVCC": "rgb(102, 176, 50)",
      "+1V2": "rgb(252, 96, 10)",
      "+1V2_MGTAVTT": "rgb(52, 124, 152)",
      "+1V35": "rgb(251, 153, 2)",
      "+1V8": "rgb(2, 71, 254)",
      "+3V3": "rgb(68, 36, 214)",
      "+5V": "rgb(254, 254, 51)",
      "GND": "rgb(78, 78, 78)",
      "VCC_USR_A": "rgb(252, 204, 26)",
      "VCC_USR_B": "rgb(0, 255, 128)"
    },
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Clocks/SYS.CLK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Clocks/SYS.CLK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.CLK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.CLK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D0_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D0_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA Bank 17/HDMI.D2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + Ethernet/GBE4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH4_P"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A0"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A1"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A10"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A11"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A12"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A13"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A14"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A15"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A2"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A3"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A4"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A5"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A6"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A7"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A8"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.A9"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.BA0"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.BA1"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.BA2"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.CKE"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DM"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ0"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ1"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ2"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ3"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ4"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ5"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ6"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.DQ7"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.ODT"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.~{CAS}"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.~{CS}"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.~{RAS}"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.~{RESET}"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR.~{WE}"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DRAM + SRAM/DDR_ZQ"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A10"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A11"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A12"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A13"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A14"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A15"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A16"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A17"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A18"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A19"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A4"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A5"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A6"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A7"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A8"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.A9"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.CE2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ4"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ5"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ6"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.DQ7"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.~{CE}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.~{OE}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DRAM + SRAM/SRAM.~{WE}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.GTR_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.GTX_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.MDC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.MDIO"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.REFCLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.RXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.RXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.RXD2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.RXD3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.RX_DV"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.TXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.TXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.TXD2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.TXD3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.TX_EN"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.~{INT}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 17/GBE_RGMII.~{RESET}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.MDC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.MDIO"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.REFCLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.RXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.RXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.RXER"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.RX_DV"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.TXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.TXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.TXEN"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 32/ETH_RMII.~{RESET}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.CMD"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.DAT0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.DAT1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.DAT2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.DAT3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Bank 33/SD_CARD.~{CD}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SD_CARD_~{CD}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_DQ0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_DQ1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_DQ2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_DQ3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/SYSTEM_FLASH_~{CS}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_DQ0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_DQ1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_DQ2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_DQ3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_0_~{CS}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_DQ0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_DQ1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_DQ2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_DQ3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/SPI Flash + SD Card/USR_FLASH_1_~{CS}"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "/DRAM + SRAM/DDR.CK_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "/DRAM + SRAM/DDR.CK_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "/DRAM + SRAM/DDR.DQS_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "/DRAM + SRAM/DDR.DQS_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK0_R_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK0_R_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK1_R_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK1_R_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK2_R_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK2_R_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK3_R_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTR_REFCLK3_R_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.REFCLK1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.REFCLK1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.RX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX115.TX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.REFCLK1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.REFCLK1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.RX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX116.TX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX0_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX0_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX1_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX1_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX2_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX2_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX3_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX3_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX4_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX4_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX5_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX5_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX6_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX6_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX7_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC+ HSPC/GTX_TX7_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.REFCLK1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.REFCLK1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.RX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX117.TX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.REFCLK1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.REFCLK1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.RX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX118.TX3_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO0"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO10_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO10_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO11_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO11_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO12_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO12_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO13_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO13_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO14_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO14_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO15_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO15_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO16_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO16_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO17_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO17_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO18_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO18_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO19_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO19_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO1_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO1_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO20_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO20_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO21_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO21_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO22_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO22_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO23_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO23_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO24_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO24_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO25"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO2_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO2_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO3_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO3_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO4_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO4_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO5_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO5_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO6_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO6_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO7_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO7_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO8_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO8_P"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO9_N"
      },
      {
        "netclass": "90Ohm-diff_FMC",
        "pattern": "/FMC+ HSPC/FMC.IO9_P"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_DBG_CONN_D+"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_DBG_CONN_D-"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_HOST_CONN_D+"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_HOST_CONN_D-"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_HOST_D+"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "/USB PHY/USB_HOST_D-"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_ETH.VC1"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_ETH.VC2"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_ETH.VC3"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_ETH.VC4"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_GBE.VC1"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_GBE.VC2"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_GBE.VC3"
      },
      {
        "netclass": "POE",
        "pattern": "/HDMI + Ethernet/POE_GBE.VC4"
      },
      {
        "netclass": "POE",
        "pattern": "/Power supply/VDD"
      },
      {
        "netclass": "POE",
        "pattern": "/Power supply/VSS"
      },
      {
        "netclass": "POE",
        "pattern": "GNDD"
      },
      {
        "netclass": "Supply",
        "pattern": "+0V675_VREF"
      },
      {
        "netclass": "Supply",
        "pattern": "+0V675_VTT"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V0"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V0_MGTAVCC"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V2"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V2_MGTAVTT"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V35"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V8"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V85_ADC"
      },
      {
        "netclass": "Supply",
        "pattern": "+3V3"
      },
      {
        "netclass": "Supply",
        "pattern": "+5V"
      },
      {
        "netclass": "Supply",
        "pattern": "+5V_AON"
      },
      {
        "netclass": "Supply",
        "pattern": "/FPGA Bank 34/DDR_VRN"
      },
      {
        "netclass": "Supply",
        "pattern": "/FPGA Bank 34/DDR_VRP"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "c1489e7c-896d-4046-acd4-3929998e87dc",
      ""
    ],
    [
      "020031b8-7f27-4e26-b74c-26be7f0881a9",
      "FPGA supply"
    ],
    [
      "4957cea6-7ef8-4d5d-9f3b-6e9fc8069ff5",
      "FPGA Config"
    ],
    [
      "c44d4881-1156-4195-851b-7c886d359b71",
      "FPGA MGT Interface"
    ],
    [
      "dc541af2-96d1-4686-8434-6b99da36a1e1",
      "DRAM + SRAM"
    ],
    [
      "f197fc77-508c-435d-932d-162b52b3ed75",
      "Power supply"
    ],
    [
      "53e5e9d0-da1a-4e72-8926-4916ab1fc9d9",
      "SPI Flash + SD Card"
    ],
    [
      "92f84d48-430a-4861-a72f-ac293d5b94b2",
      "User GPIO + LED + button + DIP switch"
    ],
    [
      "32cc216c-573a-42da-8552-2904507ceea0",
      "USB PHY"
    ],
    [
      "677e70f4-c662-4db0-90ce-7e9c457b20f1",
      "HDMI + Ethernet"
    ],
    [
      "03f686ad-e1cc-4993-b908-c2b90876b432",
      "FMC+ HSPC"
    ],
    [
      "68671351-8adf-4d3d-acf4-3cd3079d5c5c",
      "DC-DC Converters"
    ],
    [
      "9a0374cb-9a33-4819-a0e9-e1b565134863",
      "Clocks"
    ],
    [
      "da04edaf-ffc5-4ca5-8165-171978fe05bc",
      "FPGA Bank 13"
    ],
    [
      "429ead79-12f0-47b8-8167-aee96d75a5d4",
      "FPGA Bank 14"
    ],
    [
      "5023398f-fd26-406d-86c0-7c0526b2a102",
      "FPGA Bank 15"
    ],
    [
      "64dc573c-4102-47be-8d75-9c1435db537b",
      "FPGA Bank 16"
    ],
    [
      "388f73a6-c016-499f-a752-df110c1ef9d6",
      "FPGA Bank 17"
    ],
    [
      "5ac9c24f-ace8-47cc-a17e-22f5cbe0e59f",
      "FPGA Bank 18"
    ],
    [
      "8e3c1fd4-00b3-4241-a4be-4f49c343a1b2",
      "FPGA Bank 32"
    ],
    [
      "44e9e439-cc37-4559-9167-3c4b957a5aff",
      "FPGA Bank 33"
    ],
    [
      "7d9cde2f-dddc-4745-ba9e-6423f5c75331",
      "Supervisior MCU"
    ],
    [
      "379b1f53-51c1-46d8-ac52-98e1a4cea45d",
      "FPGA Bank 34"
    ],
    [
      "60d072bf-b5b1-474c-abe1-1c47165e243b",
      "FPGA Bank 12"
    ]
  ],
  "text_variables": {}
}
