
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.45

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_xor (input port clocked by clk)
Endpoint: result[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
    91    0.94    0.00    0.00    4.00 v is_xor (in)
                                         is_xor (net)
                  0.00    0.00    4.00 v _4284_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.03    0.10    4.10 v _4284_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         result[1] (net)
                  0.03    0.00    4.10 v result[1] (out)
                                  4.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.10   data arrival time
-----------------------------------------------------------------------------
                                  8.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[125] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     4    0.06    0.00    0.00    4.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 ^ _2139_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   172    1.69    6.22    3.70    7.70 ^ _2139_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1572_ (net)
                  6.22    0.00    7.70 ^ _2441_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    1.21    0.18    7.88 v _2441_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _1864_ (net)
                  1.21    0.00    7.88 v _2453_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.15    0.58    8.45 v _2453_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1876_ (net)
                  0.15    0.00    8.45 v _2460_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.18    0.39    8.84 v _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1883_ (net)
                  0.18    0.00    8.84 v _2461_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.05    0.41    0.29    9.13 ^ _2461_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1884_ (net)
                  0.41    0.00    9.13 ^ _2504_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.80    0.13    9.26 v _2504_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1923_ (net)
                  0.80    0.00    9.26 v _2505_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.21    0.49    9.74 v _2505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1924_ (net)
                  0.21    0.00    9.74 v _2520_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.02    0.45    0.24    9.98 ^ _2520_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _1938_ (net)
                  0.45    0.00    9.98 ^ _2521_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30   10.28 v _2521_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1939_ (net)
                  0.12    0.00   10.28 v _2562_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     3    0.03    0.13    0.11   10.39 ^ _2562_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         result[69] (net)
                  0.13    0.00   10.39 ^ _2563_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.15    0.28   10.68 v _2563_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1980_ (net)
                  0.15    0.00   10.68 v _2564_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.28   10.96 ^ _2564_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1981_ (net)
                  0.08    0.00   10.96 ^ _2569_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     4    0.04    1.08    0.20   11.16 v _2569_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1986_ (net)
                  1.08    0.00   11.16 v _2599_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.16    0.61   11.77 v _2599_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _2015_ (net)
                  0.16    0.00   11.77 v _4123_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.24    0.18   11.95 ^ _4123_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1371_ (net)
                  0.24    0.00   11.95 ^ _4259_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.85    0.15   12.10 v _4259_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1496_ (net)
                  0.85    0.00   12.10 v _4260_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.58   12.68 ^ _4260_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1497_ (net)
                  0.09    0.00   12.68 ^ _4263_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    1.50    0.12   12.80 v _4263_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _1500_ (net)
                  1.50    0.00   12.80 v _4264_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.75   13.55 ^ _4264_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         result[125] (net)
                  0.05    0.00   13.55 ^ result[125] (out)
                                 13.55   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[125] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     4    0.06    0.00    0.00    4.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 ^ _2139_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   172    1.69    6.22    3.70    7.70 ^ _2139_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1572_ (net)
                  6.22    0.00    7.70 ^ _2441_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    1.21    0.18    7.88 v _2441_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _1864_ (net)
                  1.21    0.00    7.88 v _2453_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.15    0.58    8.45 v _2453_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1876_ (net)
                  0.15    0.00    8.45 v _2460_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.18    0.39    8.84 v _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1883_ (net)
                  0.18    0.00    8.84 v _2461_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.05    0.41    0.29    9.13 ^ _2461_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1884_ (net)
                  0.41    0.00    9.13 ^ _2504_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.80    0.13    9.26 v _2504_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1923_ (net)
                  0.80    0.00    9.26 v _2505_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.21    0.49    9.74 v _2505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1924_ (net)
                  0.21    0.00    9.74 v _2520_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.02    0.45    0.24    9.98 ^ _2520_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _1938_ (net)
                  0.45    0.00    9.98 ^ _2521_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.12    0.30   10.28 v _2521_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1939_ (net)
                  0.12    0.00   10.28 v _2562_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     3    0.03    0.13    0.11   10.39 ^ _2562_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         result[69] (net)
                  0.13    0.00   10.39 ^ _2563_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.15    0.28   10.68 v _2563_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1980_ (net)
                  0.15    0.00   10.68 v _2564_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.28   10.96 ^ _2564_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1981_ (net)
                  0.08    0.00   10.96 ^ _2569_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     4    0.04    1.08    0.20   11.16 v _2569_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1986_ (net)
                  1.08    0.00   11.16 v _2599_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.16    0.61   11.77 v _2599_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _2015_ (net)
                  0.16    0.00   11.77 v _4123_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.24    0.18   11.95 ^ _4123_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1371_ (net)
                  0.24    0.00   11.95 ^ _4259_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.85    0.15   12.10 v _4259_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _1496_ (net)
                  0.85    0.00   12.10 v _4260_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.58   12.68 ^ _4260_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1497_ (net)
                  0.09    0.00   12.68 ^ _4263_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    1.50    0.12   12.80 v _4263_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _1500_ (net)
                  1.50    0.00   12.80 v _4264_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.75   13.55 ^ _4264_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         result[125] (net)
                  0.05    0.00   13.55 ^ result[125] (out)
                                 13.55   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.68e-02   7.57e-03   4.64e-07   2.43e-02 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.68e-02   7.57e-03   4.64e-07   2.43e-02 100.0%
                          68.9%      31.1%       0.0%
