# Basic MIPS processor without pipelining
Implementation of a basic MIPS processor without pipelining on SystemVerilog
