vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 11:43:34 on Dec 13,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(55)
#    Time: 6593 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 55
quit -sim
vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# End time: 11:44:24 on Dec 13,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 11:44:24 on Dec 13,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Clocked_Dlatch_With_Delay_TB_P3/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(55)
#    Time: 6593 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 55
# WARNING: No extended dataflow license exists
quit -sim
# End time: 11:54:08 on Dec 13,2020, Elapsed time: 0:09:44
# Errors: 0, Warnings: 1
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 11:54:22 on Dec 13,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(136)
#    Time: 113190 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 136
