###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:36:59 2020
#  Design:            arbiter
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix arbiter_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin buffer_6_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.821
= Slack Time                    4.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.145 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.145 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.123 |   0.123 |    4.268 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0  | 0.380 |   0.503 |    4.647 | 
     | U591                   | B1 ^ -> ZN v | IND2D0   | 0.124 |   0.626 |    4.771 | 
     | U590                   | A2 v -> ZN ^ | NR2D0    | 0.090 |   0.716 |    4.861 | 
     | U589                   | A1 ^ -> Z v  | CKXOR2D0 | 0.104 |   0.821 |    4.965 | 
     | buffer_6_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.821 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.855 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.855 | 
     | buffer_6_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.855 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin buffer_6_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.767
= Slack Time                    4.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.198 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.198 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.123 |   0.123 |    4.321 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0  | 0.380 |   0.503 |    4.701 | 
     | U591                   | B1 ^ -> ZN v | IND2D0   | 0.124 |   0.626 |    4.824 | 
     | U588                   | A2 v -> Z v  | CKXOR2D0 | 0.141 |   0.767 |    4.965 | 
     | buffer_6_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.767 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.802 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.802 | 
     | buffer_6_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.802 | 
     +---------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin router_port_6_reg[5]/CPN 
Endpoint:   router_port_6_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.674
= Slack Time                    4.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.287 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.287 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.410 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.790 | 
     | U572                 | S ^ -> Z v   | MUX2D0  | 0.172 |   0.674 |    4.962 | 
     | router_port_6_reg[5] | D v          | DFND1   | 0.000 |   0.674 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.713 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.713 | 
     | router_port_6_reg[5] | CPN v      | DFND1  | 0.000 |   5.000 |    0.713 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin router_port_6_reg[14]/CPN 
Endpoint:   router_port_6_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.674
= Slack Time                    4.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.288 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.288 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.411 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.790 | 
     | U581                  | S ^ -> Z v   | MUX2D0  | 0.171 |   0.674 |    4.962 | 
     | router_port_6_reg[14] | D v          | DFND1   | 0.000 |   0.674 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.712 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.712 | 
     | router_port_6_reg[14] | CPN v      | DFND1  | 0.000 |   5.000 |    0.712 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin router_port_6_reg[17]/CPN 
Endpoint:   router_port_6_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.674
= Slack Time                    4.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.288 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.288 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.411 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.791 | 
     | U584                  | S ^ -> Z v   | MUX2D0  | 0.171 |   0.674 |    4.962 | 
     | router_port_6_reg[17] | D v          | DFND1   | 0.000 |   0.674 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.712 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.712 | 
     | router_port_6_reg[17] | CPN v      | DFND1  | 0.000 |   5.000 |    0.712 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin router_port_6_reg[8]/CPN 
Endpoint:   router_port_6_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.673
= Slack Time                    4.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.289 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.289 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.412 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.792 | 
     | U575                 | S ^ -> Z v   | MUX2D0  | 0.170 |   0.673 |    4.962 | 
     | router_port_6_reg[8] | D v          | DFND1   | 0.000 |   0.673 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.711 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.711 | 
     | router_port_6_reg[8] | CPN v      | DFND1  | 0.000 |   5.000 |    0.711 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin router_port_6_reg[3]/CPN 
Endpoint:   router_port_6_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.673
= Slack Time                    4.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.289 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.289 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.412 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.792 | 
     | U570                 | S ^ -> Z v   | MUX2D0  | 0.170 |   0.673 |    4.962 | 
     | router_port_6_reg[3] | D v          | DFND1   | 0.000 |   0.673 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.711 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.711 | 
     | router_port_6_reg[3] | CPN v      | DFND1  | 0.000 |   5.000 |    0.711 | 
     +-------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin router_port_6_reg[10]/CPN 
Endpoint:   router_port_6_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.672
= Slack Time                    4.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.290 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.290 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.413 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.792 | 
     | U577                  | S ^ -> Z v   | MUX2D0  | 0.170 |   0.672 |    4.962 | 
     | router_port_6_reg[10] | D v          | DFND1   | 0.000 |   0.672 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.710 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.710 | 
     | router_port_6_reg[10] | CPN v      | DFND1  | 0.000 |   5.000 |    0.710 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin router_port_6_reg[15]/CPN 
Endpoint:   router_port_6_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.672
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.793 | 
     | U582                  | S ^ -> Z v   | MUX2D0  | 0.169 |   0.672 |    4.962 | 
     | router_port_6_reg[15] | D v          | DFND1   | 0.000 |   0.672 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin router_port_6_reg[9]/CPN 
Endpoint:   router_port_6_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.671
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.794 | 
     | U576                 | S ^ -> Z v   | MUX2D0  | 0.169 |   0.671 |    4.962 | 
     | router_port_6_reg[9] | D v          | DFND1   | 0.000 |   0.671 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[9] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +-------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin router_port_6_reg[12]/CPN 
Endpoint:   router_port_6_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.671
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.794 | 
     | U579                  | S ^ -> Z v   | MUX2D0  | 0.168 |   0.671 |    4.962 | 
     | router_port_6_reg[12] | D v          | DFND1   | 0.000 |   0.671 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[12] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin router_port_6_reg[0]/CPN 
Endpoint:   router_port_6_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.671
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.794 | 
     | U567                 | S ^ -> Z v   | MUX2D0  | 0.168 |   0.671 |    4.962 | 
     | router_port_6_reg[0] | D v          | DFND1   | 0.000 |   0.671 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[0] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +-------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin router_port_6_reg[18]/CPN 
Endpoint:   router_port_6_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.671
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.794 | 
     | U585                  | S ^ -> Z v   | MUX2D0  | 0.168 |   0.671 |    4.962 | 
     | router_port_6_reg[18] | D v          | DFND1   | 0.000 |   0.671 |    4.962 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[18] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin router_port_6_reg[2]/CPN 
Endpoint:   router_port_6_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.671
= Slack Time                    4.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.291 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.291 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.414 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.794 | 
     | U569                 | S ^ -> Z v   | MUX2D0  | 0.168 |   0.671 |    4.962 | 
     | router_port_6_reg[2] | D v          | DFND1   | 0.000 |   0.671 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.709 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.709 | 
     | router_port_6_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.709 | 
     +-------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin buffer_6_rd_ptr_reg[0]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.670
= Slack Time                    4.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                        |              |         |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+---------+----------| 
     |                        | clk ^        |         |       |   0.000 |    4.292 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.292 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.415 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.795 | 
     | U587                   | A1 ^ -> ZN v | XNR2D0  | 0.167 |   0.670 |    4.962 | 
     | buffer_6_rd_ptr_reg[0] | D v          | DFND1   | 0.000 |   0.670 |    4.962 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.708 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.708 | 
     | buffer_6_rd_ptr_reg[0] | CPN v      | DFND1  | 0.000 |   5.000 |    0.708 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin router_port_6_reg[7]/CPN 
Endpoint:   router_port_6_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.670
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.292 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.292 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.415 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.795 | 
     | U574                 | S ^ -> Z v   | MUX2D0  | 0.167 |   0.670 |    4.962 | 
     | router_port_6_reg[7] | D v          | DFND1   | 0.000 |   0.670 |    4.962 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[7] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +-------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin router_port_6_reg[13]/CPN 
Endpoint:   router_port_6_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.670
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U580                  | S ^ -> Z v   | MUX2D0  | 0.167 |   0.670 |    4.963 | 
     | router_port_6_reg[13] | D v          | DFND1   | 0.000 |   0.670 |    4.963 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[13] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin router_port_6_reg[4]/CPN 
Endpoint:   router_port_6_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U571                 | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[4] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[4] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin router_port_6_reg[11]/CPN 
Endpoint:   router_port_6_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U578                  | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[11] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin router_port_6_reg[1]/CPN 
Endpoint:   router_port_6_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U568                 | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[1] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin router_port_6_reg[6]/CPN 
Endpoint:   router_port_6_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U573                 | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[6] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[6] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin router_port_6_reg[16]/CPN 
Endpoint:   router_port_6_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U583                  | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[16] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[16] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin router_port_6_reg[19]/CPN 
Endpoint:   router_port_6_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.669
= Slack Time                    4.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.293 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.293 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.416 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.380 |   0.503 |    4.796 | 
     | U586                  | S ^ -> Z v   | MUX2D0  | 0.167 |   0.669 |    4.963 | 
     | router_port_6_reg[19] | D v          | DFND1   | 0.000 |   0.669 |    4.963 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.707 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.707 | 
     | router_port_6_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.707 | 
     +--------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buffer_2_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_2_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.618
= Slack Time                    4.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.348 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.348 | 
     | buffer_2_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.119 |   0.119 |    4.467 | 
     | U538                   | A1 ^ -> ZN ^ | INR2XD1  | 0.220 |   0.339 |    4.687 | 
     | U691                   | B1 ^ -> ZN v | IND2D0   | 0.091 |   0.430 |    4.778 | 
     | U690                   | A2 v -> ZN ^ | NR2D0    | 0.082 |   0.513 |    4.860 | 
     | U689                   | A1 ^ -> Z v  | CKXOR2D0 | 0.105 |   0.618 |    4.965 | 
     | buffer_2_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.618 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.652 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.652 | 
     | buffer_2_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.652 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buffer_0_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_0_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.611
= Slack Time                    4.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.354 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.354 | 
     | buffer_0_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.120 |   0.120 |    4.474 | 
     | U540                   | A1 ^ -> ZN ^ | INR2XD1  | 0.220 |   0.340 |    4.694 | 
     | U745                   | B1 ^ -> ZN v | IND2D0   | 0.093 |   0.433 |    4.788 | 
     | U744                   | A2 v -> ZN ^ | NR2D0    | 0.076 |   0.509 |    4.864 | 
     | U743                   | A1 ^ -> Z v  | CKXOR2D0 | 0.102 |   0.611 |    4.965 | 
     | buffer_0_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.611 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.646 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.646 | 
     | buffer_0_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.646 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buffer_5_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_5_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.609
= Slack Time                    4.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.356 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.356 | 
     | buffer_5_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.123 |   0.123 |    4.478 | 
     | U535                   | A1 ^ -> ZN ^ | INR2XD0  | 0.213 |   0.336 |    4.692 | 
     | U616                   | B1 ^ -> ZN v | IND2D0   | 0.086 |   0.422 |    4.778 | 
     | U615                   | A2 v -> ZN ^ | NR2D0    | 0.081 |   0.503 |    4.859 | 
     | U614                   | A1 ^ -> Z v  | CKXOR2D0 | 0.106 |   0.609 |    4.965 | 
     | buffer_5_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.609 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.644 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.644 | 
     | buffer_5_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.644 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin buffer_7_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_7_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.607
= Slack Time                    4.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.358 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.358 | 
     | buffer_7_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.118 |   0.118 |    4.475 | 
     | U533                   | A1 ^ -> ZN ^ | INR2XD1  | 0.215 |   0.333 |    4.691 | 
     | U566                   | B1 ^ -> ZN v | IND2D0   | 0.092 |   0.425 |    4.783 | 
     | U565                   | A2 v -> ZN ^ | NR2D0    | 0.078 |   0.503 |    4.860 | 
     | U564                   | A1 ^ -> Z v  | CKXOR2D0 | 0.105 |   0.607 |    4.965 | 
     | buffer_7_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.607 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.642 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.642 | 
     | buffer_7_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.642 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buffer_4_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_4_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_4_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.590
= Slack Time                    4.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.376 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.376 | 
     | buffer_4_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.116 |   0.116 |    4.491 | 
     | U536                   | A1 ^ -> ZN ^ | INR2XD0  | 0.161 |   0.276 |    4.652 | 
     | FE_OFCC2_n492          | I ^ -> Z ^   | BUFFD4   | 0.091 |   0.367 |    4.743 | 
     | U641                   | B1 ^ -> ZN v | IND2D0   | 0.051 |   0.418 |    4.794 | 
     | U640                   | A2 v -> ZN ^ | NR2D0    | 0.068 |   0.486 |    4.862 | 
     | U639                   | A1 ^ -> Z v  | CKXOR2D0 | 0.104 |   0.590 |    4.965 | 
     | buffer_4_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.590 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.624 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.624 | 
     | buffer_4_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.624 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buffer_0_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_0_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.561
= Slack Time                    4.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.403 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.403 | 
     | buffer_0_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.120 |   0.120 |    4.523 | 
     | U540                   | A1 ^ -> ZN ^ | INR2XD1  | 0.220 |   0.340 |    4.743 | 
     | U745                   | B1 ^ -> ZN v | IND2D0   | 0.093 |   0.433 |    4.837 | 
     | U742                   | A2 v -> Z v  | CKXOR2D0 | 0.128 |   0.561 |    4.964 | 
     | buffer_0_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.561 |    4.964 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.597 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.597 | 
     | buffer_0_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.597 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buffer_2_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_2_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.556
= Slack Time                    4.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.409 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.409 | 
     | buffer_2_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.119 |   0.119 |    4.527 | 
     | U538                   | A1 ^ -> ZN ^ | INR2XD1  | 0.220 |   0.339 |    4.748 | 
     | U691                   | B1 ^ -> ZN v | IND2D0   | 0.091 |   0.430 |    4.839 | 
     | U688                   | A2 v -> Z v  | CKXOR2D0 | 0.126 |   0.556 |    4.965 | 
     | buffer_2_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.556 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.591 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.591 | 
     | buffer_2_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.591 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buffer_7_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_7_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.553
= Slack Time                    4.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.411 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.411 | 
     | buffer_7_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.118 |   0.118 |    4.529 | 
     | U533                   | A1 ^ -> ZN ^ | INR2XD1  | 0.215 |   0.333 |    4.744 | 
     | U566                   | B1 ^ -> ZN v | IND2D0   | 0.092 |   0.425 |    4.836 | 
     | U563                   | A2 v -> Z v  | CKXOR2D0 | 0.128 |   0.553 |    4.964 | 
     | buffer_7_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.553 |    4.964 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.589 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.589 | 
     | buffer_7_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.589 | 
     +---------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buffer_5_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_5_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.547
= Slack Time                    4.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.418 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.418 | 
     | buffer_5_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.123 |   0.123 |    4.541 | 
     | U535                   | A1 ^ -> ZN ^ | INR2XD0  | 0.213 |   0.336 |    4.754 | 
     | U616                   | B1 ^ -> ZN v | IND2D0   | 0.086 |   0.422 |    4.840 | 
     | U613                   | A2 v -> Z v  | CKXOR2D0 | 0.124 |   0.547 |    4.965 | 
     | buffer_5_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.547 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.582 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.582 | 
     | buffer_5_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.582 | 
     +---------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin router_port_5_reg[4]/CPN 
Endpoint:   router_port_5_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.425 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.425 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.548 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.761 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U596                 | S ^ -> Z v   | MUX2D0  | 0.111 |   0.541 |    4.967 | 
     | router_port_5_reg[4] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.575 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.575 | 
     | router_port_5_reg[4] | CPN v      | DFND1  | 0.000 |   5.000 |    0.575 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin router_port_5_reg[6]/CPN 
Endpoint:   router_port_5_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.425 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.425 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.548 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.761 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U598                 | S ^ -> Z v   | MUX2D0  | 0.111 |   0.541 |    4.967 | 
     | router_port_5_reg[6] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.575 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.575 | 
     | router_port_5_reg[6] | CPN v      | DFND1  | 0.000 |   5.000 |    0.575 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin router_port_5_reg[1]/CPN 
Endpoint:   router_port_5_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.426 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.426 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.548 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.762 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U593                 | S ^ -> Z v   | MUX2D0  | 0.111 |   0.541 |    4.967 | 
     | router_port_5_reg[1] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.574 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.574 | 
     | router_port_5_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.574 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin router_port_5_reg[18]/CPN 
Endpoint:   router_port_5_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.426 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.426 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.762 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U610                  | S ^ -> Z v   | MUX2D0  | 0.111 |   0.541 |    4.967 | 
     | router_port_5_reg[18] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.574 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.574 | 
     | router_port_5_reg[18] | CPN v      | DFND1  | 0.000 |   5.000 |    0.574 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin router_port_5_reg[8]/CPN 
Endpoint:   router_port_5_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.426 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.426 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.762 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U600                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.541 |    4.967 | 
     | router_port_5_reg[8] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.574 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.574 | 
     | router_port_5_reg[8] | CPN v      | DFND1  | 0.000 |   5.000 |    0.574 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin router_port_5_reg[3]/CPN 
Endpoint:   router_port_5_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.426 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.426 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.762 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U595                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.541 |    4.967 | 
     | router_port_5_reg[3] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.574 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.574 | 
     | router_port_5_reg[3] | CPN v      | DFND1  | 0.000 |   5.000 |    0.574 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin router_port_5_reg[11]/CPN 
Endpoint:   router_port_5_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.541
= Slack Time                    4.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.426 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.426 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.762 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.856 | 
     | U603                  | S ^ -> Z v   | MUX2D0  | 0.110 |   0.541 |    4.967 | 
     | router_port_5_reg[11] | D v          | DFND1   | 0.000 |   0.541 |    4.967 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.574 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.574 | 
     | router_port_5_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.574 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin router_port_5_reg[2]/CPN 
Endpoint:   router_port_5_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.540
= Slack Time                    4.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.427 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.427 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.763 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.857 | 
     | U594                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.540 |    4.967 | 
     | router_port_5_reg[2] | D v          | DFND1   | 0.000 |   0.540 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.573 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.573 | 
     | router_port_5_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.573 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin router_port_5_reg[9]/CPN 
Endpoint:   router_port_5_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.540
= Slack Time                    4.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.427 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.427 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.549 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.763 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.857 | 
     | U601                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.540 |    4.967 | 
     | router_port_5_reg[9] | D v          | DFND1   | 0.000 |   0.540 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.573 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.573 | 
     | router_port_5_reg[9] | CPN v      | DFND1  | 0.000 |   5.000 |    0.573 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin router_port_5_reg[12]/CPN 
Endpoint:   router_port_5_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.540
= Slack Time                    4.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.427 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.427 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.550 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.763 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.858 | 
     | U604                  | S ^ -> Z v   | MUX2D0  | 0.109 |   0.540 |    4.967 | 
     | router_port_5_reg[12] | D v          | DFND1   | 0.000 |   0.540 |    4.967 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.573 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.573 | 
     | router_port_5_reg[12] | CPN v      | DFND1  | 0.000 |   5.000 |    0.573 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin router_port_5_reg[10]/CPN 
Endpoint:   router_port_5_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.540
= Slack Time                    4.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.427 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.427 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.550 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.763 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.858 | 
     | U602                  | S ^ -> Z v   | MUX2D0  | 0.109 |   0.540 |    4.967 | 
     | router_port_5_reg[10] | D v          | DFND1   | 0.000 |   0.540 |    4.967 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.573 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.573 | 
     | router_port_5_reg[10] | CPN v      | DFND1  | 0.000 |   5.000 |    0.573 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin router_port_5_reg[5]/CPN 
Endpoint:   router_port_5_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.540
= Slack Time                    4.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.427 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.427 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.550 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.764 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.858 | 
     | U597                 | S ^ -> Z v   | MUX2D0  | 0.109 |   0.540 |    4.967 | 
     | router_port_5_reg[5] | D v          | DFND1   | 0.000 |   0.540 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.573 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.573 | 
     | router_port_5_reg[5] | CPN v      | DFND1  | 0.000 |   5.000 |    0.573 | 
     +-------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin router_port_5_reg[0]/CPN 
Endpoint:   router_port_5_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.033
+ Phase Shift                   0.000
= Required Time                 4.967
- Arrival Time                  0.539
= Slack Time                    4.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.429 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.429 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.123 |   0.123 |    4.551 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.213 |   0.336 |    4.765 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.094 |   0.430 |    4.859 | 
     | U592                 | S ^ -> Z v   | MUX2D0  | 0.108 |   0.539 |    4.967 | 
     | router_port_5_reg[0] | D v          | DFND1   | 0.000 |   0.539 |    4.967 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.571 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.571 | 
     | router_port_5_reg[0] | CPN v      | DFND1  | 0.000 |   5.000 |    0.571 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin buffer_4_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_4_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_4_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.527
= Slack Time                    4.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.439 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.439 | 
     | buffer_4_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.116 |   0.116 |    4.555 | 
     | U536                   | A1 ^ -> ZN ^ | INR2XD0  | 0.161 |   0.276 |    4.715 | 
     | FE_OFCC2_n492          | I ^ -> Z ^   | BUFFD4   | 0.091 |   0.368 |    4.806 | 
     | U641                   | B1 ^ -> ZN v | IND2D0   | 0.051 |   0.418 |    4.857 | 
     | U638                   | A2 v -> Z v  | CKXOR2D0 | 0.108 |   0.527 |    4.965 | 
     | buffer_4_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.527 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.561 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.561 | 
     | buffer_4_rd_ptr_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.561 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin buffer_3_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_3_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.497
= Slack Time                    4.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.468 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    4.468 | 
     | buffer_3_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.113 |   0.113 |    4.581 | 
     | U537                   | A1 ^ -> ZN ^ | INR2XD0  | 0.085 |   0.198 |    4.666 | 
     | FE_OFCC1_n495          | I ^ -> Z ^   | BUFFD6   | 0.077 |   0.276 |    4.744 | 
     | U666                   | B1 ^ -> ZN v | IND2D0   | 0.050 |   0.326 |    4.793 | 
     | U665                   | A2 v -> ZN ^ | NR2D0    | 0.068 |   0.394 |    4.862 | 
     | U664                   | A1 ^ -> Z v  | CKXOR2D0 | 0.104 |   0.497 |    4.965 | 
     | buffer_3_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.497 |    4.965 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.532 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.532 | 
     | buffer_3_rd_ptr_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.532 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin router_port_2_reg[19]/CPN 
Endpoint:   router_port_2_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.490
= Slack Time                    4.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.474 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.474 | 
     | buffer_2_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.119 |   0.119 |    4.593 | 
     | U538                  | A1 ^ -> ZN ^ | INR2XD1 | 0.220 |   0.339 |    4.813 | 
     | U686                  | S ^ -> Z v   | MUX2D0  | 0.151 |   0.490 |    4.963 | 
     | router_port_2_reg[19] | D v          | DFND1   | 0.000 |   0.490 |    4.963 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.526 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.526 | 
     | router_port_2_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.526 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin router_port_0_reg[11]/CPN 
Endpoint:   router_port_0_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.488
= Slack Time                    4.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.476 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.476 | 
     | buffer_0_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.120 |   0.120 |    4.595 | 
     | U540                  | A1 ^ -> ZN ^ | INR2XD1 | 0.220 |   0.340 |    4.816 | 
     | U731                  | S ^ -> Z v   | MUX2D0  | 0.148 |   0.488 |    4.964 | 
     | router_port_0_reg[11] | D v          | DFND1   | 0.000 |   0.488 |    4.964 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.524 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.524 | 
     | router_port_0_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.524 | 
     +--------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin router_port_2_reg[15]/CPN 
Endpoint:   router_port_2_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.487
= Slack Time                    4.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.477 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    4.477 | 
     | buffer_2_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.119 |   0.119 |    4.595 | 
     | U538                  | A1 ^ -> ZN ^ | INR2XD1 | 0.220 |   0.339 |    4.815 | 
     | U682                  | S ^ -> Z v   | MUX2D0  | 0.149 |   0.487 |    4.964 | 
     | router_port_2_reg[15] | D v          | DFND1   | 0.000 |   0.487 |    4.964 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.523 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.523 | 
     | router_port_2_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.523 | 
     +--------------------------------------------------------------------------+ 

