/*
 * Copyright (c) 2021-2022 International Innovation Center of Tsinghua University, Shanghai
 * Ventus is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *          http://license.coscl.org.cn/MulanPSL2
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 * See the Mulan PSL v2 for more details. */

package L2cache

import Chisel._
import chisel3.internal.sourceinfo.SourceInfo
import chisel3.util.log2Up
import freechips.rocketchip.config._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.tilelink._
import freechips.rocketchip.util._
import freechips.rocketchip.util.property.cover

import scala.math.{max, min}

case class CacheParameters(
  level:       Int,
  ways:        Int,
  sets:        Int,
  l2cs:        Int,
  blockBytes:  Int,
  beatBytes:   Int, // inner
  replacement: String = "plru")
{
  require (ways > 0)
  require (sets > 0)
  require (l2cs > 0)
  require (blockBytes > 0 && isPow2(blockBytes))
  require (beatBytes > 0 && isPow2(beatBytes))
  require (blockBytes >= beatBytes)

  val blocks = ways * sets
  val sizeBytes = blocks * blockBytes
  val blockBeats = blockBytes/beatBytes
}

case class InclusiveCachePortParameters(
  a: BufferParams,
  b: BufferParams,
  c: BufferParams,
  d: BufferParams,
  e: BufferParams)
{
  def apply()(implicit p: Parameters, valName: ValName) = LazyModule(new TLBuffer(a, b, c, d, e))
}

object InclusiveCachePortParameters
{
  val none = InclusiveCachePortParameters(
    a = BufferParams.none,
    b = BufferParams.none,
    c = BufferParams.none,
    d = BufferParams.none,
    e = BufferParams.none)

  val full = InclusiveCachePortParameters(
    a = BufferParams.default,
    b = BufferParams.default,
    c = BufferParams.default,
    d = BufferParams.default,
    e = BufferParams.default)

  // This removes feed-through paths from C=>A and A=>C
  val fullC = InclusiveCachePortParameters(
    a = BufferParams.none,
    b = BufferParams.none,
    c = BufferParams.default,
    d = BufferParams.none,
    e = BufferParams.none)

  val flowAD = InclusiveCachePortParameters(
    a = BufferParams.flow,
    b = BufferParams.none,
    c = BufferParams.none,
    d = BufferParams.flow,
    e = BufferParams.none)

  val flowAE = InclusiveCachePortParameters(
    a = BufferParams.flow,
    b = BufferParams.none,
    c = BufferParams.none,
    d = BufferParams.none,
    e = BufferParams.flow)

  // For innerBuf:
  //   SinkA:   no restrictions, flows into   scheduler+putbuffer
  //   SourceB: no restrictions, flows out of scheduler
  //   sinkC:   no restrictions, flows into   scheduler+putbuffer & buffered to bankedStore
  //   SourceD: no restrictions, flows out of bankedStore/regout
  //   SinkE:   no restrictions, flows into   scheduler
  //
  // ... so while none is possible, you probably want at least flowAC to cut ready
  //     from the scheduler delay and flowD to ease SourceD back-pressure

  // For outerBufer:
  //   SourceA: must not be pipe, flows out of scheduler
  //   SinkB:   no restrictions,  flows into   scheduler
  //   SourceC: pipe is useless,  flows out of bankedStore/regout, parameter depth ignored
  //   SinkD:   no restrictions,  flows into   scheduler & bankedStore
  //   SourceE: must not be pipe, flows out of scheduler
  //
  // ... AE take the channel ready into the scheduler, so you need at least flowAE
}

case class InclusiveCacheMicroParameters(
  writeBytes: Int, // backing store update granularity
  memCycles:  Int, //= 40, // # of L2 clock cycles for a memory round-trip (50ns @ 800MHz)
  portFactor: Int, //= 4,  // numSubBanks = (widest TL port * portFactor) / writeBytes
  num_warp: Int,
  num_sm: Int,
  num_sm_in_cluster:Int,
  num_cluster:Int,
  NMshrEntry:Int,
  NSets:Int,
  dirReg:     Boolean = false,
  innerBuf:   InclusiveCachePortParameters = InclusiveCachePortParameters.none, // or none
  outerBuf:   InclusiveCachePortParameters = InclusiveCachePortParameters.full)   // or flowAE
{
  require (writeBytes > 0 && (isPow2(writeBytes)))
  require (memCycles > 0)
  require (portFactor >= 2) // for inner RMW and concurrent outer Relase + Grant
}

case class InclusiveCacheControlParameters(
  address:   BigInt,
  beatBytes: Int)


case class InclusiveCacheParameters_lite(
  cache: CacheParameters,
  micro: InclusiveCacheMicroParameters,
  control: Boolean)
{

  require (cache.ways > 1)
  require (cache.sets > 1 && isPow2(cache.sets))
//  require (micro.writeBytes <= inner.manager.beatBytes)
//  require (micro.writeBytes <= outer.manager.beatBytes)
//  require (inner.manager.beatBytes <= cache.blockBytes)
//  require (outer.manager.beatBytes <= cache.blockBytes)

  // Require that all cached address ranges have contiguous blocks

  // If we are the first level cache, we do not need to support inner-BCE
  val op_bits = 3
  val param_bits = 3
  // the additional 1-bit at LSB is used for specifying TLB/L1Cache
  // automatically removed when L2Cache responsing to L1Cache
  val source_bits=3+log2Up(micro.NMshrEntry)+log2Up(micro.NSets)+log2Ceil(micro.num_sm_in_cluster)+log2Ceil(micro.num_cluster)+1 +1
  val data_bits=(cache.beatBytes)*8
  val mask_bits=cache.beatBytes/micro.writeBytes
  val size_bits=log2Ceil(cache.beatBytes) //todo 设计有问题
  // Provision enough resources to achieve full throughput with missing single-beat accesses
  val mshrs = InclusiveCacheParameters.all_mshrs(cache, micro)
  val secondary = max(mshrs, micro.memCycles - mshrs)
  val putLists = micro.memCycles // allow every request to be single beat
  val putBeats = max(2*cache.blockBeats, micro.memCycles)
  val relLists = 2
  val relBeats = relLists*cache.blockBeats

//  val flatAddresses = AddressSet.unify(outer.manager.managers.flatMap(_.address))
//  val pickMask = AddressDecoder(flatAddresses.map(Seq(_)), flatAddresses.map(_.mask).reduce(_|_))
  def hasData(x:DecoupledIO[TLBundleA_lite]): Bool={
  x.bits.opcode===0.U || x.bits.opcode=== 1.U
}
  def bitOffsets(x: BigInt, offset: Int = 0, tail: List[Int] = List.empty[Int]): List[Int] =
    if (x == 0) tail.reverse else bitOffsets(x >> 1, offset + 1, if ((x & 1) == 1) offset :: tail else tail)
//  val addressMapping = bitOffsets(pickMask)
  val addressBits = 34

  // println(s"addresses: ${flatAddresses} => ${pickMask} => ${addressBits}")

//  val allClients = inner.client.clients.size
//  val clientBitsRaw = inner.client.clients.filter(_.supports.probe).size
//  val clientBits = max(1, clientBitsRaw)
//  val stateBits = 2

  val wayBits    = log2Ceil(cache.ways)
  val setBits    = log2Ceil(cache.sets)
  val offsetBits = log2Ceil(cache.blockBytes)
  val l2cBits    = log2Ceil(cache.l2cs)
  val tagBits    = addressBits - setBits - offsetBits - l2cBits
  val putBits    = log2Ceil(putLists)

  require (tagBits > 0)
  require (offsetBits > 0)
  val beatBytes= cache.beatBytes
  val innerBeatBits = offsetBits - log2Ceil(beatBytes)
  val outerBeatBits = offsetBits - log2Ceil(beatBytes)
  val innerMaskBits = beatBytes / micro.writeBytes
  val outerMaskBits = beatBytes / micro.writeBytes

//  def clientBit(source: UInt): UInt = {
//    if (clientBitsRaw == 0) {
//      UInt(0)
//    } else {
//      Cat(inner.client.clients.filter(_.supports.probe).map(_.sourceId.contains(source)).reverse)
//    }
//  }
//
//  def clientSource(bit: UInt): UInt = {
//    if (clientBitsRaw == 0) {
//      UInt(0)
//    } else {
//      Mux1H(bit, inner.client.clients.filter(_.supports.probe).map(c => UInt(c.sourceId.start)))
//    }
//  }

  def parseAddress(x: UInt): (UInt, UInt, UInt, UInt) = {
    val offset = x
    val set = offset >> offsetBits
    val l2c = set >> setBits
    val tag = l2c >> l2cBits
    (tag(tagBits-1, 0), if(l2cBits !=0) l2c(l2cBits-1,0) else 0.U,set(setBits-1, 0), offset(offsetBits-1, 0))
  }

  def widen(x: UInt, width: Int): UInt = {
    val y = x | UInt(0, width=width)
    //assert (y >> width === UInt(0))
    y(width-1, 0)
  }

  def expandAddress(tag: UInt, l2c:UInt, set: UInt, offset: UInt): UInt = {
    val base = if(l2cBits != 0) Cat(widen(tag, tagBits), widen(l2c,l2cBits), widen(set, setBits), widen(offset, offsetBits))
    else Cat(widen(tag, tagBits), widen(set, setBits), widen(offset, offsetBits))
    var bits = Array.fill(addressBits) { UInt(0, width=1) }
 //   addressMapping.zipWithIndex.foreach { case (a, i) => bits(a) = base(i,i) }
    base
  }

//  def restoreAddress(expanded: UInt): UInt = {
//    val missingBits = flatAddresses
//      .map { a => (a.widen(pickMask).base, a.widen(~pickMask)) } // key is the bits to restore on match
//      .groupBy(_._1)
//      .mapValues(_.map(_._2))
//    val muxMask = AddressDecoder(missingBits.values.toList)
//    val mux = missingBits.toList.map { case (bits, addrs) =>
//      val widen = addrs.map(_.widen(~muxMask))
//      val matches = AddressSet
//        .unify(widen.distinct)
//        .map(_.contains(expanded))
//        .reduce(_ || _)
//      (matches, UInt(bits))
//    }
//    expanded | Mux1H(mux)
//  }

  def dirReg[T <: Data](x: T, en: Bool = Bool(true)): T = {
    if (micro.dirReg) RegEnable(x, en) else x
  }

  def ccover(cond: Bool, label: String, desc: String)(implicit sourceInfo: SourceInfo) =
    cover(cond, "CCACHE_L" + cache.level + "_" + label, "MemorySystem;;" + desc)
}


case class InclusiveCacheParameters(
  cache:  CacheParameters,
  micro:  InclusiveCacheMicroParameters,
  control: Boolean,
  inner:  TLEdgeIn,
  outer:  TLEdgeOut)//(implicit val p: Parameters)
{
  require (cache.ways > 1)
  require (cache.sets > 1 && isPow2(cache.sets))
  require (micro.writeBytes <= inner.manager.beatBytes)
  require (micro.writeBytes <= outer.manager.beatBytes)
  require (inner.manager.beatBytes <= cache.blockBytes)
  require (outer.manager.beatBytes <= cache.blockBytes)

  // Require that all cached address ranges have contiguous blocks
  outer.manager.managers.flatMap(_.address).foreach { case a =>
    require (a.alignment >= cache.blockBytes)
  }

  // If we are the first level cache, we do not need to support inner-BCE
  val firstLevel = !inner.client.clients.exists(_.supports.probe)
  // If we are the last level cache, we do not need to support outer-B
  val lastLevel = !outer.manager.managers.exists(_.regionType > RegionType.UNCACHED)
  require (lastLevel)

  // Provision enough resources to achieve full throughput with missing single-beat accesses
  val mshrs = InclusiveCacheParameters.all_mshrs(cache, micro)
  val secondary = max(mshrs, micro.memCycles - mshrs)
  val putLists = micro.memCycles // allow every request to be single beat
  val putBeats = max(2*cache.blockBeats, micro.memCycles)
  val relLists = 2
  val relBeats = relLists*cache.blockBeats

  val flatAddresses = AddressSet.unify(outer.manager.managers.flatMap(_.address))
  val pickMask = AddressDecoder(flatAddresses.map(Seq(_)), flatAddresses.map(_.mask).reduce(_|_))

  def bitOffsets(x: BigInt, offset: Int = 0, tail: List[Int] = List.empty[Int]): List[Int] =
    if (x == 0) tail.reverse else bitOffsets(x >> 1, offset + 1, if ((x & 1) == 1) offset :: tail else tail)
  val addressMapping = bitOffsets(pickMask)
  val addressBits = addressMapping.size

  // println(s"addresses: ${flatAddresses} => ${pickMask} => ${addressBits}")

  val allClients = inner.client.clients.size
  val clientBitsRaw = inner.client.clients.filter(_.supports.probe).size
  val clientBits = max(1, clientBitsRaw)
  val stateBits = 2

  val wayBits    = log2Ceil(cache.ways)
  val setBits    = log2Ceil(cache.sets)
  val offsetBits = log2Ceil(cache.blockBytes)
  val tagBits    = addressBits - setBits - offsetBits
  val putBits    = log2Ceil(max(putLists, relLists))

  require (tagBits > 0)
  require (offsetBits > 0)

  val innerBeatBits = offsetBits - log2Ceil(inner.manager.beatBytes)
  val outerBeatBits = offsetBits - log2Ceil(outer.manager.beatBytes)
  val innerMaskBits = inner.manager.beatBytes / micro.writeBytes
  val outerMaskBits = outer.manager.beatBytes / micro.writeBytes

  def clientBit(source: UInt): UInt = {
    if (clientBitsRaw == 0) {
      UInt(0)
    } else {
      Cat(inner.client.clients.filter(_.supports.probe).map(_.sourceId.contains(source)).reverse)
    }
  }

  def clientSource(bit: UInt): UInt = {
    if (clientBitsRaw == 0) {
      UInt(0)
    } else {
      Mux1H(bit, inner.client.clients.filter(_.supports.probe).map(c => UInt(c.sourceId.start)))
    }
  }

  def parseAddress(x: UInt): (UInt, UInt, UInt) = {
    val offset = Cat(addressMapping.map(o => x(o,o)).reverse)
    val set = offset >> offsetBits
    val tag = set >> setBits
    (tag(tagBits-1, 0), set(setBits-1, 0), offset(offsetBits-1, 0))
  }

  def widen(x: UInt, width: Int): UInt = {
    val y = x | UInt(0, width=width)
    //assert (y >> width === UInt(0))
    y(width-1, 0)
  }

  def expandAddress(tag: UInt, set: UInt, offset: UInt): UInt = {
    val base = Cat(widen(tag, tagBits), widen(set, setBits), widen(offset, offsetBits))
    var bits = Array.fill(outer.bundle.addressBits) { UInt(0, width=1) }
    addressMapping.zipWithIndex.foreach { case (a, i) => bits(a) = base(i,i) }
    Cat(bits.reverse)
  }

  def restoreAddress(expanded: UInt): UInt = {
    val missingBits = flatAddresses
      .map { a => (a.widen(pickMask).base, a.widen(~pickMask)) } // key is the bits to restore on match
      .groupBy(_._1)
      .mapValues(_.map(_._2))
    val muxMask = AddressDecoder(missingBits.values.toList)
    val mux = missingBits.toList.map { case (bits, addrs) =>
      val widen = addrs.map(_.widen(~muxMask))
      val matches = AddressSet
        .unify(widen.distinct)
        .map(_.contains(expanded))
        .reduce(_ || _)
      (matches, UInt(bits))
    }
    expanded | Mux1H(mux)
  }

  def dirReg[T <: Data](x: T, en: Bool = Bool(true)): T = {
    if (micro.dirReg) RegEnable(x, en) else x
  }

  def ccover(cond: Bool, label: String, desc: String)(implicit sourceInfo: SourceInfo) =
    cover(cond, "CCACHE_L" + cache.level + "_" + label, "MemorySystem;;" + desc)
}

object MetaData
{
  val stateBits = 2
  def INVALID: UInt = UInt(0, width = stateBits) // way is empty
  def BRANCH:  UInt = UInt(1, width = stateBits) // outer slave cache is trunk
  def TRUNK:   UInt = UInt(2, width = stateBits) // unique inner master cache is trunk
  def TIP:     UInt = UInt(3, width = stateBits) // we are trunk, inner masters are branch

  // Does a request need trunk?
  def needT(opcode: UInt, param: UInt): Bool = {
    !opcode(2) ||
    (opcode === TLMessages.Hint && param === TLHints.PREFETCH_WRITE) ||
    ((opcode === TLMessages.AcquireBlock || opcode === TLMessages.AcquirePerm) && param =/= TLPermissions.NtoB)
  }
  // Does a request prove the client need not be probed?
  def skipProbeN(opcode: UInt): Bool = {
    // Acquire(toB) and Get => is N, so no probe
    // Acquire(*toT) => is N or B, but need T, so no probe
    // Hint => could be anything, so probe IS needed
    // Put* => is N or B, so probe IS needed
    opcode === TLMessages.AcquireBlock || opcode === TLMessages.AcquirePerm || opcode === TLMessages.Get
  }
  def isToN(param: UInt): Bool = {
    param === TLPermissions.TtoN || param === TLPermissions.BtoN || param === TLPermissions.NtoN
  }
  def isToB(param: UInt): Bool = {
    param === TLPermissions.TtoB || param === TLPermissions.BtoB
  }
}

object InclusiveCacheParameters
{
  val lfsrBits = 10
  val L2ControlAddress = 0x2010000
  def out_mshrs(cache: CacheParameters, micro: InclusiveCacheMicroParameters): Int = {
    // We need 2-3 normal MSHRs to cover the Directory latency
    // To fully exploit memory bandwidth-delay-product, we need memCyles/blockBeats MSHRs
    max(if (micro.dirReg) 3 else 2, (micro.memCycles + cache.blockBeats - 1) / cache.blockBeats)
  }
  def all_mshrs(cache: CacheParameters, micro: InclusiveCacheMicroParameters): Int =
    // We need a dedicated MSHR for B+C each
    out_mshrs(cache, micro) //revised
}
