{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:39:23 2013 " "Info: Processing started: Mon Oct 07 12:39:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\] lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.890 ns + Longest register register " "Info: + Longest register to register delay is 0.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X15_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X15_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X15_Y1_N6; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X15_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X15_Y1_N8; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X15_Y1_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X15_Y1_N10; Fanout = 2; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X15_Y1_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X15_Y1_N12; Fanout = 1; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.793 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X15_Y1_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.793 ns; Loc. = LCCOMB_X15_Y1_N14; Fanout = 1; COMB Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|counter_comb_bita7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.890 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 10 REG LCFF_X15_Y1_N15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.890 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 2; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 100.00 % ) " "Info: Total cell delay = 0.890 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 3 REG LCFF_X15_Y1_N15 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 2; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y1_N1 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7 {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] clkEn clk 3.499 ns register " "Info: tsu for register \"lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]\" (data pin = \"clkEn\", clock pin = \"clk\") is 3.499 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.883 ns + Longest pin register " "Info: + Longest pin to register delay is 5.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clkEn 1 PIN PIN_T4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 8; PIN Node = 'clkEn'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkEn } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 360 24 192 376 "clkEn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.327 ns) + CELL(0.746 ns) 5.883 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 2 REG LCFF_X15_Y1_N15 2 " "Info: 2: + IC(4.327 ns) + CELL(0.746 ns) = 5.883 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 2; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { clkEn lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 26.45 % ) " "Info: Total cell delay = 1.556 ns ( 26.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.327 ns ( 73.55 % ) " "Info: Total interconnect delay = 4.327 ns ( 73.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.883 ns" { clkEn lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.883 ns" { clkEn {} clkEn~combout {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 4.327ns } { 0.000ns 0.810ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 3 REG LCFF_X15_Y1_N15 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 2; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.883 ns" { clkEn lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.883 ns" { clkEn {} clkEn~combout {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 4.327ns } { 0.000ns 0.810ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk MemoryOut\[5\] lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] 7.007 ns register " "Info: tco from clock \"clk\" to destination pin \"MemoryOut\[5\]\" through register \"lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]\" is 7.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] 3 REG LCFF_X15_Y1_N11 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N11; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.439 ns + Longest register pin " "Info: + Longest register to pin delay is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] 1 REG LCFF_X15_Y1_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N11; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(2.144 ns) 4.439 ns MemoryOut\[5\] 2 PIN PIN_H22 0 " "Info: 2: + IC(2.295 ns) + CELL(2.144 ns) = 4.439 ns; Loc. = PIN_H22; Fanout = 0; PIN Node = 'MemoryOut\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] MemoryOut[5] } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 304 544 722 320 "MemoryOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.30 % ) " "Info: Total cell delay = 2.144 ns ( 48.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 51.70 % ) " "Info: Total interconnect delay = 2.295 ns ( 51.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] MemoryOut[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} MemoryOut[5] {} } { 0.000ns 2.295ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] MemoryOut[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} MemoryOut[5] {} } { 0.000ns 2.295ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] JmpData\[5\] clk -2.267 ns register " "Info: th for register \"lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]\" (data pin = \"JmpData\[5\]\", clock pin = \"clk\") is -2.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 320 16 184 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] 3 REG LCFF_X15_Y1_N11 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N11; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.890 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns JmpData\[5\] 1 PIN PIN_AB15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; PIN Node = 'JmpData\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JmpData[5] } "NODE_NAME" } } { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 296 8 184 312 "JmpData\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.309 ns) 4.890 ns lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\] 2 REG LCFF_X15_Y1_N11 3 " "Info: 2: + IC(3.724 ns) + CELL(0.309 ns) = 4.890 ns; Loc. = LCFF_X15_Y1_N11; Fanout = 3; REG Node = 'lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { JmpData[5] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.84 % ) " "Info: Total cell delay = 1.166 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 76.16 % ) " "Info: Total interconnect delay = 3.724 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { JmpData[5] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { JmpData[5] {} JmpData[5]~combout {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 3.724ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { JmpData[5] lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { JmpData[5] {} JmpData[5]~combout {} lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 3.724ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 12:39:24 2013 " "Info: Processing ended: Mon Oct 07 12:39:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
