{
  "Top": "krnl",
  "RtlTop": "krnl",
  "RtlPrefix": "",
  "RtlSubPrefix": "krnl_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "HBM_PTR": {
      "index": "0",
      "direction": "inout",
      "srcType": "Node*",
      "srcSize": "448",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "HBM_PTR_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "HBM_PTR_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "operations": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "operations_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "operations_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "parameters_for_operations": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "parameters_for_operations_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "parameters_for_operations_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "number_of_operations": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "number_of_operations",
          "usage": "data",
          "direction": "in"
        }]
    },
    "board_num": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "board_num",
          "usage": "data",
          "direction": "in"
        }]
    },
    "exe": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "exe",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo"
    ],
    "DirectiveTcl": [
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl",
      "set_directive_top krnl -name krnl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "krnl"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl",
    "Version": "1.0",
    "DisplayName": "Krnl",
    "Revision": "2113953581",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_krnl_1_0.zip"
  },
  "Files": {
    "CSource": [
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/krnlInsert.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/areaEnlargementPair.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/overlapEnlargementPair.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/nodeArray.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/node.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/mem_mngr.cpp",
      "\/home\/pyuva001\/R-Tree-Testbed\/src\/hls\/krnl.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/krnl_control_s_axi.vhd",
      "impl\/vhdl\/krnl_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/krnl_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/krnl_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/krnl_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/krnl_fifo_w417_d2_S.vhd",
      "impl\/vhdl\/krnl_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/krnl_gmem_m_axi.vhd",
      "impl\/vhdl\/krnl_insert.vhd",
      "impl\/vhdl\/krnl_insert_cur_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_insert_root_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_memory_manager.vhd",
      "impl\/vhdl\/krnl_memory_manager_curNode_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_memory_manager_insert_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_memory_manager_newNode_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27.vhd",
      "impl\/vhdl\/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28.vhd",
      "impl\/vhdl\/krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_mul_32ns_64ns_96_5_1.vhd",
      "impl\/vhdl\/krnl_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_sitodp_32ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/krnl.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/krnl_control_s_axi.v",
      "impl\/verilog\/krnl_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/krnl_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/krnl_fifo_w1_d2_S.v",
      "impl\/verilog\/krnl_fifo_w32_d2_S.v",
      "impl\/verilog\/krnl_fifo_w417_d2_S.v",
      "impl\/verilog\/krnl_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/krnl_gmem_m_axi.v",
      "impl\/verilog\/krnl_insert.v",
      "impl\/verilog\/krnl_insert_cur_child_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/krnl_insert_cur_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_insert_root_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_memory_manager.v",
      "impl\/verilog\/krnl_memory_manager_curNode_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_memory_manager_insert_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_memory_manager_newNode_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27.v",
      "impl\/verilog\/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28.v",
      "impl\/verilog\/krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_mul_32ns_64ns_96_5_1.v",
      "impl\/verilog\/krnl_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/krnl_sitodp_32ns_64_5_no_dsp_1.v",
      "impl\/verilog\/krnl.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_v1_0\/data\/krnl.mdd",
      "impl\/misc\/drivers\/krnl_v1_0\/data\/krnl.tcl",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/xkrnl.c",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/xkrnl.h",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/xkrnl_hw.h",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/xkrnl_linux.c",
      "impl\/misc\/drivers\/krnl_v1_0\/src\/xkrnl_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/krnl_sitodp_32ns_64_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/krnl.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "krnl_sitodp_32ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name krnl_sitodp_32ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "HBM_PTR_1",
          "access": "W",
          "description": "Data signal of HBM_PTR",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "HBM_PTR",
              "access": "W",
              "description": "Bit 31 to 0 of HBM_PTR"
            }]
        },
        {
          "offset": "0x14",
          "name": "HBM_PTR_2",
          "access": "W",
          "description": "Data signal of HBM_PTR",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "HBM_PTR",
              "access": "W",
              "description": "Bit 63 to 32 of HBM_PTR"
            }]
        },
        {
          "offset": "0x1c",
          "name": "operations_1",
          "access": "W",
          "description": "Data signal of operations",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "operations",
              "access": "W",
              "description": "Bit 31 to 0 of operations"
            }]
        },
        {
          "offset": "0x20",
          "name": "operations_2",
          "access": "W",
          "description": "Data signal of operations",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "operations",
              "access": "W",
              "description": "Bit 63 to 32 of operations"
            }]
        },
        {
          "offset": "0x28",
          "name": "parameters_for_operations_1",
          "access": "W",
          "description": "Data signal of parameters_for_operations",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "parameters_for_operations",
              "access": "W",
              "description": "Bit 31 to 0 of parameters_for_operations"
            }]
        },
        {
          "offset": "0x2c",
          "name": "parameters_for_operations_2",
          "access": "W",
          "description": "Data signal of parameters_for_operations",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "parameters_for_operations",
              "access": "W",
              "description": "Bit 63 to 32 of parameters_for_operations"
            }]
        },
        {
          "offset": "0x34",
          "name": "number_of_operations",
          "access": "W",
          "description": "Data signal of number_of_operations",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "number_of_operations",
              "access": "W",
              "description": "Bit 31 to 0 of number_of_operations"
            }]
        },
        {
          "offset": "0x3c",
          "name": "board_num",
          "access": "W",
          "description": "Data signal of board_num",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "board_num",
              "access": "W",
              "description": "Bit 31 to 0 of board_num"
            }]
        },
        {
          "offset": "0x44",
          "name": "exe",
          "access": "W",
          "description": "Data signal of exe",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "exe",
              "access": "W",
              "description": "Bit 31 to 0 of exe"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "HBM_PTR"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "operations"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "parameters_for_operations"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "number_of_operations"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "board_num"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "exe"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "HBM_PTR"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "448",
          "final_bitwidth": "512",
          "argName": "HBM_PTR"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "operations"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "operations"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "parameters_for_operations"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "512",
          "argName": "parameters_for_operations"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl",
      "Instances": [
        {
          "ModuleName": "insert",
          "InstanceName": "grp_insert_fu_391"
        },
        {
          "ModuleName": "memory_manager",
          "InstanceName": "grp_memory_manager_fu_460",
          "Instances": [
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_505_3",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_34_1",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_34_12",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_34_13",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_34_14",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_598_5",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_793_25",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_809_26",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_825_27",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478"
            },
            {
              "ModuleName": "memory_manager_Pipeline_VITIS_LOOP_853_28",
              "InstanceName": "grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492"
            }
          ]
        }
      ]
    },
    "Info": {
      "insert": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_505_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_598_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_793_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_809_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_825_27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager_Pipeline_VITIS_LOOP_853_28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "memory_manager": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "insert": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "5",
          "LatencyWorst": "20",
          "PipelineIIMin": "2",
          "PipelineIIMax": "20",
          "PipelineII": "2 ~ 20",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.147"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_334_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "13",
            "Latency": "2 ~ 13",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "2858",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1859",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_505_3": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "9",
          "LatencyWorst": "15",
          "PipelineIIMin": "5",
          "PipelineIIMax": "15",
          "PipelineII": "5 ~ 15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.158"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_505_3",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "13",
            "Latency": "3 ~ 13",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.059"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1_VITIS_LOOP_19_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "486",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "464",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.059"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1_VITIS_LOOP_19_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "486",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "464",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_1": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.199"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_12": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.199"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_13": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.199"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_34_14": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.151"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_598_5": {
        "Latency": {
          "LatencyBest": "935",
          "LatencyAvg": "3215",
          "LatencyWorst": "5493",
          "PipelineIIMin": "935",
          "PipelineIIMax": "5493",
          "PipelineII": "935 ~ 5493",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_598_5",
            "TripCount": "2",
            "LatencyMin": "934",
            "LatencyMax": "5492",
            "Latency": "934 ~ 5492",
            "PipelineII": "",
            "PipelineDepthMin": "467",
            "PipelineDepthMax": "2746",
            "PipelineDepth": "467 ~ 2746"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "85221",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "3",
          "LUT": "297334",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20": {
        "Latency": {
          "LatencyBest": "2253",
          "LatencyAvg": "2253",
          "LatencyWorst": "2253",
          "PipelineII": "2253",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_739_19_VITIS_LOOP_741_20",
            "TripCount": "30",
            "Latency": "2251",
            "PipelineII": "75",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "1318",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5183",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18": {
        "Latency": {
          "LatencyBest": "2253",
          "LatencyAvg": "2253",
          "LatencyWorst": "2253",
          "PipelineII": "2253",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_723_17_VITIS_LOOP_725_18",
            "TripCount": "30",
            "Latency": "2251",
            "PipelineII": "75",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "1318",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5183",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_793_25": {
        "Latency": {
          "LatencyBest": "149",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "149",
          "PipelineIIMax": "-1",
          "PipelineII": "149 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_793_25",
            "TripCount": "",
            "LatencyMin": "147",
            "LatencyMax": "?",
            "Latency": "147 ~ ?",
            "PipelineII": "145",
            "PipelineDepth": "148"
          }],
        "Area": {
          "FF": "4083",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8761",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_809_26": {
        "Latency": {
          "LatencyBest": "149",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "149",
          "PipelineIIMax": "-1",
          "PipelineII": "149 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_809_26",
            "TripCount": "",
            "LatencyMin": "147",
            "LatencyMax": "?",
            "Latency": "147 ~ ?",
            "PipelineII": "145",
            "PipelineDepth": "148"
          }],
        "Area": {
          "FF": "3953",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "8681",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_825_27": {
        "Latency": {
          "LatencyBest": "88",
          "LatencyAvg": "88",
          "LatencyWorst": "88",
          "PipelineII": "88",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_825_27",
            "TripCount": "6",
            "Latency": "86",
            "PipelineII": "2",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "20284",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3205",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager_Pipeline_VITIS_LOOP_853_28": {
        "Latency": {
          "LatencyBest": "88",
          "LatencyAvg": "88",
          "LatencyWorst": "88",
          "PipelineII": "88",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_853_28",
            "TripCount": "6",
            "Latency": "86",
            "PipelineII": "2",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "20284",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3205",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "memory_manager": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_432_1",
            "TripCount": "6",
            "Latency": "426",
            "PipelineII": "",
            "PipelineDepth": "71"
          },
          {
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_479_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "13",
            "Latency": "2 ~ 13",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_588_4",
            "TripCount": "2",
            "LatencyMin": "1876",
            "LatencyMax": "10992",
            "Latency": "1876 ~ 10992",
            "PipelineII": "",
            "PipelineDepthMin": "938",
            "PipelineDepthMax": "5496",
            "PipelineDepth": "938 ~ 5496"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "26",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "162016",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "6",
          "LUT": "376241",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "28",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "krnl": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "26",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "178723",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "6",
          "LUT": "396140",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "30",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-13 17:41:57 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
