--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.029 - 0.032)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y7.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y9.G4       net (fanout=1)        0.343   ftop/clkN210/locked_d
    SLICE_X61Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (1.125ns logic, 0.343ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y9.BX       net (fanout=2)        0.376   ftop/clkN210/unlock2
    SLICE_X61Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.695ns logic, 0.376ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y9.BX       net (fanout=2)        0.301   ftop/clkN210/unlock2
    SLICE_X61Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.481ns logic, 0.301ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.036 - 0.025)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y7.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y9.G4       net (fanout=1)        0.274   ftop/clkN210/locked_d
    SLICE_X61Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.825ns logic, 0.274ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261435 paths analyzed, 4466 endpoints analyzed, 1559 failing endpoints
 1559 timing errors detected. (1549 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.473ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 9)
  Clock Path Skew:      -0.258ns (0.280 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (6.196ns logic, 7.019ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.169ns (Levels of Logic = 9)
  Clock Path Skew:      -0.260ns (0.280 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     13.169ns (6.155ns logic, 7.014ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.982ns (Levels of Logic = 9)
  Clock Path Skew:      -0.238ns (0.280 - 0.518)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y78.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X100Y78.F2     net (fanout=4)        1.028   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X100Y78.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.F4     net (fanout=1)        0.302   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.982ns (6.181ns logic, 6.801ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.831ns (Levels of Logic = 9)
  Clock Path Skew:      -0.253ns (0.285 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y94.G3      net (fanout=43)       0.879   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y94.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N84
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<2>_SW0
    SLICE_X92Y90.SR      net (fanout=1)        0.958   ftop/gbe0/dcp_dcp_dcpRespF/N44
    SLICE_X92Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.831ns (6.250ns logic, 6.581ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.839ns (Levels of Logic = 9)
  Clock Path Skew:      -0.243ns (0.280 - 0.523)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X101Y76.F2     net (fanout=4)        0.687   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X101Y76.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X100Y80.F1     net (fanout=1)        0.565   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.839ns (6.116ns logic, 6.723ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.816ns (Levels of Logic = 9)
  Clock Path Skew:      -0.258ns (0.280 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y83.G1      net (fanout=5)        0.618   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y83.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y83.F2      net (fanout=58)       0.497   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.816ns (6.196ns logic, 6.620ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.809ns (Levels of Logic = 9)
  Clock Path Skew:      -0.262ns (0.276 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y87.G4      net (fanout=43)       0.917   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N50
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X97Y86.SR      net (fanout=1)        0.953   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X97Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     12.809ns (6.195ns logic, 6.614ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.789ns (Levels of Logic = 9)
  Clock Path Skew:      -0.258ns (0.280 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y93.G2      net (fanout=43)       0.668   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N80
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X91Y92.SR      net (fanout=1)        1.182   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X91Y92.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.195ns logic, 6.594ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.785ns (Levels of Logic = 9)
  Clock Path Skew:      -0.255ns (0.285 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y94.G3      net (fanout=43)       0.879   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y94.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N84
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<2>_SW0
    SLICE_X92Y90.SR      net (fanout=1)        0.958   ftop/gbe0/dcp_dcp_dcpRespF/N44
    SLICE_X92Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.785ns (6.209ns logic, 6.576ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (0.689 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X105Y62.G2     net (fanout=15)       0.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X105Y62.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y48.G3     net (fanout=7)        0.867   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y48.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X106Y44.G4     net (fanout=59)       1.609   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X106Y44.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N36
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<45>_SW0
    SLICE_X107Y42.SR     net (fanout=1)        0.967   ftop/gbe0/dcp_dcp_cpReqF/N38
    SLICE_X107Y42.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<45>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (6.304ns logic, 6.636ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.770ns (Levels of Logic = 9)
  Clock Path Skew:      -0.260ns (0.280 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y83.G1      net (fanout=5)        0.618   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y83.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y83.F2      net (fanout=58)       0.497   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.770ns (6.155ns logic, 6.615ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.772ns (Levels of Logic = 9)
  Clock Path Skew:      -0.258ns (0.280 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y75.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X100Y78.F4     net (fanout=4)        0.844   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X100Y78.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.F4     net (fanout=1)        0.302   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.772ns (6.155ns logic, 6.617ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.763ns (Levels of Logic = 9)
  Clock Path Skew:      -0.264ns (0.276 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y87.G4      net (fanout=43)       0.917   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N50
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X97Y86.SR      net (fanout=1)        0.953   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X97Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     12.763ns (6.154ns logic, 6.609ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.754ns (Levels of Logic = 9)
  Clock Path Skew:      -0.263ns (0.275 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X100Y80.G1     net (fanout=4)        1.233   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X100Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X100Y80.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y88.F4      net (fanout=43)       0.616   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y88.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<14>_SW0
    SLICE_X92Y84.SR      net (fanout=1)        1.198   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X92Y84.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.754ns (6.196ns logic, 6.558ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.743ns (Levels of Logic = 9)
  Clock Path Skew:      -0.260ns (0.280 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y93.G2      net (fanout=43)       0.668   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N80
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X91Y92.SR      net (fanout=1)        1.182   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X91Y92.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.743ns (6.154ns logic, 6.589ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.894ns (Levels of Logic = 9)
  Clock Path Skew:      -0.100ns (0.689 - 0.789)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X105Y62.G2     net (fanout=15)       0.655   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X105Y62.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y48.G3     net (fanout=7)        0.867   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y48.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X106Y44.G4     net (fanout=59)       1.609   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X106Y44.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N36
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<45>_SW0
    SLICE_X107Y42.SR     net (fanout=1)        0.967   ftop/gbe0/dcp_dcp_cpReqF/N38
    SLICE_X107Y42.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<45>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_45
    -------------------------------------------------  ---------------------------
    Total                                     12.894ns (6.263ns logic, 6.631ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.265ns (0.275 - 0.540)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X102Y82.F2     net (fanout=4)        1.261   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y88.F4      net (fanout=43)       0.616   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y88.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<14>_SW0
    SLICE_X92Y84.SR      net (fanout=1)        1.198   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X92Y84.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (6.155ns logic, 6.553ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.742ns (Levels of Logic = 9)
  Clock Path Skew:      -0.230ns (0.280 - 0.510)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y80.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X102Y82.F3     net (fanout=4)        0.808   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X102Y82.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.F3     net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902893
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.742ns (6.181ns logic, 6.561ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.837ns (Levels of Logic = 9)
  Clock Path Skew:      -0.118ns (0.280 - 0.398)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y79.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X100Y78.F1     net (fanout=2)        0.808   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X100Y78.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.F4     net (fanout=1)        0.302   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X100Y80.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y81.F4     net (fanout=3)        0.339   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y81.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X102Y80.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.837ns (6.256ns logic, 6.581ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.657ns (Levels of Logic = 8)
  Clock Path Skew:      -0.230ns (0.280 - 0.510)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X105Y83.F1     net (fanout=6)        0.783   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X105Y83.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d901893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d901893
    SLICE_X101Y80.F2     net (fanout=1)        0.585   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d901893
    SLICE_X101Y80.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d901
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9018136
    SLICE_X102Y80.G1     net (fanout=5)        0.717   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d901
    SLICE_X102Y80.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y80.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X102Y80.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.G4     net (fanout=5)        0.541   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X107Y75.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y83.F1      net (fanout=15)       0.973   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y83.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X95Y93.G4      net (fanout=7)        1.233   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X95Y93.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X91Y94.F4      net (fanout=43)       1.115   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X91Y94.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        1.160   ftop/gbe0/dcp_dcp_dcpRespF/N72
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.657ns (5.515ns logic, 7.142ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 0)
  Clock Path Skew:      6.567ns (7.319 - 0.752)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X103Y188.BX    net (fanout=1)        0.437   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.212ns logic, 0.437ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      6.574ns (7.304 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X100Y184.BY    net (fanout=1)        0.433   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X100Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.287ns logic, 0.433ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 0)
  Clock Path Skew:      6.554ns (7.304 - 0.750)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X101Y185.BX    net (fanout=1)        0.490   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X101Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (1.212ns logic, 0.490ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 0)
  Clock Path Skew:      6.560ns (7.304 - 0.744)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X101Y185.BY    net (fanout=1)        0.520   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X101Y185.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (1.272ns logic, 0.520ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 0)
  Clock Path Skew:      6.576ns (7.306 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X100Y197.BY    net (fanout=1)        0.652   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X100Y197.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.287ns logic, 0.652ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 0)
  Clock Path Skew:      6.561ns (7.319 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X103Y188.BY    net (fanout=1)        0.653   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.272ns logic, 0.653ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 0)
  Clock Path Skew:      6.554ns (7.304 - 0.750)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y173.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X100Y184.BX    net (fanout=1)        0.703   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X100Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.252ns logic, 0.703ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 0)
  Clock Path Skew:      6.525ns (7.287 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y190.BX     net (fanout=1)        0.679   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y190.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.252ns logic, 0.679ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 0)
  Clock Path Skew:      6.523ns (7.287 - 0.764)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y190.BY     net (fanout=1)        0.845   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y190.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (1.287ns logic, 0.845ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 0)
  Clock Path Skew:      6.548ns (7.306 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X100Y197.BX    net (fanout=1)        1.063   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X100Y197.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.252ns logic, 1.063ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y85.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X108Y84.BX     net (fanout=2)        0.302   ftop/gbe0/rxDCPMesg<25>
    SLICE_X108Y84.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.265ns logic, 0.302ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.402 - 0.367)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y47.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19
    SLICE_X100Y48.BY     net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
    SLICE_X100Y48.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<19>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.402 - 0.367)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y47.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19
    SLICE_X100Y48.BY     net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
    SLICE_X100Y48.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<19>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y85.YQ     Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X108Y84.BY     net (fanout=2)        0.341   ftop/gbe0/rxDCPMesg<24>
    SLICE_X108Y84.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_9 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.458 - 0.363)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_9 to ftop/gbe0/rxDCPMesg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y91.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<9>
                                                       ftop/gbe0/rxDCPMesg_9
    SLICE_X108Y90.BX     net (fanout=3)        0.292   ftop/gbe0/rxDCPMesg<9>
    SLICE_X108Y90.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<17>
                                                       ftop/gbe0/rxDCPMesg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.498ns logic, 0.292ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_5 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.483 - 0.385)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_5 to ftop/gbe0/rxDCPMesg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y93.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<5>
                                                       ftop/gbe0/rxDCPMesg_5
    SLICE_X108Y92.BX     net (fanout=3)        0.324   ftop/gbe0/rxDCPMesg<5>
    SLICE_X108Y92.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<13>
                                                       ftop/gbe0/rxDCPMesg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_41 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.453 - 0.394)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_41 to ftop/gbe0/rxDCPMesg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y84.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/rxDCPMesg_41
    SLICE_X111Y84.BX     net (fanout=2)        0.314   ftop/gbe0/rxDCPMesg<41>
    SLICE_X111Y84.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<49>
                                                       ftop/gbe0/rxDCPMesg_49
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X103Y183.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X103Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y18.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X93Y19.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X93Y19.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.284 - 0.259)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1 to ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y106.XQ     Tcko                  0.417   ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1
    SLICE_X77Y104.BX     net (fanout=1)        0.298   ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>
    SLICE_X77Y104.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.479ns logic, 0.298ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X76Y103.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X76Y103.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y103.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y103.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X74Y106.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X74Y106.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X74Y106.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X74Y106.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X96Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X96Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.288ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.256ns (0.564 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.SR    net (fanout=17)       3.130   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (2.579ns logic, 5.453ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (0.630 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.BX    net (fanout=17)       2.520   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (3.047ns logic, 4.843ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.573 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (2.773ns logic, 4.962ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.573 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (2.772ns logic, 4.962ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.262ns (0.564 - 0.826)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.F1    net (fanout=3)        0.432   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.SR    net (fanout=17)       3.130   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.579ns logic, 5.040ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.637 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X108Y172.G4    net (fanout=5)        1.568   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y172.F2    net (fanout=1)        0.313   ftop/gbe0/gmac/N20
    SLICE_X110Y172.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y174.G1    net (fanout=14)       0.846   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y174.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y174.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y187.CE    net (fanout=2)        1.863   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.110ns logic, 4.645ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.637 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X108Y172.G4    net (fanout=5)        1.568   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y172.F2    net (fanout=1)        0.313   ftop/gbe0/gmac/N20
    SLICE_X110Y172.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y174.G1    net (fanout=14)       0.846   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y174.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y174.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y187.CE    net (fanout=2)        1.863   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.110ns logic, 4.645ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (0.582 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.SR    net (fanout=17)       2.685   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (2.579ns logic, 5.008ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.256ns (0.564 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y173.F3    net (fanout=3)        0.396   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.SR    net (fanout=17)       3.130   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (2.550ns logic, 5.004ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.256ns (0.564 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X110Y173.F4    net (fanout=3)        0.374   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.SR    net (fanout=17)       3.130   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (2.550ns logic, 4.982ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.630 - 0.826)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.F1    net (fanout=3)        0.432   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.BX    net (fanout=17)       2.520   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (3.047ns logic, 4.430ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (0.630 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y173.F3    net (fanout=3)        0.396   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.BX    net (fanout=17)       2.520   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (3.018ns logic, 4.394ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.232ns (0.588 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y130.SR    net (fanout=17)       2.454   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y130.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (2.579ns logic, 4.777ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.232ns (0.588 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y131.SR    net (fanout=17)       2.454   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (2.579ns logic, 4.777ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (0.596 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y173.F2    net (fanout=3)        0.845   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y131.SR    net (fanout=17)       2.456   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y131.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (2.579ns logic, 4.779ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (0.630 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X110Y173.F4    net (fanout=3)        0.374   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y163.G1    net (fanout=4)        0.655   ftop/gbe0/gmac/N31
    SLICE_X109Y163.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.BX    net (fanout=17)       2.520   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y137.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (3.018ns logic, 4.372ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.253ns (0.573 - 0.826)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.F1    net (fanout=3)        0.432   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.322ns (2.773ns logic, 4.549ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.253ns (0.573 - 0.826)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.F1    net (fanout=3)        0.432   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (2.772ns logic, 4.549ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.573 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y173.F3    net (fanout=3)        0.396   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (2.744ns logic, 4.513ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.256ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (0.573 - 0.820)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y173.F3    net (fanout=3)        0.396   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y173.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.F1    net (fanout=1)        0.823   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y173.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y161.G1    net (fanout=4)        0.650   ftop/gbe0/gmac/N31
    SLICE_X109Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y146.G4    net (fanout=9)        0.857   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y117.BY    net (fanout=1)        1.787   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y117.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.256ns (2.743ns logic, 4.513ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.446 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y134.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y132.G3    net (fanout=13)       0.299   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.476ns logic, 0.299ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.446 - 0.392)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y134.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y132.G3    net (fanout=13)       0.299   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.476ns logic, 0.299ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.040 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y181.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X110Y178.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X110Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.053 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X110Y177.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X110Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.498ns logic, 0.313ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y144.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X109Y145.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X109Y145.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.710 - 0.626)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y137.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X107Y135.BY    net (fanout=4)        0.356   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X107Y135.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.541ns logic, 0.356ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.422 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X109Y182.BX    net (fanout=2)        0.402   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X109Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.479ns logic, 0.402ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.454 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y172.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X109Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y181.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y181.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.695 - 0.623)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y132.G1    net (fanout=10)       0.486   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.418ns logic, 0.486ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.695 - 0.623)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y132.G1    net (fanout=10)       0.486   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.418ns logic, 0.486ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.008 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y182.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X110Y183.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X110Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.446 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y136.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y136.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y136.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X108Y182.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X108Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.053 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X110Y177.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X110Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.505 - 0.386)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y171.CE    net (fanout=20)       0.549   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y171.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.419ns logic, 0.549ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.446 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y136.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y136.BX    net (fanout=1)        0.485   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y136.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.479ns logic, 0.485ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.422 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X109Y182.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X109Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.599ns logic, 0.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y182.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X108Y182.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X108Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.051 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y125.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X107Y130.BX    net (fanout=1)        0.451   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X107Y130.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.479ns logic, 0.451ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y138.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y138.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y138.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y138.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X112Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y136.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4326778 paths analyzed, 51525 endpoints analyzed, 2493 failing endpoints
 2493 timing errors detected. (2493 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.673ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.507ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y62.G1      net (fanout=17)       1.240   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y59.F2      net (fanout=12)       0.736   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X67Y63.F1      net (fanout=4)        0.840   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X67Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.F1      net (fanout=1)        1.129   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.X       Tilo                  0.562   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X69Y59.G3      net (fanout=1)        0.510   ftop/cp/N1263
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.507ns (6.500ns logic, 11.007ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.308ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X70Y55.G1      net (fanout=17)       1.039   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X70Y55.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X74Y42.G4      net (fanout=11)       1.209   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X74Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_1<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T1
    SLICE_X68Y58.G2      net (fanout=4)        2.033   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T
    SLICE_X68Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X68Y58.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X68Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X68Y59.F1      net (fanout=1)        0.115   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.308ns (6.687ns logic, 10.621ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.257ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y62.G4      net (fanout=17)       1.684   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y62.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y68.F3      net (fanout=11)       0.617   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y68.X       Tilo                  0.562   ftop/cp/wci_busy_13
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X60Y62.G1      net (fanout=7)        0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X60Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite828
    SLICE_X60Y62.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerWrite828/O
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.257ns (6.633ns logic, 10.624ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.329ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.414 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y62.G1      net (fanout=17)       1.240   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y59.F2      net (fanout=12)       0.736   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X67Y63.F1      net (fanout=4)        0.840   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X67Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.F1      net (fanout=1)        1.129   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.X       Tilo                  0.562   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X69Y59.G3      net (fanout=1)        0.510   ftop/cp/N1263
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y49.G4      net (fanout=9)        1.043   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y49.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X56Y46.G1      net (fanout=2)        1.304   ftop/cp/N233
    SLICE_X56Y46.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X58Y50.CE      net (fanout=1)        1.091   ftop/cp/wci_respF_8_DEQ
    SLICE_X58Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.329ns (6.515ns logic, 10.814ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.176ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X63Y51.G2      net (fanout=17)       0.977   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X63Y51.Y       Tilo                  0.561   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y44.G4      net (fanout=13)       1.126   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y44.Y       Tilo                  0.616   ftop/cp/wci_wReset_n_9_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X62Y46.F3      net (fanout=4)        0.523   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X62Y46.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X63Y54.F1      net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X63Y54.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X69Y59.G2      net (fanout=1)        0.632   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.176ns (6.538ns logic, 10.638ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.157ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y62.G4      net (fanout=17)       1.684   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y62.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y64.G3      net (fanout=11)       0.659   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y64.Y       Tilo                  0.616   ftop/cp/wci_respF_13_or00002
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X62Y65.F2      net (fanout=4)        0.353   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X62Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.F1      net (fanout=1)        0.376   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.157ns (6.672ns logic, 10.485ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.130ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.414 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X70Y55.G1      net (fanout=17)       1.039   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X70Y55.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X74Y42.G4      net (fanout=11)       1.209   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X74Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_1<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T1
    SLICE_X68Y58.G2      net (fanout=4)        2.033   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T
    SLICE_X68Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X68Y58.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X68Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X68Y59.F1      net (fanout=1)        0.115   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y49.G4      net (fanout=9)        1.043   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y49.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X56Y46.G1      net (fanout=2)        1.304   ftop/cp/N233
    SLICE_X56Y46.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X58Y50.CE      net (fanout=1)        1.091   ftop/cp/wci_respF_8_DEQ
    SLICE_X58Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.130ns (6.702ns logic, 10.428ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.974ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X64Y60.G1      net (fanout=17)       0.969   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X64Y60.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X73Y69.G1      net (fanout=10)       1.732   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X73Y69.Y       Tilo                  0.561   ftop/cp/MUX_wci_respF_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X72Y65.F1      net (fanout=4)        0.931   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X72Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X70Y60.F2      net (fanout=1)        0.874   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X70Y60.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173
    SLICE_X69Y59.F4      net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.974ns (6.016ns logic, 10.958ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.950ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y62.G1      net (fanout=17)       1.240   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y62.G1      net (fanout=12)       0.553   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y62.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X70Y42.F2      net (fanout=4)        1.444   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/wci_reqPend_7<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1360
    SLICE_X69Y59.G1      net (fanout=1)        1.185   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1360
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.950ns (5.976ns logic, 10.974ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.950ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X64Y63.G1      net (fanout=17)       1.256   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X64Y63.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y66.G4      net (fanout=10)       0.958   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y66.Y       Tilo                  0.616   ftop/cp/N497
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y59.F2      net (fanout=3)        0.817   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
    SLICE_X62Y59.F2      net (fanout=1)        0.540   ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.F3      net (fanout=1)        0.258   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.F2      net (fanout=1)        0.358   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.950ns (6.594ns logic, 10.356ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.079ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.414 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y62.G4      net (fanout=17)       1.684   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y62.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y68.F3      net (fanout=11)       0.617   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y68.X       Tilo                  0.562   ftop/cp/wci_busy_13
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X60Y62.G1      net (fanout=7)        0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X60Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite828
    SLICE_X60Y62.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerWrite828/O
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y49.G4      net (fanout=9)        1.043   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y49.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X56Y46.G1      net (fanout=2)        1.304   ftop/cp/N233
    SLICE_X56Y46.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X58Y50.CE      net (fanout=1)        1.091   ftop/cp/wci_respF_8_DEQ
    SLICE_X58Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.079ns (6.648ns logic, 10.431ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.998ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.414 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X63Y51.G2      net (fanout=17)       0.977   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X63Y51.Y       Tilo                  0.561   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y44.G4      net (fanout=13)       1.126   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y44.Y       Tilo                  0.616   ftop/cp/wci_wReset_n_9_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X62Y46.F3      net (fanout=4)        0.523   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X62Y46.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X63Y54.F1      net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X63Y54.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X69Y59.G2      net (fanout=1)        0.632   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y49.G4      net (fanout=9)        1.043   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y49.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X56Y46.G1      net (fanout=2)        1.304   ftop/cp/N233
    SLICE_X56Y46.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X58Y50.CE      net (fanout=1)        1.091   ftop/cp/wci_respF_8_DEQ
    SLICE_X58Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.998ns (6.553ns logic, 10.445ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.979ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.414 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y62.G4      net (fanout=17)       1.684   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y62.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y64.G3      net (fanout=11)       0.659   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y64.Y       Tilo                  0.616   ftop/cp/wci_respF_13_or00002
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X62Y65.F2      net (fanout=4)        0.353   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X62Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.F1      net (fanout=1)        0.376   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y49.G4      net (fanout=9)        1.043   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y49.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X56Y46.G1      net (fanout=2)        1.304   ftop/cp/N233
    SLICE_X56Y46.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X58Y50.CE      net (fanout=1)        1.091   ftop/cp/wci_respF_8_DEQ
    SLICE_X58Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.979ns (6.687ns logic, 10.292ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.810ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X64Y62.G1      net (fanout=17)       1.256   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X64Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y67.F2      net (fanout=10)       1.108   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y67.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y59.F1      net (fanout=4)        0.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X61Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
    SLICE_X62Y59.F2      net (fanout=1)        0.540   ftop/cp/WILL_FIRE_RL_completeWorkerWrite761
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.F3      net (fanout=1)        0.258   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.F2      net (fanout=1)        0.358   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.810ns (6.540ns logic, 10.270ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.800ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y62.G4      net (fanout=17)       1.684   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y62.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y65.G2      net (fanout=11)       0.711   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y65.Y       Tilo                  0.561   ftop/cp/MUX_wci_respF_13_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X62Y59.G3      net (fanout=5)        0.734   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X62Y59.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite732
    SLICE_X62Y59.F4      net (fanout=1)        0.293   ftop/cp/WILL_FIRE_RL_completeWorkerWrite732/O
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.F3      net (fanout=1)        0.258   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.F2      net (fanout=1)        0.358   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.800ns (6.593ns logic, 10.207ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.788ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y62.G1      net (fanout=17)       1.240   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y62.F1      net (fanout=12)       0.773   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y63.F4      net (fanout=10)       0.045   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.F1      net (fanout=1)        1.129   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.X       Tilo                  0.562   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X69Y59.G3      net (fanout=1)        0.510   ftop/cp/N1263
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.788ns (6.539ns logic, 10.249ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.787ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X71Y57.G4      net (fanout=17)       0.942   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X71Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y58.F1      net (fanout=10)       1.371   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T1
    SLICE_X70Y56.F1      net (fanout=2)        0.747   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T
    SLICE_X70Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1211
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1211
    SLICE_X68Y59.G1      net (fanout=1)        0.899   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1211
    SLICE_X68Y59.Y       Tilo                  0.616   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1212
    SLICE_X68Y59.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1212/O
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.787ns (6.617ns logic, 10.170ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.751ns (Levels of Logic = 10)
  Clock Path Skew:      -0.199ns (0.284 - 0.483)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y50.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X61Y45.G4      net (fanout=10)       0.848   ftop/cp/cpReq<25>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y62.G1      net (fanout=17)       1.240   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y59.F2      net (fanout=12)       0.736   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X67Y63.F1      net (fanout=4)        0.840   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X67Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.F1      net (fanout=1)        1.129   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X71Y55.X       Tilo                  0.562   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X69Y59.G3      net (fanout=1)        0.510   ftop/cp/N1263
    SLICE_X69Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X69Y59.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.751ns (6.425ns logic, 10.326ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.777ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X64Y63.G1      net (fanout=17)       1.256   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X64Y63.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y65.G1      net (fanout=10)       0.437   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y65.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X62Y65.F1      net (fanout=4)        0.623   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X62Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.F1      net (fanout=1)        0.376   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.777ns (6.672ns logic, 10.105ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.755ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.284 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X61Y45.G2      net (fanout=12)       1.529   ftop/cp/cpReq<24>
    SLICE_X61Y45.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X64Y57.F4      net (fanout=1)        1.009   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X64Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X64Y62.G1      net (fanout=17)       1.256   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X64Y62.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y62.F3      net (fanout=10)       0.570   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X60Y65.F2      net (fanout=9)        0.623   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X60Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X60Y62.F3      net (fanout=1)        0.236   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X60Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.F2      net (fanout=1)        1.223   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X68Y59.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X69Y59.F3      net (fanout=1)        0.021   ftop/cp/N885
    SLICE_X69Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y55.G1      net (fanout=9)        1.602   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y55.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y61.F4      net (fanout=5)        0.975   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y61.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X72Y63.CE      net (fanout=1)        1.054   ftop/cp/wci_respF_14_DEQ
    SLICE_X72Y63.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.755ns (6.657ns logic, 10.098ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.637 - 0.525)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y101.XQ     Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X48Y101.BY     net (fanout=2)        0.326   ftop/cp/td<29>
    SLICE_X48Y101.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.637 - 0.525)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y101.XQ     Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X48Y101.BY     net (fanout=2)        0.326   ftop/cp/td<29>
    SLICE_X48Y101.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (0.849 - 0.599)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X110Y70.BY     net (fanout=3)        0.469   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X110Y70.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.266ns logic, 0.469ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (0.849 - 0.599)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X110Y70.BY     net (fanout=3)        0.469   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X110Y70.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.267ns logic, 0.469ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_15 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.470 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_15 to ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<15>
                                                       ftop/cp/wci_reqF_11_q_0_15
    SLICE_X36Y30.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_11_MData<15>
    SLICE_X36Y30.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_15 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.470 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_15 to ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<15>
                                                       ftop/cp/wci_reqF_11_q_0_15
    SLICE_X36Y30.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_11_MData<15>
    SLICE_X36Y30.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.496 - 0.388)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_23 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.XQ      Tcko                  0.396   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    SLICE_X68Y30.BY      net (fanout=2)        0.360   ftop/cp_server_response_get<23>
    SLICE_X68Y30.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.496 - 0.388)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_23 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.XQ      Tcko                  0.396   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    SLICE_X68Y30.BY      net (fanout=2)        0.360   ftop/cp_server_response_get<23>
    SLICE_X68Y30.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_5 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.241ns (0.840 - 0.599)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_5 to ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_5
    SLICE_X110Y68.BY     net (fanout=3)        0.476   ftop/pwrk/i2cC_vrReadData_5
    SLICE_X110Y68.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<5>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.289ns logic, 0.476ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_5 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.241ns (0.840 - 0.599)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_5 to ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y72.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_5
    SLICE_X110Y68.BY     net (fanout=3)        0.476   ftop/pwrk/i2cC_vrReadData_5
    SLICE_X110Y68.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<5>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.290ns logic, 0.476ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_9 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.483 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_9 to ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<9>
                                                       ftop/cp/wci_reqF_6_q_0_9
    SLICE_X68Y125.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<9>
    SLICE_X68Y125.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_0 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.569 - 0.485)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_0 to ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y106.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_13_q_0_0
    SLICE_X46Y106.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<0>
    SLICE_X46Y106.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<0>
                                                       ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_9 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.483 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_9 to ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<9>
                                                       ftop/cp/wci_reqF_6_q_0_9
    SLICE_X68Y125.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<9>
    SLICE_X68Y125.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_0 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.569 - 0.485)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_0 to ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y106.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_13_q_0_0
    SLICE_X46Y106.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<0>
    SLICE_X46Y106.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<0>
                                                       ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.579 - 0.541)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y100.XQ     Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X50Y101.BY     net (fanout=2)        0.325   ftop/cp/td<31>
    SLICE_X50Y101.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.266ns logic, 0.325ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.579 - 0.541)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y100.XQ     Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X50Y101.BY     net (fanout=2)        0.325   ftop/cp/td<31>
    SLICE_X50Y101.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.267ns logic, 0.325ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_22 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.459 - 0.400)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_22 to ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_9_q_0_22
    SLICE_X56Y11.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<22>
    SLICE_X56Y11.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.289ns logic, 0.325ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_22 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.459 - 0.400)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_22 to ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_9_q_0_22
    SLICE_X56Y11.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<22>
    SLICE_X56Y11.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.290ns logic, 0.325ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_8 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.523 - 0.477)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_8 to ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y108.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_8
    SLICE_X42Y110.BY     net (fanout=2)        0.316   ftop/cp_wci_Vm_13_MData<8>
    SLICE_X42Y110.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<8>
                                                       ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.287ns logic, 0.316ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.906 - 0.801)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.YQ      Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X52Y93.BY      net (fanout=2)        0.374   ftop/cp/td<14>
    SLICE_X52Y93.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.289ns logic, 0.374ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/sma0/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X76Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/sma0/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X76Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_1/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_1/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_0/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_0/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr_3/SR
  Location pin: SLICE_X80Y23.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr_3/SR
  Location pin: SLICE_X80Y23.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr_2/SR
  Location pin: SLICE_X80Y23.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr_2/SR
  Location pin: SLICE_X80Y23.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_15/SR
  Location pin: SLICE_X64Y114.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_15/SR
  Location pin: SLICE_X64Y114.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_14/SR
  Location pin: SLICE_X64Y114.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_14/SR
  Location pin: SLICE_X64Y114.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X66Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X66Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X66Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X66Y112.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X82Y131.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X82Y131.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.673ns|            0|         2493|            2|      4326778|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.673ns|          N/A|         2493|            0|      4326778|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.288|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.473|         |    3.362|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.673|         |         |         |
sys0_clkp      |   17.673|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.673|         |         |         |
sys0_clkp      |   17.673|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4054  Score: 5546331  (Setup/Max: 5499849, Hold: 46482)

Constraints cover 4590737 paths, 0 nets, and 100346 connections

Design statistics:
   Minimum period:  17.673ns{1}   (Maximum frequency:  56.583MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 24 15:08:46 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



