# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Tue Aug  5 03:04:17 2025 by ghada on Karim-Hosam


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Tue Aug  5 03:03:18 2025 by ghada on Karim-Hosam


Command: netlist elaborate
Command arguments:
    -zdb
      D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/questalint/qcache/DB/zdb_3
    -tool lint
    -d SPI_Slave_with_Ram
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	SPI_Slave_with_Ram

Analyzing design...
-- Loading module z0in_work.SPI_Slave_with_Ram

Performing 366 Lint Checks
=============================

Lint Stage 1 of 5 - Pre Design Elaboration (6 checks)
------------------------------------------------------
-- Loading module z0in_work.SPI_Slave
-- Loading module z0in_work.up_counter
-- Loading module z0in_work.SPR_Sync
Optimizing 4 design-units (inlining 0/4 module instances):
-- Optimizing module z0in_work.up_counter(fast)
Lint Stage-1 100% complete [Total Progress -   7%]

Lint Stage 2 of 5 - Design Elaboration (273 checks)
----------------------------------------------------
-- Optimizing module z0in_work.SPI_Slave(fast)
Lint Stage-2  25% complete (1 out of 4 modules checked) [Total Progress -   9%]
-- Optimizing module z0in_work.SPR_Sync(fast)
Lint Stage-2  50% complete (2 out of 4 modules checked) [Total Progress -  14%]
-- Optimizing module z0in_work.SPI_Slave_with_Ram(fast)
Lint Stage-2  75% complete (3 out of 4 modules checked) [Total Progress -  18%]
Optimized design name is zi_opt_def_1569906818_1
Lint Stage-2 100% complete (4 out of 4 modules checked) [Total Progress -  23%]
End of log Tue Aug  5 03:03:31 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Tue Aug  5 03:03:34 2025 by ghada on Karim-Hosam


Command: netlist create
Command arguments:
    -zdb
      D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/questalint/qcache/DB/zdb_3
    -tool lint
    -d SPI_Slave_with_Ram
    -L work

Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Synthesizing netlist...

Lint Stage 3 of 5 - Post Design Elaboration (38 checks)
--------------------------------------------------------
Lint Stage-3  24% complete [Total Progress -  27%]
Lint Stage-3  47% complete [Total Progress -  29%]
Lint Stage-3  71% complete [Total Progress -  32%]
Lint Stage-3  95% complete [Total Progress -  34%]
Lint Stage-3 100% complete [Total Progress -  35%]
Analyzing designs.
Elaborating module 'up_counter'.
Elaborating module 'SPI_Slave'.
Elaborating module 'SPR_Sync'.
Elaborating module 'SPI_Slave_with_Ram'.

Lint Stage 4 of 5 - Design Synthesis (18 checks)
-------------------------------------------------
Lint Stage-4  22% complete [Total Progress -  67%]
Lint Stage-4  44% complete [Total Progress -  69%]
Lint Stage-4  67% complete [Total Progress -  71%]
Lint Stage-4  89% complete [Total Progress -  73%]
Lint Stage-4 100% complete [Total Progress -  75%]

Lint Stage 5 of 5 - Post Design Synthesis (31 checks)
------------------------------------------------------
Lint Stage-5  23% complete [Total Progress -  88%]
Lint Stage-5  45% complete [Total Progress -  91%]
Lint Stage-5  68% complete [Total Progress -  95%]
Lint Stage-5  90% complete [Total Progress -  98%]
Lint Stage-5 100% complete [Total Progress - 100%]

Lint Checking Completed
##Time Taken (Synthesis) = 6256.000000 ticks = 6.256000 secs

End of log Tue Aug  5 03:03:49 2025


# Reading design database from D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/questalint/qcache/LINT/CACHE...completed (0.01 (s)).
End of log Tue Aug  5 03:03:56 2025


# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021

log created Tue Aug  5 03:03:56 2025 by ghada on Karim-Hosam


Questa Debug flags:
 4300:  lint_gui_mode        (Default False)


## Applying Lint Waivers...
Final Process Statistics: Max memory 277MB, CPU time 39s, Total time 43s
End of log Tue Aug  5 03:04:11 2025


Result Summary
-----------------------------------------------------------
Error (0)
-----------------------------------------------------------

-----------------------------------------------------------
Warning (2)
-----------------------------------------------------------
  seq_block_has_complex_cond              :1
  always_signal_assign_large              :1

-----------------------------------------------------------
Info (3)
-----------------------------------------------------------
  fsm_without_one_hot_encoding            :1
  parameter_name_duplicate                :2

-----------------------------------------------------------
Resolved (0)
-----------------------------------------------------------

# Generating Debug Information...

=================================================================
To view results in batch
  D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/questalint/lint.rpt

To view results in GUI (Beta Version) 
  qverify D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/questalint/lint.db
=================================================================
