<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — clock stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="time.html">time</a></span> (43)
<br/><span class="tag"><a href="skew.html">skew</a></span> (37)
<br/><span class="tag"><a href="power.html">power</a></span> (33)
<br/><span class="tag"><a href="use.html">use</a></span> (33)
<br/><span class="tag"><a href="design.html">design</a></span> (28)
</div>
<h2><span class="ttl">Stem</span> clock$ (<a href="../words.html">all stems</a>)</h2>
<h3>249 papers:</h3>
<dl class="toc"><dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-DepariFLS.html">CASE-2015-DepariFLS</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Inexpensive SDR-based longwave radio controlled clock for time dissemination in industrial wireless sensor networks (<abbr title="Alessandro Depari">AD</abbr>, <abbr title="Alessandra Flammini">AF</abbr>, <abbr title="M. Lavarini">ML</abbr>, <abbr title="Emiliano Sisinni">ES</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-DaiKB.html">DAC-2015-DaiKB</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Sequential equivalence checking of clock-gated circuits (<abbr title="Yu-Yun Dai">YYD</abbr>, <abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-EwetzJK.html">DAC-2015-EwetzJK</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Construction of reconfigurable clock trees for MCMM designs (<abbr title="Rickard Ewetz">RE</abbr>, <abbr title="Shankarshana Janarthanan">SJ</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HanLKNL.html">DAC-2015-HanLKNL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction (<abbr title="Kwangsoo Han">KH</abbr>, <abbr title="Jiajia Li">JL</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Siddhartha Nath">SN</abbr>, <abbr title="Jongpil Lee">JL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ConstantinWKCB.html">DATE-2015-ConstantinWKCB</a></dt><dd>Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment (<abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Lai Wang">LW</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Andreas Burg">AB</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GheolbanoiuPC.html">DATE-2015-GheolbanoiuPC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid adaptive clock management for FPGA processor acceleration (<abbr title="Alexandru Gheolbanoiu">AG</abbr>, <abbr title="Lucian Petrica">LP</abbr>, <abbr title="Sorin Cotofana">SC</abbr>), pp. 1359–1364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiuHDCPKKTR.html">DATE-2015-LiuHDCPKKTR</a></dt><dd>Clock domain crossing aware sequential clock gating (<abbr title="Jianfeng Liu">JL</abbr>, <abbr title="Mi-Suk Hong">MSH</abbr>, <abbr title="Kyung Tae Do">KTD</abbr>, <abbr title="Jung Yun Choi">JYC</abbr>, <abbr title="Jaehong Park">JP</abbr>, <abbr title="Mohit Kumar">MK</abbr>, <abbr title="Manish Kumar">MK</abbr>, <abbr title="Nikhil Tripathi">NT</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SamieBHH.html">DATE-2015-SamieBHH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online binding of applications to multiple clock domains in shared FPGA-based systems (<abbr title="Farzad Samie">FS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Chih-Ming Hsieh">CMH</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fase.png" alt="FASE"/><a href="../FASE-2015-NgoTGG.html">FASE-2015-NgoTGG</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Translation Validation for Clock Transformations in a Synchronous Compiler (<abbr title="Van Chan Ngo">VCN</abbr>, <abbr title="Jean-Pierre Talpin">JPT</abbr>, <abbr title="Thierry Gautier">TG</abbr>, <abbr title="Paul Le Guernic">PLG</abbr>), pp. 171–185.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-v1-2015-YuanWWLYHFLCG.html">ICSE-v1-2015-YuanWWLYHFLCG</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>ReCBuLC: Reproducing Concurrency Bugs Using Local Clocks (<abbr title="Xiang Yuan">XY</abbr>, <abbr title="Chenggang Wu">CW</abbr>, <abbr title="Zhenjiang Wang">ZW</abbr>, <abbr title="Jianjun Li">JL</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>, <abbr title="Jeff Huang">JH</abbr>, <abbr title="Xiaobing Feng">XF</abbr>, <abbr title="Yanyan Lan">YL</abbr>, <abbr title="Yunji Chen">YC</abbr>, <abbr title="Yong Guan">YG</abbr>), pp. 824–834.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-LeeKKE.html">SAC-2015-LeeKKE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture (<abbr title="Minho Lee">ML</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Junghoon Kim">JK</abbr>, <abbr title="Young Ik Eom">YIE</abbr>), pp. 2001–2006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2015-ErezN.html">CAV-2015-ErezN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Bounded Path in Graph Using SMT for Automatic Clock Routing (<abbr title="Amit Erez">AE</abbr>, <abbr title="Alexander Nadel">AN</abbr>), pp. 20–36.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-HuangYTC.html">CASE-2014-HuangYTC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Design of client device identification by clock skew in clouds (<abbr title="Ding-Jie Huang">DJH</abbr>, <abbr title="Kai-Ting Yang">KTY</abbr>, <abbr title="Wei-Chung Teng">WCT</abbr>, <abbr title="Ge-Ming Chiu">GMC</abbr>), pp. 1133–1138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KufelWHAWM.html">DATE-2014-KufelWHAWM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Clock-modulation based watermark for protection of embedded processors (<abbr title="Jedrzej Kufel">JK</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Stephen Hill">SH</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul N. Whatmough">PNW</abbr>, <abbr title="James Myers">JM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ParkKK.html">DATE-2014-ParkKK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs (<abbr title="Kitae Park">KP</abbr>, <abbr title="Geunho Kim">GK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-YehHN.html">DATE-2014-YehHN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Leakage-power-aware clock period minimization (<abbr title="Hua-Hsin Yeh">HHY</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-2014-JiangZZZLSSGS.html">FSE-2014-JiangZZZLSSGS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Tsmart-GalsBlock: a toolkit for modeling, validation, and synthesis of multi-clocked embedded systems (<abbr title="Yu Jiang">YJ</abbr>, <abbr title="Hehua Zhang">HZ</abbr>, <abbr title="Huafeng Zhang">HZ</abbr>, <abbr title="Xinyan Zhao">XZ</abbr>, <abbr title="Han Liu">HL</abbr>, <abbr title="Chengnian Sun">CS</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Ming Gu">MG</abbr>, <abbr title="Jia-Guang Sun">JGS</abbr>), pp. 711–714.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2014-HerreraWP.html">TACAS-2014-HerreraWP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Quasi-Equal Clock Reduction: More Networks, More Queries (<abbr title="Christian Herrera">CH</abbr>, <abbr title="Bernd Westphal">BW</abbr>, <abbr title="Andreas Podelski">AP</abbr>), pp. 295–309.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2014-FeautrierVK.html">CC-2014-FeautrierVK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Improving the Performance of X10 Programs by Clock Removal (<abbr title="Paul Feautrier">PF</abbr>, <abbr title="Eric Violard">EV</abbr>, <abbr title="Alain Ketterlin">AK</abbr>), pp. 113–132.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ZhaoVZLZ0.html">HPCA-2014-ZhaoVZLZ0</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs (<abbr title="Kai Zhao">KZ</abbr>, <abbr title="Kalyana S. Venkataraman">KSV</abbr>, <abbr title="Xuebin Zhang">XZ</abbr>, <abbr title="Jiangpeng Li">JL</abbr>, <abbr title="Ning Zheng">NZ</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 536–545.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KahngKL.html">DAC-2013-KahngKL</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Smart non-default routing for clock power reduction (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Hyein Lee">HL</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KimJK.html">DAC-2013-KimJK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem (<abbr title="Juyeon Kim">JK</abbr>, <abbr title="Deokjin Joo">DJ</abbr>, <abbr title="Taewhan Kim">TK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-TuHC.html">DATE-2013-TuHC</a></dt><dd>Co-synthesis of data paths and clock control paths for minimum-period clock gating (<abbr title="Wen-Pin Tu">WPT</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>), pp. 1831–1836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YaoKLMK.html">DATE-2013-YaoKLMK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>ClockPUF: physical unclonable functions based on clock networks (<abbr title="Yida Yao">YY</abbr>, <abbr title="MyungBo Kim">MK</abbr>, <abbr title="Jianmin Li">JL</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>), pp. 422–427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esec-fse.png" alt="ESEC-FSE"/><a href="../ESEC-FSE-2013-JiangLZDSGS.html">ESEC-FSE-2013-JiangLZDSGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design and optimization of multi-clocked embedded systems using formal technique (<abbr title="Yu Jiang">YJ</abbr>, <abbr title="Zonghui Li">ZL</abbr>, <abbr title="Hehua Zhang">HZ</abbr>, <abbr title="Yangdong Deng">YD</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Ming Gu">MG</abbr>, <abbr title="Jiaguang Sun">JS</abbr>), pp. 703–706.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-BuchbinderNS.html">STOC-2013-BuchbinderNS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Simplex partitioning via exponential clocks and the multiway cut problem (<abbr title="Niv Buchbinder">NB</abbr>, <abbr title="Joseph Naor">JN</abbr>, <abbr title="Roy Schwartz">RS</abbr>), pp. 535–544.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2013-FearnleyJ.html">ICALP-v2-2013-FearnleyJ</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span></dt><dd>Reachability in Two-Clock Timed Automata Is PSPACE-Complete (<abbr title="John Fearnley">JF</abbr>, <abbr title="Marcin Jurdzinski">MJ</abbr>), pp. 212–223.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2013-LeeNBC.html">KDD-2013-LeeNBC</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span></dt><dd>Link prediction with social vector clocks (<abbr title="Conrad Lee">CL</abbr>, <abbr title="Bobo Nick">BN</abbr>, <abbr title="Ulrik Brandes">UB</abbr>, <abbr title="Pádraig Cunningham">PC</abbr>), pp. 784–792.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChenH.html">DAC-2012-ChenH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Clock tree synthesis with methodology of re-use in 3D IC (<abbr title="Fu-Wei Chen">FWC</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 1094–1099.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-HuCG.html">DAC-2012-HuCG</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Library-aware resonant clock synthesis (LARCS) (<abbr title="Xuchu Hu">XH</abbr>, <abbr title="Walter James Condley">WJC</abbr>, <abbr title="Matthew R. Guthaus">MRG</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Chaturvedi.html">DATE-2012-Chaturvedi</a> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Static analysis of asynchronous clock domain crossings (<abbr title="Shubhyant Chaturvedi">SC</abbr>), pp. 1122–1125.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-FanKGSH.html">DATE-2012-FanKGSH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Exploring pausible clocking based GALS design for 40-nm system integration (<abbr title="Xin Fan">XF</abbr>, <abbr title="Milos Krstic">MK</abbr>, <abbr title="Eckhard Grass">EG</abbr>, <abbr title="Birgit Sanders">BS</abbr>, <abbr title="Christoph Heer">CH</abbr>), pp. 1118–1121.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Gamatie.html">DATE-2012-Gamatie</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of streaming applications on MPSoCs using abstract clocks (<abbr title="Abdoulaye Gamatié">AG</abbr>), pp. 763–768.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KarimiCGP.html">DATE-2012-KarimiCGP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for clock-domain crossing faults in integrated circuits (<abbr title="Naghmeh Karimi">NK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Pallav Gupta">PG</abbr>, <abbr title="Srinivas Patil">SP</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SassoneCMMPGMBR.html">DATE-2012-SassoneCMMPGMBR</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Investigating the effects of Inverted Temperature Dependence (ITD) on clock distribution networks (<abbr title="Alessandro Sassone">AS</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Richard Goldman">RG</abbr>, <abbr title="Vazgen Melikyan">VM</abbr>, <abbr title="Eduard Babayan">EB</abbr>, <abbr title="Salvatore Rinaudo">SR</abbr>), pp. 165–166.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YeYZX.html">DATE-2012-YeYZX</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clock skew scheduling for timing speculation (<abbr title="Rong Ye">RY</abbr>, <abbr title="Feng Yuan">FY</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 929–934.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2012-Yu.html">ICPR-2012-Yu</a> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Localization and extraction of the four clock-digits using the knowledge of the digital video clock (<abbr title="Xinguo Yu">XY</abbr>), pp. 1217–1220.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChenO.html">DAC-2011-ChenO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Diagnosing scan clock delay faults through statistical timing pruning (<abbr title="Mingjing Chen">MC</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 423–428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HuG.html">DAC-2011-HuG</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Distributed Resonant clOCK grid Synthesis (ROCKS) (<abbr title="Xuchu Hu">XH</abbr>, <abbr title="Matthew R. Guthaus">MRG</abbr>), pp. 516–521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-JooK.html">DAC-2011-JooK</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing (<abbr title="Deokjin Joo">DJ</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LiLZ.html">DAC-2011-LiLZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal multi-domain clock skew scheduling (<abbr title="Li Li">LL</abbr>, <abbr title="Yinghai Lu">YL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LinH.html">DAC-2011-LinH</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using SAT-based Craig interpolation to enlarge clock gating functions (<abbr title="Ting-Hao Lin">THL</abbr>, <abbr title="Chung-Yang (Ric) Huang">CY(H</abbr>), pp. 621–626.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LungSHSC.html">DAC-2011-LungSHSC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Fault-tolerant 3D clock network (<abbr title="Chiao-Ling Lung">CLL</abbr>, <abbr title="Yu-Shih Su">YSS</abbr>, <abbr title="Shih-Hsiu Huang">SHH</abbr>, <abbr title="Yiyu Shi">YS</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 645–651.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ButtrickK.html">DATE-2011-ButtrickK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On testing prebond dies with incomplete clock networks in a 3D IC using DLLs (<abbr title="Michael Buttrick">MB</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 1418–1423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GaoHL.html">DATE-2011-GaoHL</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Eliminating data invalidation in debugging multiple-clock chips (<abbr title="Jianliang Gao">JG</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HsuL.html">DATE-2011-HsuL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock gating optimization with delay-matching (<abbr title="Shih-Jung Hsu">SJH</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LuHCT.html">DATE-2011-LuHCT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Steiner tree based rotary clock routing with bounded skew and capacitive load balancing (<abbr title="Jianchao Lu">JL</abbr>, <abbr title="Vinayak Honkote">VH</abbr>, <abbr title="Xin Chen">XC</abbr>, <abbr title="Baris Taskin">BT</abbr>), pp. 455–460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MistryAFH.html">DATE-2011-MistryAFH</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Sub-clock power-gating technique for minimising leakage power during active mode (<abbr title="Jatin N. Mistry">JNM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="Stephen Hill">SH</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-SterponeCMWF.html">DATE-2011-SterponeCMWF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A new reconfigurable clock-gating technique for low power SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Debora Matos">DM</abbr>, <abbr title="Stephan Wong">SW</abbr>, <abbr title="F. Fakhar">FF</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangSSL.html">DATE-2011-YangSSL</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A clock-gating based capture power droop reduction methodology for at-speed scan testing (<abbr title="Bo Yang">BY</abbr>, <abbr title="Amit Sanghani">AS</abbr>, <abbr title="Shantanu Sarangi">SS</abbr>, <abbr title="Chunsheng Liu">CL</abbr>), pp. 197–203.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ZhiLZYZZ.html">DATE-2011-ZhiLZYZZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An efficient algorithm for multi-domain clock skew scheduling (<abbr title="Yanling Zhi">YZ</abbr>, <abbr title="Wai-Shing Luk">WSL</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Hengliang Zhu">HZ</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 1364–1369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2011-OrtizLS.html">CIAA-2011-OrtizLS</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Distributed Event Clock Automata — Extended Abstract (<abbr title="James Jerson Ortiz">JJO</abbr>, <abbr title="Axel Legay">AL</abbr>, <abbr title="Pierre-Yves Schobbens">PYS</abbr>), pp. 250–263.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2011-Rutkowski.html">QAPL-2011-Rutkowski</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span></dt><dd>Two-Player Reachability-Price Games on Single-Clock Timed Automata (<abbr title="Michal Rutkowski">MR</abbr>), pp. 31–46.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-GamatieG.html">LCTES-2011-GamatieG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Static analysis of synchronous programs in signal for efficient design of multi-clocked embedded systems (<abbr title="Abdoulaye Gamatié">AG</abbr>, <abbr title="Laure Gonnord">LG</abbr>), pp. 71–80.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChenDC.html">DAC-2010-ChenDC</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Clock tree synthesis under aggressive buffer insertion (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Chen Dong">CD</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 86–89.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GuthausWR.html">DAC-2010-GuthausWR</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Non-uniform clock mesh optimization with linear programming buffer insertion (<abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Gustavo Wilke">GW</abbr>, <abbr title="Ricardo Reis">RR</abbr>), pp. 74–79.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KimK.html">DAC-2010-KimK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Clock tree synthesis with pre-bond testability for 3D stacked IC designs (<abbr title="Tak-Yung Kim">TYK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ShihC.html">DAC-2010-ShihC</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Fast timing-model independent buffered clock-tree synthesis (<abbr title="Xin-Wei Shih">XWS</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HallerB.html">DATE-2010-HallerB</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High-speed clock recovery for low-cost FPGAs (<abbr title="István Haller">IH</abbr>, <abbr title="Zoltan Francisc Baruch">ZFB</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JanapsatyaIPP.html">DATE-2010-JanapsatyaIPP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm (<abbr title="Andhi Janapsatya">AJ</abbr>, <abbr title="Aleksandar Ignjatovic">AI</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 920–925.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LeeM.html">DATE-2010-LeeM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Contango: Integrated optimization of SoC clock networks (<abbr title="Dongjin Lee">DL</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 1468–1473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LeeYCC.html">DATE-2010-LeeYCC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>An embedded wide-range and high-resolution CLOCK jitter measurement circuit (<abbr title="Yu Lee">YL</abbr>, <abbr title="Ching-Yuan Yang">CYY</abbr>, <abbr title="Nai-Chen Daniel Cheng">NCDC</abbr>, <abbr title="Ji-Jan Chen">JJC</abbr>), pp. 1637–1640.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LongM10a.html">DATE-2010-LongM10a</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Inversed Temperature Dependence aware clock skew scheduling for sequential circuits (<abbr title="Jieyi Long">JL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1657–1660.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LungZCC.html">DATE-2010-LungZCC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock skew optimization considering complicated power modes (<abbr title="Chiao-Ling Lung">CLL</abbr>, <abbr title="Zi-Yi Zeng">ZYZ</abbr>, <abbr title="Chung-Han Chou">CHC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PeiLL.html">DATE-2010-PeiLL</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An on-chip clock generation scheme for faster-than-at-speed delay testing (<abbr title="Songwei Pei">SP</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1353–1356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SrinivasJ.html">DATE-2010-SrinivasJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Clock gating approaches by IOEX graphs and cluster efficiency plots (<abbr title="Jithendra Srinivas">JS</abbr>, <abbr title="Sukumar Jairam">SJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SuCG.html">DATE-2010-SuCG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A general method to make multi-clock system deterministic (<abbr title="Menghao Su">MS</abbr>, <abbr title="Yunji Chen">YC</abbr>, <abbr title="Xiang Gao">XG</abbr>), pp. 1480–1485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-TieDWC.html">DATE-2010-TieDWC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement (<abbr title="Meng Tie">MT</abbr>, <abbr title="Haiying Dong">HD</abbr>, <abbr title="Tong Wang">TW</abbr>, <abbr title="Xu Cheng">XC</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WuM.html">DATE-2010-WuM</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clock skew scheduling for soft-error-tolerant sequential circuits (<abbr title="Kai-Chiang Wu">KCW</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-AhmadNSNN.html">ICPR-2010-AhmadNSNN</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Clock Offset Estimation in Wireless Sensor Networks with Weibull Distributed Network Delays (<abbr title="Aitzaz Ahmad">AA</abbr>, <abbr title="Amina Noor">AN</abbr>, <abbr title="Erchin Serpedin">ES</abbr>, <abbr title="Hazem N. Nounou">HNN</abbr>, <abbr title="Mohamed N. Nounou">MNN</abbr>), pp. 2322–2325.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2010-EndrullisHK.html">LICS-2010-EndrullisHK</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Modular Construction of Fixed Point Combinators and Clocked Bohm Trees (<abbr title="Jörg Endrullis">JE</abbr>, <abbr title="Dimitri Hendriks">DH</abbr>, <abbr title="Jan Willem Klop">JWK</abbr>), pp. 111–119.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2009-FagioliniMB.html">CASE-2009-FagioliniMB</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Set-valued consensus for distributed clock synchronization (<abbr title="Adriano Fagiolini">AF</abbr>, <abbr title="Simone Martini">SM</abbr>, <abbr title="Antonio Bicchi">AB</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ArbelER.html">DAC-2009-ArbelER</a></dt><dd>Resurrecting infeasible clock-gating functions (<abbr title="Eli Arbel">EA</abbr>, <abbr title="Cindy Eisner">CE</abbr>, <abbr title="Oleg Rokhlenko">OR</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChattopadhyayZ.html">DAC-2009-ChattopadhyayZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Serial reconfigurable mismatch-tolerant clock distribution (<abbr title="Atanu Chattopadhyay">AC</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 611–612.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-JangK.html">DAC-2009-JangK</a></dt><dd>Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization (<abbr title="Hochang Jang">HJ</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-OnaissiHN.html">DAC-2009-OnaissiHN</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Clock skew optimization via wiresizing for timing sign-off covering all process corners (<abbr title="Sari Onaissi">SO</abbr>, <abbr title="Khaled R. Heloue">KRH</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-TuncerCL.html">DAC-2009-TuncerCL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Enabling adaptability through elastic clocks (<abbr title="Emre Tuncer">ET</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 8–10.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BaeMV.html">DATE-2009-BaeMV</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Exploiting clock skew scheduling for FPGA (<abbr title="Sungmin Bae">SB</abbr>, <abbr title="Prasanth Mangalagiri">PM</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 1524–1529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BolzaniCMMP.html">DATE-2009-BolzaniCMMP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Enabling concurrent clock and power gating in an industrial design flow (<abbr title="Letícia Maria Veiras Bolzani">LMVB</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 334–339.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChakrabortyGRP.html">DATE-2009-ChakrabortyGRP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and optimization of NBTI induced clock skew in gated clock trees (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Gokul Ganesan">GG</abbr>, <abbr title="Anand Rajaram">AR</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FlynnGG.html">DATE-2009-FlynnGG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Bitstream relocation with local clock domains for partially reconfigurable FPGAs (<abbr title="Adam Flynn">AF</abbr>, <abbr title="Ann Gordon-Ross">AGR</abbr>, <abbr title="Alan D. George">ADG</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MohammadZadehMJZ.html">DATE-2009-MohammadZadehMJZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network (<abbr title="Naser MohammadZadeh">NM</abbr>, <abbr title="Minoo Mirsaeedi">MM</abbr>, <abbr title="Ali Jahanian">AJ</abbr>, <abbr title="Morteza Saheb Zamani">MSZ</abbr>), pp. 833–838.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-NagarajK.html">DATE-2009-NagarajK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A study on placement of post silicon clock tuning buffers for mitigating impact of process variation (<abbr title="Kelageri Nagaraj">KN</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SinhaRBS.html">DATE-2009-SinhaRBS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multi-clock Soc design using protocol conversion (<abbr title="Roopak Sinha">RS</abbr>, <abbr title="Partha S. Roop">PSR</abbr>, <abbr title="Samik Basu">SB</abbr>, <abbr title="Zoran Salcic">ZS</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2009-VerwerWW.html">LATA-2009-VerwerWW</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>One-Clock Deterministic Timed Automata Are Efficiently Identifiable in the Limit (<abbr title="Sicco Verwer">SV</abbr>, <abbr title="Mathijs de Weerdt">MdW</abbr>, <abbr title="Cees Witteveen">CW</abbr>), pp. 740–751.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2009-HeidarianSV.html">FM-2009-HeidarianSV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Analysis of a Clock Synchronization Protocol for Wireless Sensor Networks (<abbr title="Faranak Heidarian">FH</abbr>, <abbr title="Julien Schmaltz">JS</abbr>, <abbr title="Frits W. Vaandrager">FWV</abbr>), pp. 516–531.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-LeeBPCLN.html">SAC-2009-LeeBPCLN</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span></dt><dd>CPS-SIM: configurable and accurate clock precision solid state drive simulator (<abbr title="Jongmin Lee">JL</abbr>, <abbr title="Eujoon Byun">EB</abbr>, <abbr title="Hanmook Park">HP</abbr>, <abbr title="Jongmoo Choi">JC</abbr>, <abbr title="Donghee Lee">DL</abbr>, <abbr title="Sam H. Noh">SHN</abbr>), pp. 318–325.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-VasudevanTDE.html">CC-2009-VasudevanTDE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Compile-Time Analysis and Specialization of Clocks in Concurrent Programs (<abbr title="Nalini Vasudevan">NV</abbr>, <abbr title="Olivier Tardieu">OT</abbr>, <abbr title="Julian Dolby">JD</abbr>, <abbr title="Stephen A. Edwards">SAE</abbr>), pp. 48–62.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2008-ScheitererNOSG.html">CASE-2008-ScheitererNOSG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Synchronization performance of the Precision Time Protocol in the face of slave clock frequency drift (<abbr title="Ruxandra Lupas Scheiterer">RLS</abbr>, <abbr title="Chongning Na">CN</abbr>, <abbr title="Dragan Obradovic">DO</abbr>, <abbr title="Günter Steindl">GS</abbr>, <abbr title="Dragan Goetz">DG</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChangHHLWL.html">DAC-2008-ChangHHLWL</a></dt><dd>Type-matching clock tree for zero skew clock gating (<abbr title="Chia-Ming Chang">CMC</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Yuan-Kai Ho">YKH</abbr>, <abbr title="Jia-Zong Lin">JZL</abbr>, <abbr title="Hsin-Po Wang">HPW</abbr>, <abbr title="Yu-Sheng Lu">YSL</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FraerKM.html">DAC-2008-FraerKM</a> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A new paradigm for synthesis and propagation of clock gating conditions (<abbr title="Ranan Fraer">RF</abbr>, <abbr title="Gila Kamhi">GK</abbr>, <abbr title="Muhammad K. Mhameed">MKM</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Hurst.html">DAC-2008-Hurst</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic synthesis of clock gating logic with controlled netlist perturbation (<abbr title="Aaron P. Hurst">APH</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MohalikRDRSPJ.html">DAC-2008-MohalikRDRSPJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts (<abbr title="Swarup Mohalik">SM</abbr>, <abbr title="A. C. Rajeev">ACR</abbr>, <abbr title="Manoj G. Dixit">MGD</abbr>, <abbr title="S. Ramesh">SR</abbr>, <abbr title="P. Vijay Suman">PVS</abbr>, <abbr title="Paritosh K. Pandya">PKP</abbr>, <abbr title="Shengbing Jiang">SJ</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-NiM.html">DAC-2008-NiM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction (<abbr title="Min Ni">MN</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-OgrasMM.html">DAC-2008-OgrasMM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Variation-adaptive feedback control for networks-on-chip with multiple clock domains (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 614–619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-RajaramP.html">DAC-2008-RajaramP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Robust chip-level clock tree synthesis for SOC designs (<abbr title="Anand Rajaram">AR</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-WangLZTYTCN.html">DAC-2008-WangLZTYTCN</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays (<abbr title="Yi Wang">YW</abbr>, <abbr title="Wai-Shing Luk">WSL</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Jun Tao">JT</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Jiarong Tong">JT</abbr>, <abbr title="Wei Cai">WC</abbr>, <abbr title="Jia Ni">JN</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChattopadhyayZ.html">DATE-2008-ChattopadhyayZ</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Built-in Clock Skew System for On-line Debug and Repair (<abbr title="Atanu Chattopadhyay">AC</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 248–251.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-CorderoK.html">DATE-2008-CorderoK</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock Distribution Scheme using Coplanar Transmission Lines (<abbr title="Victor H. Cordero Calle">VHCC</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 985–990.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-GhoshNR.html">DATE-2008-GhoshNR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking (<abbr title="Swaroop Ghosh">SG</abbr>, <abbr title="Patrick Ndai">PN</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 366–371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangZYZSPZCMSIC.html">DATE-2008-ZhangZYZSPZCMSIC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network (<abbr title="Wanping Zhang">WZ</abbr>, <abbr title="Yi Zhu">YZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Ling Zhang">LZ</abbr>, <abbr title="Rui Shi">RS</abbr>, <abbr title="He Peng">HP</abbr>, <abbr title="Zhi Zhu">ZZ</abbr>, <abbr title="Lew Chua-Eoan">LCE</abbr>, <abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Toshiyuki Shibuya">TS</abbr>, <abbr title="Nuriyoki Ito">NI</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 537–540.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2008-KitchinPM.html">FM-2008-KitchinPM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation, Orchestration and Logical Clocks (<abbr title="David Kitchin">DK</abbr>, <abbr title="Evan Powell">EP</abbr>, <abbr title="Jayadev Misra">JM</abbr>), p. 34.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2008-YuLL.html">ICPR-2008-YuLL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Robust time recognition of video clock based on digit transition detection and digit-sequence recognition (<abbr title="Xinguo Yu">XY</abbr>, <abbr title="Yiqun Li">YL</abbr>, <abbr title="Wei San Lee">WSL</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-BiernackiCHP.html">LCTES-2008-BiernackiCHP</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Clock-directed modular code generation for synchronous data-flow languages (<abbr title="Dariusz Biernacki">DB</abbr>, <abbr title="Jean-Louis Colaço">JLC</abbr>, <abbr title="Grégoire Hamon">GH</abbr>, <abbr title="Marc Pouzet">MP</abbr>), pp. 121–130.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2008-BaierBBBG.html">LICS-2008-BaierBBBG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/infinity.html" title="infinity">#infinity</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Almost-Sure Model Checking of Infinite Paths in One-Clock Timed Automata (<abbr title="Christel Baier">CB</abbr>, <abbr title="Nathalie Bertrand">NB</abbr>, <abbr title="Patricia Bouyer">PB</abbr>, <abbr title="Thomas Brihaye">TB</abbr>, <abbr title="Marcus Größer">MG</abbr>), pp. 217–226.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HuangCCN.html">DAC-2007-HuangCCN</a></dt><dd>Clock Period Minimization with Minimum Delay Insertion (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>, <abbr title="Chia-Ming Chang">CMC</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RoyMC.html">DAC-2007-RoyMC</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew (<abbr title="Abinash Roy">AR</abbr>, <abbr title="Noha H. Mahmoud">NHM</abbr>, <abbr title="Masud H. Chowdhury">MHC</abbr>), pp. 184–187.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YuL.html">DAC-2007-YuL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of Rotary Clock Based Circuits (<abbr title="Zhengtao Yu">ZY</abbr>, <abbr title="Xun Liu">XL</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BjerregaardSS.html">DATE-2007-BjerregaardSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method (<abbr title="Tobias Bjerregaard">TB</abbr>, <abbr title="Mikkel Bystrup Stensgaard">MBS</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ButtSRPS.html">DATE-2007-ButtSRPS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>System level clock tree synthesis for power optimization (<abbr title="Saif Ali Butt">SAB</abbr>, <abbr title="Stefan Schmermbeck">SS</abbr>, <abbr title="Jurij Rosenthal">JR</abbr>, <abbr title="Alexander Pratsch">AP</abbr>, <abbr title="Eike Schmidt">ES</abbr>), pp. 1677–1682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FengZTC.html">DATE-2007-FengZTC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Clock domain crossing fault model and coverage metric for validation of SoC design (<abbr title="Yi Feng">YF</abbr>, <abbr title="Zheng Zhou">ZZ</abbr>, <abbr title="Dong Tong">DT</abbr>, <abbr title="Xu Cheng">XC</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MondalRKRLVM.html">DATE-2007-MondalRKRLVM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Thermally robust clocking schemes for 3D integrated circuits (<abbr title="Mosin Mondal">MM</abbr>, <abbr title="Andrew J. Ricketts">AJR</abbr>, <abbr title="Sami Kirolos">SK</abbr>, <abbr title="Tamer Ragheb">TR</abbr>, <abbr title="Greg M. Link">GML</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 1206–1211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SirowyWLV07a.html">DATE-2007-SirowyWLV07a</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Clock-frequency assignment for multiple clock domain systems-on-a-chip (<abbr title="Scott Sirowy">SS</abbr>, <abbr title="Yonghui Wu">YW</abbr>, <abbr title="Stefano Lonardi">SL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2007-BouyerLM.html">FoSSaCS-2007-BouyerLM</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model-Checking One-Clock Priced Timed Automata (<abbr title="Patricia Bouyer">PB</abbr>, <abbr title="Kim Guldstrand Larsen">KGL</abbr>, <abbr title="Nicolas Markey">NM</abbr>), pp. 108–122.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2007-JurdzinskiLS.html">TACAS-2007-JurdzinskiLS</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Model Checking Probabilistic Timed Automata with One or Two Clocks (<abbr title="Marcin Jurdzinski">MJ</abbr>, <abbr title="François Laroussinie">FL</abbr>, <abbr title="Jeremy Sproston">JS</abbr>), pp. 170–184.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-GuthausSB.html">DAC-2006-GuthausSB</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock buffer and wire sizing using sequential programming (<abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 1041–1046.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuangCNY.html">DAC-2006-HuangCNY</a></dt><dd>Register binding for clock period minimization (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Wei-Chieh Yu">WCY</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WangDC.html">DAC-2006-WangDC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling (<abbr title="Kui Wang">KW</abbr>, <abbr title="Lian Duan">LD</abbr>, <abbr title="Xu Cheng">XC</abbr>), pp. 951–954.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Albrecht.html">DATE-2006-Albrecht</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient incremental clock latency scheduling for large circuits (<abbr title="Christoph Albrecht">CA</abbr>), pp. 1091–1096.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-CarbognaniBFKF.html">DATE-2006-CarbognaniBFKF</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Two-phase resonant clocking for ultra-low-power hearing aid applications (<abbr title="Flavio Carbognani">FC</abbr>, <abbr title="Felix Bürgin">FB</abbr>, <abbr title="Norbert Felber">NF</abbr>, <abbr title="Hubert Kaeslin">HK</abbr>, <abbr title="Wolfgang Fichtner">WF</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChakrabortySDMMP.html">DATE-2006-ChakrabortySDMMP</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Thermal resilient bounded-skew clock tree optimization methodology (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Prassanna Sithambaram">PS</abbr>, <abbr title="Karthik Duraisami">KD</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 832–837.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HuangG.html">DATE-2006-HuangG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Diagnosis of defects on scan enable and clock trees (<abbr title="Yu Huang">YH</abbr>, <abbr title="Keith Gallie">KG</abbr>), pp. 436–437.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KimH.html">DATE-2006-KimH</a></dt><dd>Associative skew clock routing for difficult instances (<abbr title="Min-Seok Kim">MSK</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 762–767.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LiuI.html">DATE-2006-LiuI</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Vikram Iyengar">VI</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ReddyWM.html">DATE-2006-ReddyWM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Analyzing timing uncertainty in mesh-based clock architectures (<abbr title="Subodh M. Reddy">SMR</abbr>, <abbr title="Gustavo R. Wilke">GRW</abbr>, <abbr title="Rajeev Murgai">RM</abbr>), pp. 1097–1102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-VenkataramanHLS.html">DATE-2006-VenkataramanHLS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Integrated placement and skew optimization for rotary clocking (<abbr title="Ganesh Venkataraman">GV</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YonedaMF.html">DATE-2006-YonedaMF</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power-constrained test scheduling for multi-clock domain SoCs (<abbr title="Tomokazu Yoneda">TY</abbr>, <abbr title="Kimihiko Masuda">KM</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-CarvalhoPJF.html">DATE-DF-2006-CarvalhoPJF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A practical implementation of the fault-tolerant daisy-chain clock synchronization algorithm on CAN (<abbr title="Fabiano Costa Carvalho">FCC</abbr>, <abbr title="Carlos Eduardo Pereira">CEP</abbr>, <abbr title="Elias Teodoro Silva Jr.">ETSJ</abbr>, <abbr title="Edison Pignaton de Freitas">EPdF</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2006-Bertrane.html">SAS-2006-Bertrane</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Proving the Properties of Communicating Imperfectly-Clocked Synchronous Systems (<abbr title="Julien Bertrane">JB</abbr>), pp. 370–386.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2006-LiXWYY.html">ICPR-v4-2006-LiXWYY</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Reliable Video Clock Time Recognition (<abbr title="Yiqun Li">YL</abbr>, <abbr title="Changsheng Xu">CX</abbr>, <abbr title="Kongwah Wan">KW</abbr>, <abbr title="Xin Yan">XY</abbr>, <abbr title="Xinguo Yu">XY</abbr>), pp. 128–131.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-HuangNL.html">DAC-2005-HuangNL</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Race-condition-aware clock skew scheduling (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Feng-Pin Lu">FPL</abbr>), pp. 475–478.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LuoYYB.html">DAC-2005-LuoYYB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power network processor design using clock gating (<abbr title="Yan Luo">YL</abbr>, <abbr title="Jia Yu">JY</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LuSHZCHH.html">DAC-2005-LuSHZCHH</a> <span class="tag"><a href="../tag/navigation.html" title="navigation">#navigation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Navigating registers in placement for clock network minimization (<abbr title="Yongqiang Lu">YL</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Qiang Zhou">QZ</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Liang Huang">LH</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-NiehHH.html">DAC-2005-NiehHH</a></dt><dd>Minimizing peak current via opposite-phase clock tree (<abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Sheng-Yu Hsu">SYH</abbr>), pp. 182–185.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BeckBKPLP.html">DATE-2005-BeckBKPLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Logic Design for On-Chip Test Clock Generation — Implementation Details and Impact on Delay Test Quality (<abbr title="Matthias Beck">MB</abbr>, <abbr title="Olivier Barondeau">OB</abbr>, <abbr title="Martin Kaibel">MK</abbr>, <abbr title="Frank Poehl">FP</abbr>, <abbr title="Xijiang Lin">XL</abbr>, <abbr title="Ron Press">RP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ChandyC.html">DATE-2005-ChandyC</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions (<abbr title="Ajith Chandy">AC</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 984–985.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VargheseCY.html">DATE-2005-VargheseCY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Systematic Analysis of Active Clock Deskewing Systems Using Control Theory (<abbr title="Vinil Varghese">VV</abbr>, <abbr title="Tom Chen">TC</abbr>, <abbr title="Peter Michael Young">PMY</abbr>), pp. 820–825.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-JacobsonBHBZEEGLST.html">HPCA-2005-JacobsonBHBZEEGLST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors (<abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Victor V. Zyuban">VVZ</abbr>, <abbr title="Richard J. Eickemeyer">RJE</abbr>, <abbr title="Lee Eisen">LE</abbr>, <abbr title="John Griswell">JG</abbr>, <abbr title="Doug Logan">DL</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Joel M. Tendler">JMT</abbr>), pp. 238–242.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-WuJMC.html">HPCA-2005-WuJMC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors (<abbr title="Qiang Wu">QW</abbr>, <abbr title="Philo Juang">PJ</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 178–189.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-RajaramHM.html">DAC-2004-RajaramHM</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Reducing clock skew variability via cross links (<abbr title="Anand Rajaram">AR</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-WangM.html">DAC-2004-WangM</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Buffer sizing for clock power minimization subject to general skew constraints (<abbr title="Kai Wang">KW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DiazS.html">DATE-DF-2004-DiazS</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Clock Management in a Gigabit Ethernet Physical Layer Transceiver Circuit (<abbr title="Juan C. Diaz">JCD</abbr>, <abbr title="Marta Saburit">MS</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM.html">DATE-v1-2004-BabighianBM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BadarogluWPDGM.html">DATE-v1-2004-BadarogluWPDGM</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Digital Ground Bounce Reduction by Phase Modulation of the Clock (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-XuN.html">DATE-v1-2004-XuN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Wrapper Design for Testing IP Cores with Multiple Clock Domains (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 416–421.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-SinghT.html">DATE-v2-2004-SinghT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures (<abbr title="Montek Singh">MS</abbr>, <abbr title="Michael Theobald">MT</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2004-LugiezNZ.html">TACAS-2004-LugiezNZ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/explosion.html" title="explosion">#explosion</a></span> <span class="tag"><a href="../tag/partial%20order.html" title="partial order">#partial order</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>A Partial Order Semantics Approach to the Clock Explosion Problem of Timed Automata (<abbr title="Denis Lugiez">DL</abbr>, <abbr title="Peter Niebert">PN</abbr>, <abbr title="Sarah Zennou">SZ</abbr>), pp. 296–311.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2004-ZamoranoAPP.html">AdaEurope-2004-ZamoranoAPP</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementing Execution-Time Clocks for the Ada Ravenscar Profile (<abbr title="Juan Zamorano">JZ</abbr>, <abbr title="Alejandro Alonso">AA</abbr>, <abbr title="José Antonio Pulido">JAP</abbr>, <abbr title="Juan Antonio de la Puente">JAdlP</abbr>), pp. 132–143.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-WuJMC.html">ASPLOS-2004-WuJMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Formal online methods for voltage/frequency control in multiple clock domain microprocessors (<abbr title="Qiang Wu">QW</abbr>, <abbr title="Philo Juang">PJ</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 248–259.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2004-AbdullaDM.html">LICS-2004-AbdullaDM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Multi-Clock Timed Networks (<abbr title="Parosh Aziz Abdulla">PAA</abbr>, <abbr title="Johann Deneux">JD</abbr>, <abbr title="Pritha Mahata">PM</abbr>), pp. 345–354.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-DonnoIBM.html">DAC-2003-DonnoIBM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock-tree power optimization based on RTL clock-gating (<abbr title="Monica Donno">MD</abbr>, <abbr title="Alessandro Ivaldi">AI</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Heydari.html">DAC-2003-Heydari</a></dt><dd>Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators (<abbr title="Payam Heydari">PH</abbr>), pp. 532–537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LinT.html">DAC-2003-LinT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for designs with multiple clocks (<abbr title="Xijiang Lin">XL</abbr>, <abbr title="Rob Thompson">RT</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ManeatisKMMS.html">DAC-2003-ManeatisKMMS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL (<abbr title="John G. Maneatis">JGM</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Iain McClatchie">IM</abbr>, <abbr title="Jay Maxey">JM</abbr>, <abbr title="Manjusha Shankaradas">MS</abbr>), pp. 688–690.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-OMahonyYHW.html">DAC-2003-OMahonyYHW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of a 10GHz clock distribution network using coupled standing-wave oscillators (<abbr title="Frank O'Mahony">FO</abbr>, <abbr title="C. Patrick Yue">CPY</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="S. Simon Wong">SSW</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-SengerMMGKGB.html">DAC-2003-SengerMMGKGB</a></dt><dd>A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference (<abbr title="Robert M. Senger">RMS</abbr>, <abbr title="Eric D. Marsman">EDM</abbr>, <abbr title="Michael S. McCorquodale">MSM</abbr>, <abbr title="Fadi H. Gebara">FHG</abbr>, <abbr title="Keith L. Kraver">KLK</abbr>, <abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SirisantanaR.html">DATE-2003-SirisantanaR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies (<abbr title="Naran Sirisantana">NS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 11160–11161.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-VelenisPF.html">DATE-2003-VelenisPF</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Reduced Delay Uncertainty in High Performance Clock Distribution Networks (<abbr title="Dimitrios Velenis">DV</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 10068–10075.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2003-FersmanMPY.html">TACAS-2003-FersmanMPY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Schedulability Analysis Using Two Clocks (<abbr title="Elena Fersman">EF</abbr>, <abbr title="Leonid Mokrushin">LM</abbr>, <abbr title="Paul Pettersson">PP</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 224–239.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2003-EisnerFHMC.html">ICALP-2003-EisnerFHMC</a></dt><dd>The Definition of a Temporal Clock Operator (<abbr title="Cindy Eisner">CE</abbr>, <abbr title="Dana Fisman">DF</abbr>, <abbr title="John Havlicek">JH</abbr>, <abbr title="Anthony McIsaac">AM</abbr>, <abbr title="David Van Campenhout">DVC</abbr>), pp. 857–870.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2003-GonzalezH.html">AdaEurope-2003-GonzalezH</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span></dt><dd>A Proposal to Integrate the POSIX Execution-Time Clocks into Ada 95 (<abbr title="Francisco Javier Miranda González">FJMG</abbr>, <abbr title="Michael González Harbour">MGH</abbr>), pp. 344–358.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-LiBCVR.html">HPCA-2003-LiBCVR</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Deterministic Clock Gating for Microprocessor Power Reduction (<abbr title="Hai Li">HL</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-AbramoviciYR.html">DAC-2002-AbramoviciYR</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low-cost sequential ATPG with clock-control DFT (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Xiaoming Yu">XY</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>), pp. 243–248.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BadarogluTDWMVG.html">DAC-2002-BadarogluTDWMVG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Kris Tiri">KT</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-JungKK.html">DAC-2002-JungKK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Low-swing clock domino logic incorporating dual supply and dual threshold voltages (<abbr title="Seong-Ook Jung">SOJ</abbr>, <abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LiouWCDMKW.html">DAC-2002-LiouWCDMKW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Enhancing test efficiency for delay fault testing using multiple-clocked schemes (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="Rohit Kapur">RK</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 371–374.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-RakhmatovVC.html">DAC-2002-RakhmatovVC</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Battery-conscious task sequencing for portable devices including voltage/clock scaling (<abbr title="Daler N. Rakhmatov">DNR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SanderJ.html">DAC-2002-SanderJ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Transformation based communication and clock domain refinement for system design (<abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 281–286.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-HassounCC.html">DATE-2002-HassounCC</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Clock Schedules in the Presence of Cross Talk (<abbr title="Soha Hassoun">SH</abbr>, <abbr title="Eduardo Calvillo-Gámez">ECG</abbr>, <abbr title="Christopher Cromer">CC</abbr>), pp. 346–350.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MukherjeeWCM.html">DATE-2002-MukherjeeWCM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Sizing Power/Ground Meshes for Clocking and Computing Circuit Components (<abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Kai Wang">KW</abbr>, <abbr title="Lauren Hui Chen">LHC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 176–183.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2002-GyapayHV.html">ICGT-2002-GyapayHV</a> <span class="tag"><a href="../tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Graph Transformation with Time: Causality and Logical Clocks (<abbr title="Szilvia Gyapay">SG</abbr>, <abbr title="Reiko Heckel">RH</abbr>, <abbr title="Dániel Varró">DV</abbr>), pp. 120–134.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-SemeraroMBADS.html">HPCA-2002-SemeraroMBADS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling (<abbr title="Greg Semeraro">GS</abbr>, <abbr title="Grigorios Magklis">GM</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="David H. Albonesi">DHA</abbr>, <abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 29–42.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SavojR.html">DAC-2001-SavojR</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems (<abbr title="Jafar Savoj">JS</abbr>, <abbr title="Behzad Razavi">BR</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-SaitohAT.html">DATE-2001-SaitohAT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clustering based fast clock scheduling for light clock-tree (<abbr title="Makoto Saitoh">MS</abbr>, <abbr title="Masaaki Azuma">MA</abbr>, <abbr title="Atsushi Takahashi">AT</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2001-ZamoranoRP.html">AdaEurope-2001-ZamoranoRP</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Implementing Ada.Real_Time.Clock and Absolute Delays in Real-Time Kernels (<abbr title="Juan Zamorano">JZ</abbr>, <abbr title="José F. Ruiz">JFR</abbr>, <abbr title="Juan Antonio de la Puente">JAdlP</abbr>), pp. 317–327.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-Dang.html">CAV-2001-Dang</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span></dt><dd>Binary Reachability Analysis of Pushdown Timed Automata with Dense Clocks (<abbr title="Zhe Dang">ZD</abbr>), pp. 506–518.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LiuNPS.html">DAC-2000-LiuNPS</a></dt><dd>Impact of interconnect variations on the clock skew of a gigahertz microprocessor (<abbr title="Ying Liu">YL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 168–171.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-NouraniCP.html">DAC-2000-NouraniCP</a></dt><dd>Synthesis-for-testability of controller-datapath pairs that use gated clocks (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Joan Carletta">JC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-RaoN.html">DAC-2000-RaoN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Power minimization using control generated clocks (<abbr title="M. Srikanth Rao">MSR</abbr>, <abbr title="S. K. Nandy">SKN</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CiricYS.html">DATE-2000-CiricYS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic (<abbr title="Jovanka Ciric">JC</abbr>, <abbr title="Gin Yee">GY</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DemirF.html">DATE-2000-DemirF</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits (<abbr title="Alper Demir">AD</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 340–344.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchonherrS.html">DATE-2000-SchonherrS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level (<abbr title="Jens Schönherr">JS</abbr>, <abbr title="Bernd Straube">BS</abbr>), p. 759.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2000-GrunwaldLFMN.html">OSDI-2000-GrunwaldLFMN</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Policies for Dynamic Clock Scheduling (<abbr title="Dirk Grunwald">DG</abbr>, <abbr title="Philip Levis">PL</abbr>, <abbr title="Keith I. Farkas">KIF</abbr>, <abbr title="Charles B. Morrey III">CBMI</abbr>, <abbr title="Michael Neufeld">MN</abbr>), pp. 73–86.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-AnnichiniAB.html">CAV-2000-AnnichiniAB</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Symbolic Techniques for Parametric Reasoning about Counter and Clock Systems (<abbr title="Aurore Annichini">AA</abbr>, <abbr title="Eugene Asarin">EA</abbr>, <abbr title="Ahmed Bouajjani">AB</abbr>), pp. 419–434.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HemaniMKPONOEL.html">DAC-1999-HemaniMKPONOEL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style (<abbr title="Ahmed Hemani">AH</abbr>, <abbr title="Thomas Meincke">TM</abbr>, <abbr title="Shashi Kumar">SK</abbr>, <abbr title="Adam Postula">AP</abbr>, <abbr title="Thomas Olsson">TO</abbr>, <abbr title="Peter Nilsson">PN</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>, <abbr title="Peeter Ellervee">PE</abbr>, <abbr title="Dan Lundqvist">DL</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-LiuPF.html">DAC-1999-LiuPF</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Maximizing Performance by Retiming and Clock Skew Scheduling (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 231–236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YimBK.html">DAC-1999-YimBK</a></dt><dd>A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Seong-Ok Bae">SOB</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 766–771.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SantosoMRA.html">DATE-1999-SantosoMRA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy (<abbr title="Yanti Santoso">YS</abbr>, <abbr title="Matthew C. Merten">MCM</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Miron Abramovici">MA</abbr>), p. 747–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ShinKK.html">DATE-1999-ShinKK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Boundary-Scan Interconnect Testing in a Board with Multiple System Clocks (<abbr title="Jongchul Shin">JS</abbr>, <abbr title="Hyunjin Kim">HK</abbr>, <abbr title="Sungho Kang">SK</abbr>), p. 473–?.</dd> 
<dt><img src="../stuff/fase.png" alt="FASE"/><a href="../FASE-1999-AttanasioCI.html">FASE-1999-AttanasioCI</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Yet Another Real-Time Specification for the Steam Boiler: Local Clocks to Statically Measure Systems Performance (<abbr title="Candida Attanasio">CA</abbr>, <abbr title="Flavio Corradini">FC</abbr>, <abbr title="Paola Inverardi">PI</abbr>), pp. 45–59.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-v2-1999-SmarandacheGG.html">FM-v2-1999-SmarandacheGG</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validation of Mixed SIGNAL-ALPHA Real-Time Systems through Affine Calculus on Clock Synchronisation Constraints (<abbr title="Irina M. Smarandache">IMS</abbr>, <abbr title="Thierry Gautier">TG</abbr>, <abbr title="Paul Le Guernic">PLG</abbr>), pp. 1364–1383.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-CondonHPS.html">HPCA-1999-CondonHPS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Lamport Clocks to Reason about Relaxed Memory Models (<abbr title="Anne Condon">AC</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="Manoj Plakal">MP</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 270–278.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-BehrmannLPWY.html">CAV-1999-BehrmannLPWY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Timed Reachability Analysis Using Clock Difference Diagrams (<abbr title="Gerd Behrmann">GB</abbr>, <abbr title="Kim Guldstrand Larsen">KGL</abbr>, <abbr title="Justin Pearson">JP</abbr>, <abbr title="Carsten Weise">CW</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 341–353.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MaheshwariS.html">DATE-1998-MaheshwariS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Minarea Retiming of Large Level-Clocked Circuits (<abbr title="Naresh Maheshwari">NM</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Mutz.html">DATE-1998-Mutz</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Register Transfer Level VHDL Models without Clocks (<abbr title="Matthias Mutz">MM</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-OhP.html">DATE-1998-OhP</a></dt><dd>Gated Clock Routing Minimizing the Switched Capacitance (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-1998-GeserK.html">FM-1998-GeserK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Structured Formal Verification of a Fragment of the IBM S/390 Clock Chip (<abbr title="Alfons Geser">AG</abbr>, <abbr title="Wolfgang Küchlin">WK</abbr>), pp. 92–106.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1998-HarbourRGG.html">AdaEurope-1998-HarbourRGG</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementing and Using Execution Time Clocks in Ada Hard Real-Time Applications (<abbr title="Michael González Harbour">MGH</abbr>, <abbr title="Mario Aldea Rivas">MAR</abbr>, <abbr title="J. J. Gutiérrez García">JJGG</abbr>, <abbr title="José C. Palencia Gutiérrez">JCPG</abbr>), pp. 90–101.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1998-ZhangSL.html">HPDC-1998-ZhangSL</a> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Dynamically Instrumenting Message-Passing Programs Using Virtual Clocks (<abbr title="Kang Zhang">KZ</abbr>, <abbr title="Chengzheng Sun">CS</abbr>, <abbr title="Kei-Chun Li">KCL</abbr>), pp. 340–341.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-CongW.html">DAC-1997-CongW</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KahngT.html">DAC-1997-KahngT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>More Practical Bounded-Skew Clock Routing (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Chung-Wen Albert Tsao">CWAT</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-RainaBNMB.html">DAC-1997-RainaBNMB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Testing of Clock Regenerator Circuits in Scan Designs (<abbr title="Rajesh Raina">RR</abbr>, <abbr title="Robert Bailey">RB</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Robert F. Molyneaux">RFM</abbr>, <abbr title="Charlie Beh">CB</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-BeniniMMPS.html">EDTC-1997-BeniniMMPS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-FavalliM.html">EDTC-1997-FavalliM</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing scheme for IC’s clocks (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1997-RaskinS.html">TACAS-1997-RaskinS</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-Time Logics: Fictitious Clock as an Abstraction of Dense Time (<abbr title="Jean-François Raskin">JFR</abbr>, <abbr title="Pierre-Yves Schobbens">PYS</abbr>), pp. 165–182.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenCW.html">DAC-1996-ChenCW</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 405–408.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiCJ.html">DAC-1996-DesaiCJ</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Sizing of Clock Distribution Networks for High Performance CPU Chips (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Radenko Cvijetic">RC</abbr>, <abbr title="James Jensen">JJ</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-NevesF.html">DAC-1996-NevesF</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Clock Skew Scheduling Tolerant to Process Variations (<abbr title="José Luis Neves">JLN</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 623–628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PanL.html">DAC-1996-PanL</a></dt><dd>Optimal Clock Period FPGA Technology Mapping for Sequential Circuits (<abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PapachristouSN.html">DAC-1996-PapachristouSN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Effective Power Management Scheme for RTL Design Based on Multiple Clocks (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Mark Spining">MS</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-XiD.html">DAC-1996-XiD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Useful-Skew Clock Routing With Gate Sizing for Low Power Design (<abbr title="Joe G. Xi">JGX</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-DeokarS.html">DAC-1995-DeokarS</a> <span class="tag"><a href="../tag/fresh%20look.html" title="fresh look">#fresh look</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Fresh Look at Retiming Via Clock Skew Optimization (<abbr title="Rahul B. Deokar">RBD</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 310–315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-HuangKT.html">DAC-1995-HuangKT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On the Bounded-Skew Clock and Steiner Routing Problems (<abbr title="Dennis J.-H. Huang">DJHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Chung-Wen Albert Tsao">CWAT</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-JainBJ.html">DAC-1995-JainBJ</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Clock Abstraction from Sequential Circuits (<abbr title="Samir Jain">SJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Alok Jain">AJ</abbr>), pp. 707–711.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-VittalM.html">DAC-1995-VittalM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Power Optimal Buffered Clock Tree Design (<abbr title="Ashok Vittal">AV</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-XiD.html">DAC-1995-XiD</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution (<abbr title="Joe G. Xi">JGX</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1995-AdyaGLM.html">SIGMOD-1995-AdyaGLM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Optimistic Concurrency Control Using Loosely Synchronized Clocks (<abbr title="Atul Adya">AA</abbr>, <abbr title="Robert Gruber">RG</abbr>, <abbr title="Barbara Liskov">BL</abbr>, <abbr title="Umesh Maheshwari">UM</abbr>), pp. 23–34.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-1995-Jensen.html">PEPM-1995-Jensen</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Clock Analysis of Synchronous Dataflow Programs (<abbr title="Thomas P. Jensen">TPJ</abbr>), pp. 156–167.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1995-HenzingerKW.html">ICALP-1995-HenzingerKW</a> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>The Expressive Power of Clocks (<abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Peter W. Kopke">PWK</abbr>, <abbr title="Howard Wong-Toi">HWT</abbr>), pp. 417–428.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-BhattacharyaDB.html">DAC-1994-BhattacharyaDB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Clock Period Optimization During Resource Sharing and Assignment (<abbr title="Subhrajit Bhattacharya">SB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-FangG.html">DAC-1994-FangG</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Clock Grouping: A Low Cost DFT Methodology for Delay Testing (<abbr title="Wen-Chang Fang">WCF</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-LiuSC.html">DAC-1994-LiuSC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Data Flow Partitioning for Clock Period and Latency Minimization (<abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Minshine Shih">MS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ZhuW94a.html">DAC-1994-ZhuW94a</a></dt><dd>Clock Skew Minimization During FPGA Placement (<abbr title="Kai Zhu">KZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-1994-AndersenM.html">ESOP-1994-AndersenM</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Asynchronous Algebra with Multiple Clocks (<abbr title="Henrik Reif Andersen">HRA</abbr>, <abbr title="Michael Mendler">MM</abbr>), pp. 58–73.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Patt-ShamirR.html">STOC-1994-Patt-ShamirR</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>A theory of clock synchronization (extended abstract) (<abbr title="Boaz Patt-Shamir">BPS</abbr>, <abbr title="Sergio Rajsbaum">SR</abbr>), pp. 810–819.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-UptonHMB.html">ASPLOS-1994-UptonHMB</a> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Resource Allocation in a High Clock Rate Microprocessor (<abbr title="Michael Upton">MU</abbr>, <abbr title="Thomas Huff">TH</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 98–109.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChoS.html">DAC-1993-ChoS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Nuffer Distribution Algorithm for High-Speed Clock Routing (<abbr title="Jun Dong Cho">JDC</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KawarabayashiSS.html">DAC-1993-KawarabayashiSS</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Verification Technique for Gated Clock (<abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 123–127.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-PapaefthymiouR.html">DAC-1993-PapaefthymiouR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry (<abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Keith H. Randall">KHR</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-PullelaMP.html">DAC-1993-PullelaMP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1993-SatohT.html">ECOOP-1993-SatohT</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Timed Calculus for Distributed Objects with Clocks (<abbr title="Ichiro Satoh">IS</abbr>, <abbr title="Mario Tokoro">MT</abbr>), pp. 326–345.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChaoHH.html">DAC-1992-ChaoHH</a></dt><dd>Zero Skew Clock Net Routing (<abbr title="Ting-Hai Chao">THC</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Jan-Ming Ho">JMH</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Szymanski.html">DAC-1992-Szymanski</a></dt><dd>Computing Optimal Clock Schedules (<abbr title="Thomas G. Szymanski">TGS</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1992-HenzingerMP.html">ICALP-1992-HenzingerMP</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What Good Are Digital Clocks? (<abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Zohar Manna">ZM</abbr>, <abbr title="Amir Pnueli">AP</abbr>), pp. 545–558.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-JoyC.html">DAC-1991-JoyC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Placement for Clock Period Minimization With Multiple Wave Propagation (<abbr title="Donald A. Joy">DAJ</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 640–643.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-KahngCR.html">DAC-1991-KahngCR</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>High-Performance Clock Routing Based on Recursive Geometric Aatching (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 322–327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-JacksonSK.html">DAC-1990-JacksonSK</a></dt><dd>Clock Routing for High-Performance ICs (<abbr title="Michael A. B. Jackson">MABJ</abbr>, <abbr title="Arvind Srinivasan">AS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 573–579.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1990-HarelLP.html">LICS-1990-HarelLP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Explicit Clock Temporal Logic (<abbr title="Eyal Harel">EH</abbr>, <abbr title="Orna Lichtenstein">OL</abbr>, <abbr title="Amir Pnueli">AP</abbr>), pp. 402–413.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HillAHS.html">DAC-1988-HillAHS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits (<abbr title="Fredrick J. Hill">FJH</abbr>, <abbr title="Eltayeb Abuelyamen">EA</abbr>, <abbr title="Wei-Kang Huang">WKH</abbr>, <abbr title="Guo-Qiang Shen">GQS</abbr>), pp. 583–586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-TakamineMNMK.html">DAC-1988-TakamineMNMK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development (<abbr title="Yoshio Takamine">YT</abbr>, <abbr title="Shunsuke Miyamoto">SM</abbr>, <abbr title="Shigeo Nagashima">SN</abbr>, <abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Shun Kawabe">SK</abbr>), pp. 716–719.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-CanrightH.html">DAC-1987-CanrightH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic (<abbr title="Robert E. Canright">REC</abbr>, <abbr title="A. R. Helland">ARH</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1987-GorlickK87.html">SLP-1987-GorlickK87</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Timing Prolog Programs without Clock (<abbr title="Michael M. Gorlick">MMG</abbr>, <abbr title="Carl Kesselman">CK</abbr>), pp. 426–434.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Chan.html">DAC-1985-Chan</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Development of a timing analysis program for multiple clocked network (<abbr title="Edward Chan">EC</abbr>), pp. 816–819.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ParkP.html">DAC-1985-ParkP</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of optimal clocking schemes (<abbr title="Nohbyung Park">NP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 489–495.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-DolevHS.html">STOC-1984-DolevHS</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Possibility and Impossibility of Achieving Clock Synchronization (<abbr title="Danny Dolev">DD</abbr>, <abbr title="Joseph Y. Halpern">JYH</abbr>, <abbr title="H. Raymond Strong">HRS</abbr>), pp. 504–511.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Ulrich.html">DAC-1983-Ulrich</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A design verification methodology based on concurrent simulation and clock suppression (<abbr title="Ernst Ulrich">EU</abbr>), pp. 709–712.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-CarrH.html">SOSP-1981-CarrH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>WSClock — A Simple and Effective Algorithm for Virtual Memory Management (<abbr title="Richard W. Carr">RWC</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 87–95.</dd> <div class="pagevis" style="width:8px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>