<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>3.18.20. IA-64 Options</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="ia-64-options" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="IA-64-Options-1">3.18.20 IA-64 Options</h1>  <p id="index-IA-64-Options">These are the ‘<samp>-m</samp>’ options defined for the Intel IA-64 architecture. </p> <dl compact> <dt><code>-mbig-endian</code></dt> <dd> <p id="index-mbig-endian-5">Generate code for a big-endian target. This is the default for HP-UX. </p> </dd> <dt><code>-mlittle-endian</code></dt> <dd> <p id="index-mlittle-endian-5">Generate code for a little-endian target. This is the default for AIX5 and GNU/Linux. </p> </dd> <dt><code>-mgnu-as</code></dt> <dt><code>-mno-gnu-as</code></dt> <dd>  <p id="index-mno-gnu-as">Generate (or don’t) code for the GNU assembler. This is the default. </p> </dd> <dt><code>-mgnu-ld</code></dt> <dt><code>-mno-gnu-ld</code></dt> <dd>  <p id="index-mno-gnu-ld">Generate (or don’t) code for the GNU linker. This is the default. </p> </dd> <dt><code>-mno-pic</code></dt> <dd> <p id="index-mno-pic">Generate code that does not use a global pointer register. The result is not position independent code, and violates the IA-64 ABI. </p> </dd> <dt><code>-mvolatile-asm-stop</code></dt> <dt><code>-mno-volatile-asm-stop</code></dt> <dd>  <p id="index-mno-volatile-asm-stop">Generate (or don’t) a stop bit immediately before and after volatile asm statements. </p> </dd> <dt><code>-mregister-names</code></dt> <dt><code>-mno-register-names</code></dt> <dd>  <p id="index-mno-register-names">Generate (or don’t) ‘<samp>in</samp>’, ‘<samp>loc</samp>’, and ‘<samp>out</samp>’ register names for the stacked registers. This may make assembler output more readable. </p> </dd> <dt><code>-mno-sdata</code></dt> <dt><code>-msdata</code></dt> <dd>  <p id="index-msdata-1">Disable (or enable) optimizations that use the small data section. This may be useful for working around optimizer bugs. </p> </dd> <dt><code>-mconstant-gp</code></dt> <dd> <p id="index-mconstant-gp">Generate code that uses a single constant global pointer value. This is useful when compiling kernel code. </p> </dd> <dt><code>-mauto-pic</code></dt> <dd> <p id="index-mauto-pic">Generate code that is self-relocatable. This implies <samp>-mconstant-gp</samp>. This is useful when compiling firmware code. </p> </dd> <dt><code>-minline-float-divide-min-latency</code></dt> <dd> <p id="index-minline-float-divide-min-latency">Generate code for inline divides of floating-point values using the minimum latency algorithm. </p> </dd> <dt><code>-minline-float-divide-max-throughput</code></dt> <dd> <p id="index-minline-float-divide-max-throughput">Generate code for inline divides of floating-point values using the maximum throughput algorithm. </p> </dd> <dt><code>-mno-inline-float-divide</code></dt> <dd> <p id="index-mno-inline-float-divide">Do not generate inline code for divides of floating-point values. </p> </dd> <dt><code>-minline-int-divide-min-latency</code></dt> <dd> <p id="index-minline-int-divide-min-latency">Generate code for inline divides of integer values using the minimum latency algorithm. </p> </dd> <dt><code>-minline-int-divide-max-throughput</code></dt> <dd> <p id="index-minline-int-divide-max-throughput">Generate code for inline divides of integer values using the maximum throughput algorithm. </p> </dd> <dt><code>-mno-inline-int-divide</code></dt> <dd>  <p id="index-minline-int-divide">Do not generate inline code for divides of integer values. </p> </dd> <dt><code>-minline-sqrt-min-latency</code></dt> <dd> <p id="index-minline-sqrt-min-latency">Generate code for inline square roots using the minimum latency algorithm. </p> </dd> <dt><code>-minline-sqrt-max-throughput</code></dt> <dd> <p id="index-minline-sqrt-max-throughput">Generate code for inline square roots using the maximum throughput algorithm. </p> </dd> <dt><code>-mno-inline-sqrt</code></dt> <dd> <p id="index-mno-inline-sqrt">Do not generate inline code for <code>sqrt</code>. </p> </dd> <dt><code>-mfused-madd</code></dt> <dt><code>-mno-fused-madd</code></dt> <dd>  <p id="index-mno-fused-madd">Do (don’t) generate code that uses the fused multiply/add or multiply/subtract instructions. The default is to use these instructions. </p> </dd> <dt><code>-mno-dwarf2-asm</code></dt> <dt><code>-mdwarf2-asm</code></dt> <dd>  <p id="index-mdwarf2-asm">Don’t (or do) generate assembler code for the DWARF line number debugging info. This may be useful when not using the GNU assembler. </p> </dd> <dt><code>-mearly-stop-bits</code></dt> <dt><code>-mno-early-stop-bits</code></dt> <dd>  <p id="index-mno-early-stop-bits">Allow stop bits to be placed earlier than immediately preceding the instruction that triggered the stop bit. This can improve instruction scheduling, but does not always do so. </p> </dd> <dt><code>-mfixed-range=<var>register-range</var></code></dt> <dd> <p id="index-mfixed-range-1">Generate code treating the given register range as fixed registers. A fixed register is one that the register allocator cannot use. This is useful when compiling kernel code. A register range is specified as two registers separated by a dash. Multiple register ranges can be specified separated by a comma. </p> </dd> <dt><code>-mtls-size=<var>tls-size</var></code></dt> <dd> <p id="index-mtls-size-1">Specify bit size of immediate TLS offsets. Valid values are 14, 22, and 64. </p> </dd> <dt><code>-mtune=<var>cpu-type</var></code></dt> <dd> <p id="index-mtune-7">Tune the instruction scheduling for a particular CPU, Valid values are ‘<samp>itanium</samp>’, ‘<samp>itanium1</samp>’, ‘<samp>merced</samp>’, ‘<samp>itanium2</samp>’, and ‘<samp>mckinley</samp>’. </p> </dd> <dt><code>-milp32</code></dt> <dt><code>-mlp64</code></dt> <dd>  <p id="index-mlp64">Generate code for a 32-bit or 64-bit environment. The 32-bit environment sets int, long and pointer to 32 bits. The 64-bit environment sets int to 32 bits and long and pointer to 64 bits. These are HP-UX specific flags. </p> </dd> <dt><code>-mno-sched-br-data-spec</code></dt> <dt><code>-msched-br-data-spec</code></dt> <dd>  <p id="index-msched-br-data-spec">(Dis/En)able data speculative scheduling before reload. This results in generation of <code>ld.a</code> instructions and the corresponding check instructions (<code>ld.c</code> / <code>chk.a</code>). The default setting is disabled. </p> </dd> <dt><code>-msched-ar-data-spec</code></dt> <dt><code>-mno-sched-ar-data-spec</code></dt> <dd>  <p id="index-mno-sched-ar-data-spec">(En/Dis)able data speculative scheduling after reload. This results in generation of <code>ld.a</code> instructions and the corresponding check instructions (<code>ld.c</code> / <code>chk.a</code>). The default setting is enabled. </p> </dd> <dt><code>-mno-sched-control-spec</code></dt> <dt><code>-msched-control-spec</code></dt> <dd>  <p id="index-msched-control-spec">(Dis/En)able control speculative scheduling. This feature is available only during region scheduling (i.e. before reload). This results in generation of the <code>ld.s</code> instructions and the corresponding check instructions <code>chk.s</code>. The default setting is disabled. </p> </dd> <dt><code>-msched-br-in-data-spec</code></dt> <dt><code>-mno-sched-br-in-data-spec</code></dt> <dd>  <p id="index-mno-sched-br-in-data-spec">(En/Dis)able speculative scheduling of the instructions that are dependent on the data speculative loads before reload. This is effective only with <samp>-msched-br-data-spec</samp> enabled. The default setting is enabled. </p> </dd> <dt><code>-msched-ar-in-data-spec</code></dt> <dt><code>-mno-sched-ar-in-data-spec</code></dt> <dd>  <p id="index-mno-sched-ar-in-data-spec">(En/Dis)able speculative scheduling of the instructions that are dependent on the data speculative loads after reload. This is effective only with <samp>-msched-ar-data-spec</samp> enabled. The default setting is enabled. </p> </dd> <dt><code>-msched-in-control-spec</code></dt> <dt><code>-mno-sched-in-control-spec</code></dt> <dd>  <p id="index-mno-sched-in-control-spec">(En/Dis)able speculative scheduling of the instructions that are dependent on the control speculative loads. This is effective only with <samp>-msched-control-spec</samp> enabled. The default setting is enabled. </p> </dd> <dt><code>-mno-sched-prefer-non-data-spec-insns</code></dt> <dt><code>-msched-prefer-non-data-spec-insns</code></dt> <dd>  <p id="index-msched-prefer-non-data-spec-insns">If enabled, data-speculative instructions are chosen for schedule only if there are no other choices at the moment. This makes the use of the data speculation much more conservative. The default setting is disabled. </p> </dd> <dt><code>-mno-sched-prefer-non-control-spec-insns</code></dt> <dt><code>-msched-prefer-non-control-spec-insns</code></dt> <dd>  <p id="index-msched-prefer-non-control-spec-insns">If enabled, control-speculative instructions are chosen for schedule only if there are no other choices at the moment. This makes the use of the control speculation much more conservative. The default setting is disabled. </p> </dd> <dt><code>-mno-sched-count-spec-in-critical-path</code></dt> <dt><code>-msched-count-spec-in-critical-path</code></dt> <dd>  <p id="index-msched-count-spec-in-critical-path">If enabled, speculative dependencies are considered during computation of the instructions priorities. This makes the use of the speculation a bit more conservative. The default setting is disabled. </p> </dd> <dt><code>-msched-spec-ldc</code></dt> <dd> <p id="index-msched-spec-ldc">Use a simple data speculation check. This option is on by default. </p> </dd> <dt><code>-msched-control-spec-ldc</code></dt> <dd> <p id="index-msched-spec-ldc-1">Use a simple check for control speculation. This option is on by default. </p> </dd> <dt><code>-msched-stop-bits-after-every-cycle</code></dt> <dd> <p id="index-msched-stop-bits-after-every-cycle">Place a stop bit after every cycle when scheduling. This option is on by default. </p> </dd> <dt><code>-msched-fp-mem-deps-zero-cost</code></dt> <dd> <p id="index-msched-fp-mem-deps-zero-cost">Assume that floating-point stores and loads are not likely to cause a conflict when placed into the same instruction group. This option is disabled by default. </p> </dd> <dt><code>-msel-sched-dont-check-control-spec</code></dt> <dd> <p id="index-msel-sched-dont-check-control-spec">Generate checks for control speculation in selective scheduling. This flag is disabled by default. </p> </dd> <dt><code>-msched-max-memory-insns=<var>max-insns</var></code></dt> <dd> <p id="index-msched-max-memory-insns">Limit on the number of memory insns per instruction group, giving lower priority to subsequent memory insns attempting to schedule in the same instruction group. Frequently useful to prevent cache bank conflicts. The default value is 1. </p> </dd> <dt><code>-msched-max-memory-insns-hard-limit</code></dt> <dd> <p id="index-msched-max-memory-insns-hard-limit">Makes the limit specified by <samp>msched-max-memory-insns</samp> a hard limit, disallowing more than that number in an instruction group. Otherwise, the limit is “soft”, meaning that non-memory operations are preferred when the limit is reached, but memory operations may still be scheduled. </p> </dd> </dl>  <p class="header"> <p> Next: <a href="lm32-options#LM32-Options" accesskey="n" rel="next">LM32 Options</a>, Previous: <a href="hppa-options#HPPA-Options" accesskey="p" rel="prev">HPPA Options</a>, Up: <a href="submodel-options#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/IA-64-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/IA-64-Options.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>