# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
vcom -reportprogress 300 -work work C:/Quartus_II_Projects/EE316/Project1/shift_regs_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs_tb
# -- Compiling architecture arch of shift_regs_tb
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_regs_tb(arch)
# Loading work.shift_regs(arch)
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
add wave -position end  sim:/shift_regs_tb/iData
add wave -position end  sim:/shift_regs_tb/DV
add wave -position end  sim:/shift_regs_tb/AddOrData
add wave -position end  sim:/shift_regs_tb/clk
add wave -position end  sim:/shift_regs_tb/oAdd
add wave -position end  sim:/shift_regs_tb/oData
run
vcom -reportprogress 300 -work work C:/Quartus_II_Projects/EE316/Project1/shift_regs_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs_tb
# -- Compiling architecture arch of shift_regs_tb
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_regs_tb(arch)
# Loading work.shift_regs(arch)
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
add wave -position end  sim:/shift_regs_tb/iData
add wave -position end  sim:/shift_regs_tb/clk
add wave -position end  sim:/shift_regs_tb/DV
add wave -position end  sim:/shift_regs_tb/AddOrData
add wave -position end  sim:/shift_regs_tb/oAdd
add wave -position end  sim:/shift_regs_tb/oData
run
vcom -reportprogress 300 -work work C:/Quartus_II_Projects/EE316/Project1/shift_regs_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs_tb
# -- Compiling architecture arch of shift_regs_tb
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_regs_tb(arch)
# Loading work.shift_regs(arch)
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
run
add wave -position end  sim:/shift_regs_tb/iData
add wave -position end  sim:/shift_regs_tb/clk
add wave -position end  sim:/shift_regs_tb/DV
add wave -position end  sim:/shift_regs_tb/AddOrData
add wave -position end  sim:/shift_regs_tb/oAdd
add wave -position end  sim:/shift_regs_tb/oData
restart
# ** Error: (vsim-3170) Could not find 'C:/Quartus_II_Projects/EE316/Project1/simulation/modelsim/rtl_work.shift_regs_tb'.
# 
# Load canceled
vcom -reportprogress 300 -work work C:/Quartus_II_Projects/EE316/Project1/shift_regs_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs_tb
# -- Compiling architecture arch of shift_regs_tb
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Error loading design
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_regs_tb(arch)
# Loading work.shift_regs(arch)
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
run
run
restart
# ** Error: (vsim-3170) Could not find 'C:/Quartus_II_Projects/EE316/Project1/simulation/modelsim/rtl_work.shift_regs_tb'.
# 
vcom -reportprogress 300 -work work C:/Quartus_II_Projects/EE316/Project1/shift_regs_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs_tb
# -- Compiling architecture arch of shift_regs_tb
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Error loading design
vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb
# vsim +altera -do SRAM_Counter_run_msim_rtl_vhdl.do -l msim_transcript -gui work.shift_regs_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_regs_tb(arch)
# Loading work.shift_regs(arch)
# do SRAM_Counter_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Quartus_II_Projects/EE316/Project1/shift_regs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_regs
# -- Compiling architecture arch of shift_regs
# 
run
run
