

<!DOCTYPE html>


<html >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Struct ppb &#8212; hal-xmc4700 1.1.3 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structXMC4700_1_1ppb';</script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct pref" href="structXMC4700_1_1pref.html" />
    <link rel="prev" title="Struct posif0" href="structXMC4700_1_1posif0.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="None"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    <p class="title logo__title">hal-xmc4700 1.1.3 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" type="checkbox"/><label class="toctree-toggle" for="toctree-checkbox-1"><i class="fa-solid fa-chevron-down"></i></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_XMC4700.html">Namespace XMC4700</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can.html">Struct can</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1CAN__MO.html">Struct CAN_MO</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can__mo.html">Struct can_mo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1can__node0.html">Struct can_node0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu40.html">Struct ccu40</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu40__cc40.html">Struct ccu40_cc40</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu80.html">Struct ccu80</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ccu80__cc80.html">Struct ccu80_cc80</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dac.html">Struct dac</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dlr.html">Struct dlr</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dsd.html">Struct dsd</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1dsd__ch0.html">Struct dsd_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ebu.html">Struct ebu</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eru0.html">Struct eru0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eth0.html">Struct eth0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1eth0__con.html">Struct eth0_con</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1fce.html">Struct fce</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1fce__ke0.html">Struct fce_ke0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1flash0.html">Struct flash0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0.html">Struct gpdma0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0__ch0.html">Struct gpdma0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma0__ch2.html">Struct gpdma0_ch2</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma1.html">Struct gpdma1</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1gpdma1__ch0.html">Struct gpdma1_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1ledts0.html">Struct ledts0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pba0.html">Struct pba0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pmu0.html">Struct pmu0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port0.html">Struct port0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port14.html">Struct port14</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port15.html">Struct port15</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port4.html">Struct port4</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1port5.html">Struct port5</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1posif0.html">Struct posif0</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1pref.html">Struct pref</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__clk.html">Struct scu_clk</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__hibernate.html">Struct scu_hibernate</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__interrupt.html">Struct scu_interrupt</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__osc.html">Struct scu_osc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__parity.html">Struct scu_parity</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__pll.html">Struct scu_pll</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__power.html">Struct scu_power</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__reset.html">Struct scu_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1scu__trap.html">Struct scu_trap</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1sdmmc.html">Struct sdmmc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1sdmmc__con.html">Struct sdmmc_con</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0.html">Struct usb0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ch0.html">Struct usb0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ep0.html">Struct usb0_ep0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usb0__ep1.html">Struct usb0_ep1</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usic0.html">Struct usic0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1usic0__ch0.html">Struct usic0_ch0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1vadc.html">Struct vadc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structXMC4700_1_1vadc__g0.html">Struct vadc_g0</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__ID__MOD__TYPE_8h_1a2dc6ef03c251bf45981c3b803bded84c.html">Enum CAN_ID_MOD_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MCR__CLKSEL_8h_1a0ef58711a778e2b4dac911f1a3830c76.html">Enum CAN_MCR_CLKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOAR__PRI_8h_1a470f1356c71055bd59a22b67b7aa145f.html">Enum CAN_MO_MOAR_PRI</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOFCR__MMC_8h_1a2dfb1ae34c5cb3037cc43285f13c6121.html">Enum CAN_MO_MOFCR_MMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__MO__MOIPR__TXINP_8h_1aee8e7b77c29fcef1b7ee6705832b6aa8.html">Enum CAN_MO_MOIPR_TXINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__NODE0__NFCR__CFMOD_8h_1a8d6588d8447d7ad35ef4c5fe1582874d.html">Enum CAN_NODE0_NFCR_CFMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CAN__NODE0__NIPR__CFCINP_8h_1af07cfb254adcfb9fab12e319a5f66e49.html">Enum CAN_NODE0_NIPR_CFCINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__CMC__CNTS_8h_1aa32a5a97b7d9f09f634003b8b5b15bc9.html">Enum CCU40_CC40_CMC_CNTS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__EV2EM_8h_1a6670662ab8f33caa16cf094bb698220c.html">Enum CCU40_CC40_INS_EV2EM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__EV2IS_8h_1ac85579f997c5a5208c1eddb8363cc0a1.html">Enum CCU40_CC40_INS_EV2IS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__INS__LPF2M_8h_1a59432f838a140f83e69defc62f63df6b.html">Enum CCU40_CC40_INS_LPF2M</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__SRS__E2SR_8h_1a4e3f6c2f60577a10dff1fc52b0846e4c.html">Enum CCU40_CC40_SRS_E2SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__CAPC_8h_1acb77096affce7bb966a328176c94fb9c.html">Enum CCU40_CC40_TC_CAPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__DITHE_8h_1a6e1fae99a5de3b0b6fb881727468d0ed.html">Enum CCU40_CC40_TC_DITHE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__CC40__TC__ENDM_8h_1a2787654562d459621f4c2b41ebdfff28.html">Enum CCU40_CC40_TC_ENDM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__MSDE_8h_1ab5ad1fc107e601f6e6de868017393ad9.html">Enum CCU40_GCTRL_MSDE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__PCIS_8h_1a9f4b430f12bf3d46853c7a85b0290f41.html">Enum CCU40_GCTRL_PCIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__PRBC_8h_1a0cf329d03becf05da8a769bcf724fe26.html">Enum CCU40_GCTRL_PRBC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU40__GCTRL__SUSCFG_8h_1a7c0f621fae20b9da94731d4f38dc47a7.html">Enum CCU40_GCTRL_SUSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__CMC__CNTS_8h_1a0ad009ae01f5f61f443c86b8bc16647a.html">Enum CCU80_CC80_CMC_CNTS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__DTC__DTCC_8h_1a54b1369b6cbfde31ce9b8bd495b27836.html">Enum CCU80_CC80_DTC_DTCC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__EV2EM_8h_1a8a4350d1c20dacc41d197de58a4d2be2.html">Enum CCU80_CC80_INS_EV2EM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__EV2IS_8h_1a6ffaba4effe540f3eca6ce985039b468.html">Enum CCU80_CC80_INS_EV2IS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__INS__LPF2M_8h_1af749a150298ff37631239b55b192bf41.html">Enum CCU80_CC80_INS_LPF2M</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E0SR_8h_1a146480a3d98e7d20cda1c3160eaa88cf.html">Enum CCU80_CC80_SRS_E0SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E1SR_8h_1a2cf896720fa99a8573b8c599efdbb30f.html">Enum CCU80_CC80_SRS_E1SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__SRS__E2SR_8h_1adec9bf99145bbeb31b2d7c1992465653.html">Enum CCU80_CC80_SRS_E2SR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__STC__STM_8h_1aa88a10b038fa00a1cc4ca1d1c42de1b3.html">Enum CCU80_CC80_STC_STM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__CAPC_8h_1a3e96ddd0f4eb0d660f51420d16deefab.html">Enum CCU80_CC80_TC_CAPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__DITHE_8h_1af7b72df770f910a69f6cf2e8622988b8.html">Enum CCU80_CC80_TC_DITHE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__EME_8h_1a1f96959d62f7724dc156f415e5e6ff38.html">Enum CCU80_CC80_TC_EME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__ENDM_8h_1a48c127deddd55c83ddd5bf5c7a7e9b91.html">Enum CCU80_CC80_TC_ENDM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__CC80__TC__STOS_8h_1a84fa2ee73ad8c208368628fddf4ebb1a.html">Enum CCU80_CC80_TC_STOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__MSDE_8h_1aaf3021d1ed86ae54b8b5dcfc808cadb0.html">Enum CCU80_GCTRL_MSDE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__PCIS_8h_1adda9c775419cad6e756a4b048d4d034f.html">Enum CCU80_GCTRL_PCIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__PRBC_8h_1a74d9877c9b51511c570a3f098af109b8.html">Enum CCU80_GCTRL_PRBC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GCTRL__SUSCFG_8h_1acaef5818523e466d4e1c20330036d8c5.html">Enum CCU80_GCTRL_SUSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PACS_8h_1a6eaeb65ec0402c27e9d854cf243f00dc.html">Enum CCU80_GPCHK_PACS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PCDS_8h_1a889f2406a2f792426b86f9cd2fb1fc9e.html">Enum CCU80_GPCHK_PCDS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CCU80__GPCHK__PISEL_8h_1abd451d31e2bea37a1701f72168269a36.html">Enum CCU80_GPCHK_PISEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG0__MODE_8h_1ad199ec13b877c5fd9a031c38c11fb9a7.html">Enum DAC_DAC0CFG0_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG1__SCALE_8h_1a654e99e21f79fc8640eea9c6fe3d6c59.html">Enum DAC_DAC0CFG1_SCALE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DAC__DAC0CFG1__TRIGMOD_8h_1a5d23893c33571d7133b0d7f5768c0afc.html">Enum DAC_DAC0CFG1_TRIGMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CGCFG__CGMOD_8h_1abd788f24c96a25bf2849a796cc3865d7.html">Enum DSD_CGCFG_CGMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CGCFG__DIVCG_8h_1a1c5d58e597d61c7eb9b5e2dd5557659c.html">Enum DSD_CGCFG_DIVCG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__CSRC_8h_1ae9bab1d3be74f36b71011bb2cb509121.html">Enum DSD_CH0_DICFG_CSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__DSRC_8h_1a350364730edeb7b8c46f03bdc77c150b.html">Enum DSD_CH0_DICFG_DSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__ITRMODE_8h_1a2641feb9145df23e69f233d0f1fcf44c.html">Enum DSD_CH0_DICFG_ITRMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__STROBE_8h_1a08f2e1cab74416d6c95db27947582474.html">Enum DSD_CH0_DICFG_STROBE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__DICFG__TSTRMODE_8h_1a68eb7c2ce0acc67ca045ebce7541c2c1.html">Enum DSD_CH0_DICFG_TSTRMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGA__ESEL_8h_1a2a706d916114055cb93a6f83c22722cc.html">Enum DSD_CH0_FCFGA_ESEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGA__SRGA_8h_1af97e72946d9e1ddcbeb808cf6ec00127.html">Enum DSD_CH0_FCFGA_SRGA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGC__CFMC_8h_1ac7b00a7185f5c2732077f7d4e000ecf3.html">Enum DSD_CH0_FCFGC_CFMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__FCFGC__SRGM_8h_1ab59083a1232a5783bf04f833eef8eeaa.html">Enum DSD_CH0_FCFGC_SRGM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__MODCFG__DIVM_8h_1a90ce48bf8e743b835128792d26b64f49.html">Enum DSD_CH0_MODCFG_DIVM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__CH0__RECTCFG__SSRC_8h_1a7ea5de64174539a8d10cea311a81bbb7.html">Enum DSD_CH0_RECTCFG_SSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__GLOBCFG__MCSEL_8h_1a302e1eb72a4d13b333676c0c735a4f74.html">Enum DSD_GLOBCFG_MCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DSD__OCS__SUS_8h_1aff19c3bafe5956d84d4ad432bad19ade.html">Enum DSD_OCS_SUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__ADDRC_8h_1ae748cb82a38d543b3686f9e4bc496b19.html">Enum EBU_BUSRAP0_ADDRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__AHOLDC_8h_1aa44e21728988b98f6894a402b1bbe244.html">Enum EBU_BUSRAP0_AHOLDC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__EXTCLOCK_8h_1ae8492e3fa96897d4b44d95714d95f210.html">Enum EBU_BUSRAP0_EXTCLOCK</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__EXTDATA_8h_1aa7628cf8a1e7a2ea4172dc44e2e68ab3.html">Enum EBU_BUSRAP0_EXTDATA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__RDDTACS_8h_1ac5c515eca6d73fa7cff5b3bc287b77c2.html">Enum EBU_BUSRAP0_RDDTACS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__RDRECOVC_8h_1a3e8e13baa62ec979b739ccfb508df2d0.html">Enum EBU_BUSRAP0_RDRECOVC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRAP0__WAITRDC_8h_1aca9ae27b42217b99bb0e54d7ebea8500.html">Enum EBU_BUSRAP0_WAITRDC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRCON0__BCGEN_8h_1a6e7a7b772c75ee6b82cc7cfc27fb5f31.html">Enum EBU_BUSRCON0_BCGEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__BUSRCON0__FETBLEN_8h_1a3317ec4e80a6dd04432104911faa4db4.html">Enum EBU_BUSRCON0_FETBLEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__CLC__EBUDIVACK_8h_1a88b57af33dbef60ba3bea617506730cc.html">Enum EBU_CLC_EBUDIVACK</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__MODCON__ARBMODE_8h_1ad81944ce81bb549a63fb5427c76c9470.html">Enum EBU_MODCON_ARBMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__MODCON__TIMEOUTC_8h_1a80d08b588a7ce674632f2746fe0544c7.html">Enum EBU_MODCON_TIMEOUTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__AWIDTH_8h_1acd226a9445a24a1c249f8f1266ed9b6f.html">Enum EBU_SDRMCON_AWIDTH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__BANKM_8h_1ae905a0358377d89bf9e255d3dfa6f53e.html">Enum EBU_SDRMCON_BANKM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__PWR__MODE_8h_1ad62f3253355b117a211a549c8541305c.html">Enum EBU_SDRMCON_PWR_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMCON__ROWM_8h_1a349e03ba700f17ab5975660b3b94927d.html">Enum EBU_SDRMCON_ROWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__BURSTL_8h_1a82e88fa2a4313543ef666ce4f4c1b605.html">Enum EBU_SDRMOD_BURSTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__CASLAT_8h_1af1060c9f7efa23d495f7a2081db9084c.html">Enum EBU_SDRMOD_CASLAT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__SDRMOD__OPMODE_8h_1af30170684b1f3b6b3a314d0c8bc09925.html">Enum EBU_SDRMOD_OPMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_EBU__USERCON__ADDIO_8h_1a148752e45c015ff64b5ddaac5b5a3e11.html">Enum EBU_USERCON_ADDIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXICON__OCS_8h_1acbdb6876b94119127f3554e65a7955d4.html">Enum ERU0_EXICON_OCS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXICON__SS_8h_1a84224ca6344671d366ea13aabb1a26bb.html">Enum ERU0_EXICON_SS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXISEL__EXS3B_8h_1adb0db47621d5ecac84ab0028a8de1735.html">Enum ERU0_EXISEL_EXS3B</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXOCON__GP_8h_1aee247cd8c44f26ed83f015f47eec30a1.html">Enum ERU0_EXOCON_GP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ERU0__EXOCON__ISS_8h_1a0a42f4fbf68003c92f12ffef76a3a2c3.html">Enum ERU0_EXOCON_ISS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ETH0__CON__ETH0__CON__CRS_8h_1ae4ce360683f399e97bf22ba3c5df25e2.html">Enum ETH0_CON_ETH0_CON_CRS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ETH0__CON__ETH0__CON__MDIO_8h_1a26f834721bfaac394117aa7b024d1f7b.html">Enum ETH0_CON_ETH0_CON_MDIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_FLASH0__FCON__WSPFLASH_8h_1ab0dce3b4eb8f343683ec39200641e06a.html">Enum FLASH0_FCON_WSPFLASH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_FLASH0__MARP__MARGIN_8h_1a5928e19774b53222f8810bfc981c5290.html">Enum FLASH0_MARP_MARGIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a59e308be4566c4d843374b73f7a1b1e0.html">Enum GPDMA0_CH0_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH0__CTLL__DINC_8h_1afcaa41793754a8296c68e53312018b12.html">Enum GPDMA0_CH0_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1acb540ae9c62929a50b5e6ce5fc88f159.html">Enum GPDMA0_CH2_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CH2__CTLL__DINC_8h_1a35f0150f2baf5daf978ede035569fe80.html">Enum GPDMA0_CH2_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA0__CHENREG__CH_8h_1a4fa1a2a178ceb3afac3f881291114c39.html">Enum GPDMA0_CHENREG_CH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1acc417db6ee7e271465be66bc224f9500.html">Enum GPDMA1_CH0_CFGL_LOCK_CH_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CH0__CTLL__DINC_8h_1a98ded770fb24c9b0d7168313cb08479f.html">Enum GPDMA1_CH0_CTLL_DINC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_GPDMA1__CHENREG__CH_8h_1a69ae6c86599295ba433ec8a97ed1e655.html">Enum GPDMA1_CHENREG_CH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__ACCCNT_8h_1aee3717564de6a440b158b776b436e284.html">Enum LEDTS0_FNCTL_ACCCNT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__NR__LEDCOL_8h_1abfdb93faded4e9afd875361b82a718ef.html">Enum LEDTS0_FNCTL_NR_LEDCOL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__NR__TSIN_8h_1a048e8f5380d1ebbf35106297a5633c15.html">Enum LEDTS0_FNCTL_NR_TSIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__PADT_8h_1ae1417f3b915a1ed930c8bc022cc261af.html">Enum LEDTS0_FNCTL_PADT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__FNCTL__TSOEXT_8h_1a3e919411008c2a4eac7b324a0521e453.html">Enum LEDTS0_FNCTL_TSOEXT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_LEDTS0__GLOBCTL__MASKVAL_8h_1a54c9e0eff45f9f323f1ad9293e031875.html">Enum LEDTS0_GLOBCTL_MASKVAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__HWSEL__HW15_8h_1aadda912ab47422a379f43e05d0b9af08.html">Enum PORT0_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__IOCR0__PC3_8h_1ab4ed658167cef5852d30a725b7b562ef.html">Enum PORT0_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__PDR0__PD1_8h_1a2b33d5fd75b305ac625483a8075b6bbc.html">Enum PORT0_PDR0_PD1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT0__PDR0__PD7_8h_1a1b9c6d2f0d3eff8377130e8c34e7e10c.html">Enum PORT0_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT14__HWSEL__HW15_8h_1a45a677d90bc6493ac32883777793195b.html">Enum PORT14_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT14__IOCR0__PC3_8h_1a6e009f6ee6809229aa396a38044942b5.html">Enum PORT14_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT15__HWSEL__HW15_8h_1a57160dab92c0f96ead14034bb38d4db9.html">Enum PORT15_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT15__IOCR0__PC3_8h_1ab071b0528bdfb879ca07c5db1a83f3ee.html">Enum PORT15_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__HWSEL__HW15_8h_1ab2772fb6b6ee629d760b391885a3dfca.html">Enum PORT4_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__IOCR0__PC3_8h_1ac3393ceaa3426ee8f4d968eb869de32f.html">Enum PORT4_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__PDR0__PD1_8h_1a5c7f9dee31ac3d3f7c88b3ab44f2ed61.html">Enum PORT4_PDR0_PD1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT4__PDR0__PD7_8h_1ade34fca3fbdfc6953de6b7b4f01e48a4.html">Enum PORT4_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__HWSEL__HW15_8h_1a11f617de078bf756a57fd8beb7e1ca39.html">Enum PORT5_HWSEL_HW15</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__IOCR0__PC3_8h_1a593359dba2107e04087d57111c92b4bb.html">Enum PORT5_IOCR0_PC3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__PDR0__PD6_8h_1a563ff2837a9410d082ad2ad0ce883f47.html">Enum PORT5_PDR0_PD6</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PORT5__PDR0__PD7_8h_1a453be0d747e4aff7fb400db67a0db4d0.html">Enum PORT5_PDR0_PD7</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__EWIS_8h_1a39d9fa05caceb7c8710b590ffd87e8c4.html">Enum POSIF0_PCONF_EWIS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__FSEL_8h_1afc6d31fc98ded137c715ef75b49a8750.html">Enum POSIF0_PCONF_FSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__LPC_8h_1a58c4324996c123fe71663aa1abd9344f.html">Enum POSIF0_PCONF_LPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PCONF__MSETS_8h_1a3f7e06f70373d8a5b071f80051ced588.html">Enum POSIF0_PCONF_MSETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PSUS__MSUS_8h_1a86145b95527b4a2ed8b21dacc65fb55d.html">Enum POSIF0_PSUS_MSUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__PSUS__QSUS_8h_1a1c14d82877a0978c8cdb33c1971d1c7c.html">Enum POSIF0_PSUS_QSUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_POSIF0__QDC__ICM_8h_1ab11c43573a331645db30f886ae58adb5.html">Enum POSIF0_QDC_ICM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html">Enum PPB_CPACR_CP11</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Implementer_8h_1a19f32929c1324bf7910c4c8dd6c30e5e.html">Enum PPB_CPUID_Implementer</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__PartNo_8h_1a96229aefcddabc965ada1fb75a825320.html">Enum PPB_CPUID_PartNo</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Revision_8h_1a5611d3bb79ad568ca40df19e0921018e.html">Enum PPB_CPUID_Revision</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__CPUID__Variant_8h_1aa5e619872247015b335c0c8c2622ffa0.html">Enum PPB_CPUID_Variant</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__ICSR__VECTACTIVE_8h_1afffc589de38b79905554f97ba9a0d593.html">Enum PPB_ICSR_VECTACTIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__ICSR__VECTPENDING_8h_1ac071ebc592a98cae9a614a223f1c6b66.html">Enum PPB_ICSR_VECTPENDING</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html">Enum PPB_MPU_RASR_SRD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html">Enum PPB_NVIC_IABR0_ACTIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html">Enum PPB_NVIC_ISER0_SETENA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html">Enum PPB_NVIC_ISPR0_SETPEND</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a1f3a4353767af5eb5181c49b50468400.html">Enum SCU_CLK_EXTCLKCR_ECKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a16bdc351f112991969010cd0d5b60574.html">Enum SCU_CLK_MLINKCLKCR_WDTSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a4168ab8bb7b8adfe46a798867b61c556.html">Enum SCU_CLK_WDTCLKCR_WDTSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1a1be29729f42aedb48e6c96b0ee8fae5b.html">Enum SCU_HIBERNATE_HDCR_HIBIO1SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1aa9b233dd1ec7958fe9404d61f311cdd9.html">Enum SCU_HIBERNATE_OSCULCTRL_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1ab97eef5a12f2081dbb3394d2d2529605.html">Enum SCU_OSC_OSCHPCTRL_GAINSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__OSC__OSCHPCTRL__MODE_8h_1af633b31a706ed6ec7798d197fda2f25f.html">Enum SCU_OSC_OSCHPCTRL_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1acab2e453b71280a5db269da064d77de3.html">Enum SCU_PLL_CLKMXSTAT_SYSCLKMUX</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SCU__RESET__RSTSTAT__RSTSTAT_8h_1a059a31cd0e1e12dac09200b6c51c676e.html">Enum SCU_RESET_RSTSTAT_RSTSTAT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1ac438d7b3b7289223b53c41b624ece740.html">Enum SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1ac941c30fe8e9b464179bb5eea6076f05.html">Enum SDMMC_CAPABILITIES_HI_CLK_MULT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a8ef5767a7f245d08efd9f9e7413ffa78.html">Enum SDMMC_CAPABILITIES_HI_RE_TUNING_MODES</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1a1d8f1d39c08e96bee1adc347bccde36d.html">Enum SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1a8bf4ade35ac366100b16e0e815a12e49.html">Enum SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a606dcdac75b1acf12b7971f613f38fd8.html">Enum SDMMC_CAPABILITIES_SLOT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1a19a0a38be8707cfe1356c4cec3168e0b.html">Enum SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__COMMAND__CMD__TYPE_8h_1a20576e82fc9605ea8f7a54ca0ba83e8d.html">Enum SDMMC_COMMAND_CMD_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a00bc7ed0325226c2c0b80f3a072ea02f.html">Enum SDMMC_COMMAND_RESP_TYPE_SELECT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1a79724dadb871790ad470c3f91ba55269.html">Enum SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1a32237359fe5574452dbd878ed1624690.html">Enum SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a6b982e3a296bddc768055ad26c254266.html">Enum SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1a23e584861929aad4d10be6575798fbcc.html">Enum SDMMC_TRANSFER_MODE_ACMD_EN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCCHAR__EPType_8h_1a3c6ec662cd3c114f04b628ac4c78bc36.html">Enum USB0_CH0_HCCHAR_EPType</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCCHAR__MC__EC_8h_1a727695af25b3ae372d28204d121e7277.html">Enum USB0_CH0_HCCHAR_MC_EC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1a308ef88f21f2cc810fb3e9de505c58d4.html">Enum USB0_CH0_HCDMA_SCATGATHER_CTD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1a39be5a2e687225158a2050d9b2727a6e.html">Enum USB0_CH0_HCTSIZ_BUFFERMODE_Pid</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1a981519be3592003dea10859b7750c7f3.html">Enum USB0_CH0_HCTSIZ_SCATGATHER_Pid</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__DevSpd_8h_1a590316a9f7f41f88799337ecead4fd7d.html">Enum USB0_DCFG_DevSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__PerFrInt_8h_1a87b904799d111e1295aba55fcf9b61dd.html">Enum USB0_DCFG_PerFrInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCFG__PerSchIntvl_8h_1a33057aca2ad4aa0f12da4c08073ea4a8.html">Enum USB0_DCFG_PerSchIntvl</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DCTL__GMC_8h_1aa7da5b85b2a447f88e516724d193d8e5.html">Enum USB0_DCTL_GMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__DSTS__EnumSpd_8h_1a0469fa3f1a9d431338a038b622a6ff64.html">Enum USB0_DSTS_EnumSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DIEPCTL0__MPS_8h_1ae1b4911f663e6fdeb4d96058fe08a36b.html">Enum USB0_EP0_DIEPCTL0_MPS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a720ec9e7c90aadcbe94fb26bed7d9b0a.html">Enum USB0_EP0_DOEPTSIZ0_SUPCnt</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1ae55f4ad96bee7916e56be4d2669b631d.html">Enum USB0_EP0_DTXFSTS0_INEPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1abc21a58b0ee5cf2515b258dfd051beec.html">Enum USB0_EP1_DIEPCTL_ISOCONT_EPType</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1a8bf011c8de2bcd9f24e79936ea3447ae.html">Enum USB0_EP1_DOEPTSIZ_ISO_RxDPID</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a9adaf597711a77d76bab2c1034f453c0.html">Enum USB0_EP1_DTXFSTS_INEPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GAHBCFG__HBstLen_8h_1a1932c37910f69cfbe4b76a0644616539.html">Enum USB0_GAHBCFG_HBstLen</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1a7f3b7548105afe803f3b01b8fe094b3e.html">Enum USB0_GNPTXSTS_NPTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1acf2ca000ad87f729aec69b15c9352696.html">Enum USB0_GNPTXSTS_NPTxQSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GNPTXSTS__NPTxQTop_8h_1a37fadf502492ceafa26441500efffbfe.html">Enum USB0_GNPTXSTS_NPTxQTop</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRSTCTL__TxFNum_8h_1a1f7915d790f45b6e9ccb6cc121d8debd.html">Enum USB0_GRSTCTL_TxFNum</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1a239f27588a6be12897427b3cc25ad026.html">Enum USB0_GRXSTSR_DEVICEMODE_PktSts</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__HOSTMODE__DPID_8h_1a64574d6aae8e0af976e1c0c0a573ccd5.html">Enum USB0_GRXSTSR_HOSTMODE_DPID</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1aa8c1e99a38b8c09d6ab308e89673367b.html">Enum USB0_GRXSTSR_HOSTMODE_PktSts</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HCFG__FrListEn_8h_1a0d360c578ff05013098d555f74e6f28b.html">Enum USB0_HCFG_FrListEn</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HCFG__FSLSPclkSel_8h_1adc0725948ca59a3f1c60a714957961c4.html">Enum USB0_HCFG_FSLSPclkSel</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPRT__PrtSpd_8h_1a104f5d74e72b23aa47b134bcc7810873.html">Enum USB0_HPRT_PrtSpd</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPTXSTS__PTxFSpcAvail_8h_1aa7498e9744b516fbbbc6d5eb65dab402.html">Enum USB0_HPTXSTS_PTxFSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USB0__HPTXSTS__PTxQSpcAvail_8h_1aac6f81b19e2017a5ece3fc8504fb3454.html">Enum USB0_HPTXSTS_PTxQSpcAvail</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__CLKSEL_8h_1a74179958fb10d93f8edd1a2e2782b198.html">Enum USIC0_CH0_BRG_CLKSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__CTQSEL_8h_1a0236b632e33106cb3d436e7d416d05c8.html">Enum USIC0_CH0_BRG_CTQSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BRG__SCLKCFG_8h_1a6025955c856e5d1c98ddf91cd73f6b21.html">Enum USIC0_CH0_BRG_SCLKCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__BYPCR__BDEN_8h_1a5f81d358e48f4f76194c07203e9a0334.html">Enum USIC0_CH0_BYPCR_BDEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__HPCEN_8h_1abccfbc43a5a7ae1be86bc5df8c5c139c.html">Enum USIC0_CH0_CCR_HPCEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__MODE_8h_1a2a7ddb9c353532a00500b702b98db345.html">Enum USIC0_CH0_CCR_MODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__CCR__PM_8h_1a1138e637bb1a0e2a51a58ad9b93470c3.html">Enum USIC0_CH0_CCR_PM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX0CR__CM_8h_1abfa3983f7ff73bd6c510238fa65e8ecb.html">Enum USIC0_CH0_DX0CR_CM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX0CR__DSEL_8h_1add09d75e7d078dee24c11f78e9e11618.html">Enum USIC0_CH0_DX0CR_DSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX1CR__CM_8h_1aaa71346addfa565bf3d376b00254a3e8.html">Enum USIC0_CH0_DX1CR_CM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__DX1CR__DSEL_8h_1a3c13207110b202d8953e98093b2e80cc.html">Enum USIC0_CH0_DX1CR_DSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__FDR__DM_8h_1aec2d4e5d9eefe482e462213356508ad3.html">Enum USIC0_CH0_FDR_DM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__FMR__MTDV_8h_1a1a42d2526c3bed0bc7af409bea66c82f.html">Enum USIC0_CH0_FMR_MTDV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__INPR__TSINP_8h_1a6a0ef239a7ad4808a6502be3f16e8559.html">Enum USIC0_CH0_INPR_TSINP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__KSCFG__NOMCFG_8h_1a7a41cd76003fc9473e53ff338a755cbd.html">Enum USIC0_CH0_KSCFG_NOMCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__PCR__ASCMode__PL_8h_1acb42115aa41cdde2b09c3bc716879720.html">Enum USIC0_CH0_PCR_ASCMode_PL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__PCR__SSCMode__SELO_8h_1a4c11fae54267ad805957dd069b43adc2.html">Enum USIC0_CH0_PCR_SSCMode_SELO</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__RBCTR__RCIM_8h_1aa873125a091981236bde65c790507f2e.html">Enum USIC0_CH0_RBCTR_RCIM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__RBUF01SR__WLEN1_8h_1afafaa7ca5fb7dc6e962dab904d4aa618.html">Enum USIC0_CH0_RBUF01SR_WLEN1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__DOCFG_8h_1aead01843fc530cb208066af983e34ec9.html">Enum USIC0_CH0_SCTR_DOCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__DSM_8h_1a53b230034d6f53fdb538e5b5f5d7c838.html">Enum USIC0_CH0_SCTR_DSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__TRM_8h_1a6412e0cfdbb71b465c0c5cc48ded62ab.html">Enum USIC0_CH0_SCTR_TRM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__SCTR__WLE_8h_1ade7fc1107962223c394635def0ebe0be.html">Enum USIC0_CH0_SCTR_WLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__TBCTR__SIZE_8h_1a89f7e23f807d2d1a14e6e7272dd7bdc3.html">Enum USIC0_CH0_TBCTR_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USIC0__CH0__TCSR__TDEN_8h_1a2bc7ee82c201b3475f192ff09e3107ec.html">Enum USIC0_CH0_TCSR_TDEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSCTRL__SRCRESREG_8h_1aa2b9278a83b021f80fd38b9e6cfdd385.html">Enum VADC_BRSCTRL_SRCRESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSCTRL__XTMODE_8h_1a0fa2bb35d86d3d20e2ebd384ae28a03c.html">Enum VADC_BRSCTRL_XTMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__BRSMR__ENGT_8h_1ae5647bbe03177f25ff54b4492f8cb6cc.html">Enum VADC_BRSMR_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBCFG__ANONS_8h_1a2066b60d568b2f76dd3312e9cbd7e4a5.html">Enum VADC_G0_ARBCFG_ANONS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBCFG__ARBRND_8h_1ab8c796cf4fc0d1fa37612d4071eed374.html">Enum VADC_G0_ARBCFG_ARBRND</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ARBPR__PRIO2_8h_1ad9db30d7390c08427eac8b684960e381.html">Enum VADC_G0_ARBPR_PRIO2</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ASMR__ENGT_8h_1ad9eb42625bb9a56d3a409c69b005b615.html">Enum VADC_G0_ASMR_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__BFLC__BFM3_8h_1a3d01fb6544e0eadab5e4f8226227b39c.html">Enum VADC_G0_BFLC_BFM3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__BFLNP__BFL3NP_8h_1a624861e2cb876052567644fa47830f6b.html">Enum VADC_G0_BFLNP_BFL3NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CEVNP0__CEV7NP_8h_1a4689bca775cb1b69e1be117390e38912.html">Enum VADC_G0_CEVNP0_CEV7NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__BNDSELU_8h_1a9d544f6cf6e0b8eb0f1f22e840806867.html">Enum VADC_G0_CHCTR_BNDSELU</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__BWDCH_8h_1aa3b41870c53b4f410a21f886813b15be.html">Enum VADC_G0_CHCTR_BWDCH</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__CHEVMODE_8h_1aa46f623bdcd211acbaf6035518753bc8.html">Enum VADC_G0_CHCTR_CHEVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__ICLSEL_8h_1ae682c650747b16bb806f27e69f6fddc2.html">Enum VADC_G0_CHCTR_ICLSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__CHCTR__RESREG_8h_1a5fdf1fd81802aa44a618dfa85dedc185.html">Enum VADC_G0_CHCTR_RESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__EMUXCTR__EMUXMODE_8h_1ad77de16ecb4b3cffb98f7ec687126434.html">Enum VADC_G0_EMUXCTR_EMUXMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__ICLASS__CME_8h_1a6c427be27af8ce9646813ba98664851f.html">Enum VADC_G0_ICLASS_CME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QCTRL0__SRCRESREG_8h_1a6069ab1647e4daa2016d52616a0d041b.html">Enum VADC_G0_QCTRL0_SRCRESREG</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QCTRL0__XTMODE_8h_1a04d5eca8013c9a525da8a05ab1657103.html">Enum VADC_G0_QCTRL0_XTMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QMR0__ENGT_8h_1a9fa092f9a883e4fa9d1ae20d51eb94f7.html">Enum VADC_G0_QMR0_ENGT</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__QSR0__FILL_8h_1a397ca8fa1843699f4bc9326597a4a083.html">Enum VADC_G0_QSR0_FILL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RCR__DMM_8h_1ada3ef7bfe9a0ffbcf73c4830b278e802.html">Enum VADC_G0_RCR_DMM</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RCR__FEN_8h_1af6583a3eb5f4cf6994d48d673ad6a5bd.html">Enum VADC_G0_RCR_FEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__RES__CRS_8h_1a2980ff666ddca906bd2b4370f098e195.html">Enum VADC_G0_RES_CRS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__G0__SYNCTR__STSEL_8h_1a9e30337214f6fef17c3bad47f5b23dff.html">Enum VADC_G0_SYNCTR_STSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBCFG__DIVA_8h_1a7e5db479b3b0253016eb1b68a6425fda.html">Enum VADC_GLOBCFG_DIVA</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBCFG__DIVD_8h_1a9b9fc44f5287fa4bb14919aa060e58c6.html">Enum VADC_GLOBCFG_DIVD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBEVNP__REV0NP_8h_1a4df85bc11db1bebe8637fa3a3f1e1d2d.html">Enum VADC_GLOBEVNP_REV0NP</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBICLASS__CME_8h_1a07e61daaaef10ca843d905440370ac5c.html">Enum VADC_GLOBICLASS_CME</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBRCR__DRCTR_8h_1a79c6b8b9efddb14939832dce5f0c3203.html">Enum VADC_GLOBRCR_DRCTR</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__GLOBTF__CDSEL_8h_1aec670b30f6c91a08eb7b3c7f8c102d12.html">Enum VADC_GLOBTF_CDSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__OCS__SUS_8h_1afa9740aa8bcf8e541bc907a6ae0a05e2.html">Enum VADC_OCS_SUS</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_VADC__OCS__TGS_8h_1a4ee58b1385233dd359ecf4fee953d427.html">Enum VADC_OCS_TGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__ID__MOD__TYPE_8h_1af739a3f54781a8bf1a643f309167855e.html">Function XMC4700::from_string(const char *, CAN_ID_MOD_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MCR__CLKSEL_8h_1aa4288e5ef4b011e39d721b516667c267.html">Function XMC4700::from_string(const char *, CAN_MCR_CLKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOAR__PRI_8h_1a65880ba522101640cfa6ae45bce10f78.html">Function XMC4700::from_string(const char *, CAN_MO_MOAR_PRI&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOFCR__MMC_8h_1ae9e497a876941418eacdac015d8bf53e.html">Function XMC4700::from_string(const char *, CAN_MO_MOFCR_MMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOIPR__TXINP_8h_1ae104263654d2116ffce89568b967d405.html">Function XMC4700::from_string(const char *, CAN_MO_MOIPR_TXINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NFCR__CFMOD_8h_1a4fc759f791c690d60694eb72b795d97e.html">Function XMC4700::from_string(const char *, CAN_NODE0_NFCR_CFMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NIPR__CFCINP_8h_1a85463d3a14bd603448b80b86eb62df3a.html">Function XMC4700::from_string(const char *, CAN_NODE0_NIPR_CFCINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__CMC__CNTS_8h_1abe3f55f361c204c8cf56a436a6b6076f.html">Function XMC4700::from_string(const char *, CCU40_CC40_CMC_CNTS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2EM_8h_1a718ccfcc6c3e8a048db6e30ac0a916f2.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_EV2EM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2IS_8h_1aa0e9cccdde8963cc949d64fe99da8e4e.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_EV2IS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__LPF2M_8h_1a261e2eb989c804322c1f9b4fe874f599.html">Function XMC4700::from_string(const char *, CCU40_CC40_INS_LPF2M&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__SRS__E2SR_8h_1a0a3f0428b399a9e6ec46a6760dc97ab4.html">Function XMC4700::from_string(const char *, CCU40_CC40_SRS_E2SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__CAPC_8h_1aaaa51f037873d15ab5d6c99d80a33cf7.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_CAPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__DITHE_8h_1a6d8d75e35d664651a26c4ee39c638b8e.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_DITHE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__ENDM_8h_1a9ecef426d6202c79cdc3173176520065.html">Function XMC4700::from_string(const char *, CCU40_CC40_TC_ENDM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__MSDE_8h_1acd81ca24f8b784e1736857f4f6b2b5d9.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_MSDE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PCIS_8h_1af9afdad6d07ac9415fb23d9e5df87e88.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_PCIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PRBC_8h_1af37abdc38a20eebe7d4183344af0dc3f.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_PRBC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__SUSCFG_8h_1a94c752df4a824c14658a0594414405f5.html">Function XMC4700::from_string(const char *, CCU40_GCTRL_SUSCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__CMC__CNTS_8h_1a77e992f9e8071da44b1566f6313ada9e.html">Function XMC4700::from_string(const char *, CCU80_CC80_CMC_CNTS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__DTC__DTCC_8h_1aa5135ebd4f7873bc5339ddf0e1900d85.html">Function XMC4700::from_string(const char *, CCU80_CC80_DTC_DTCC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2EM_8h_1aa999eea6e02afbb8dcfaa3ee4671ab18.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_EV2EM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2IS_8h_1a6452f05a30380add1fc0b803915c9fe8.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_EV2IS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__LPF2M_8h_1a9a6eadaa841eecb02ec5fb425dff0455.html">Function XMC4700::from_string(const char *, CCU80_CC80_INS_LPF2M&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E0SR_8h_1a638e6c23454357d338973f7c8cca9f33.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E0SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E1SR_8h_1ab3f626455020ca187f699a731a1abeb1.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E1SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E2SR_8h_1a51005220a13fd4841171b559480660a2.html">Function XMC4700::from_string(const char *, CCU80_CC80_SRS_E2SR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__STC__STM_8h_1aede3ca8176ef5500b924de0ee52ac220.html">Function XMC4700::from_string(const char *, CCU80_CC80_STC_STM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__CAPC_8h_1a63eaa2b371bcd7dbf6c3919a40222d2c.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_CAPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__DITHE_8h_1a60b79829df6a0583311a1d7f31ae150e.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_DITHE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__EME_8h_1af91b72cc29a265559a841fca79daf6c0.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_EME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__ENDM_8h_1a0d8d96f65b4445c39e4985f24931af0c.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_ENDM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__STOS_8h_1a1b7f302edac4d49d0e0a354893a57968.html">Function XMC4700::from_string(const char *, CCU80_CC80_TC_STOS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__MSDE_8h_1a79f13f9bc31928c10b9e04add937f82d.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_MSDE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PCIS_8h_1a5df5ed98657ba6cc9f7facd828c6f337.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_PCIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PRBC_8h_1a87962d19fa2c2eaa3ce18d4612018cdb.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_PRBC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__SUSCFG_8h_1ab741f44c52dcb7f44e42341fc42e6e9a.html">Function XMC4700::from_string(const char *, CCU80_GCTRL_SUSCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PACS_8h_1a2aa52f28fe877cfcfcb899843f2926b2.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PACS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PCDS_8h_1a40c39206152f6b1205791277d46b6684.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PCDS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PISEL_8h_1afac2abe9ad4ca8fc032f28db2db543ba.html">Function XMC4700::from_string(const char *, CCU80_GPCHK_PISEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG0__MODE_8h_1a35f501cdd6b482ec8bc69581f10e4b7c.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG0_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__SCALE_8h_1a043be3787ddf894d216ee1aead9da26f.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG1_SCALE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__TRIGMOD_8h_1afb436c9f58633d2cadcb361bda1dc892.html">Function XMC4700::from_string(const char *, DAC_DAC0CFG1_TRIGMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__CGMOD_8h_1aeb12ef99882f60f085dd0f0d1ca1d56c.html">Function XMC4700::from_string(const char *, DSD_CGCFG_CGMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__DIVCG_8h_1acd2434fadbb2199cf77d39de7f39cfb0.html">Function XMC4700::from_string(const char *, DSD_CGCFG_DIVCG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__CSRC_8h_1aee64501cff5ce0d5631999953f189f1d.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_CSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__DSRC_8h_1a7b9c6b8ed9a1ef7dd3afcf26750ab8d4.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_DSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__ITRMODE_8h_1a1bd94ae2faa6289ed05d0c0db652332c.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_ITRMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__STROBE_8h_1ae1ffa9289a79d2d145b62507cbf6e018.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_STROBE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__TSTRMODE_8h_1a20f7d1fc28082f833dc2899a9a579ee4.html">Function XMC4700::from_string(const char *, DSD_CH0_DICFG_TSTRMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__ESEL_8h_1aff29adc8a7a396fb64b986898e41f09c.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGA_ESEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__SRGA_8h_1a1b743a2593a589af98e8d16493defb00.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGA_SRGA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__CFMC_8h_1a724479f0148871357feb803433e2bdf7.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGC_CFMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__SRGM_8h_1ab06059674cf1dab5279ec77d0d18cfef.html">Function XMC4700::from_string(const char *, DSD_CH0_FCFGC_SRGM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__MODCFG__DIVM_8h_1a61b89e19c88a00ab26f8e3afa7bb3922.html">Function XMC4700::from_string(const char *, DSD_CH0_MODCFG_DIVM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__RECTCFG__SSRC_8h_1a8c2fe87f92ceb136bbb5e3be2b59b4ca.html">Function XMC4700::from_string(const char *, DSD_CH0_RECTCFG_SSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__GLOBCFG__MCSEL_8h_1a30d204e8c9fc6510a98fec9fe319a7c2.html">Function XMC4700::from_string(const char *, DSD_GLOBCFG_MCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__OCS__SUS_8h_1af4a0578d7893808c2d2e39cdd60dea98.html">Function XMC4700::from_string(const char *, DSD_OCS_SUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__ADDRC_8h_1ab6b176def66cdc892b3670801b1da621.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_ADDRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__AHOLDC_8h_1ae2c0346847a3b280ce8e3b0e9efd8f7a.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_AHOLDC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTCLOCK_8h_1aa097dba4c81585a8c38a065e86e36d9a.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_EXTCLOCK&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTDATA_8h_1a10abc5b19117182ba20fb488e2190efc.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_EXTDATA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDDTACS_8h_1aae339193dfda227fee0d928de6216e40.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_RDDTACS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDRECOVC_8h_1ae01f637421d15d21655ff873540417aa.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_RDRECOVC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__WAITRDC_8h_1afe2a4b579c41084cea85a698fd6b95e2.html">Function XMC4700::from_string(const char *, EBU_BUSRAP0_WAITRDC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__BCGEN_8h_1ac5247a97b8a47edc33fd7b4648ae0e74.html">Function XMC4700::from_string(const char *, EBU_BUSRCON0_BCGEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__FETBLEN_8h_1a66988492862d94f1612c200374997e9b.html">Function XMC4700::from_string(const char *, EBU_BUSRCON0_FETBLEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__CLC__EBUDIVACK_8h_1a8c5ad8ba3eb7ad535bdb9a68739d11a1.html">Function XMC4700::from_string(const char *, EBU_CLC_EBUDIVACK&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__ARBMODE_8h_1a27bc5be480a7147e0d868ff88f729c96.html">Function XMC4700::from_string(const char *, EBU_MODCON_ARBMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__TIMEOUTC_8h_1a2f28c4f2dbb96eb7cce786c0ea0057e8.html">Function XMC4700::from_string(const char *, EBU_MODCON_TIMEOUTC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__AWIDTH_8h_1a7e0da41b78aebb5a5267ee06821ac8f9.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_AWIDTH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__BANKM_8h_1a798c792e293ccd0b536f7be3d685e3f1.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_BANKM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__PWR__MODE_8h_1ac1c762e6fdce1baa60d0287ed345ba38.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_PWR_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__ROWM_8h_1a5e69099c9f99e8769584704a52dc933b.html">Function XMC4700::from_string(const char *, EBU_SDRMCON_ROWM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__BURSTL_8h_1a469c8b512d27a52e7bdcad8ecc466825.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_BURSTL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__CASLAT_8h_1a9ab3d99553d795bf8fdd01979de30d0b.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_CASLAT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__OPMODE_8h_1a3c15d7a3a6c5ffb17720532943c1ab04.html">Function XMC4700::from_string(const char *, EBU_SDRMOD_OPMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__USERCON__ADDIO_8h_1aaa78971d3e94aee5af3808f02b635441.html">Function XMC4700::from_string(const char *, EBU_USERCON_ADDIO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__OCS_8h_1a7a01a8c3ddb2d08d1043ae1d9e269abe.html">Function XMC4700::from_string(const char *, ERU0_EXICON_OCS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__SS_8h_1ab9049104e9091fd97ae7ef9cbc521485.html">Function XMC4700::from_string(const char *, ERU0_EXICON_SS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXISEL__EXS3B_8h_1a0439a149dd230013e012a055e8b15e71.html">Function XMC4700::from_string(const char *, ERU0_EXISEL_EXS3B&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__GP_8h_1a364bee9633ecb80da48b96d906cd9948.html">Function XMC4700::from_string(const char *, ERU0_EXOCON_GP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__ISS_8h_1a27c75d8403e853fcf7d33c123f33fdd9.html">Function XMC4700::from_string(const char *, ERU0_EXOCON_ISS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__CRS_8h_1aa25412eebdaa48cacc216ae5d2ea6991.html">Function XMC4700::from_string(const char *, ETH0_CON_ETH0_CON_CRS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__MDIO_8h_1a91218cd55ef4e8ee1a7c13c5e96779f2.html">Function XMC4700::from_string(const char *, ETH0_CON_ETH0_CON_MDIO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__FCON__WSPFLASH_8h_1ada17ca4ac71f09283c7add0863c8a467.html">Function XMC4700::from_string(const char *, FLASH0_FCON_WSPFLASH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__MARP__MARGIN_8h_1a2b96f21c247ee06384c709ce2f291449.html">Function XMC4700::from_string(const char *, FLASH0_MARP_MARGIN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a11cc23d12f5e22e69edb75001b4d4b17.html">Function XMC4700::from_string(const char *, GPDMA0_CH0_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CTLL__DINC_8h_1ad4c2c2547b50612be279baadff7f1935.html">Function XMC4700::from_string(const char *, GPDMA0_CH0_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1ab4b2990e458807491af78aac3b27d15f.html">Function XMC4700::from_string(const char *, GPDMA0_CH2_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CTLL__DINC_8h_1ab529a093bf2f01e098fdec29fb42b1ef.html">Function XMC4700::from_string(const char *, GPDMA0_CH2_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CHENREG__CH_8h_1afe8c5b132a412baac57f39e97a535672.html">Function XMC4700::from_string(const char *, GPDMA0_CHENREG_CH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1ab60403351dbd297852bd3bba71e162a1.html">Function XMC4700::from_string(const char *, GPDMA1_CH0_CFGL_LOCK_CH_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CTLL__DINC_8h_1ad3780ea00fd9ed295506635024b71ac8.html">Function XMC4700::from_string(const char *, GPDMA1_CH0_CTLL_DINC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CHENREG__CH_8h_1a45569e00550472dbbeab45227cd38ce6.html">Function XMC4700::from_string(const char *, GPDMA1_CHENREG_CH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__ACCCNT_8h_1a3215da4338dc920f76aae8bff97b3023.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_ACCCNT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__LEDCOL_8h_1a4ca19b7780e67db9f25a37ee6dd27324.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_NR_LEDCOL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__TSIN_8h_1a7e1b40fe5d76cbb3a0ea5dc34130d26f.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_NR_TSIN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__PADT_8h_1adb55ccdec7c9871eff415d3eea338d69.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_PADT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__TSOEXT_8h_1a1ce688261a97ad4fa301cfd77b4ae90f.html">Function XMC4700::from_string(const char *, LEDTS0_FNCTL_TSOEXT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__GLOBCTL__MASKVAL_8h_1af880736e919bd2db4f4f5e553d56d2f0.html">Function XMC4700::from_string(const char *, LEDTS0_GLOBCTL_MASKVAL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__HWSEL__HW15_8h_1adb756b8c6659eeeba05d872bbc8556bc.html">Function XMC4700::from_string(const char *, PORT0_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__IOCR0__PC3_8h_1a2753a366cd0ad7bff216e9c027c02147.html">Function XMC4700::from_string(const char *, PORT0_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD1_8h_1a90c8288967b25d96716416ea3d848d21.html">Function XMC4700::from_string(const char *, PORT0_PDR0_PD1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD7_8h_1a86fad4d9d3230ba7ccea38a006f329d6.html">Function XMC4700::from_string(const char *, PORT0_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__HWSEL__HW15_8h_1a9b3b7cb13d3bee4a5ed560cbecc61186.html">Function XMC4700::from_string(const char *, PORT14_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__IOCR0__PC3_8h_1a6864463e04355668569a1d1137fdd133.html">Function XMC4700::from_string(const char *, PORT14_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__HWSEL__HW15_8h_1aa941a96b1d1861b5d102ccb9f6dd3327.html">Function XMC4700::from_string(const char *, PORT15_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__IOCR0__PC3_8h_1ab623d281609839bf459c3d577a948556.html">Function XMC4700::from_string(const char *, PORT15_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__HWSEL__HW15_8h_1ac445b21062e2fc8788fc6229d1ccdc9b.html">Function XMC4700::from_string(const char *, PORT4_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__IOCR0__PC3_8h_1ad37e7c7da04afec0689485620232db58.html">Function XMC4700::from_string(const char *, PORT4_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD1_8h_1a4f1b0ebd380b945b776338c0a7b9683d.html">Function XMC4700::from_string(const char *, PORT4_PDR0_PD1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD7_8h_1ad9fe90046d8f147ba59b1beeed7c3700.html">Function XMC4700::from_string(const char *, PORT4_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__HWSEL__HW15_8h_1adac2787a20cc7b2aaa07b4ea0b586fb3.html">Function XMC4700::from_string(const char *, PORT5_HWSEL_HW15&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__IOCR0__PC3_8h_1a80e22192d0d487a7c22d7a798d35bb67.html">Function XMC4700::from_string(const char *, PORT5_IOCR0_PC3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD6_8h_1a54d8bc10d5deacc32e17321e87124a1b.html">Function XMC4700::from_string(const char *, PORT5_PDR0_PD6&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD7_8h_1ad0e9979d6b70435e4fcd5d29b32165ea.html">Function XMC4700::from_string(const char *, PORT5_PDR0_PD7&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__EWIS_8h_1a65e3d521f2f6b71d7121f3fcd4629571.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_EWIS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__FSEL_8h_1a53bf229787fc0a3905313593cc7bbe63.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_FSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__LPC_8h_1aa27f1bef53679bc0d06509c2f584a5f6.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_LPC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__MSETS_8h_1a78a5795dbbd355b148d7d1a5ef38b2ac.html">Function XMC4700::from_string(const char *, POSIF0_PCONF_MSETS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__MSUS_8h_1a7437c6ec8481853bde89efce57e679d2.html">Function XMC4700::from_string(const char *, POSIF0_PSUS_MSUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__QSUS_8h_1a725c82b8d077b1c6e7676819cc75d480.html">Function XMC4700::from_string(const char *, POSIF0_PSUS_QSUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__QDC__ICM_8h_1a23a3f4ffe966745368061789a9757643.html">Function XMC4700::from_string(const char *, POSIF0_QDC_ICM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPACR__CP11_8h_1a9884db585bdaaa4d0133fce8280f474a.html">Function XMC4700::from_string(const char *, PPB_CPACR_CP11&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Implementer_8h_1a946dc700f6a2e41020b9536d9de94908.html">Function XMC4700::from_string(const char *, PPB_CPUID_Implementer&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__PartNo_8h_1a12d31aa155dc24242a06d7fdeda70c13.html">Function XMC4700::from_string(const char *, PPB_CPUID_PartNo&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Revision_8h_1a01bba601284e0baaa2e2b8946e224cdf.html">Function XMC4700::from_string(const char *, PPB_CPUID_Revision&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Variant_8h_1a4ae33583b44f310bcbe06a95492e0af7.html">Function XMC4700::from_string(const char *, PPB_CPUID_Variant&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTACTIVE_8h_1a0b7967aedbd8dba1252508548a162e62.html">Function XMC4700::from_string(const char *, PPB_ICSR_VECTACTIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTPENDING_8h_1adbade4f1633de17e129f9e1d63813d48.html">Function XMC4700::from_string(const char *, PPB_ICSR_VECTPENDING&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__MPU__RASR__SRD_8h_1a2a1a5f690c1d56bdfa4b84b48fe25bb4.html">Function XMC4700::from_string(const char *, PPB_MPU_RASR_SRD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__IABR0__ACTIVE_8h_1aea4d5bcbcdb53c0c90a8e7458493482d.html">Function XMC4700::from_string(const char *, PPB_NVIC_IABR0_ACTIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISER0__SETENA_8h_1a586c2ba4ee5b5815163f3b845d233332.html">Function XMC4700::from_string(const char *, PPB_NVIC_ISER0_SETENA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISPR0__SETPEND_8h_1a5093d464baa146f49bcfd06f291253e8.html">Function XMC4700::from_string(const char *, PPB_NVIC_ISPR0_SETPEND&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a61bcd43aa86cdbce8bc55b44bc8e4c4e.html">Function XMC4700::from_string(const char *, SCU_CLK_EXTCLKCR_ECKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a1c43ed194b8224c996e507ef8fa8854b.html">Function XMC4700::from_string(const char *, SCU_CLK_MLINKCLKCR_WDTSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a1cbda73f336e9711c62bb90bdb08c614.html">Function XMC4700::from_string(const char *, SCU_CLK_WDTCLKCR_WDTSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1abb3dd86d89d1bbf39ff8297c9a1ec639.html">Function XMC4700::from_string(const char *, SCU_HIBERNATE_HDCR_HIBIO1SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1a461a9f2eca8aab55fa5de45828484636.html">Function XMC4700::from_string(const char *, SCU_HIBERNATE_OSCULCTRL_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1a1b5af07025ec7c0025ae1fcce9948e49.html">Function XMC4700::from_string(const char *, SCU_OSC_OSCHPCTRL_GAINSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__MODE_8h_1ae1bd6e0e4312de1130f965929c8d820c.html">Function XMC4700::from_string(const char *, SCU_OSC_OSCHPCTRL_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1aee94744184becc23ae319681ee64d4f9.html">Function XMC4700::from_string(const char *, SCU_PLL_CLKMXSTAT_SYSCLKMUX&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__RESET__RSTSTAT__RSTSTAT_8h_1aa6e269cea9713164cad5e6a168760300.html">Function XMC4700::from_string(const char *, SCU_RESET_RSTSTAT_RSTSTAT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1a28a401b71135e3067184daaaa8fdc7b4.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1a8e7ea3cffafd4a4be89d71ad5a3a0707.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_CLK_MULT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a6a1fce21f57c30f59a9dbb0ca4fec57a.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_RE_TUNING_MODES&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1a930a162dad9c94fcfc9ae487d6aafe25.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1a1cc10dc74a4e50c3a4efbac5f0a3d1c8.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a3fe193be4fa4f51a671c8697f1d375d0.html">Function XMC4700::from_string(const char *, SDMMC_CAPABILITIES_SLOT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1ac71fe89fdf212b4a2613a4fe07b8d837.html">Function XMC4700::from_string(const char *, SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__CMD__TYPE_8h_1a7232cb368ec003c476ac838c2e7f3264.html">Function XMC4700::from_string(const char *, SDMMC_COMMAND_CMD_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a94d90c774df31b1c565ef66ac1a61386.html">Function XMC4700::from_string(const char *, SDMMC_COMMAND_RESP_TYPE_SELECT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1afd9a8a77cb035e903497ddae352ff8bb.html">Function XMC4700::from_string(const char *, SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1aade56f6d6339642467969c1303d13699.html">Function XMC4700::from_string(const char *, SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a2410803cc7f0caf3a069ec23aef9444e.html">Function XMC4700::from_string(const char *, SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1ad64f29700dfaf2fdc72cd64d4bc1d1ac.html">Function XMC4700::from_string(const char *, SDMMC_TRANSFER_MODE_ACMD_EN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__EPType_8h_1a66fdd7b4990691ecac01511bfa2548c5.html">Function XMC4700::from_string(const char *, USB0_CH0_HCCHAR_EPType&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__MC__EC_8h_1a713a451c45b71dbe4cf06b8b3b5d196c.html">Function XMC4700::from_string(const char *, USB0_CH0_HCCHAR_MC_EC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1af2673dce5437b8b7b69e2b5bad115fd5.html">Function XMC4700::from_string(const char *, USB0_CH0_HCDMA_SCATGATHER_CTD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1acdeee7b631c7a725f7d8ea8dca64406c.html">Function XMC4700::from_string(const char *, USB0_CH0_HCTSIZ_BUFFERMODE_Pid&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1afc140ee36eb1abc9a97c4b20c03430f4.html">Function XMC4700::from_string(const char *, USB0_CH0_HCTSIZ_SCATGATHER_Pid&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__DevSpd_8h_1aa139ac458694555a88b374512426d2ba.html">Function XMC4700::from_string(const char *, USB0_DCFG_DevSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerFrInt_8h_1a9badfde06cd87c8a2ef73b013c2689d4.html">Function XMC4700::from_string(const char *, USB0_DCFG_PerFrInt&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerSchIntvl_8h_1a367efa6c68db7879b404f360b909af50.html">Function XMC4700::from_string(const char *, USB0_DCFG_PerSchIntvl&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCTL__GMC_8h_1add864b08e2b9572cd2b23ee051930abc.html">Function XMC4700::from_string(const char *, USB0_DCTL_GMC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DSTS__EnumSpd_8h_1a2532bbd0103ece2647a90f379daaf0f4.html">Function XMC4700::from_string(const char *, USB0_DSTS_EnumSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DIEPCTL0__MPS_8h_1a0c728231745332f8c7ca5a23ec438f1f.html">Function XMC4700::from_string(const char *, USB0_EP0_DIEPCTL0_MPS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a1034ac6114e800f6b88b9f47b6909580.html">Function XMC4700::from_string(const char *, USB0_EP0_DOEPTSIZ0_SUPCnt&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1ab330870a5a8fa4cd53a45953ddb01f22.html">Function XMC4700::from_string(const char *, USB0_EP0_DTXFSTS0_INEPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1a8ca288e90a9fa8813220e8d15eb4ae4c.html">Function XMC4700::from_string(const char *, USB0_EP1_DIEPCTL_ISOCONT_EPType&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1a2f5cb431299f83a3a7e7f061c1614414.html">Function XMC4700::from_string(const char *, USB0_EP1_DOEPTSIZ_ISO_RxDPID&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a8e4c15b810ada4733a34d3e8efb3c747.html">Function XMC4700::from_string(const char *, USB0_EP1_DTXFSTS_INEPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GAHBCFG__HBstLen_8h_1aa210aac8ae303f266a014133b0e81589.html">Function XMC4700::from_string(const char *, USB0_GAHBCFG_HBstLen&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1a36d902d689565615d8fa6e1540a0d724.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1a7dbda499dcb5f1cb4f2aea15b86c2d1f.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxQSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQTop_8h_1a5141df1daefd75f0c7f890a6607e9514.html">Function XMC4700::from_string(const char *, USB0_GNPTXSTS_NPTxQTop&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRSTCTL__TxFNum_8h_1a6d3fb756d006c99af217affec5d746fe.html">Function XMC4700::from_string(const char *, USB0_GRSTCTL_TxFNum&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1ac83f8a9d0a0dbce793d5283560517aec.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_DEVICEMODE_PktSts&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__DPID_8h_1ae87b3126ed8f6554f3aa99a1cddddf65.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_HOSTMODE_DPID&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1a46bf3f64561887cbf6ed1647534c04b6.html">Function XMC4700::from_string(const char *, USB0_GRXSTSR_HOSTMODE_PktSts&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FrListEn_8h_1adc24ce490d443e1a263691b4bf5f4abf.html">Function XMC4700::from_string(const char *, USB0_HCFG_FrListEn&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FSLSPclkSel_8h_1a587a1058d99476e36c9f6d8e5ab0e165.html">Function XMC4700::from_string(const char *, USB0_HCFG_FSLSPclkSel&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPRT__PrtSpd_8h_1abf193543490b81ba7c206ce42c6b8f44.html">Function XMC4700::from_string(const char *, USB0_HPRT_PrtSpd&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxFSpcAvail_8h_1a7eae3e27a7de2120cbf8e0b9251dd53e.html">Function XMC4700::from_string(const char *, USB0_HPTXSTS_PTxFSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxQSpcAvail_8h_1a532c0277aa020be501df75ca28bc1254.html">Function XMC4700::from_string(const char *, USB0_HPTXSTS_PTxQSpcAvail&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CLKSEL_8h_1a5dfd53fef6fb08b3343356b22ff1e161.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_CLKSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CTQSEL_8h_1a766f1992b5ef53b5b925752c79853319.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_CTQSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__SCLKCFG_8h_1a659752eb6ac75e73a0e9eb7ec062dafd.html">Function XMC4700::from_string(const char *, USIC0_CH0_BRG_SCLKCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BYPCR__BDEN_8h_1a7b312dceb6bd96e9c76cc44f34b2c1fb.html">Function XMC4700::from_string(const char *, USIC0_CH0_BYPCR_BDEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__HPCEN_8h_1af515a18b5e80d5d8e096bf7d7184adcc.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_HPCEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__MODE_8h_1a562f0a8492aac3b65190f5e2b579f8d9.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_MODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__PM_8h_1a446f632a2bfd0d9c98055b60aa62cd98.html">Function XMC4700::from_string(const char *, USIC0_CH0_CCR_PM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__CM_8h_1a27ef368d4149c15f85af6fa5dca5d516.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX0CR_CM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__DSEL_8h_1ac37a407836aa5ece7c529ef791bda18e.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX0CR_DSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__CM_8h_1a61b5abeeee0a7696ca0320ecbb41f91a.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX1CR_CM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__DSEL_8h_1a9c87edfb5a122fcbba780a03ade9a4ab.html">Function XMC4700::from_string(const char *, USIC0_CH0_DX1CR_DSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FDR__DM_8h_1ae26f99507310daa6338721ad9d6ee986.html">Function XMC4700::from_string(const char *, USIC0_CH0_FDR_DM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FMR__MTDV_8h_1a726e36da7cd49030236188b449ca2f7e.html">Function XMC4700::from_string(const char *, USIC0_CH0_FMR_MTDV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__INPR__TSINP_8h_1a35895f80706ad25ecb3fa63b6580a8ca.html">Function XMC4700::from_string(const char *, USIC0_CH0_INPR_TSINP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__KSCFG__NOMCFG_8h_1ac4e784b889b19f6c0a59ac633db61fd0.html">Function XMC4700::from_string(const char *, USIC0_CH0_KSCFG_NOMCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__ASCMode__PL_8h_1a434df756166be2d81d017be3f0e3e4a1.html">Function XMC4700::from_string(const char *, USIC0_CH0_PCR_ASCMode_PL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__SSCMode__SELO_8h_1a20da458e4bd81f50e4ae7b515837efae.html">Function XMC4700::from_string(const char *, USIC0_CH0_PCR_SSCMode_SELO&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBCTR__RCIM_8h_1a0c11381d7942c1fb17349f0b3ba9b9b7.html">Function XMC4700::from_string(const char *, USIC0_CH0_RBCTR_RCIM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBUF01SR__WLEN1_8h_1a81ec7fe994b71b64c7a073e083d55d03.html">Function XMC4700::from_string(const char *, USIC0_CH0_RBUF01SR_WLEN1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DOCFG_8h_1a9a7e50d276a7698c45a2e75c27791a25.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_DOCFG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DSM_8h_1a1abc390d27ad83f1358ecf9fd33bcc6b.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_DSM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__TRM_8h_1aa65fb6052b122bb3aa871deb324c8f2c.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_TRM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__WLE_8h_1aaa56466771c83a78b67e0849385dfe52.html">Function XMC4700::from_string(const char *, USIC0_CH0_SCTR_WLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TBCTR__SIZE_8h_1a776b7a3130f41041f5b5a9ae175183f1.html">Function XMC4700::from_string(const char *, USIC0_CH0_TBCTR_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TCSR__TDEN_8h_1a3c7c7528cbf036e0dc32827ed580fae3.html">Function XMC4700::from_string(const char *, USIC0_CH0_TCSR_TDEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__SRCRESREG_8h_1a17c1d029d29a1c9465ebc085ef162aac.html">Function XMC4700::from_string(const char *, VADC_BRSCTRL_SRCRESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__XTMODE_8h_1a88b8b27426a1bae8d8f55feba568392c.html">Function XMC4700::from_string(const char *, VADC_BRSCTRL_XTMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSMR__ENGT_8h_1a4dd053291dfb9a33368b9097d410dfc2.html">Function XMC4700::from_string(const char *, VADC_BRSMR_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ANONS_8h_1abef618c491a6a374271a4bff4577ce29.html">Function XMC4700::from_string(const char *, VADC_G0_ARBCFG_ANONS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ARBRND_8h_1a17e00049ae5516828c139ccb04c672a0.html">Function XMC4700::from_string(const char *, VADC_G0_ARBCFG_ARBRND&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBPR__PRIO2_8h_1adf8e8d364f847d912cf5f4d9272314bc.html">Function XMC4700::from_string(const char *, VADC_G0_ARBPR_PRIO2&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ASMR__ENGT_8h_1a1693f706b926e4987ee015e7ef485477.html">Function XMC4700::from_string(const char *, VADC_G0_ASMR_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLC__BFM3_8h_1a381eb530f5569b956e9d8ee1939aa21e.html">Function XMC4700::from_string(const char *, VADC_G0_BFLC_BFM3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLNP__BFL3NP_8h_1ab5b8e725b9bd303a2b0d8a7e1c087126.html">Function XMC4700::from_string(const char *, VADC_G0_BFLNP_BFL3NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CEVNP0__CEV7NP_8h_1a569aeb6964695d04ed642f73d4aeef3c.html">Function XMC4700::from_string(const char *, VADC_G0_CEVNP0_CEV7NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BNDSELU_8h_1ab40a4af5a079f66822f5f27ee53f903d.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_BNDSELU&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BWDCH_8h_1abba62bf50d0d37d641e5865cfc896891.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_BWDCH&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__CHEVMODE_8h_1a6e5c674099a5553e7659ec62fb2395f8.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_CHEVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__ICLSEL_8h_1a3b20a7d6718895cee573a0ed3ea256a0.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_ICLSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__RESREG_8h_1a7ba7b90af7618cfdd262d5290ca31a10.html">Function XMC4700::from_string(const char *, VADC_G0_CHCTR_RESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__EMUXCTR__EMUXMODE_8h_1aba81cff03e79cca1f07d29e71a8b7adb.html">Function XMC4700::from_string(const char *, VADC_G0_EMUXCTR_EMUXMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ICLASS__CME_8h_1aab1f73d7c55461f6f6ab7671e4e3abb9.html">Function XMC4700::from_string(const char *, VADC_G0_ICLASS_CME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__SRCRESREG_8h_1a257b189c089685157d7908fc401b6d65.html">Function XMC4700::from_string(const char *, VADC_G0_QCTRL0_SRCRESREG&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__XTMODE_8h_1ad57b05ea5920cc8794b6769ab2a5bcde.html">Function XMC4700::from_string(const char *, VADC_G0_QCTRL0_XTMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QMR0__ENGT_8h_1ac9e56ceb26b2af3328908a777d535235.html">Function XMC4700::from_string(const char *, VADC_G0_QMR0_ENGT&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QSR0__FILL_8h_1a4cea40fa7b238ba1730af253be6a7e2b.html">Function XMC4700::from_string(const char *, VADC_G0_QSR0_FILL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__DMM_8h_1a086060fd42430d4519be2122d3bb56e5.html">Function XMC4700::from_string(const char *, VADC_G0_RCR_DMM&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__FEN_8h_1a3db76b078e408e02c8f44d8375375623.html">Function XMC4700::from_string(const char *, VADC_G0_RCR_FEN&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RES__CRS_8h_1a385a9cda26768a06ed8ae6b9c3e57ec4.html">Function XMC4700::from_string(const char *, VADC_G0_RES_CRS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__SYNCTR__STSEL_8h_1a56d08c4661c6d1b434cba839920fd942.html">Function XMC4700::from_string(const char *, VADC_G0_SYNCTR_STSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVA_8h_1a839782f759f5c27099619ddd070f3ad7.html">Function XMC4700::from_string(const char *, VADC_GLOBCFG_DIVA&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVD_8h_1a9c835ebf1b2c16d602c0d16a6bd1eb71.html">Function XMC4700::from_string(const char *, VADC_GLOBCFG_DIVD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBEVNP__REV0NP_8h_1ac0152cc5bbd12cb0fe9a3e129d44fb64.html">Function XMC4700::from_string(const char *, VADC_GLOBEVNP_REV0NP&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBICLASS__CME_8h_1ac42d501020c9c1fd2ba5b767407dcb3f.html">Function XMC4700::from_string(const char *, VADC_GLOBICLASS_CME&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBRCR__DRCTR_8h_1a2594354fd8aec7aa4f4952920bdfe106.html">Function XMC4700::from_string(const char *, VADC_GLOBRCR_DRCTR&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBTF__CDSEL_8h_1a2766820674101595fb5f52d1074b1185.html">Function XMC4700::from_string(const char *, VADC_GLOBTF_CDSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__SUS_8h_1a701c16bffad9d0cf55b193ed547175ca.html">Function XMC4700::from_string(const char *, VADC_OCS_SUS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__TGS_8h_1a5409b3ae9a42d5c76dbb06cae0e1dfa0.html">Function XMC4700::from_string(const char *, VADC_OCS_TGS&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__ID__MOD__TYPE_8h_1a91a0f02f0017bdc47546f81c3927fd0e.html">Function XMC4700::to_string(CAN_ID_MOD_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MCR__CLKSEL_8h_1ad1457b6d42ecef02f67867947733173d.html">Function XMC4700::to_string(CAN_MCR_CLKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOAR__PRI_8h_1a9d0dace6079323287c5e128ce9eb4e1e.html">Function XMC4700::to_string(CAN_MO_MOAR_PRI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOFCR__MMC_8h_1a007418bed694e3eb101ec1b81474912a.html">Function XMC4700::to_string(CAN_MO_MOFCR_MMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__MO__MOIPR__TXINP_8h_1a9d0307018171f72a67a54d3c7deb8e65.html">Function XMC4700::to_string(CAN_MO_MOIPR_TXINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NFCR__CFMOD_8h_1af61709495755ecacf79a7d139a822fba.html">Function XMC4700::to_string(CAN_NODE0_NFCR_CFMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CAN__NODE0__NIPR__CFCINP_8h_1a245d284566360a6dba3ea5dc5bb92428.html">Function XMC4700::to_string(CAN_NODE0_NIPR_CFCINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__CMC__CNTS_8h_1a1d279a90ac715eb2fc5028ba1ccf634e.html">Function XMC4700::to_string(CCU40_CC40_CMC_CNTS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2EM_8h_1ab9028f67e45fd2fe2142cb636670ade2.html">Function XMC4700::to_string(CCU40_CC40_INS_EV2EM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__EV2IS_8h_1afb37ebaa758507b8ee9523047343b378.html">Function XMC4700::to_string(CCU40_CC40_INS_EV2IS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__INS__LPF2M_8h_1ad66610626b96be4cd0d70baf4846eaa4.html">Function XMC4700::to_string(CCU40_CC40_INS_LPF2M)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__SRS__E2SR_8h_1a319bc74b2aeef66cb6e6b57b086dd788.html">Function XMC4700::to_string(CCU40_CC40_SRS_E2SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__CAPC_8h_1a06aab7e09cbe0ba79c1003063b7bee92.html">Function XMC4700::to_string(CCU40_CC40_TC_CAPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__DITHE_8h_1aaf9483a5acfb5b632d80897d5ecd2ee5.html">Function XMC4700::to_string(CCU40_CC40_TC_DITHE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__CC40__TC__ENDM_8h_1a251d2a58fe9c4cf87ef597e7a42abe01.html">Function XMC4700::to_string(CCU40_CC40_TC_ENDM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__MSDE_8h_1a35cd323a9179130fa355656bc426b4eb.html">Function XMC4700::to_string(CCU40_GCTRL_MSDE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PCIS_8h_1a91ebfc5293436c59cb917bda2c2361c1.html">Function XMC4700::to_string(CCU40_GCTRL_PCIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__PRBC_8h_1a5e9d5af54e33e6a7b2d0752f410d5da1.html">Function XMC4700::to_string(CCU40_GCTRL_PRBC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU40__GCTRL__SUSCFG_8h_1a3f18fc32e33fd6be45e791ab8872b09a.html">Function XMC4700::to_string(CCU40_GCTRL_SUSCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__CMC__CNTS_8h_1a8ae9eacc9999adaef2e8dda354ec948b.html">Function XMC4700::to_string(CCU80_CC80_CMC_CNTS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__DTC__DTCC_8h_1af49cb43f8ddbd6f0f82b38271c235df2.html">Function XMC4700::to_string(CCU80_CC80_DTC_DTCC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2EM_8h_1a7fe5fb06d19295cc4553dfaffbf3897d.html">Function XMC4700::to_string(CCU80_CC80_INS_EV2EM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__EV2IS_8h_1a0a37fb681e5d8608ad3fb503d3684dba.html">Function XMC4700::to_string(CCU80_CC80_INS_EV2IS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__INS__LPF2M_8h_1aba4225a97b5aa2ee76e5d941bab201f9.html">Function XMC4700::to_string(CCU80_CC80_INS_LPF2M)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E0SR_8h_1a991fe747e7a5fbc356b65b7ce30f685d.html">Function XMC4700::to_string(CCU80_CC80_SRS_E0SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E1SR_8h_1a5fffa0e1b5822abec00e54b84b81cadf.html">Function XMC4700::to_string(CCU80_CC80_SRS_E1SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__SRS__E2SR_8h_1a1bcad4be2f1b1c047fdc396a8bf72b80.html">Function XMC4700::to_string(CCU80_CC80_SRS_E2SR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__STC__STM_8h_1ad52c3a8c61026d7b3b6f59cac85ade89.html">Function XMC4700::to_string(CCU80_CC80_STC_STM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__CAPC_8h_1a1fdbb7d091004d9c24195d07f320a04f.html">Function XMC4700::to_string(CCU80_CC80_TC_CAPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__DITHE_8h_1a4734c0234323400a969e8952efa49cd3.html">Function XMC4700::to_string(CCU80_CC80_TC_DITHE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__EME_8h_1a0a01dc482c7be374dff0e6a3f7b8cab2.html">Function XMC4700::to_string(CCU80_CC80_TC_EME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__ENDM_8h_1ab51cb0d37c9dcf8ef117cf0603cfed60.html">Function XMC4700::to_string(CCU80_CC80_TC_ENDM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__CC80__TC__STOS_8h_1a0bd8bdd17c64eb6e0637c1766441fc9f.html">Function XMC4700::to_string(CCU80_CC80_TC_STOS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__MSDE_8h_1a93a339f247d874fa124d57b51a0340ce.html">Function XMC4700::to_string(CCU80_GCTRL_MSDE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PCIS_8h_1a684c13097f71a60b875eeb0eef669416.html">Function XMC4700::to_string(CCU80_GCTRL_PCIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__PRBC_8h_1aaf237ed24ebfaa47092c127d80c8c9ac.html">Function XMC4700::to_string(CCU80_GCTRL_PRBC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GCTRL__SUSCFG_8h_1a13a9c439d9e51298e390583ca14bcfb7.html">Function XMC4700::to_string(CCU80_GCTRL_SUSCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PACS_8h_1ac77a419941a1c18de97661d175c67e1a.html">Function XMC4700::to_string(CCU80_GPCHK_PACS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PCDS_8h_1af9d971a3f5c1cd8e284b68109f65aeb4.html">Function XMC4700::to_string(CCU80_GPCHK_PCDS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CCU80__GPCHK__PISEL_8h_1aaf84d3b40a438534a32062baea5a893a.html">Function XMC4700::to_string(CCU80_GPCHK_PISEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG0__MODE_8h_1ab68d17bafbbda1e0028258bfa005b6e0.html">Function XMC4700::to_string(DAC_DAC0CFG0_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__SCALE_8h_1a491087290b3a1444d19ccf88d5c63939.html">Function XMC4700::to_string(DAC_DAC0CFG1_SCALE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DAC__DAC0CFG1__TRIGMOD_8h_1a604d79c48e84a0140e9fdb38c8d82f7d.html">Function XMC4700::to_string(DAC_DAC0CFG1_TRIGMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__CGMOD_8h_1a5e87740c1c8dd15352515f7319762e52.html">Function XMC4700::to_string(DSD_CGCFG_CGMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CGCFG__DIVCG_8h_1a08ac57cd626ba76aad4168ad109f42a5.html">Function XMC4700::to_string(DSD_CGCFG_DIVCG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__CSRC_8h_1a91a8d0e762c03d77622a1f2d7da90a1c.html">Function XMC4700::to_string(DSD_CH0_DICFG_CSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__DSRC_8h_1af7b3d7487c9fce18a23cdd84a82eb941.html">Function XMC4700::to_string(DSD_CH0_DICFG_DSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__ITRMODE_8h_1ad82176652575d9e054c066dc25e6d58d.html">Function XMC4700::to_string(DSD_CH0_DICFG_ITRMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__STROBE_8h_1ab54f61c8118d7bb9811b1cb099e4831e.html">Function XMC4700::to_string(DSD_CH0_DICFG_STROBE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__DICFG__TSTRMODE_8h_1a3f2b6669717086c7f86cd3b8db795d4d.html">Function XMC4700::to_string(DSD_CH0_DICFG_TSTRMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__ESEL_8h_1a0f49a1c95fb477ef05ef1f1b61cc7eac.html">Function XMC4700::to_string(DSD_CH0_FCFGA_ESEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGA__SRGA_8h_1a0222c47fd91c07ed126f9aad738247c3.html">Function XMC4700::to_string(DSD_CH0_FCFGA_SRGA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__CFMC_8h_1afd6be06d6d6004f23f9778ec74708ad8.html">Function XMC4700::to_string(DSD_CH0_FCFGC_CFMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__FCFGC__SRGM_8h_1a4ed156111a66f05e17131d74f55f3f11.html">Function XMC4700::to_string(DSD_CH0_FCFGC_SRGM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__MODCFG__DIVM_8h_1ac4c8391f487c855ddac687c270733084.html">Function XMC4700::to_string(DSD_CH0_MODCFG_DIVM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__CH0__RECTCFG__SSRC_8h_1a23f37b31622255a2380188dc995295de.html">Function XMC4700::to_string(DSD_CH0_RECTCFG_SSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__GLOBCFG__MCSEL_8h_1a8a5a402057c539bd6a0225114c07aa54.html">Function XMC4700::to_string(DSD_GLOBCFG_MCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DSD__OCS__SUS_8h_1ae5b4ae1974fc3471f46d3429587f8090.html">Function XMC4700::to_string(DSD_OCS_SUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__ADDRC_8h_1ad043a00849a25a6a4abd21161650b5cd.html">Function XMC4700::to_string(EBU_BUSRAP0_ADDRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__AHOLDC_8h_1a666b85a0a7d972bcd5b367fb224ab254.html">Function XMC4700::to_string(EBU_BUSRAP0_AHOLDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTCLOCK_8h_1a825098223b3cf680c2ed0b1e4ccbb72b.html">Function XMC4700::to_string(EBU_BUSRAP0_EXTCLOCK)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__EXTDATA_8h_1a4ccb4949149e11434f081b25654213a9.html">Function XMC4700::to_string(EBU_BUSRAP0_EXTDATA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDDTACS_8h_1abb52e2004bf631445e5a4667111ddac3.html">Function XMC4700::to_string(EBU_BUSRAP0_RDDTACS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__RDRECOVC_8h_1aba413556bbb2125833d06016bdcb28ea.html">Function XMC4700::to_string(EBU_BUSRAP0_RDRECOVC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRAP0__WAITRDC_8h_1aab251f949c863553613fdab208548b01.html">Function XMC4700::to_string(EBU_BUSRAP0_WAITRDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__BCGEN_8h_1a9056938b3f865d022ac1c3dc2fb951e7.html">Function XMC4700::to_string(EBU_BUSRCON0_BCGEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__BUSRCON0__FETBLEN_8h_1ab6eae48c95e8939bd994be683e19a7b7.html">Function XMC4700::to_string(EBU_BUSRCON0_FETBLEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__CLC__EBUDIVACK_8h_1ae608d9870f93c883d6389d97f27c73bf.html">Function XMC4700::to_string(EBU_CLC_EBUDIVACK)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__ARBMODE_8h_1ae9203699ebaa734cd71593b16e7be015.html">Function XMC4700::to_string(EBU_MODCON_ARBMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__MODCON__TIMEOUTC_8h_1afd3f7db9ffebbfe67afb54530c961aea.html">Function XMC4700::to_string(EBU_MODCON_TIMEOUTC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__AWIDTH_8h_1a5e1644ca22f9a62b1310c47df9a57361.html">Function XMC4700::to_string(EBU_SDRMCON_AWIDTH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__BANKM_8h_1a6fb2e25069c5b40e07f048c6d9ee1adf.html">Function XMC4700::to_string(EBU_SDRMCON_BANKM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__PWR__MODE_8h_1a79b557eec81232ca3fc2651b92d8ddcb.html">Function XMC4700::to_string(EBU_SDRMCON_PWR_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMCON__ROWM_8h_1a4773ff1859f7382f25e676fcb499efaf.html">Function XMC4700::to_string(EBU_SDRMCON_ROWM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__BURSTL_8h_1abd4f61580b66989812f3fa1f7e6108d6.html">Function XMC4700::to_string(EBU_SDRMOD_BURSTL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__CASLAT_8h_1afdfef4e9ac82fa859558b1b1ed71e867.html">Function XMC4700::to_string(EBU_SDRMOD_CASLAT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__SDRMOD__OPMODE_8h_1ae477af6e8be4b6c57032cda59870f8fe.html">Function XMC4700::to_string(EBU_SDRMOD_OPMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_EBU__USERCON__ADDIO_8h_1a3617577a7b6acda204632a7ff3836a63.html">Function XMC4700::to_string(EBU_USERCON_ADDIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__OCS_8h_1adfe1c2013a6871f925303551a9754d89.html">Function XMC4700::to_string(ERU0_EXICON_OCS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXICON__SS_8h_1ae491cd6637f71d49b37f091559daaa86.html">Function XMC4700::to_string(ERU0_EXICON_SS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXISEL__EXS3B_8h_1a087ff72a9e10c3959b24c4a0ba23bc40.html">Function XMC4700::to_string(ERU0_EXISEL_EXS3B)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__GP_8h_1a1c2e2622c7802b2b0534ab3dc4f49eb0.html">Function XMC4700::to_string(ERU0_EXOCON_GP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ERU0__EXOCON__ISS_8h_1aeff162b06b1ba8a048082cbffe3b295c.html">Function XMC4700::to_string(ERU0_EXOCON_ISS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__CRS_8h_1a0e902888a2b213b0eaf89e7d0723c6fc.html">Function XMC4700::to_string(ETH0_CON_ETH0_CON_CRS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ETH0__CON__ETH0__CON__MDIO_8h_1ab6895be07c5f14945c3a12bcab2b6fd7.html">Function XMC4700::to_string(ETH0_CON_ETH0_CON_MDIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__FCON__WSPFLASH_8h_1ae9c390de5790d666815bb27efb52837e.html">Function XMC4700::to_string(FLASH0_FCON_WSPFLASH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_FLASH0__MARP__MARGIN_8h_1a8f3ffc3eb7353b95abcf674f663b21c2.html">Function XMC4700::to_string(FLASH0_MARP_MARGIN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CFGL__LOCK__CH__L_8h_1a29807cd9c01d7c1d490a75990a829654.html">Function XMC4700::to_string(GPDMA0_CH0_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH0__CTLL__DINC_8h_1a138dc88f65296aab313d93207ac1642a.html">Function XMC4700::to_string(GPDMA0_CH0_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CFGL__LOCK__CH__L_8h_1a93ddd7bbb4858b12bbbd1f8c6aa62fc8.html">Function XMC4700::to_string(GPDMA0_CH2_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CH2__CTLL__DINC_8h_1ac2bacebb1f9c0f847e26c942995a943c.html">Function XMC4700::to_string(GPDMA0_CH2_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA0__CHENREG__CH_8h_1adcd0bc0efeb99bd99937502ce48ebf26.html">Function XMC4700::to_string(GPDMA0_CHENREG_CH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CFGL__LOCK__CH__L_8h_1a575f53be164e42d9d068669c5645e13f.html">Function XMC4700::to_string(GPDMA1_CH0_CFGL_LOCK_CH_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CH0__CTLL__DINC_8h_1aa5139bf31eb9740ebe5bfab860a2048c.html">Function XMC4700::to_string(GPDMA1_CH0_CTLL_DINC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_GPDMA1__CHENREG__CH_8h_1a12cb392ee931daf99b82d186020b191f.html">Function XMC4700::to_string(GPDMA1_CHENREG_CH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__ACCCNT_8h_1a9fb2c0d2df2233ff7d255800cf4677b2.html">Function XMC4700::to_string(LEDTS0_FNCTL_ACCCNT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__LEDCOL_8h_1a69998a45c8a06347336b209748729bc9.html">Function XMC4700::to_string(LEDTS0_FNCTL_NR_LEDCOL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__NR__TSIN_8h_1a6544504f235222beb4bce7e05f93d6e3.html">Function XMC4700::to_string(LEDTS0_FNCTL_NR_TSIN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__PADT_8h_1ac910df43a8b6b48fabbc71fac89d4fac.html">Function XMC4700::to_string(LEDTS0_FNCTL_PADT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__FNCTL__TSOEXT_8h_1a5f16ec46643171988bc764996982280a.html">Function XMC4700::to_string(LEDTS0_FNCTL_TSOEXT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_LEDTS0__GLOBCTL__MASKVAL_8h_1aaa67a485d65baa9a32b9dd9a5bd53a5c.html">Function XMC4700::to_string(LEDTS0_GLOBCTL_MASKVAL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__HWSEL__HW15_8h_1a22d54bdd5375144aef78c0e287aeb3bb.html">Function XMC4700::to_string(PORT0_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__IOCR0__PC3_8h_1a6943013cdf22eb496ffbc7cfcd416204.html">Function XMC4700::to_string(PORT0_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD1_8h_1a157a2146840edceae1018f33507b3e14.html">Function XMC4700::to_string(PORT0_PDR0_PD1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT0__PDR0__PD7_8h_1adcbbeacee2b2a475bc79e55d9c713415.html">Function XMC4700::to_string(PORT0_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__HWSEL__HW15_8h_1a7516bd09cb027c61bb015edacb8de0fb.html">Function XMC4700::to_string(PORT14_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT14__IOCR0__PC3_8h_1a31c59e635a9a4a5bac82249057c22d70.html">Function XMC4700::to_string(PORT14_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__HWSEL__HW15_8h_1a70eb2e534cd437e822d0ba5fe0302197.html">Function XMC4700::to_string(PORT15_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT15__IOCR0__PC3_8h_1afe8a5a8dfbc74155a7f7d76079e56d50.html">Function XMC4700::to_string(PORT15_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__HWSEL__HW15_8h_1a55b447f45be1f851ff85f69ac07e3221.html">Function XMC4700::to_string(PORT4_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__IOCR0__PC3_8h_1a1771093fedde843bee2a58e939dd9185.html">Function XMC4700::to_string(PORT4_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD1_8h_1afce4228b2addad1b265c499a47f97def.html">Function XMC4700::to_string(PORT4_PDR0_PD1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT4__PDR0__PD7_8h_1a158abf00e653ccc2722b746dcff32f58.html">Function XMC4700::to_string(PORT4_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__HWSEL__HW15_8h_1aaa070f39c93dde63d6115aa0af54641d.html">Function XMC4700::to_string(PORT5_HWSEL_HW15)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__IOCR0__PC3_8h_1aa62c27e4d0273c30b6f316514a7c6668.html">Function XMC4700::to_string(PORT5_IOCR0_PC3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD6_8h_1af61344701182313b2a251db88b518c1d.html">Function XMC4700::to_string(PORT5_PDR0_PD6)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PORT5__PDR0__PD7_8h_1ae5cb437ca4b1516da6de5d83ee2c5759.html">Function XMC4700::to_string(PORT5_PDR0_PD7)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__EWIS_8h_1a9f582f2ac505fa055519e5a5bcbc3d4c.html">Function XMC4700::to_string(POSIF0_PCONF_EWIS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__FSEL_8h_1a27a3b887499bc7f428158b61c3fe0bf7.html">Function XMC4700::to_string(POSIF0_PCONF_FSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__LPC_8h_1a1d31787398868ea8717508eb894d543a.html">Function XMC4700::to_string(POSIF0_PCONF_LPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PCONF__MSETS_8h_1aef9632349981c2b7571dfba8d3682c7c.html">Function XMC4700::to_string(POSIF0_PCONF_MSETS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__MSUS_8h_1a9baeea814a185458cb8e519906d3c685.html">Function XMC4700::to_string(POSIF0_PSUS_MSUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__PSUS__QSUS_8h_1a747e2f18509a8faf7142ebf5901e2a54.html">Function XMC4700::to_string(POSIF0_PSUS_QSUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_POSIF0__QDC__ICM_8h_1ad0af7a485d95a6d975a118241eae08d0.html">Function XMC4700::to_string(POSIF0_QDC_ICM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPACR__CP11_8h_1ac9f62405a9b9fbcedab526d8230b9bf9.html">Function XMC4700::to_string(PPB_CPACR_CP11)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Implementer_8h_1a4f550588af07f2ace3e2b37de5b999e5.html">Function XMC4700::to_string(PPB_CPUID_Implementer)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__PartNo_8h_1aebd932377b1d756964f9c2f7459ab391.html">Function XMC4700::to_string(PPB_CPUID_PartNo)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Revision_8h_1a001e13c9b0dbb444ebe1e66f8b4759ff.html">Function XMC4700::to_string(PPB_CPUID_Revision)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__CPUID__Variant_8h_1aca79afb90b3b315cb3aac463dcf5fc6b.html">Function XMC4700::to_string(PPB_CPUID_Variant)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTACTIVE_8h_1a529bd163d01ffdf584d2ce1f26815235.html">Function XMC4700::to_string(PPB_ICSR_VECTACTIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__ICSR__VECTPENDING_8h_1ae716a755804b4e9f3fab0302413553c8.html">Function XMC4700::to_string(PPB_ICSR_VECTPENDING)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__MPU__RASR__SRD_8h_1ab84a2a3aae43e50b7aaacc82364c0ef6.html">Function XMC4700::to_string(PPB_MPU_RASR_SRD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__IABR0__ACTIVE_8h_1a98fcb71da7f46d3c262c6167c71d8f85.html">Function XMC4700::to_string(PPB_NVIC_IABR0_ACTIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISER0__SETENA_8h_1a32464819dc056657419d91da65274ed3.html">Function XMC4700::to_string(PPB_NVIC_ISER0_SETENA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PPB__NVIC__ISPR0__SETPEND_8h_1a1eab9d52454dada5430a447183e57e70.html">Function XMC4700::to_string(PPB_NVIC_ISPR0_SETPEND)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__EXTCLKCR__ECKSEL_8h_1a67912ba24035fb7111243bdffbdb8c53.html">Function XMC4700::to_string(SCU_CLK_EXTCLKCR_ECKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__MLINKCLKCR__WDTSEL_8h_1a231da31e496d3af909c5b8a974f932b4.html">Function XMC4700::to_string(SCU_CLK_MLINKCLKCR_WDTSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__CLK__WDTCLKCR__WDTSEL_8h_1a363d73108b890bb578ea43f76e18a4cb.html">Function XMC4700::to_string(SCU_CLK_WDTCLKCR_WDTSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__HDCR__HIBIO1SEL_8h_1ae9d0c6f7d3297281f82334f91fe265d0.html">Function XMC4700::to_string(SCU_HIBERNATE_HDCR_HIBIO1SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__HIBERNATE__OSCULCTRL__MODE_8h_1aad0471e94d7d286bb2d212d7badab7f5.html">Function XMC4700::to_string(SCU_HIBERNATE_OSCULCTRL_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__GAINSEL_8h_1a76c838421a3cc1f6da7340515130c7a1.html">Function XMC4700::to_string(SCU_OSC_OSCHPCTRL_GAINSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__OSC__OSCHPCTRL__MODE_8h_1a02be61e0bcec9084f8fd042e822172b7.html">Function XMC4700::to_string(SCU_OSC_OSCHPCTRL_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__PLL__CLKMXSTAT__SYSCLKMUX_8h_1afdaa9d10bb59f504b2f4a6dd30d73993.html">Function XMC4700::to_string(SCU_PLL_CLKMXSTAT_SYSCLKMUX)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SCU__RESET__RSTSTAT__RSTSTAT_8h_1ac198566820dc14adc85bda13bc2448a5.html">Function XMC4700::to_string(SCU_RESET_RSTSTAT_RSTSTAT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__BASE__SD__CLOCK__FREQ_8h_1ae279a3a9c5dd9c1014e738b75d88014e.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_BASE_SD_CLOCK_FREQ)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__CLK__MULT_8h_1a8a66ad8861d6a0751bdbbb489ada5ada.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_CLK_MULT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__RE__TUNING__MODES_8h_1a00c1e3d87d4872e9f216f1cf5b1d7b15.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_RE_TUNING_MODES)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__HI__TIM__CNT__RETUNE_8h_1ae608c98133877817bc12c68182436ea4.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_HI_TIM_CNT_RETUNE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__MAX__BLOCK__LENGTH_8h_1aff3872e2edf9245486dc965362aa1c44.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_MAX_BLOCK_LENGTH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CAPABILITIES__SLOT__TYPE_8h_1a5fba1dc38f6604890fe65350dbf8d64a.html">Function XMC4700::to_string(SDMMC_CAPABILITIES_SLOT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__CLOCK__CTRL__SDCLK__FREQ__SEL_8h_1a5c5efe1f9c2d853e12663b4455a92bab.html">Function XMC4700::to_string(SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__CMD__TYPE_8h_1a409150b05a237a7b1d175c1cc2efcdb2.html">Function XMC4700::to_string(SDMMC_COMMAND_CMD_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__COMMAND__RESP__TYPE__SELECT_8h_1a5a45701fd0e575f35655e871826f0392.html">Function XMC4700::to_string(SDMMC_COMMAND_RESP_TYPE_SELECT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__POWER__CTRL__SD__BUS__VOLTAGE__SEL_8h_1a91884ccfadecb83bd5787c0f1c06d79c.html">Function XMC4700::to_string(SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__SLOT__INT__STATUS__SLOT__INT__STATUS_8h_1a1d7b53d3629490b3077d6cd0ee1abcb7.html">Function XMC4700::to_string(SDMMC_SLOT_INT_STATUS_SLOT_INT_STATUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TIMEOUT__CTRL__DAT__TIMEOUT__CNT__VAL_8h_1a244d221a40e47a16ff35ee6d24388f43.html">Function XMC4700::to_string(SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_SDMMC__TRANSFER__MODE__ACMD__EN_8h_1a0c5f19eb476245df9ee448155c14faa2.html">Function XMC4700::to_string(SDMMC_TRANSFER_MODE_ACMD_EN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__EPType_8h_1a1c3f67c47d17e4c3ba2ccde9cbb82280.html">Function XMC4700::to_string(USB0_CH0_HCCHAR_EPType)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCCHAR__MC__EC_8h_1addf262748e9a257e3181464dedf14ac2.html">Function XMC4700::to_string(USB0_CH0_HCCHAR_MC_EC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCDMA__SCATGATHER__CTD_8h_1a2a8f178e73e948cf61669831488a5023.html">Function XMC4700::to_string(USB0_CH0_HCDMA_SCATGATHER_CTD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__BUFFERMODE__Pid_8h_1a7ac57c09130d8a9fcf4fa365033bc18c.html">Function XMC4700::to_string(USB0_CH0_HCTSIZ_BUFFERMODE_Pid)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__CH0__HCTSIZ__SCATGATHER__Pid_8h_1a828a48774e584d605500e496feb09ea6.html">Function XMC4700::to_string(USB0_CH0_HCTSIZ_SCATGATHER_Pid)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__DevSpd_8h_1a74c5ff13837872217e16a4ccb8cde254.html">Function XMC4700::to_string(USB0_DCFG_DevSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerFrInt_8h_1a2ea89c659e63a0394c1ecafd338053ef.html">Function XMC4700::to_string(USB0_DCFG_PerFrInt)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCFG__PerSchIntvl_8h_1a4d57a8ab9a6a3cc75cf5a635aab7d2c6.html">Function XMC4700::to_string(USB0_DCFG_PerSchIntvl)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DCTL__GMC_8h_1ac926c958b014c6a8456bf4634a8d4320.html">Function XMC4700::to_string(USB0_DCTL_GMC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__DSTS__EnumSpd_8h_1a79b019cd4e652b99c123648eb65b4852.html">Function XMC4700::to_string(USB0_DSTS_EnumSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DIEPCTL0__MPS_8h_1a8c007752e032cad5c5a6fc3e60e2ecf1.html">Function XMC4700::to_string(USB0_EP0_DIEPCTL0_MPS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DOEPTSIZ0__SUPCnt_8h_1a0df100ca39d8ec30b742881d0906812a.html">Function XMC4700::to_string(USB0_EP0_DOEPTSIZ0_SUPCnt)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP0__DTXFSTS0__INEPTxFSpcAvail_8h_1a7181d21d601a25625ae04d26b81c0781.html">Function XMC4700::to_string(USB0_EP0_DTXFSTS0_INEPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DIEPCTL__ISOCONT__EPType_8h_1ac133005e80859084f76d7b29d3ffc61f.html">Function XMC4700::to_string(USB0_EP1_DIEPCTL_ISOCONT_EPType)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DOEPTSIZ__ISO__RxDPID_8h_1aea55c32d419ce303df3ec000f9ef13d7.html">Function XMC4700::to_string(USB0_EP1_DOEPTSIZ_ISO_RxDPID)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__EP1__DTXFSTS__INEPTxFSpcAvail_8h_1a6ce4d0b1c2ab3fbd0fb37b5f63690622.html">Function XMC4700::to_string(USB0_EP1_DTXFSTS_INEPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GAHBCFG__HBstLen_8h_1ae542877f4d2fe85d710af2bb2314f24c.html">Function XMC4700::to_string(USB0_GAHBCFG_HBstLen)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxFSpcAvail_8h_1adc3b434da5e3c1f890ae30691adbec00.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQSpcAvail_8h_1a7391b7e090a1f3e716eef4f87ace0525.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxQSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GNPTXSTS__NPTxQTop_8h_1a27caf710ef1d653d1cc4296626fdab2d.html">Function XMC4700::to_string(USB0_GNPTXSTS_NPTxQTop)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRSTCTL__TxFNum_8h_1af1cf265906562c1dfcfba5bc445a5523.html">Function XMC4700::to_string(USB0_GRSTCTL_TxFNum)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__DEVICEMODE__PktSts_8h_1af3cfc019d17092444913862364bc7509.html">Function XMC4700::to_string(USB0_GRXSTSR_DEVICEMODE_PktSts)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__DPID_8h_1afad28d9e7f40196fb38dcaa62aad9464.html">Function XMC4700::to_string(USB0_GRXSTSR_HOSTMODE_DPID)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__GRXSTSR__HOSTMODE__PktSts_8h_1ac3d827f89478083b903d1002c9c879b4.html">Function XMC4700::to_string(USB0_GRXSTSR_HOSTMODE_PktSts)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FrListEn_8h_1a8a654f4e1eb89704b2acc781bfc11615.html">Function XMC4700::to_string(USB0_HCFG_FrListEn)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HCFG__FSLSPclkSel_8h_1ab3367ad74a9fe2e30bcffd9cbb37b5f8.html">Function XMC4700::to_string(USB0_HCFG_FSLSPclkSel)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPRT__PrtSpd_8h_1a79e78da1fc248de5bc5c8b33c101bfb7.html">Function XMC4700::to_string(USB0_HPRT_PrtSpd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxFSpcAvail_8h_1a7a741d38f8013fca20dae9bc48e764a9.html">Function XMC4700::to_string(USB0_HPTXSTS_PTxFSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USB0__HPTXSTS__PTxQSpcAvail_8h_1ad88b5a10b7b5a0cd3016ebda9fb52972.html">Function XMC4700::to_string(USB0_HPTXSTS_PTxQSpcAvail)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CLKSEL_8h_1a83f3f079f8fb07ee617014d29cc4452d.html">Function XMC4700::to_string(USIC0_CH0_BRG_CLKSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__CTQSEL_8h_1a69b5ac04b479ee9475c4c0aebd811158.html">Function XMC4700::to_string(USIC0_CH0_BRG_CTQSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BRG__SCLKCFG_8h_1ac1db9f2dc241226888e130f0a1ab1127.html">Function XMC4700::to_string(USIC0_CH0_BRG_SCLKCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__BYPCR__BDEN_8h_1ab2765ff2bb86222716097d354b54ef42.html">Function XMC4700::to_string(USIC0_CH0_BYPCR_BDEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__HPCEN_8h_1a907d7eb53cbc234f7530391650a2bd61.html">Function XMC4700::to_string(USIC0_CH0_CCR_HPCEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__MODE_8h_1a21006b6d401fc18a11642f6edd8bf3c7.html">Function XMC4700::to_string(USIC0_CH0_CCR_MODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__CCR__PM_8h_1a0a577faa365d64d130b64b58f6d84736.html">Function XMC4700::to_string(USIC0_CH0_CCR_PM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__CM_8h_1acca5cbe41dc1f42672b365061285b2e0.html">Function XMC4700::to_string(USIC0_CH0_DX0CR_CM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX0CR__DSEL_8h_1addb119af69eeefe7050481af40fc8a46.html">Function XMC4700::to_string(USIC0_CH0_DX0CR_DSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__CM_8h_1a580a466ec53d869d771ae564a7bff5f9.html">Function XMC4700::to_string(USIC0_CH0_DX1CR_CM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__DX1CR__DSEL_8h_1a1929fc8a69b8108d1dbbbc0ce98b1311.html">Function XMC4700::to_string(USIC0_CH0_DX1CR_DSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FDR__DM_8h_1a7ba31b20c27e7e96aa765befbcdbb20a.html">Function XMC4700::to_string(USIC0_CH0_FDR_DM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__FMR__MTDV_8h_1a1d082d970776b9d21aa355244a03f204.html">Function XMC4700::to_string(USIC0_CH0_FMR_MTDV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__INPR__TSINP_8h_1a8de2ea991bb9f7448de3694fbfd74265.html">Function XMC4700::to_string(USIC0_CH0_INPR_TSINP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__KSCFG__NOMCFG_8h_1a47835a433bcf1619435e8d7fe1fcaec0.html">Function XMC4700::to_string(USIC0_CH0_KSCFG_NOMCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__ASCMode__PL_8h_1a53ab71a852e7e2694a1f64786d5453d2.html">Function XMC4700::to_string(USIC0_CH0_PCR_ASCMode_PL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__PCR__SSCMode__SELO_8h_1aa72f51874d41797b22b2674e984d99a9.html">Function XMC4700::to_string(USIC0_CH0_PCR_SSCMode_SELO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBCTR__RCIM_8h_1aadf8fff2cde1c11e4e2c508a8ab8ec85.html">Function XMC4700::to_string(USIC0_CH0_RBCTR_RCIM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__RBUF01SR__WLEN1_8h_1aa8a7604d72f3152366845049ccf3c75b.html">Function XMC4700::to_string(USIC0_CH0_RBUF01SR_WLEN1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DOCFG_8h_1a23a871498042377ba90a272cc8bd9f1a.html">Function XMC4700::to_string(USIC0_CH0_SCTR_DOCFG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__DSM_8h_1a111be7c716f1471bdc9ee3e21e7a617b.html">Function XMC4700::to_string(USIC0_CH0_SCTR_DSM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__TRM_8h_1a475436ad3030764115f77f2aa94667e6.html">Function XMC4700::to_string(USIC0_CH0_SCTR_TRM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__SCTR__WLE_8h_1a3e2603137d3668e86fd15ebea25bb36d.html">Function XMC4700::to_string(USIC0_CH0_SCTR_WLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TBCTR__SIZE_8h_1a444c63da61beb2fdfd017f9ab5ac1ba1.html">Function XMC4700::to_string(USIC0_CH0_TBCTR_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USIC0__CH0__TCSR__TDEN_8h_1abd19cc1e0378d6839887773e7e1c4359.html">Function XMC4700::to_string(USIC0_CH0_TCSR_TDEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__SRCRESREG_8h_1a3687a9da5d926ef68a8c3691fcab08aa.html">Function XMC4700::to_string(VADC_BRSCTRL_SRCRESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSCTRL__XTMODE_8h_1a005f7ad0526786d6e76f989cdfc5e9d2.html">Function XMC4700::to_string(VADC_BRSCTRL_XTMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__BRSMR__ENGT_8h_1ae1c3e5d966c37b07dd829a016aa116fe.html">Function XMC4700::to_string(VADC_BRSMR_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ANONS_8h_1a7520ad44a09310b1d38115dbc3008ace.html">Function XMC4700::to_string(VADC_G0_ARBCFG_ANONS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBCFG__ARBRND_8h_1a7779d4bbe838708bdbe695ebb3b5bb9f.html">Function XMC4700::to_string(VADC_G0_ARBCFG_ARBRND)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ARBPR__PRIO2_8h_1a41103d57e65e90e1f31db590f2d267fc.html">Function XMC4700::to_string(VADC_G0_ARBPR_PRIO2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ASMR__ENGT_8h_1a4b25e72fe8fb38703a2d8fa5e022217d.html">Function XMC4700::to_string(VADC_G0_ASMR_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLC__BFM3_8h_1a4614799803c0bccf17326a1052ea043a.html">Function XMC4700::to_string(VADC_G0_BFLC_BFM3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__BFLNP__BFL3NP_8h_1a81adf3ca091182a693caf5e5f1280095.html">Function XMC4700::to_string(VADC_G0_BFLNP_BFL3NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CEVNP0__CEV7NP_8h_1a9704cbc78527c023456e79cec9629cd5.html">Function XMC4700::to_string(VADC_G0_CEVNP0_CEV7NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BNDSELU_8h_1a8e82bcccf1a63009fcdbf5353ef684a8.html">Function XMC4700::to_string(VADC_G0_CHCTR_BNDSELU)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__BWDCH_8h_1a52bad83324d825d3479983d4b8626a0f.html">Function XMC4700::to_string(VADC_G0_CHCTR_BWDCH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__CHEVMODE_8h_1a6fb659b6ee6579110f5bc460aeea69af.html">Function XMC4700::to_string(VADC_G0_CHCTR_CHEVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__ICLSEL_8h_1add3f2b315d5045f7d722447da51d2606.html">Function XMC4700::to_string(VADC_G0_CHCTR_ICLSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__CHCTR__RESREG_8h_1adc3208225fe822e553362bfb9880fe9d.html">Function XMC4700::to_string(VADC_G0_CHCTR_RESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__EMUXCTR__EMUXMODE_8h_1a9f4d0ca2414bdad3c233fc13c33e17f7.html">Function XMC4700::to_string(VADC_G0_EMUXCTR_EMUXMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__ICLASS__CME_8h_1a3989ed8707cdf77e45b41a1d3abc434d.html">Function XMC4700::to_string(VADC_G0_ICLASS_CME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__SRCRESREG_8h_1a38be9c244fb16d44fc14719b0be405f8.html">Function XMC4700::to_string(VADC_G0_QCTRL0_SRCRESREG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QCTRL0__XTMODE_8h_1aab18d73bf0e567e83b628d9284ee5803.html">Function XMC4700::to_string(VADC_G0_QCTRL0_XTMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QMR0__ENGT_8h_1afbf4060ccb028b2c16b0914d90b6f7d3.html">Function XMC4700::to_string(VADC_G0_QMR0_ENGT)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__QSR0__FILL_8h_1a9f53526173c4907bb2a88318de00cd11.html">Function XMC4700::to_string(VADC_G0_QSR0_FILL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__DMM_8h_1a0af30c3a77161c69e4a421ee713c360e.html">Function XMC4700::to_string(VADC_G0_RCR_DMM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RCR__FEN_8h_1a0cd57014bb85a8be6026b79de1024254.html">Function XMC4700::to_string(VADC_G0_RCR_FEN)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__RES__CRS_8h_1aac66fd6ce01e6e43574f356b4a2d32c2.html">Function XMC4700::to_string(VADC_G0_RES_CRS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__G0__SYNCTR__STSEL_8h_1a286d509e67861e4cd879228070c32c80.html">Function XMC4700::to_string(VADC_G0_SYNCTR_STSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVA_8h_1ae95cf5bbcdf56392d2bd710b13aabffa.html">Function XMC4700::to_string(VADC_GLOBCFG_DIVA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBCFG__DIVD_8h_1a9ddb8fd4c0ed62d214d6134d29f765e1.html">Function XMC4700::to_string(VADC_GLOBCFG_DIVD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBEVNP__REV0NP_8h_1a4de2eee79597d427b7c59a96f6af1d85.html">Function XMC4700::to_string(VADC_GLOBEVNP_REV0NP)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBICLASS__CME_8h_1ac4002935ff4a0eae15a95d49b114de21.html">Function XMC4700::to_string(VADC_GLOBICLASS_CME)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBRCR__DRCTR_8h_1a219ae76d0ada508e2a2f38a16a6b9512.html">Function XMC4700::to_string(VADC_GLOBRCR_DRCTR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__GLOBTF__CDSEL_8h_1a1244b49d31a0ce7329cf2960ae6432ec.html">Function XMC4700::to_string(VADC_GLOBTF_CDSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__SUS_8h_1a5b1ee22df6bc06d01aa9dfb7f3c147c5.html">Function XMC4700::to_string(VADC_OCS_SUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_VADC__OCS__TGS_8h_1a0cc9937b3911a7331760f8b922749dcd.html">Function XMC4700::to_string(VADC_OCS_TGS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can_8h_1a97d699295fea9dde930a6714a8bf8c1d.html">Variable XMC4700::CAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__mo_8h_1a5fc0339f9d7a5d9eb0f3f50618b69fde.html">Variable XMC4700::CAN_MO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a2e8021fa72ce2d6192710080fe115800.html">Variable XMC4700::CAN_NODE0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a0c4a6babed321da17412790ed18483df.html">Variable XMC4700::CAN_NODE1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1ad8ce48bb63f358d75e09c10a233ca8ea.html">Variable XMC4700::CAN_NODE2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a0c3647b03564fac9673ec7367dc21e76.html">Variable XMC4700::CAN_NODE3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1a9c9400156e41364598f7e687ebeb7f28.html">Variable XMC4700::CAN_NODE4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_can__node0_8h_1aeeadcf9d4b8f2430be50eb2676ed7601.html">Variable XMC4700::CAN_NODE5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a68656ff2f4611eadf67a327549efe0bb.html">Variable XMC4700::CCU40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a8377f1759f2106b54625580faf6efebd.html">Variable XMC4700::CCU40_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1aa0672cab1716429388ec5038bee3580b.html">Variable XMC4700::CCU40_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1ad03c185a10a203e7734b5ac47ec146bc.html">Variable XMC4700::CCU40_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a92369ac9fbbca8b21b9744fb974d9ede.html">Variable XMC4700::CCU40_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a24de7ba2e8167170cc288c8fc4d2c72c.html">Variable XMC4700::CCU41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1af5559d8322560f87a48f4cb6e4986a61.html">Variable XMC4700::CCU41_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a4dcd4ec9f1f56cac16d414190efc6b0e.html">Variable XMC4700::CCU41_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1af2c1dd2c841fc3b180699c5d92a8a69d.html">Variable XMC4700::CCU41_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a56549ed39a0e1dbd184cb1eb919122f6.html">Variable XMC4700::CCU41_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a5306c4788475a30d00430c38dfbce0b5.html">Variable XMC4700::CCU42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a3c07d54e4b8413fca614c26b7bafd47b.html">Variable XMC4700::CCU42_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a9c15b2cdb82fe77ea3cce90fc426d348.html">Variable XMC4700::CCU42_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a776b47fed5573eb579b1a0234d43cfab.html">Variable XMC4700::CCU42_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1aee5204d320c6d49113177a22b516bca7.html">Variable XMC4700::CCU42_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40_8h_1a840f7329158b5f0bbbc91d80007ef8f5.html">Variable XMC4700::CCU43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a4af99aa9177a29b52bc38613db85efc1.html">Variable XMC4700::CCU43_CC40</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a7f5e8f0ecb8db4a10f2ce7a76a538860.html">Variable XMC4700::CCU43_CC41</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a5d96f9109dab52ad57b8f1a4ead8355a.html">Variable XMC4700::CCU43_CC42</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu40__cc40_8h_1a080f4d694271a98a0d7664335dbee4cf.html">Variable XMC4700::CCU43_CC43</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80_8h_1a21f75da826c4754deec0443277c586dd.html">Variable XMC4700::CCU80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aae9cfbc01d2e151edf46c3fb20e36303.html">Variable XMC4700::CCU80_CC80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1afc0ffd10a6176451a6fa96ded8ea7f17.html">Variable XMC4700::CCU80_CC81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aa02479b5ad1168dc936b7c4fd2eef1a7.html">Variable XMC4700::CCU80_CC82</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a93535ac19212c665e715a366357ea9dc.html">Variable XMC4700::CCU80_CC83</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80_8h_1a36284c8a1c38c991ea39da5465c3418d.html">Variable XMC4700::CCU81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a01841fa87001543206caad15b1acc5ee.html">Variable XMC4700::CCU81_CC80</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1a2d199fc1016a436e43abc04cea2037fd.html">Variable XMC4700::CCU81_CC81</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1ae9b54d543014de9901f45309563784dd.html">Variable XMC4700::CCU81_CC82</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ccu80__cc80_8h_1aafa264452fcd8fc47616bb5679736b45.html">Variable XMC4700::CCU81_CC83</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dac_8h_1a1c6f02ef4b6afde96a4b73bd8be693a0.html">Variable XMC4700::DAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dlr_8h_1a493b9b72abc92c48bf4fd2ffcaef13ce.html">Variable XMC4700::DLR</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd_8h_1adbdc13132a29252059ff5c9d3cfcc28c.html">Variable XMC4700::DSD</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1ae8bb72c76a060d15bd4b521d00223a36.html">Variable XMC4700::DSD_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1aafb327b35efb14cddc3206736ccd7682.html">Variable XMC4700::DSD_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1a4773008d7179e5eb3f6ee080a222f27a.html">Variable XMC4700::DSD_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dsd__ch0_8h_1a711c1c584c1bc5be9454308f289906fb.html">Variable XMC4700::DSD_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ebu_8h_1a6539ec1a0b47468d905870c27dc70c6c.html">Variable XMC4700::EBU</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eru0_8h_1aeeb59db8b6d0ccb2ecfaccf72d6d2356.html">Variable XMC4700::ERU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eru0_8h_1ab7edca7855a93f8012ae496319c2119b.html">Variable XMC4700::ERU1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eth0_8h_1ab1a5bd226933b0234cbf931b812c1f05.html">Variable XMC4700::ETH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_eth0__con_8h_1a529b69bb90b63ddc0d6d9c8a32e29f4d.html">Variable XMC4700::ETH0_CON</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce_8h_1a1a3eb627bcc433060f2bf07a6329e668.html">Variable XMC4700::FCE</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a7286b8e2e89ea0d0858b2f841849ef97.html">Variable XMC4700::FCE_KE0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a3ae11d7742162c0ea72f8795d724bfd7.html">Variable XMC4700::FCE_KE1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a38aa1ad2b9a99978321bea472f13e882.html">Variable XMC4700::FCE_KE2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_fce__ke0_8h_1a3a1575d29ab0ad5090b4899383ea6833.html">Variable XMC4700::FCE_KE3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1a0bb058062605478b4aa51b7c7c8d24ea.html">Variable XMC4700::FLASH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0_8h_1af0764bcff110d9d7ee1ece5a00a27299.html">Variable XMC4700::GPDMA0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch0_8h_1afef6580ea272fe575b2d1f533362e10b.html">Variable XMC4700::GPDMA0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch0_8h_1a8679d6c251c67c1578af3f493a892854.html">Variable XMC4700::GPDMA0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1ac6af2199e4c7447dafb298783c76109b.html">Variable XMC4700::GPDMA0_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a1c8ef0024eabd409a5dcab282e293a93.html">Variable XMC4700::GPDMA0_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a5179f209b564e75a12f9a8f0245d6240.html">Variable XMC4700::GPDMA0_CH4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a5d8f243b25c4549fb584222f47fddb2e.html">Variable XMC4700::GPDMA0_CH5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a7465d33f8ad09a46f683563867f4a585.html">Variable XMC4700::GPDMA0_CH6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a704df26248160192fa5e79dd4da6957a.html">Variable XMC4700::GPDMA0_CH7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1_8h_1a0a39405f00f5d4b522cfd08b8e73aa65.html">Variable XMC4700::GPDMA1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma0__ch2_8h_1a04f02b94cf293e6201d5ee5dc6e44518.html">Variable XMC4700::GPDMA1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1a182a9c32496928f6cdfc83edd68d253c.html">Variable XMC4700::GPDMA1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1af97b6a190811c2d6edbfca61fc2ad9d6.html">Variable XMC4700::GPDMA1_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_gpdma1__ch0_8h_1a0a1e3d0491e4c35866dd5f0b28a8fdcc.html">Variable XMC4700::GPDMA1_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ledts0_8h_1a97852011dc614a7463a9ccd801d5b814.html">Variable XMC4700::LEDTS0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pba0_8h_1ac83f29e411e853f0779c47315d45285b.html">Variable XMC4700::PBA0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pba0_8h_1abd40e5e79be7aec6d740c4b8412f5f23.html">Variable XMC4700::PBA1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1a288c592dc9219e517fd5e5a29f56c695.html">Variable XMC4700::PMU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1a9172a2187041cebed6b012f4270ffcce.html">Variable XMC4700::PMU0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1a36cc58eadb522419f2d10554a5b14efe.html">Variable XMC4700::PORT0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1aaa60a74f884ff4c8220e454ffe4ef93f.html">Variable XMC4700::PORT1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port14_8h_1ac28f3ecc1e1807e5d0dad72f0f866ce2.html">Variable XMC4700::PORT14</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port15_8h_1a0c061a262ba71af9aa5377be9f94bc9f.html">Variable XMC4700::PORT15</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1ac11a8a48f340483c2e542ce448031631.html">Variable XMC4700::PORT2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port0_8h_1a2fa4a1855961c1c10ec11aa34ec455f4.html">Variable XMC4700::PORT3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port4_8h_1ad09a7f1c15f971894b9fa1bb408e79e0.html">Variable XMC4700::PORT4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a7874744e2434a4ec82a7b8f50cb55d17.html">Variable XMC4700::PORT5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port4_8h_1a657517c237dec75e114e8ca2def4a869.html">Variable XMC4700::PORT6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a633bd1b546652ab32e440de48522b853.html">Variable XMC4700::PORT7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1a7160af8b6c3603dc02cc2f1aa7cb0883.html">Variable XMC4700::PORT8</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_port5_8h_1ab8755a048f50487392fbe18f6833c432.html">Variable XMC4700::PORT9</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_posif0_8h_1a09a36bce33132d68aea39139ed1a05a2.html">Variable XMC4700::POSIF0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_posif0_8h_1a1d7ba877282b2864c6ad755aaaa188fb.html">Variable XMC4700::POSIF1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1aa0edb35ca25187d1c7d0730b8a40e33f.html">Variable XMC4700::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pref_8h_1afa080c014fd62854842c66e144e02987.html">Variable XMC4700::PREF</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__clk_8h_1a838865d288e8713cc9b302f59495533d.html">Variable XMC4700::SCU_CLK</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1aa7fcb8f9275f276c0ff5a38207e267d1.html">Variable XMC4700::SCU_GENERAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__hibernate_8h_1a5069bde9e2fd695f68a85dda484223fb.html">Variable XMC4700::SCU_HIBERNATE</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__interrupt_8h_1a87ad6dd11ee3d3bc38912945e305e5bc.html">Variable XMC4700::SCU_INTERRUPT</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__osc_8h_1a2c53d87fed73b3e94ba259d3cea40120.html">Variable XMC4700::SCU_OSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__parity_8h_1a572376114ac363a11ead1c3c059bc99b.html">Variable XMC4700::SCU_PARITY</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__pll_8h_1a48a0d19c0d257bf8f14eb7260baefe5b.html">Variable XMC4700::SCU_PLL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__power_8h_1a924d12ddd70775711729c8393891fd9b.html">Variable XMC4700::SCU_POWER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__reset_8h_1a659294e1f3cf9ac1b68ec9268c53418b.html">Variable XMC4700::SCU_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_scu__trap_8h_1a29b1f3d65947353e9242ba1d6485e2ef.html">Variable XMC4700::SCU_TRAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sdmmc_8h_1a11320abbd70b42f8e36ac801349b3a9f.html">Variable XMC4700::SDMMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sdmmc__con_8h_1a6e6a3bc32b258ccba1164e0112d9bb4f.html">Variable XMC4700::SDMMC_CON</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0_8h_1a85735cba0350dd23b81175dfe602bf32.html">Variable XMC4700::USB0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a1e46395050375676db71569a1ea0d06b.html">Variable XMC4700::USB0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a4961b2869324abde750aaf46f94f6906.html">Variable XMC4700::USB0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1ae9cf9bb1904c69c7ed1dfe7de534f4d5.html">Variable XMC4700::USB0_CH10</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aefd6d53b351faee954f19042212022a5.html">Variable XMC4700::USB0_CH11</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1ac396a288ae4c205add8aa1fd38a1e6ab.html">Variable XMC4700::USB0_CH12</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1adb8f19cf57b256355605b32cbba8d606.html">Variable XMC4700::USB0_CH13</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a360f636e28861d8b3b27623ae881a5ee.html">Variable XMC4700::USB0_CH2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1accf82cb6e83f9aa3c8cff57419e71863.html">Variable XMC4700::USB0_CH3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a50e9e2008d48242324c9306ca90ae9bc.html">Variable XMC4700::USB0_CH4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aecc4653b6432ea07ae3ede375867899b.html">Variable XMC4700::USB0_CH5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aadfbece93fda7a714fd9fba3163e5cc0.html">Variable XMC4700::USB0_CH6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1aa9176039f4b0787956bbd08140fc1bce.html">Variable XMC4700::USB0_CH7</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a780b9e6a02a85c9f73cfe87caac53737.html">Variable XMC4700::USB0_CH8</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ch0_8h_1a3c074688754d9124b54f0b8bddb88cb6.html">Variable XMC4700::USB0_CH9</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep0_8h_1a57232457919b32713c4f68a98ed05c8a.html">Variable XMC4700::USB0_EP0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1a10c40889db32c8585146b79cc4cc2b84.html">Variable XMC4700::USB0_EP1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1adf991e8a7c9216b90402fcd161dfa8e5.html">Variable XMC4700::USB0_EP2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1acc43414b8206dadc8d4b4de06d818087.html">Variable XMC4700::USB0_EP3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1ac48e91f45e924bce75d62518289a8467.html">Variable XMC4700::USB0_EP4</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1a3a3e3459e942c2cf6d9b95058ac6d82e.html">Variable XMC4700::USB0_EP5</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usb0__ep1_8h_1ac96e72f39a5aafbdac2437d6ac7603ea.html">Variable XMC4700::USB0_EP6</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_flash0_8h_1ab18e43c4e459a11b6e2b15b9782056af.html">Variable XMC4700::USIC0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0_8h_1a25d5076ba1aa1080eed3c292065ffa15.html">Variable XMC4700::USIC0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1afd9da4053bc1e11a23971a9234da7276.html">Variable XMC4700::USIC0_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1af9f6f415a2657ceb9dd631c96b6fb897.html">Variable XMC4700::USIC0_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1a4a6f88fa116674fecd7da013c5946864.html">Variable XMC4700::USIC1_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1ab745d066246bd22c131ba4287a74f69f.html">Variable XMC4700::USIC1_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0_8h_1a0e2b49ef1edd1bc096b3f7d01baa83be.html">Variable XMC4700::USIC2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1ab1cdd8c9e95d8b52b56ce29d39764f14.html">Variable XMC4700::USIC2_CH0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usic0__ch0_8h_1a3a9c3e1806edabe4c360c5b0921af751.html">Variable XMC4700::USIC2_CH1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc_8h_1a9af44a750ce4e98b6aa75f466924c927.html">Variable XMC4700::VADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1a873c75d158d09fa494b2f4851df9717a.html">Variable XMC4700::VADC_G0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1ac9b1d5441503787a695ceac12aa5f9cf.html">Variable XMC4700::VADC_G1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1aa10001a73eadf7168d51cd04c6b484a5.html">Variable XMC4700::VADC_G2</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vadc__g0_8h_1a594e1db59f32e9dde1f3fbbb85708b72.html">Variable XMC4700::VADC_G3</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pmu0_8h_1a588a91f1f2ced76fe9dd37577c44b6eb.html">Variable XMC4700::WDT</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a831bd9b8cdb756cdb5dbaa342631e928.html">Typedef XMC4700::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a04ab446b456624f6d4c24c028976e53b.html">Typedef XMC4700::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1adf5355f5a7419030bf3fd9c89c4a0bb6.html">Typedef XMC4700::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ad28b3693941f65fab21e230ee14be4c4.html">Typedef XMC4700::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a05c080acb0fec8cb67e645b862308a23.html">Typedef XMC4700::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a48dbf0cde7dea577ed03d1086b7386fe.html">Typedef XMC4700::byte_spanstream</a></li>
</ul>
</li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structXMC4700_1_1ppb.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct ppb</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="struct-ppb">
<span id="exhale-struct-structxmc4700-1-1ppb"></span><h1>Struct ppb<a class="headerlink" href="#struct-ppb" title="Permalink to this headline">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_ppb.h.html#file-src-generated-structs-ppb-h"><span class="std std-ref">File ppb.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Permalink to this headline">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppbE">
<span id="_CPPv3N7XMC47003ppbE"></span><span id="_CPPv2N7XMC47003ppbE"></span><span id="XMC4700::ppb"></span><span class="target" id="structXMC4700_1_1ppb"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppb</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppbE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Cortex-M4 Private Peripheral Block </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_ACTLR_DISOOFPEv">
<span id="_CPPv3NV7XMC47003ppb17get_ACTLR_DISOOFPEv"></span><span id="_CPPv2NV7XMC47003ppb17get_ACTLR_DISOOFPEv"></span><span id="XMC4700::ppb::get_ACTLR_DISOOFPV"></span><span class="target" id="structXMC4700_1_1ppb_1ab29a6dea6e046c6c5a772fe626369c7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR_DISOOFP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_ACTLR_DISOOFPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ACTLR’s DISOOFP bit.</p>
<p>Disable out of order FP execution </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_ACTLR_DISOOFPEv">
<span id="_CPPv3NV7XMC47003ppb17set_ACTLR_DISOOFPEv"></span><span id="_CPPv2NV7XMC47003ppb17set_ACTLR_DISOOFPEv"></span><span id="XMC4700::ppb::set_ACTLR_DISOOFPV"></span><span class="target" id="structXMC4700_1_1ppb_1a4a43c16e26ff5604f398d9a92ad03996"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR_DISOOFP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_ACTLR_DISOOFPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ACTLR’s DISOOFP bit.</p>
<p>Disable out of order FP execution </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_ACTLR_DISOOFPEv">
<span id="_CPPv3NV7XMC47003ppb19clear_ACTLR_DISOOFPEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_ACTLR_DISOOFPEv"></span><span id="XMC4700::ppb::clear_ACTLR_DISOOFPV"></span><span class="target" id="structXMC4700_1_1ppb_1a1a70d72bd8c1e8a674f5342a351b4c37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ACTLR_DISOOFP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_ACTLR_DISOOFPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ACTLR’s DISOOFP bit.</p>
<p>Disable out of order FP execution </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISOOFPEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_ACTLR_DISOOFPEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_ACTLR_DISOOFPEv"></span><span id="XMC4700::ppb::toggle_ACTLR_DISOOFPV"></span><span class="target" id="structXMC4700_1_1ppb_1ac7b983bb0631959bc45244faa2dcf9f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ACTLR_DISOOFP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISOOFPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ACTLR’s DISOOFP bit.</p>
<p>Disable out of order FP execution </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_ACTLR_DISFPCAEv">
<span id="_CPPv3NV7XMC47003ppb17get_ACTLR_DISFPCAEv"></span><span id="_CPPv2NV7XMC47003ppb17get_ACTLR_DISFPCAEv"></span><span id="XMC4700::ppb::get_ACTLR_DISFPCAV"></span><span class="target" id="structXMC4700_1_1ppb_1a2c4ca94a5e3d1e6f01692dbc69422d6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR_DISFPCA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_ACTLR_DISFPCAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ACTLR’s DISFPCA bit.</p>
<p>Disable FPCA update </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_ACTLR_DISFPCAEv">
<span id="_CPPv3NV7XMC47003ppb17set_ACTLR_DISFPCAEv"></span><span id="_CPPv2NV7XMC47003ppb17set_ACTLR_DISFPCAEv"></span><span id="XMC4700::ppb::set_ACTLR_DISFPCAV"></span><span class="target" id="structXMC4700_1_1ppb_1a65ec8bf0a419579074792fb8252ff9c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR_DISFPCA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_ACTLR_DISFPCAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ACTLR’s DISFPCA bit.</p>
<p>Disable FPCA update </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_ACTLR_DISFPCAEv">
<span id="_CPPv3NV7XMC47003ppb19clear_ACTLR_DISFPCAEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_ACTLR_DISFPCAEv"></span><span id="XMC4700::ppb::clear_ACTLR_DISFPCAV"></span><span class="target" id="structXMC4700_1_1ppb_1a4ec179907f2c63f6ed4d1b4b0cf2c17f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ACTLR_DISFPCA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_ACTLR_DISFPCAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ACTLR’s DISFPCA bit.</p>
<p>Disable FPCA update </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISFPCAEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_ACTLR_DISFPCAEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_ACTLR_DISFPCAEv"></span><span id="XMC4700::ppb::toggle_ACTLR_DISFPCAV"></span><span class="target" id="structXMC4700_1_1ppb_1a5a9efba412382f53d51c857a9c961d7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ACTLR_DISFPCA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISFPCAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ACTLR’s DISFPCA bit.</p>
<p>Disable FPCA update </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_ACTLR_DISFOLDEv">
<span id="_CPPv3NV7XMC47003ppb17get_ACTLR_DISFOLDEv"></span><span id="_CPPv2NV7XMC47003ppb17get_ACTLR_DISFOLDEv"></span><span id="XMC4700::ppb::get_ACTLR_DISFOLDV"></span><span class="target" id="structXMC4700_1_1ppb_1ad7cf11cbd19812aa63538123c375668a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR_DISFOLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_ACTLR_DISFOLDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ACTLR’s DISFOLD bit.</p>
<p>Disable IT folding </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_ACTLR_DISFOLDEv">
<span id="_CPPv3NV7XMC47003ppb17set_ACTLR_DISFOLDEv"></span><span id="_CPPv2NV7XMC47003ppb17set_ACTLR_DISFOLDEv"></span><span id="XMC4700::ppb::set_ACTLR_DISFOLDV"></span><span class="target" id="structXMC4700_1_1ppb_1a1817b56784e4ddd13f7b0ea9cae7cf10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR_DISFOLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_ACTLR_DISFOLDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ACTLR’s DISFOLD bit.</p>
<p>Disable IT folding </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_ACTLR_DISFOLDEv">
<span id="_CPPv3NV7XMC47003ppb19clear_ACTLR_DISFOLDEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_ACTLR_DISFOLDEv"></span><span id="XMC4700::ppb::clear_ACTLR_DISFOLDV"></span><span class="target" id="structXMC4700_1_1ppb_1aaa61fd5b6456caa543ab66f80ad59794"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ACTLR_DISFOLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_ACTLR_DISFOLDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ACTLR’s DISFOLD bit.</p>
<p>Disable IT folding </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISFOLDEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_ACTLR_DISFOLDEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_ACTLR_DISFOLDEv"></span><span id="XMC4700::ppb::toggle_ACTLR_DISFOLDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae0d95e8033c442723925ba5c00ea1a5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ACTLR_DISFOLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_ACTLR_DISFOLDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ACTLR’s DISFOLD bit.</p>
<p>Disable IT folding </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_ACTLR_DISDEFWBUFEv">
<span id="_CPPv3NV7XMC47003ppb20get_ACTLR_DISDEFWBUFEv"></span><span id="_CPPv2NV7XMC47003ppb20get_ACTLR_DISDEFWBUFEv"></span><span id="XMC4700::ppb::get_ACTLR_DISDEFWBUFV"></span><span class="target" id="structXMC4700_1_1ppb_1a54458ec0e1050a7008c746a5a6408f06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR_DISDEFWBUF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_ACTLR_DISDEFWBUFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ACTLR’s DISDEFWBUF bit.</p>
<p>Disable write buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_ACTLR_DISDEFWBUFEv">
<span id="_CPPv3NV7XMC47003ppb20set_ACTLR_DISDEFWBUFEv"></span><span id="_CPPv2NV7XMC47003ppb20set_ACTLR_DISDEFWBUFEv"></span><span id="XMC4700::ppb::set_ACTLR_DISDEFWBUFV"></span><span class="target" id="structXMC4700_1_1ppb_1a8db2bf6068d2017c12deebfbb4b50505"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR_DISDEFWBUF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_ACTLR_DISDEFWBUFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ACTLR’s DISDEFWBUF bit.</p>
<p>Disable write buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_ACTLR_DISDEFWBUFEv">
<span id="_CPPv3NV7XMC47003ppb22clear_ACTLR_DISDEFWBUFEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_ACTLR_DISDEFWBUFEv"></span><span id="XMC4700::ppb::clear_ACTLR_DISDEFWBUFV"></span><span class="target" id="structXMC4700_1_1ppb_1a1a7e96bb06c94054c8ed6ebd3d88c6dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ACTLR_DISDEFWBUF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_ACTLR_DISDEFWBUFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ACTLR’s DISDEFWBUF bit.</p>
<p>Disable write buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_ACTLR_DISDEFWBUFEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_ACTLR_DISDEFWBUFEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_ACTLR_DISDEFWBUFEv"></span><span id="XMC4700::ppb::toggle_ACTLR_DISDEFWBUFV"></span><span class="target" id="structXMC4700_1_1ppb_1a13963a1ca88d0e7af9adc59ea88fbe8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ACTLR_DISDEFWBUF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_ACTLR_DISDEFWBUFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ACTLR’s DISDEFWBUF bit.</p>
<p>Disable write buffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_ACTLR_DISMCYCINTEv">
<span id="_CPPv3NV7XMC47003ppb20get_ACTLR_DISMCYCINTEv"></span><span id="_CPPv2NV7XMC47003ppb20get_ACTLR_DISMCYCINTEv"></span><span id="XMC4700::ppb::get_ACTLR_DISMCYCINTV"></span><span class="target" id="structXMC4700_1_1ppb_1ad6977d5cde164188a6faaca682226030"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR_DISMCYCINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_ACTLR_DISMCYCINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ACTLR’s DISMCYCINT bit.</p>
<p>Disable load/store multiple </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_ACTLR_DISMCYCINTEv">
<span id="_CPPv3NV7XMC47003ppb20set_ACTLR_DISMCYCINTEv"></span><span id="_CPPv2NV7XMC47003ppb20set_ACTLR_DISMCYCINTEv"></span><span id="XMC4700::ppb::set_ACTLR_DISMCYCINTV"></span><span class="target" id="structXMC4700_1_1ppb_1ad8c506d44425d6129e9e8f7abc78274c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR_DISMCYCINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_ACTLR_DISMCYCINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ACTLR’s DISMCYCINT bit.</p>
<p>Disable load/store multiple </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_ACTLR_DISMCYCINTEv">
<span id="_CPPv3NV7XMC47003ppb22clear_ACTLR_DISMCYCINTEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_ACTLR_DISMCYCINTEv"></span><span id="XMC4700::ppb::clear_ACTLR_DISMCYCINTV"></span><span class="target" id="structXMC4700_1_1ppb_1a63131d3c9df8981e8e57ece422fadd00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ACTLR_DISMCYCINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_ACTLR_DISMCYCINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ACTLR’s DISMCYCINT bit.</p>
<p>Disable load/store multiple </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_ACTLR_DISMCYCINTEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_ACTLR_DISMCYCINTEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_ACTLR_DISMCYCINTEv"></span><span id="XMC4700::ppb::toggle_ACTLR_DISMCYCINTV"></span><span class="target" id="structXMC4700_1_1ppb_1a11feb52850ac7207e98679ce19a54ff2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ACTLR_DISMCYCINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_ACTLR_DISMCYCINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ACTLR’s DISMCYCINT bit.</p>
<p>Disable load/store multiple </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_ACTLRERbRbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb9get_ACTLRERbRbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb9get_ACTLRERbRbRbRbRb"></span><span id="XMC4700::ppb::get_ACTLR__bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a679622437bdbe4d2cd3ab60fe48d8f36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ACTLR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DISOOFP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DISFPCA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DISFOLD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DISDEFWBUF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DISMCYCINT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_ACTLRERbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of ACTLR’s bit fields.</p>
<p>(read-write) Auxiliary Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_ACTLREbbbbb">
<span id="_CPPv3NV7XMC47003ppb9set_ACTLREbbbbb"></span><span id="_CPPv2NV7XMC47003ppb9set_ACTLREbbbbb"></span><span id="XMC4700::ppb::set_ACTLR__b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1ab5eaba01e00b27c5cdb2466ac937ef29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ACTLR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DISOOFP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DISFPCA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DISFOLD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DISDEFWBUF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DISMCYCINT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_ACTLREbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of ACTLR’s bit fields.</p>
<p>(read-write) Auxiliary Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_SYST_CSR_COUNTFLAGEv">
<span id="_CPPv3NV7XMC47003ppb22get_SYST_CSR_COUNTFLAGEv"></span><span id="_CPPv2NV7XMC47003ppb22get_SYST_CSR_COUNTFLAGEv"></span><span id="XMC4700::ppb::get_SYST_CSR_COUNTFLAGV"></span><span class="target" id="structXMC4700_1_1ppb_1a7c2b061364177ac9f25b5c300f6e53d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_COUNTFLAG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_SYST_CSR_COUNTFLAGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSR’s COUNTFLAG bit.</p>
<p>Counter Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_SYST_CSR_COUNTFLAGEv">
<span id="_CPPv3NV7XMC47003ppb22set_SYST_CSR_COUNTFLAGEv"></span><span id="_CPPv2NV7XMC47003ppb22set_SYST_CSR_COUNTFLAGEv"></span><span id="XMC4700::ppb::set_SYST_CSR_COUNTFLAGV"></span><span class="target" id="structXMC4700_1_1ppb_1a1d06be7dee00d4694320d760d5213481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_COUNTFLAG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_SYST_CSR_COUNTFLAGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSR’s COUNTFLAG bit.</p>
<p>Counter Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_SYST_CSR_COUNTFLAGEv">
<span id="_CPPv3NV7XMC47003ppb24clear_SYST_CSR_COUNTFLAGEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_SYST_CSR_COUNTFLAGEv"></span><span id="XMC4700::ppb::clear_SYST_CSR_COUNTFLAGV"></span><span class="target" id="structXMC4700_1_1ppb_1aee27fd11e6ea1b121732bbc7b073d0ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_COUNTFLAG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_SYST_CSR_COUNTFLAGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSR’s COUNTFLAG bit.</p>
<p>Counter Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_SYST_CSR_COUNTFLAGEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_SYST_CSR_COUNTFLAGEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_SYST_CSR_COUNTFLAGEv"></span><span id="XMC4700::ppb::toggle_SYST_CSR_COUNTFLAGV"></span><span class="target" id="structXMC4700_1_1ppb_1ab0fbf3cf62cacd531ba7fdd2b07bac14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_COUNTFLAG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_SYST_CSR_COUNTFLAGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSR’s COUNTFLAG bit.</p>
<p>Counter Flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV7XMC47003ppb22get_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV7XMC47003ppb22get_SYST_CSR_CLKSOURCEEv"></span><span id="XMC4700::ppb::get_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structXMC4700_1_1ppb_1a86f28c2272ff3a3ac654b17914ebf908"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_SYST_CSR_CLKSOURCEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSR’s CLKSOURCE bit.</p>
<p>Indicates the clock source: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV7XMC47003ppb22set_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV7XMC47003ppb22set_SYST_CSR_CLKSOURCEEv"></span><span id="XMC4700::ppb::set_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structXMC4700_1_1ppb_1ac1bcbafb2f2dc0253d92b670871121f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_SYST_CSR_CLKSOURCEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSR’s CLKSOURCE bit.</p>
<p>Indicates the clock source: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV7XMC47003ppb24clear_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_SYST_CSR_CLKSOURCEEv"></span><span id="XMC4700::ppb::clear_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structXMC4700_1_1ppb_1af613dadc52acacf985f40131e1ad3431"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_SYST_CSR_CLKSOURCEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSR’s CLKSOURCE bit.</p>
<p>Indicates the clock source: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_SYST_CSR_CLKSOURCEEv"></span><span id="XMC4700::ppb::toggle_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structXMC4700_1_1ppb_1af5be9e94e0847f4853298861d73c8cd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_SYST_CSR_CLKSOURCEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSR’s CLKSOURCE bit.</p>
<p>Indicates the clock source: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV7XMC47003ppb20get_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SYST_CSR_TICKINTEv"></span><span id="XMC4700::ppb::get_SYST_CSR_TICKINTV"></span><span class="target" id="structXMC4700_1_1ppb_1ad13dbf4438d59219c1d3bff9ed251801"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SYST_CSR_TICKINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSR’s TICKINT bit.</p>
<p>Tick Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV7XMC47003ppb20set_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV7XMC47003ppb20set_SYST_CSR_TICKINTEv"></span><span id="XMC4700::ppb::set_SYST_CSR_TICKINTV"></span><span class="target" id="structXMC4700_1_1ppb_1ae094e6c4aa83a65893aeb7a60c8a476a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SYST_CSR_TICKINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSR’s TICKINT bit.</p>
<p>Tick Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV7XMC47003ppb22clear_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_SYST_CSR_TICKINTEv"></span><span id="XMC4700::ppb::clear_SYST_CSR_TICKINTV"></span><span class="target" id="structXMC4700_1_1ppb_1aea9861445e5d575b0a0bbb0d09a3c750"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_SYST_CSR_TICKINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSR’s TICKINT bit.</p>
<p>Tick Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_SYST_CSR_TICKINTEv"></span><span id="XMC4700::ppb::toggle_SYST_CSR_TICKINTV"></span><span class="target" id="structXMC4700_1_1ppb_1a391921422864161963baf19dba7e17fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_SYST_CSR_TICKINTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSR’s TICKINT bit.</p>
<p>Tick Interrupt Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19get_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SYST_CSR_ENABLEEv"></span><span id="XMC4700::ppb::get_SYST_CSR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1aef411a17a0e8bd153946475a94a3ca9e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SYST_CSR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSR’s ENABLE bit.</p>
<p>Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19set_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19set_SYST_CSR_ENABLEEv"></span><span id="XMC4700::ppb::set_SYST_CSR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a4da0762e263ad73b477e582779f4cf87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SYST_CSR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSR’s ENABLE bit.</p>
<p>Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb21clear_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_SYST_CSR_ENABLEEv"></span><span id="XMC4700::ppb::clear_SYST_CSR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a8c2621245b376df069dd53cbae5d2d76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_SYST_CSR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSR’s ENABLE bit.</p>
<p>Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_SYST_CSR_ENABLEEv"></span><span id="XMC4700::ppb::toggle_SYST_CSR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a571662061d091a65991a516971afc15e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_SYST_CSR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSR’s ENABLE bit.</p>
<p>Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12get_SYST_CSRERbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb12get_SYST_CSRERbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb12get_SYST_CSRERbRbRbRb"></span><span id="XMC4700::ppb::get_SYST_CSR__bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a57e6c95d7a7d62b845f763b194ecfb61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">COUNTFLAG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLKSOURCE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TICKINT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12get_SYST_CSRERbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SYST_CSR’s bit fields.</p>
<p>(read-write) SysTick Control and Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12set_SYST_CSREbbbb">
<span id="_CPPv3NV7XMC47003ppb12set_SYST_CSREbbbb"></span><span id="_CPPv2NV7XMC47003ppb12set_SYST_CSREbbbb"></span><span id="XMC4700::ppb::set_SYST_CSR__b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a582185d7afeddf0a8ec7cac43eb3ab19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">COUNTFLAG</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CLKSOURCE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TICKINT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12set_SYST_CSREbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SYST_CSR’s bit fields.</p>
<p>(read-write) SysTick Control and Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SYST_RVR_RELOADEv">
<span id="_CPPv3NV7XMC47003ppb19get_SYST_RVR_RELOADEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SYST_RVR_RELOADEv"></span><span id="XMC4700::ppb::get_SYST_RVR_RELOADV"></span><span class="target" id="structXMC4700_1_1ppb_1a04129e3acf66de3409aa4ad84b97caa2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_RVR_RELOAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SYST_RVR_RELOADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_RVR’s RELOAD field.</p>
<p>Reload Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SYST_RVR_RELOADE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb19set_SYST_RVR_RELOADE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb19set_SYST_RVR_RELOADE8uint32_t"></span><span id="XMC4700::ppb::set_SYST_RVR_RELOAD__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad3220c6716deb1b55ef3a9a912dd58cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_RVR_RELOAD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SYST_RVR_RELOADE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_RVR’s RELOAD field.</p>
<p>Reload Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SYST_CVR_CURRENTEv">
<span id="_CPPv3NV7XMC47003ppb20get_SYST_CVR_CURRENTEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SYST_CVR_CURRENTEv"></span><span id="XMC4700::ppb::get_SYST_CVR_CURRENTV"></span><span class="target" id="structXMC4700_1_1ppb_1a81354638d5cbd9e4d58980eee47ebbd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CVR_CURRENT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SYST_CVR_CURRENTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CVR’s CURRENT field.</p>
<p>Current Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SYST_CVR_CURRENTE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb20set_SYST_CVR_CURRENTE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb20set_SYST_CVR_CURRENTE8uint32_t"></span><span id="XMC4700::ppb::set_SYST_CVR_CURRENT__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a37e1e99fa444ed3ab5b43cf1b870c947"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CVR_CURRENT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SYST_CVR_CURRENTE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CVR’s CURRENT field.</p>
<p>Current Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SYST_CALIB_NOREFEv">
<span id="_CPPv3NV7XMC47003ppb20get_SYST_CALIB_NOREFEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SYST_CALIB_NOREFEv"></span><span id="XMC4700::ppb::get_SYST_CALIB_NOREFV"></span><span class="target" id="structXMC4700_1_1ppb_1a126d392950eca6a17e59f0958e3f9b43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_NOREF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SYST_CALIB_NOREFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIB’s NOREF bit.</p>
<p>No Reference Clock </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SYST_CALIB_NOREFEv">
<span id="_CPPv3NV7XMC47003ppb20set_SYST_CALIB_NOREFEv"></span><span id="_CPPv2NV7XMC47003ppb20set_SYST_CALIB_NOREFEv"></span><span id="XMC4700::ppb::set_SYST_CALIB_NOREFV"></span><span class="target" id="structXMC4700_1_1ppb_1a5b4443096306e8b8de82cead359a2360"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CALIB_NOREF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SYST_CALIB_NOREFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CALIB’s NOREF bit.</p>
<p>No Reference Clock </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_SYST_CALIB_NOREFEv">
<span id="_CPPv3NV7XMC47003ppb22clear_SYST_CALIB_NOREFEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_SYST_CALIB_NOREFEv"></span><span id="XMC4700::ppb::clear_SYST_CALIB_NOREFV"></span><span class="target" id="structXMC4700_1_1ppb_1a6fb7964f559bea778d166288604f0085"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CALIB_NOREF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_SYST_CALIB_NOREFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CALIB’s NOREF bit.</p>
<p>No Reference Clock </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_SYST_CALIB_NOREFEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_SYST_CALIB_NOREFEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_SYST_CALIB_NOREFEv"></span><span id="XMC4700::ppb::toggle_SYST_CALIB_NOREFV"></span><span class="target" id="structXMC4700_1_1ppb_1ac1447882ae4a2586f46c29f4170a89df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CALIB_NOREF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_SYST_CALIB_NOREFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CALIB’s NOREF bit.</p>
<p>No Reference Clock </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SYST_CALIB_SKEWEv">
<span id="_CPPv3NV7XMC47003ppb19get_SYST_CALIB_SKEWEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SYST_CALIB_SKEWEv"></span><span id="XMC4700::ppb::get_SYST_CALIB_SKEWV"></span><span class="target" id="structXMC4700_1_1ppb_1a9280a56cbca2533b1cb60889d5e7c257"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_SKEW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SYST_CALIB_SKEWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIB’s SKEW bit.</p>
<p>Ten Milliseconds Skewed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SYST_CALIB_SKEWEv">
<span id="_CPPv3NV7XMC47003ppb19set_SYST_CALIB_SKEWEv"></span><span id="_CPPv2NV7XMC47003ppb19set_SYST_CALIB_SKEWEv"></span><span id="XMC4700::ppb::set_SYST_CALIB_SKEWV"></span><span class="target" id="structXMC4700_1_1ppb_1a0d6795d9e7a80e206d651f0392d64e8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CALIB_SKEW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SYST_CALIB_SKEWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CALIB’s SKEW bit.</p>
<p>Ten Milliseconds Skewed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_SYST_CALIB_SKEWEv">
<span id="_CPPv3NV7XMC47003ppb21clear_SYST_CALIB_SKEWEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_SYST_CALIB_SKEWEv"></span><span id="XMC4700::ppb::clear_SYST_CALIB_SKEWV"></span><span class="target" id="structXMC4700_1_1ppb_1a4cf9608f7f9708dbbbaad5453bd01418"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CALIB_SKEW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_SYST_CALIB_SKEWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CALIB’s SKEW bit.</p>
<p>Ten Milliseconds Skewed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_SYST_CALIB_SKEWEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_SYST_CALIB_SKEWEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_SYST_CALIB_SKEWEv"></span><span id="XMC4700::ppb::toggle_SYST_CALIB_SKEWV"></span><span class="target" id="structXMC4700_1_1ppb_1af21521ffc68bad1b2b7b1dc1da83465f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CALIB_SKEW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_SYST_CALIB_SKEWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CALIB’s SKEW bit.</p>
<p>Ten Milliseconds Skewed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SYST_CALIB_TENMSEv">
<span id="_CPPv3NV7XMC47003ppb20get_SYST_CALIB_TENMSEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SYST_CALIB_TENMSEv"></span><span id="XMC4700::ppb::get_SYST_CALIB_TENMSV"></span><span class="target" id="structXMC4700_1_1ppb_1ac2f853ed314a3dd8f267d8efcb06bc45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_TENMS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SYST_CALIB_TENMSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIB’s TENMS field.</p>
<p>Ten Milliseconds Reload Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SYST_CALIB_TENMSE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb20set_SYST_CALIB_TENMSE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb20set_SYST_CALIB_TENMSE8uint32_t"></span><span id="XMC4700::ppb::set_SYST_CALIB_TENMS__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7d0309e9f3f4e85346901410789a1c65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CALIB_TENMS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SYST_CALIB_TENMSE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SYST_CALIB’s TENMS field.</p>
<p>Ten Milliseconds Reload Value </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_SYST_CALIBERbRbR8uint32_t">
<span id="_CPPv3NV7XMC47003ppb14get_SYST_CALIBERbRbR8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb14get_SYST_CALIBERbRbR8uint32_t"></span><span id="XMC4700::ppb::get_SYST_CALIB__bR.bR.uint32_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1afbb88418a34b86c82e4e898503c35457"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NOREF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SKEW</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TENMS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_SYST_CALIBERbRbR8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SYST_CALIB’s bit fields.</p>
<p>(read-write) SysTick Calibration Value Register r </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_SYST_CALIBEbb8uint32_t">
<span id="_CPPv3NV7XMC47003ppb14set_SYST_CALIBEbb8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb14set_SYST_CALIBEbb8uint32_t"></span><span id="XMC4700::ppb::set_SYST_CALIB__b.b.uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a84da1e2640a45b514cf365971c501171"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CALIB</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NOREF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SKEW</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TENMS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_SYST_CALIBEbb8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SYST_CALIB’s bit fields.</p>
<p>(read-write) SysTick Calibration Value Register r </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ISER0_SETENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ISER0_SETENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ISER0_SETENAEv"></span><span id="XMC4700::ppb::get_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a8b170e36e2bf2280435027f17fd2e5dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISER0_SETENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ISER0_SETENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISER0’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ISER0_SETENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ISER0_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ISER0_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ISER0_SETENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a1fae844b7219248373a48708a6741fb5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISER0_SETENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ISER0_SETENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISER0’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ISER1_SETENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ISER1_SETENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ISER1_SETENAEv"></span><span id="XMC4700::ppb::get_NVIC_ISER1_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a12bf55c8b4672a3db63086de5b1e1aab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISER1_SETENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ISER1_SETENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISER1’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ISER1_SETENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ISER1_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ISER1_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ISER1_SETENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a17af9fcdd0a94c8ffb9ae747650fc43a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISER1_SETENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ISER1_SETENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISER1’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ISER2_SETENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ISER2_SETENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ISER2_SETENAEv"></span><span id="XMC4700::ppb::get_NVIC_ISER2_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a2dec14675a76a311fb09e137764e3e9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISER2_SETENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ISER2_SETENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISER2’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ISER2_SETENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ISER2_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ISER2_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ISER2_SETENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a5394807354701c1bf9d0a8dd9af26fe2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISER2_SETENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ISER2_SETENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISER2’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ISER3_SETENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ISER3_SETENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ISER3_SETENAEv"></span><span id="XMC4700::ppb::get_NVIC_ISER3_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a9ec7b8ba97f23dce1e2f6d0005b5c138"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISER3_SETENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ISER3_SETENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISER3’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ISER3_SETENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ISER3_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ISER3_SETENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ISER3_SETENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1aa45362142d64ae5552aa4a025daf3dae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISER3_SETENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ISER3_SETENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISER3’s SETENA field.</p>
<p>Interrupt set-enable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ICER0_CLRENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ICER0_CLRENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ICER0_CLRENAEv"></span><span id="XMC4700::ppb::get_NVIC_ICER0_CLRENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a96a637225e6da4872c0efafbb32a2f56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICER0_CLRENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ICER0_CLRENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICER0’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ICER0_CLRENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ICER0_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ICER0_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ICER0_CLRENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1aa05e3a0cfb9d0e7b6ed174785353de0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICER0_CLRENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ICER0_CLRENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICER0’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ICER1_CLRENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ICER1_CLRENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ICER1_CLRENAEv"></span><span id="XMC4700::ppb::get_NVIC_ICER1_CLRENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a5a6e650139d9563dd64605cb5c713738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICER1_CLRENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ICER1_CLRENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICER1’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ICER1_CLRENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ICER1_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ICER1_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ICER1_CLRENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a2cd2e4ff09dfe3fc9c606b859c08c0dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICER1_CLRENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ICER1_CLRENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICER1’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ICER2_CLRENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ICER2_CLRENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ICER2_CLRENAEv"></span><span id="XMC4700::ppb::get_NVIC_ICER2_CLRENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a566a2fb975dacdb1db1295ae17e4d7f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICER2_CLRENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ICER2_CLRENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICER2’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ICER2_CLRENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ICER2_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ICER2_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ICER2_CLRENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a17d7cd20549f991e1e265d6e342ed3e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICER2_CLRENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ICER2_CLRENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICER2’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_ICER3_CLRENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_ICER3_CLRENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_ICER3_CLRENAEv"></span><span id="XMC4700::ppb::get_NVIC_ICER3_CLRENAV"></span><span class="target" id="structXMC4700_1_1ppb_1ad9ade9fd89da73d96d7c13704f6a6300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICER3_CLRENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_ICER3_CLRENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICER3’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_ICER3_CLRENAE21PPB_NVIC_ISER0_SETENA">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_ICER3_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_ICER3_CLRENAE21PPB_NVIC_ISER0_SETENA"></span><span id="XMC4700::ppb::set_NVIC_ICER3_CLRENA__PPB_NVIC_ISER0_SETENAV"></span><span class="target" id="structXMC4700_1_1ppb_1aff24cfdbfec2022156e556a742e1c633"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICER3_CLRENA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISER0__SETENA_8h_1acb051d5e6d653700b0af290765ddfcd1.html#_CPPv4N7XMC470021PPB_NVIC_ISER0_SETENAE" title="XMC4700::PPB_NVIC_ISER0_SETENA"><span class="n"><span class="pre">PPB_NVIC_ISER0_SETENA</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_ICER3_CLRENAE21PPB_NVIC_ISER0_SETENA" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICER3’s CLRENA field.</p>
<p>Interrupt clear-enable bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ISPR0_SETPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ISPR0_SETPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ISPR0_SETPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae1476b56b7e50ce249bca03bdefb51be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISPR0_SETPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ISPR0_SETPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISPR0’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ISPR0_SETPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ISPR0_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ISPR0_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ISPR0_SETPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a02b81fe8d6956dffdcc65e626b1d458e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISPR0_SETPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ISPR0_SETPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISPR0’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ISPR1_SETPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ISPR1_SETPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ISPR1_SETPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ISPR1_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1aa7f99db61025ebe0d0bdcc829d56ae4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISPR1_SETPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ISPR1_SETPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISPR1’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ISPR1_SETPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ISPR1_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ISPR1_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ISPR1_SETPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a77bc687373b39b83833fea0a2e2e5b9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISPR1_SETPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ISPR1_SETPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISPR1’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ISPR2_SETPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ISPR2_SETPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ISPR2_SETPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ISPR2_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4839e996b411ff45efdeae94f7fc11e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISPR2_SETPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ISPR2_SETPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISPR2’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ISPR2_SETPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ISPR2_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ISPR2_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ISPR2_SETPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a58108c43ff1d99a2fb95d985fd501676"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISPR2_SETPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ISPR2_SETPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISPR2’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ISPR3_SETPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ISPR3_SETPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ISPR3_SETPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ISPR3_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a23bf7ba960b76965107f52ec1c8587e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ISPR3_SETPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ISPR3_SETPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ISPR3’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ISPR3_SETPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ISPR3_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ISPR3_SETPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ISPR3_SETPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae481f5c846255aa14d2a54c31692c67e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ISPR3_SETPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ISPR3_SETPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ISPR3’s SETPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ICPR0_CLRPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ICPR0_CLRPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ICPR0_CLRPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ICPR0_CLRPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ad2e9f936ce45ddb4f53bed1e3f361d2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICPR0_CLRPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ICPR0_CLRPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICPR0’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ICPR0_CLRPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ICPR0_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ICPR0_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ICPR0_CLRPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a811ce7bbbe0063ba73437332c0726097"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICPR0_CLRPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ICPR0_CLRPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICPR0’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ICPR1_CLRPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ICPR1_CLRPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ICPR1_CLRPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ICPR1_CLRPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f4a6c277b0c149e7bce45cc7dccf73c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICPR1_CLRPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ICPR1_CLRPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICPR1’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ICPR1_CLRPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ICPR1_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ICPR1_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ICPR1_CLRPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5dbe790d09e15512dd70932dde90ed13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICPR1_CLRPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ICPR1_CLRPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICPR1’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ICPR2_CLRPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ICPR2_CLRPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ICPR2_CLRPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ICPR2_CLRPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a4e5f01d3fc8b764ac6400fc48f9061e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICPR2_CLRPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ICPR2_CLRPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICPR2’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ICPR2_CLRPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ICPR2_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ICPR2_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ICPR2_CLRPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a3e5c71dcff07faac66749316c4be7e13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICPR2_CLRPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ICPR2_CLRPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICPR2’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_NVIC_ICPR3_CLRPENDEv">
<span id="_CPPv3NV7XMC47003ppb22get_NVIC_ICPR3_CLRPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_NVIC_ICPR3_CLRPENDEv"></span><span id="XMC4700::ppb::get_NVIC_ICPR3_CLRPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a33027465d09a54785cc3d09dfe8933c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_ICPR3_CLRPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_NVIC_ICPR3_CLRPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_ICPR3’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_NVIC_ICPR3_CLRPENDE22PPB_NVIC_ISPR0_SETPEND">
<span id="_CPPv3NV7XMC47003ppb22set_NVIC_ICPR3_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="_CPPv2NV7XMC47003ppb22set_NVIC_ICPR3_CLRPENDE22PPB_NVIC_ISPR0_SETPEND"></span><span id="XMC4700::ppb::set_NVIC_ICPR3_CLRPEND__PPB_NVIC_ISPR0_SETPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1abdd24ab064829e30230881dd19962b27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_ICPR3_CLRPEND</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__ISPR0__SETPEND_8h_1a80d8967bfdb1e77c9ccc44c614756c60.html#_CPPv4N7XMC470022PPB_NVIC_ISPR0_SETPENDE" title="XMC4700::PPB_NVIC_ISPR0_SETPEND"><span class="n"><span class="pre">PPB_NVIC_ISPR0_SETPEND</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_NVIC_ICPR3_CLRPENDE22PPB_NVIC_ISPR0_SETPEND" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_ICPR3’s CLRPEND field.</p>
<p>Interrupt set-pending bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_IABR0_ACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_IABR0_ACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_IABR0_ACTIVEEv"></span><span id="XMC4700::ppb::get_NVIC_IABR0_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a4ee65b4340f8d5364c045205e9b87e5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IABR0_ACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_IABR0_ACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IABR0’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_IABR0_ACTIVEE21PPB_NVIC_IABR0_ACTIVE">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_IABR0_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_IABR0_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="XMC4700::ppb::set_NVIC_IABR0_ACTIVE__PPB_NVIC_IABR0_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a5f337fb9e2fec39f746b7275443fd48d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IABR0_ACTIVE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_IABR0_ACTIVEE21PPB_NVIC_IABR0_ACTIVE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IABR0’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_IABR1_ACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_IABR1_ACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_IABR1_ACTIVEEv"></span><span id="XMC4700::ppb::get_NVIC_IABR1_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a06177e2600e031ad5d7d792d75a4c54b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IABR1_ACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_IABR1_ACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IABR1’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_IABR1_ACTIVEE21PPB_NVIC_IABR0_ACTIVE">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_IABR1_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_IABR1_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="XMC4700::ppb::set_NVIC_IABR1_ACTIVE__PPB_NVIC_IABR0_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a8db586933fb97b8e2f43967e36f619fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IABR1_ACTIVE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_IABR1_ACTIVEE21PPB_NVIC_IABR0_ACTIVE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IABR1’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_IABR2_ACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_IABR2_ACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_IABR2_ACTIVEEv"></span><span id="XMC4700::ppb::get_NVIC_IABR2_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a233fba920e7940afe814900df16bcac8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IABR2_ACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_IABR2_ACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IABR2’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_IABR2_ACTIVEE21PPB_NVIC_IABR0_ACTIVE">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_IABR2_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_IABR2_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="XMC4700::ppb::set_NVIC_IABR2_ACTIVE__PPB_NVIC_IABR0_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1aa27d35453490166583433fd483246cfc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IABR2_ACTIVE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_IABR2_ACTIVEE21PPB_NVIC_IABR0_ACTIVE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IABR2’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_NVIC_IABR3_ACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb21get_NVIC_IABR3_ACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb21get_NVIC_IABR3_ACTIVEEv"></span><span id="XMC4700::ppb::get_NVIC_IABR3_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a6901b49819015c8093704374b764a68f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IABR3_ACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_NVIC_IABR3_ACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IABR3’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_NVIC_IABR3_ACTIVEE21PPB_NVIC_IABR0_ACTIVE">
<span id="_CPPv3NV7XMC47003ppb21set_NVIC_IABR3_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="_CPPv2NV7XMC47003ppb21set_NVIC_IABR3_ACTIVEE21PPB_NVIC_IABR0_ACTIVE"></span><span id="XMC4700::ppb::set_NVIC_IABR3_ACTIVE__PPB_NVIC_IABR0_ACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1ad922bbc3d60b29a64c045f07c6cdcaf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IABR3_ACTIVE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__NVIC__IABR0__ACTIVE_8h_1a2d9f4d0665fe66088727395938aaad02.html#_CPPv4N7XMC470021PPB_NVIC_IABR0_ACTIVEE" title="XMC4700::PPB_NVIC_IABR0_ACTIVE"><span class="n"><span class="pre">PPB_NVIC_IABR0_ACTIVE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_NVIC_IABR3_ACTIVEE21PPB_NVIC_IABR0_ACTIVE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IABR3’s ACTIVE field.</p>
<p>Interrupt active flags: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR0_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR0_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR0_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a1c8b54d32b004d64c2e41c77314079d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR0_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR0_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR0_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa788f584cbcc06c343f3e90bd0182765"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR0_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR0_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR0_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a41bfd6221eb1995f9fb1889f2f6613ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR0_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR0_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR0_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa9599f3ea4c1ca627336977c2154ead2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR0_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR0_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR0_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a36006f9217d04512ef95fc01334fdbcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR0_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR0_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR0_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa21839647f08e651e9c428d034e26558"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR0_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR0_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR0_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a911f343df5883e734926144b45801515"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR0_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR0_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR0_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR0_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1acc9e02827689b2de4c5c1d41bb1f2f06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR0_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR0__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a7172aee03815f7590a39af72d54b4465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR0’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR0__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad1ae0f4d1f759be250289bca4bd70c36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR0’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR1_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR1_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR1_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a5153f37e327401edd0e50e325a1e986a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR1_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR1_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR1_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a816944ad238fa47fbf656360e1f227b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR1_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR1_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR1_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a8e352423fed34e43282427deaa1004d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR1_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR1_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR1_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4ef07510450ae59376a09dfc242a21ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR1_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR1_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR1_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ac4a8d20874e6972e699605f67ab3c407"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR1_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR1_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR1_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1adef13ba97b3f628261bb6033ac323dee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR1_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR1_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR1_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1af5bca269cb533d993d4726b8d42a065b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR1_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR1_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR1_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR1_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a989259af110e8b9ac6b5ce36bcf9f5f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR1_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR1__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a2d0f5ba27f9f873264675424ae3eab1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR1’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR1__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1af8794581dc295a1a6014225484e0e90b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR1’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR2_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR2_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR2_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a62d88406de153187aff0848eacd5cdcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR2_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR2_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR2_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5f4b8d617108008d01242eb88976c336"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR2_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR2_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR2_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1ad01e4186a28330190724b156089d279b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR2_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR2_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR2_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad841ffdf6e8711ea46c566d88c0af960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR2_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR2_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR2_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a5b8fa057b9f366319e8fc3e4e7c52cd6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR2_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR2_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR2_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4756456b2a40f7afc653b07183cf9fae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR2_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR2_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR2_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a0278728268dd35ed9d8d866c60d3e339"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR2_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR2_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR2_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR2_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a3afa8101a47bbd23cf2f89954dfa04b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR2_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR2__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a97d2a7ef0ea5c3e4cc3508a6abe6cad6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR2’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR2__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8748d6fe327279f11b7adcda1a51c334"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR2’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR3_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR3_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR3_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a5de505248d00d51f5ebbfc0263daa79e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR3_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR3_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR3_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ace865dd8015ceebccf810c95abfecd94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR3_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR3_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR3_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1af8c2ed27d286a649c31ec5f04d176e55"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR3_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR3_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR3_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a330a8949a9bdddf27849e3326e5daf46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR3_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR3_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR3_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ad82f1f69049e7a1a068cc37055436bf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR3_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR3_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR3_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4251f01da2e490b5d067745463e9bc50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR3_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR3_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR3_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1afae9ff02b87fcb669772ef8c76a7c4d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR3_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR3_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR3_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR3_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac2a30a0215aa516f667ebc50d77992a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR3_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR3__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a71af40cba1bd3a3cec01b4efb1a6eb71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR3’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR3__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ab83093ec869b0b356648c1dd3aa5f60a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR3’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR4_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR4_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR4_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1ad6b913de9e85e74f8d73689233acb69b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR4_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR4_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR4_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4bec5f7f0565fc6ef4886cdcdd02907"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR4_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR4_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR4_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1aee01beb01d4c1efc9ae2304033e6b15f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR4_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR4_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR4_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a25a0c84da7403e7adefec02544cc3b37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR4_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR4_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR4_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1af30d433e7b5c61a6e4c8bd250a4438b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR4_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR4_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR4_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1af51b8d6571a9aaa229a55e8baaa94fef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR4_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR4_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR4_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1ab488403c2a61d615d78d0c807c032843"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR4_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR4_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR4_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR4_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a2581081b1e36b26cd6e26364dbf5a9cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR4_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR4__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a70f457657e9c978a09b58e07dda9eeb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR4’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR4__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a06d9f3b147d01a8957bfb8636ce2ba10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR4’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR5_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR5_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR5_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a03de47c7b17e6b31b1b39316fdb27d4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR5_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR5_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR5_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abb8403182faccea86dc0a08560f8e18d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR5_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR5_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR5_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1aca438297c3e63b8f52cd29b10ea32c93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR5_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR5_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR5_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a92e60dabe2c4b09661864cf9980b1963"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR5_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR5_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR5_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1adf713da4374024b5c28215aee18c63d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR5_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR5_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR5_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a10bc0df114b7c930f81bc16b4021e923"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR5_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR5_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR5_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a3a5ec7289ca32a1480bc07afd33d6cea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR5_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR5_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR5_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR5_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad47da9f0892d161b57c852cc47536d85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR5_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR5__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a4f394d9533591045aad02c6534138408"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR5’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR5__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0fbc152e1e22f6cfa83a8b0300e9200f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR5’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR6_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR6_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR6_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a99586473cfd9ac4189eb3711013945b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR6_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR6_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR6_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae837adb63cb94c18d9bce57117ce4b60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR6_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR6_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR6_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a93c54f61ad9756ddcb41939416a65ed0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR6_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR6_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR6_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d4f6a3ec5a08bb62e34281348e0c5e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR6_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR6_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR6_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1aaa191f1a0aa6d45c85907c9857f7008b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR6_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR6_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR6_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac06141797fe1787004a548010fad39a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR6_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR6_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR6_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a82b0526a330c495be4e268979d29cd50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR6_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR6_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR6_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR6_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4c0faa7221af423e92e17de41645f539"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR6_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR6__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a87b824e70248df152eef19aeae4d0d7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR6’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR6__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a23e7c350b019a1925baae61d38701da9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR6’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR7_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR7_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR7_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1aff6ae9aabaf815f3fb40aa6d7be2ffcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR7_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR7_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR7_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a695098e87e8f6e53ef352ed4eebe07eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR7_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR7_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR7_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a08a4342013d7fc86781bf31e892916c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR7_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR7_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR7_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a88b17cf2a6d30de2248ff0d0332b6aee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR7_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR7_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR7_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ac4ef6978f3fcf18b0d0dadcf5018cdda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR7_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR7_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR7_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abbf27039d0e46ee65bcb3ce82ac03536"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR7_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR7_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR7_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a47e6fa5b10161cd07c0e6a208a99144e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR7_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR7_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR7_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR7_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9dd244ddd909932d10c353b51aea4221"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR7_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR7__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a6038251b67df162cb718c53e2fc75668"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR7’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR7__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac48999b1588e58f7bfb55182d623cff2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR7’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR8_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR8_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR8_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a7f3cfb88d7e42bcd9d3614adc01fbfcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR8_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR8’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR8_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR8_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR8_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a60b9dbebfdfba0d712066758cf55d99e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR8_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR8’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR8_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR8_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR8_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a773117918cfd241366ecb8db1d736dc8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR8_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR8’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR8_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR8_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR8_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a733e45e8b8eb3599b627872a38363a0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR8_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR8’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR8_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR8_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR8_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a4e754081c1f14747450b0bf9f0c5bcaa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR8_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR8’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR8_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR8_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR8_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa24c8c1141fa110fa2ce96a10810ec3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR8_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR8’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR8_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR8_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR8_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a36843143d7ecb7cc2f665e933d316195"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR8_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR8_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR8’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR8_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR8_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR8_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4bbc9ab22f2876f3a96e8c90ff74b85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR8_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR8_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR8’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR8ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR8ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR8ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR8__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a630ea11cd935fbf96ec9e88dbf32a73f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR8</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR8ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR8’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR8E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR8E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR8E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR8__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a00c1990e8341b4019006b17cdf769ad1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR8</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR8E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR8’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR9_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR9_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR9_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a343e7235b87c2e9114afc3699ba1c2b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR9_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR9’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR9_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR9_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR9_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a491beff4fd04e4072e323cdf6bf153a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR9_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR9’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR9_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR9_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR9_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a8ccaf5ce318e77e6737692827750ce74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR9_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR9’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR9_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR9_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR9_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aca085e33dcddb7c07cb94601a76854c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR9_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR9’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR9_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR9_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR9_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a92b74ca679373b4e964e04540eb7c67d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR9_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR9’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR9_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR9_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR9_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5e84ebae08f9cb19bcca0b352bdde21c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR9_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR9’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb19get_NVIC_IPR9_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb19get_NVIC_IPR9_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR9_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a0fa7e9df24069ab9a1ec8811a5a02d62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR9_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_NVIC_IPR9_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR9’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_NVIC_IPR9_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_NVIC_IPR9_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR9_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a141f39c04caf7fc44ef4e84a12fe1716"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR9_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_NVIC_IPR9_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR9’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_NVIC_IPR9ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13get_NVIC_IPR9ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13get_NVIC_IPR9ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR9__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a1efbdef122aebe00953ddf4bc5c7e8a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR9</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_NVIC_IPR9ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR9’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_NVIC_IPR9E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb13set_NVIC_IPR9E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb13set_NVIC_IPR9E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR9__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0be177739eff707cd7b924326ea4b647"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR9</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_NVIC_IPR9E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR9’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR10_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR10_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR10_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1aa114cab9837caa99231cb058bb114f4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR10_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR10’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR10_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR10_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR10_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0adff2476996aa705c1bf9f0684e334f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR10_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR10’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR10_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR10_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR10_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a4eadf1203c2960282a215a67ec669193"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR10_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR10’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR10_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR10_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR10_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a37e650bdbb5c5ab40671aeea14ebc173"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR10_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR10’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR10_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR10_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR10_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a358ca9541edf575f015fdca4ea820055"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR10_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR10’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR10_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR10_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR10_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ab6b47f8b19e64f39f57a20e321c42f49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR10_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR10’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR10_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR10_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR10_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a4f74c17ac3993a1403ca23f9be72959e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR10_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR10_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR10’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR10_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR10_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR10_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a131222055773369c897dc53170b0afbd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR10_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR10_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR10’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR10ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR10ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR10ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR10__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a03c3ce5b2ac371f5d818fc99dc7929b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR10</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR10ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR10’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR10E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR10E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR10E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR10__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa60153f1eeabce40b8b450ddcb4988f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR10</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR10E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR10’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR11_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR11_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR11_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1ae2b30fa1006927343515cfc8f64c20f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR11_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR11’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR11_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR11_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR11_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a880f2ec79abdbd72aca3080458dc4c23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR11_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR11’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR11_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR11_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR11_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a580f90d9d26e3182d054ec7939ad68e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR11_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR11’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR11_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR11_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR11_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae1e93c1520f4bbde9f60bf1446531efc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR11_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR11’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR11_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR11_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR11_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1af37d4c4d25a30e35cbabb64e432ec55e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR11_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR11’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR11_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR11_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR11_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4bc888c501f73d59e2615fee298ad841"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR11_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR11’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR11_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR11_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR11_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a707c27c8b7c2fd940a87c72667c3b1af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR11_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR11_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR11’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR11_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR11_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR11_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a1c291b0b768e3a6f8142197c80ca1e4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR11_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR11_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR11’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR11ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR11ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR11ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR11__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a84a7fc480fc2702bcee7308536097293"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR11</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR11ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR11’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR11E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR11E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR11E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR11__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7c4222ed3f666ad371c99363d0a99a9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR11</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR11E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR11’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR12_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR12_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR12_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1ab5e38f1cee697fe7891f56ef12575caf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR12_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR12’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR12_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR12_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR12_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a378f7b93322f6de35b53bd83bea1c4b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR12_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR12’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR12_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR12_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR12_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1add54f7b2902d0d2a38169cf711472567"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR12_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR12’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR12_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR12_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR12_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a2a3d325d06a42893809b6173408acb50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR12_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR12’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR12_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR12_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR12_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a39581126d449f58dd9a25170159e8266"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR12_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR12’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR12_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR12_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR12_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae225dcdfbb2a99dff74ca01c4fe4fb46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR12_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR12’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR12_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR12_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR12_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1af95db8f00f7e5247b61e0bbc9e77e41f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR12_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR12_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR12’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR12_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR12_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR12_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9e2523f982eb961ba6a61a1055881295"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR12_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR12_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR12’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR12ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR12ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR12ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR12__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8b89bf4a95c616c918d50912ecea251a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR12</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR12ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR12’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR12E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR12E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR12E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR12__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0997c613dff4d2dc0f6dfde50c8493f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR12</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR12E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR12’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR13_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR13_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR13_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a68b08c9a231483f5bb21ecc0a180926c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR13_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR13’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR13_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR13_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR13_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9417478a70bb34851ecfe96e142e0af4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR13_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR13’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR13_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR13_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR13_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a460ecb56ef6977103937c8cd4f3cfa2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR13_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR13’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR13_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR13_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR13_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9ea372a4b2b560f78dc347dd07aa7025"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR13_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR13’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR13_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR13_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR13_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a99a871efcb4a85f9a1ae6774cf257946"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR13_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR13’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR13_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR13_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR13_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a72be0fd1cd7ef45383bbdc619f469417"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR13_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR13’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR13_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR13_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR13_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a009a6f08158c8ee8d02f96b8235495a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR13_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR13_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR13’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR13_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR13_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR13_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a68eb69431e92fda76ea5fcc291de771f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR13_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR13_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR13’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR13ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR13ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR13ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR13__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab1e65024f127fa31e6fa1e170d664d58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR13</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR13ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR13’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR13E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR13E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR13E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR13__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d559371b6463abae566b36da93c5c9e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR13</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR13E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR13’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR14_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR14_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR14_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a23afdfb0cb7abf466a898bfe7cc275df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR14_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR14’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR14_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR14_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR14_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a937f80ec5a307db3a62fd9f2bb3ad59e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR14_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR14’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR14_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR14_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR14_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a646fef2f97dfa6fdce5e4a24eac70ec6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR14_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR14’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR14_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR14_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR14_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad58d4a28387f07c2882f743ec2dae2b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR14_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR14’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR14_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR14_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR14_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ab7fbe606d318594797a42c5e7e781fd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR14_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR14’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR14_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR14_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR14_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0d6004413e7c6f3e45a0abed76293da9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR14_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR14’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR14_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR14_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR14_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a2b5632fdb326f0645b3767e656b577d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR14_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR14_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR14’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR14_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR14_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR14_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1acfe71395d68f912916806dcd25a31eaf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR14_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR14_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR14’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR14ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR14ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR14ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR14__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a878e6bd95b6c43b0c5720708522b00f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR14</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR14ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR14’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR14E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR14E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR14E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR14__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac5df5ecde0c67047e38ea2432cbcaa52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR14</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR14E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR14’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR15_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR15_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR15_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a04db5f1382fb9ea0873b24babef2e8cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR15_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR15’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR15_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR15_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR15_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6fea7bac1b1a3dbae6d676b160dc0e44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR15_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR15’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR15_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR15_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR15_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a031e36fb9337aebf222235a0d4fc3592"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR15_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR15’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR15_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR15_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR15_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a04f8c90523f5c82c6d03a4a44da7d501"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR15_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR15’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR15_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR15_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR15_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1abcc7ecdd4250e2da166050cd6dc2c5c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR15_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR15’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR15_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR15_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR15_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1adbf2c0de1f4e5a3cbc83ec6ab05639ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR15_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR15’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR15_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR15_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR15_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a7b5e2d9518ea6a49c910d8837a785437"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR15_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR15_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR15’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR15_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR15_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR15_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1afcaa2854c73774dcf7feb9e98db4c3a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR15_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR15_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR15’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR15ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR15ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR15ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR15__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1afcf774d5d7cd9dedb9af16ea3cb98f6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR15</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR15ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR15’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR15E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR15E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR15E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR15__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8b69a4e2b77d3282aea2ed5ed54d938d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR15</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR15E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR15’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR16_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR16_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR16_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a7ea930df3b385999057711fda78ef241"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR16_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR16’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR16_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR16_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR16_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a49cb86d619c22409731eb62da22bdc39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR16_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR16’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR16_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR16_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR16_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a78ab502ca2a6d5d9e58e066004b8201c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR16_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR16’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR16_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR16_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR16_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abc533901fdcb5db3fba3c8250c393500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR16_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR16’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR16_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR16_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR16_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a89733c3a492c2ae46384ea0aa7c0816a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR16_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR16’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR16_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR16_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR16_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5d41624c58ec6d497b8ac42c4e8ba0f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR16_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR16’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR16_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR16_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR16_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1adbf89d0a7a1b81eedbef54c7c6d8fcf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR16_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR16_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR16’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR16_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR16_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR16_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7b464e02543b28099e63468c1c945ab3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR16_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR16_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR16’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR16ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR16ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR16ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR16__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a328cb69e390a15b5bdea3b229a71dd29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR16</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR16ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR16’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR16E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR16E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR16E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR16__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7da269f706820942d88f17fb17c749de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR16</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR16E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR16’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR17_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR17_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR17_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a8ed0828fe9b22362810a37a66dc5bc7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR17_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR17’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR17_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR17_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR17_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5a83918989613278837cb179189d7f62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR17_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR17’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR17_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR17_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR17_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a6815e5e161d2d5d4143f1095cf6597a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR17_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR17’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR17_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR17_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR17_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a797be9a3217697796f04adec481a678f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR17_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR17’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR17_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR17_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR17_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1aab61bb45db90c5ff427295758c71c750"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR17_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR17’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR17_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR17_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR17_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a842ac0f9802a21049301a4b703bced81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR17_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR17’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR17_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR17_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR17_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a7a6c406c43552c4361e5dccc9f69d428"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR17_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR17_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR17’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR17_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR17_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR17_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8e0c4ef328cf719b936fca2fca6c6207"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR17_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR17_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR17’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR17ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR17ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR17ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR17__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1ae9f79b6c5c1056582c6fdfa267a9777e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR17</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR17ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR17’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR17E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR17E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR17E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR17__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae3c9f743751f5d7c42beaf5fabbaf197"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR17</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR17E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR17’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR18_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR18_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR18_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1ac8cd00d4170f32195354ef949a54278b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR18_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR18’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR18_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR18_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR18_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a68a44febb8ee0e8c24e52902d539c6f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR18_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR18’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR18_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR18_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR18_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1aba79fb4daeebc33b57b82769b13b77ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR18_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR18’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR18_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR18_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR18_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a00e5bf3419a5939a0779e3774e147ae9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR18_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR18’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR18_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR18_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR18_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ad3a6840589266b546ce6ca5dc71337f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR18_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR18’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR18_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR18_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR18_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f63107144e52effe78c421f7fbb5f76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR18_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR18’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR18_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR18_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR18_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1af8137b1eadff128b58c0f3350a28c3a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR18_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR18_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR18’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR18_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR18_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR18_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a68b26ef543d46a297902eeb12077269b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR18_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR18_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR18’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR18ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR18ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR18ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR18__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a5d183bb85037f88b5feea759709bb791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR18</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR18ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR18’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR18E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR18E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR18E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR18__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a49fcf4d6f232d3dee977e9ea3fdf65bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR18</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR18E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR18’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR19_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR19_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR19_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1ab745395809c10000daf36969c9589e1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR19_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR19’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR19_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR19_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR19_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac2dcf0bd2e42da263d560b0c718c5168"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR19_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR19’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR19_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR19_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR19_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a9ed6c79bb0ca7541bc5b90da0d7a7e64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR19_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR19’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR19_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR19_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR19_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4e7d9d04a6eed24245be82861ed6524"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR19_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR19’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR19_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR19_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR19_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a68d4ec0ae9d1d9b0a1a83dc0c497e9df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR19_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR19’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR19_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR19_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR19_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a507c433f76c8ba9e9a059b1bc6bdf0f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR19_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR19’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR19_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR19_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR19_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a9b197e12d54d3b5c5fc35d6e42e681ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR19_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR19_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR19’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR19_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR19_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR19_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6aae14cc1054584cf1d62837f63d605c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR19_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR19_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR19’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR19ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR19ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR19ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR19__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1ae749006aefb74554c0852e5b59c06a76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR19</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR19ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR19’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR19E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR19E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR19E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR19__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1affbb49e929fed5fde344296034bbe3a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR19</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR19E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR19’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR20_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR20_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR20_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a5cfd78292dd1274c69802a1fa33bf3e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR20_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR20’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR20_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR20_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR20_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a07f5a14c9fc6e270a891295a81f9590a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR20_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR20’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR20_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR20_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR20_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a6aa639d7e93a575aba2a516494f12f74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR20_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR20’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR20_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR20_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR20_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a87bbe6f384e83f9550d0410a303b356b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR20_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR20’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR20_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR20_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR20_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a278c8555e5e7622351b8f0d44f903384"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR20_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR20’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR20_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR20_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR20_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa264405426b425c3624dfc90f0fb1427"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR20_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR20’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR20_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR20_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR20_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a64470d74ee5cb2d262fb6dae8fb0a81b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR20_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR20_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR20’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR20_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR20_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR20_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a2a9c46303f11d4dcab8efaab521846fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR20_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR20_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR20’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR20ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR20ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR20ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR20__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a00098b427000549ec5818723b08e1b5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR20</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR20ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR20’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR20E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR20E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR20E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR20__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abffe115deb238306764ef7c6e1aae2c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR20</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR20E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR20’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR21_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR21_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR21_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1aaf7ebe0d7414a52931f948b9b33b37c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR21_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR21’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR21_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR21_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR21_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f6784d80ae3636dee6297566dd18ea3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR21_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR21’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR21_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR21_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR21_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a42383853c3e01e684e54b43c6944433a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR21_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR21’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR21_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR21_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR21_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0d167579ab01c160cccad64a9b740fe3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR21_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR21’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR21_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR21_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR21_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1af8638016ee9e4f8299b475b2fc3a9207"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR21_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR21’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR21_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR21_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR21_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1af316ec0e6db5aaa4b6ba17796474b257"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR21_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR21’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR21_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR21_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR21_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a0c0c3e9593d95eea42e330d7971e282b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR21_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR21_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR21’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR21_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR21_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR21_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac99b031b4c4b913b4bb41c50d76d261c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR21_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR21_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR21’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR21ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR21ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR21ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR21__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a9cade83b6a657de5a93899e69ecb11fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR21</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR21ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR21’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR21E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR21E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR21E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR21__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7d4c9f305d2a7709b1e162cac471200b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR21</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR21E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR21’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR22_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR22_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR22_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1afd0f36f5e3c1cbe573823f433e5f37b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR22_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR22’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR22_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR22_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR22_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a249a1c1b744b600bf07796d738febca3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR22_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR22’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR22_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR22_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR22_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1ac02c90f993f7877efa07d6da1040ebac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR22_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR22’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR22_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR22_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR22_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a4114ac1b309edef8add5921705023b6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR22_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR22’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR22_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR22_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR22_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a44f90fd4d32cfc45edd93df18f558d1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR22_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR22’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR22_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR22_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR22_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abebeb895bfb3199c1172c40f16bed52e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR22_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR22’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR22_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR22_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR22_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a1c4b26ba7c4923caf550b9ecdf49bdd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR22_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR22_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR22’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR22_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR22_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR22_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9e4832fc348326c6e73cda2fc3c3213e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR22_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR22_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR22’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR22ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR22ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR22ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR22__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a5e90432db3af750d6553afe5d64de2b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR22</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR22ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR22’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR22E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR22E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR22E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR22__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aaa0374888816205878b1cb38797def28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR22</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR22E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR22’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR23_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR23_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR23_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a211c37d2e4ab2ed1d08ab652796ed05b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR23_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR23’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR23_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR23_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR23_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac5919d65e1049f4038e4e6a94c9ff22f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR23_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR23’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR23_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR23_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR23_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a8f5bb0978d1350e81582f605ada82cdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR23_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR23’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR23_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR23_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR23_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7a15ed0c652180cba2721ed5e02133f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR23_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR23’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR23_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR23_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR23_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1ac15d9a3b79280c83c907591d7141fb09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR23_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR23’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR23_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR23_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR23_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad472eb33ca8eab2f2e403891fddc546b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR23_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR23’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR23_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR23_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR23_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a64b4ca0e955ad27e2a1fada0b19eb20e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR23_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR23_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR23’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR23_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR23_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR23_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae844a06e5951ced7741ff627c5dab041"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR23_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR23_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR23’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR23ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR23ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR23ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR23__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5a08c987a657f71419a6a9dcb8fc69f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR23</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR23ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR23’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR23E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR23E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR23E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR23__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a361f249854fbf0a144ae072763fec55e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR23</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR23E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR23’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR24_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR24_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR24_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1adb5461ee9337a7c5ec52498c7159ab27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR24_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR24’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR24_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR24_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR24_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1afaf2de4f11097aa2f5935d92e7030a63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR24_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR24’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR24_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR24_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR24_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1a2baa98bdb03ae8e8bdb89296ec84cd43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR24_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR24’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR24_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR24_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR24_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a357c25302446b431e87ec455a591d1ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR24_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR24’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR24_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR24_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR24_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a588447104b47c286c98bb48edbb3e9d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR24_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR24’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR24_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR24_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR24_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1abbe85833025a1522a4706a4321bc062e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR24_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR24’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR24_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR24_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR24_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a6e77fbfd8d7cac9701c5727c8b6b897d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR24_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR24_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR24’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR24_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR24_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR24_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a014a9b092575f28375b5b07b1331eb1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR24_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR24_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR24’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR24ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR24ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR24ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR24__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1af774d042e15d8adf70f6a45aea851150"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR24</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR24ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR24’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR24E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR24E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR24E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR24__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a88bf1ac39ca2c61e4c7214a9533e124d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR24</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR24E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR24’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR25_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR25_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR25_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a7e53ed074e48f4608bf56969d07c6844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR25_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR25’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR25_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR25_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR25_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a954c267cf298ffff1a9fb63c17efc3e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR25_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR25’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR25_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR25_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR25_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1ade4f47528c561dd6334609aa8c78711a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR25_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR25’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR25_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR25_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR25_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac1e40c6c5ca629b348dff8a027782060"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR25_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR25’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR25_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR25_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR25_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a7c03afbc0d0165f21655eec69ff50b8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR25_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR25’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR25_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR25_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR25_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a2f3396f6714a93ac330c10fd7a02ca58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR25_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR25’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR25_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR25_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR25_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a90a6818ed786c6e78b8bedc9f53b7f47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR25_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR25_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR25’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR25_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR25_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR25_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5d64966ff0612399763feee2ff97810"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR25_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR25_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR25’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR25ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR25ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR25ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR25__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a24dd7e5b70cd82395e60b317a503e3b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR25</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR25ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR25’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR25E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR25E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR25E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR25__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1af036176be604feb4099694d77c1ba820"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR25</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR25E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR25’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR26_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR26_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR26_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a410ff1a23e6a05bd2a1b6030ec8e5db8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR26_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR26’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR26_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR26_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR26_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a943cc5298d43dbfa157e45c8fb202020"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR26_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR26’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR26_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR26_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR26_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1af2f806fa090e3027870ab0be95a109ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR26_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR26’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR26_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR26_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR26_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a486bbf326e5f9a89bbb962e3ef50a134"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR26_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR26’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR26_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR26_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR26_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1af44f8e39108c40a9aa1be799121531df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR26_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR26’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR26_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR26_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR26_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ab02110ee1b47e3ba12f71d63422b1f4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR26_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR26’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR26_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR26_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR26_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a51c457ac71f279c95ca67c4205f44061"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR26_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR26_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR26’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR26_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR26_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR26_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a3ef25f18d97057939bc92e456c68de43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR26_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR26_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR26’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR26ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR26ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR26ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR26__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a1570aeaefa32f1f702c82716d7512d9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR26</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR26ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR26’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR26E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR26E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR26E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR26__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aae8fbf277e217c4685c47ea4d167fe2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR26</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR26E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR26’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_3Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR27_PRI_3Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR27_PRI_3Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR27_PRI_3V"></span><span class="target" id="structXMC4700_1_1ppb_1a1e882d694dbe7754d641338a8cf4d407"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR27_PRI_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_3Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR27’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_3E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR27_PRI_3E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR27_PRI_3E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR27_PRI_3__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a09c36c79e082e153e0ff56ce8b7627d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR27_PRI_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_3E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR27’s PRI_3 field.</p>
<p>Priority value 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_2Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR27_PRI_2Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR27_PRI_2Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR27_PRI_2V"></span><span class="target" id="structXMC4700_1_1ppb_1ad7fa3e75213cab928c353ebbe8eee864"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR27_PRI_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_2Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR27’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_2E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR27_PRI_2E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR27_PRI_2E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR27_PRI_2__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6ddb974c53efbbe1e7d9dcd2c7d8d37b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR27_PRI_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_2E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR27’s PRI_2 field.</p>
<p>Priority value 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_1Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR27_PRI_1Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR27_PRI_1Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR27_PRI_1V"></span><span class="target" id="structXMC4700_1_1ppb_1a3f651b52b8cf5b730ee86889ec1df549"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR27_PRI_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR27’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_1E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR27_PRI_1E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR27_PRI_1E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR27_PRI_1__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a51e2fb1e8b3572c1cb96388639481698"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR27_PRI_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_1E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR27’s PRI_1 field.</p>
<p>Priority value 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_0Ev">
<span id="_CPPv3NV7XMC47003ppb20get_NVIC_IPR27_PRI_0Ev"></span><span id="_CPPv2NV7XMC47003ppb20get_NVIC_IPR27_PRI_0Ev"></span><span id="XMC4700::ppb::get_NVIC_IPR27_PRI_0V"></span><span class="target" id="structXMC4700_1_1ppb_1a48f1893e7cd835a157ba33f94a49323c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR27_PRI_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_NVIC_IPR27_PRI_0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR27’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_0E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_NVIC_IPR27_PRI_0E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_NVIC_IPR27_PRI_0E7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR27_PRI_0__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a64ade600e6866e0e2bbeb56f4b37e4cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR27_PRI_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_NVIC_IPR27_PRI_0E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR27’s PRI_0 field.</p>
<p>Priority value 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_NVIC_IPR27ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14get_NVIC_IPR27ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14get_NVIC_IPR27ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_NVIC_IPR27__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1af981a9456087478985414d340cc4c623"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR27</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_NVIC_IPR27ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR27’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_NVIC_IPR27E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb14set_NVIC_IPR27E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb14set_NVIC_IPR27E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_NVIC_IPR27__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a45f98c22fa43f7a1193a039373d828c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR27</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_3</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_NVIC_IPR27E7uint8_t7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR27’s bit fields.</p>
<p>(read-write) Interrupt Priority Register 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_CPUID_ImplementerEv">
<span id="_CPPv3NV7XMC47003ppb21get_CPUID_ImplementerEv"></span><span id="_CPPv2NV7XMC47003ppb21get_CPUID_ImplementerEv"></span><span id="XMC4700::ppb::get_CPUID_ImplementerV"></span><span class="target" id="structXMC4700_1_1ppb_1a623c59069955ca8c5e76fd328368472f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPUID__Implementer_8h_1a19f32929c1324bf7910c4c8dd6c30e5e.html#_CPPv4N7XMC470021PPB_CPUID_ImplementerE" title="XMC4700::PPB_CPUID_Implementer"><span class="n"><span class="pre">PPB_CPUID_Implementer</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_Implementer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_CPUID_ImplementerEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPUID’s Implementer field.</p>
<p>Implementer code </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CPUID_VariantEv">
<span id="_CPPv3NV7XMC47003ppb17get_CPUID_VariantEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CPUID_VariantEv"></span><span id="XMC4700::ppb::get_CPUID_VariantV"></span><span class="target" id="structXMC4700_1_1ppb_1acd8c92123df1b43c7928bfec39fba73f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPUID__Variant_8h_1aa5e619872247015b335c0c8c2622ffa0.html#_CPPv4N7XMC470017PPB_CPUID_VariantE" title="XMC4700::PPB_CPUID_Variant"><span class="n"><span class="pre">PPB_CPUID_Variant</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_Variant</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CPUID_VariantEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPUID’s Variant field.</p>
<p>Variant number </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CPUID_ConstantEv">
<span id="_CPPv3NV7XMC47003ppb18get_CPUID_ConstantEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CPUID_ConstantEv"></span><span id="XMC4700::ppb::get_CPUID_ConstantV"></span><span class="target" id="structXMC4700_1_1ppb_1a2f2b956aa60ed1d7aac67fc328c8d6c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_Constant</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CPUID_ConstantEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPUID’s Constant field.</p>
<p>Reads as 0xF </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_CPUID_PartNoEv">
<span id="_CPPv3NV7XMC47003ppb16get_CPUID_PartNoEv"></span><span id="_CPPv2NV7XMC47003ppb16get_CPUID_PartNoEv"></span><span id="XMC4700::ppb::get_CPUID_PartNoV"></span><span class="target" id="structXMC4700_1_1ppb_1a372185a321c4a43146186a8562b5c76e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPUID__PartNo_8h_1a96229aefcddabc965ada1fb75a825320.html#_CPPv4N7XMC470016PPB_CPUID_PartNoE" title="XMC4700::PPB_CPUID_PartNo"><span class="n"><span class="pre">PPB_CPUID_PartNo</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_PartNo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_CPUID_PartNoEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPUID’s PartNo field.</p>
<p>Part number of the processor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CPUID_RevisionEv">
<span id="_CPPv3NV7XMC47003ppb18get_CPUID_RevisionEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CPUID_RevisionEv"></span><span id="XMC4700::ppb::get_CPUID_RevisionV"></span><span class="target" id="structXMC4700_1_1ppb_1adca9decbbc840ec75e1604be34a4c111"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPUID__Revision_8h_1a5611d3bb79ad568ca40df19e0921018e.html#_CPPv4N7XMC470018PPB_CPUID_RevisionE" title="XMC4700::PPB_CPUID_Revision"><span class="n"><span class="pre">PPB_CPUID_Revision</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_Revision</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CPUID_RevisionEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPUID’s Revision field.</p>
<p>Revision number </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_CPUIDER21PPB_CPUID_ImplementerR17PPB_CPUID_VariantR7uint8_tR16PPB_CPUID_PartNoR18PPB_CPUID_Revision">
<span id="_CPPv3NV7XMC47003ppb9get_CPUIDER21PPB_CPUID_ImplementerR17PPB_CPUID_VariantR7uint8_tR16PPB_CPUID_PartNoR18PPB_CPUID_Revision"></span><span id="_CPPv2NV7XMC47003ppb9get_CPUIDER21PPB_CPUID_ImplementerR17PPB_CPUID_VariantR7uint8_tR16PPB_CPUID_PartNoR18PPB_CPUID_Revision"></span><span id="XMC4700::ppb::get_CPUID__PPB_CPUID_ImplementerR.PPB_CPUID_VariantR.uint8_tR.PPB_CPUID_PartNoR.PPB_CPUID_RevisionRV"></span><span class="target" id="structXMC4700_1_1ppb_1ad33f5c5d9017efafeb43df7f51273af5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__CPUID__Implementer_8h_1a19f32929c1324bf7910c4c8dd6c30e5e.html#_CPPv4N7XMC470021PPB_CPUID_ImplementerE" title="XMC4700::PPB_CPUID_Implementer"><span class="n"><span class="pre">PPB_CPUID_Implementer</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Implementer</span></span>, <a class="reference internal" href="enum_PPB__CPUID__Variant_8h_1aa5e619872247015b335c0c8c2622ffa0.html#_CPPv4N7XMC470017PPB_CPUID_VariantE" title="XMC4700::PPB_CPUID_Variant"><span class="n"><span class="pre">PPB_CPUID_Variant</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Variant</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Constant</span></span>, <a class="reference internal" href="enum_PPB__CPUID__PartNo_8h_1a96229aefcddabc965ada1fb75a825320.html#_CPPv4N7XMC470016PPB_CPUID_PartNoE" title="XMC4700::PPB_CPUID_PartNo"><span class="n"><span class="pre">PPB_CPUID_PartNo</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PartNo</span></span>, <a class="reference internal" href="enum_PPB__CPUID__Revision_8h_1a5611d3bb79ad568ca40df19e0921018e.html#_CPPv4N7XMC470018PPB_CPUID_RevisionE" title="XMC4700::PPB_CPUID_Revision"><span class="n"><span class="pre">PPB_CPUID_Revision</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Revision</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_CPUIDER21PPB_CPUID_ImplementerR17PPB_CPUID_VariantR7uint8_tR16PPB_CPUID_PartNoR18PPB_CPUID_Revision" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CPUID’s bit fields.</p>
<p>(read-only) CPUID Base Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV7XMC47003ppb19get_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV7XMC47003ppb19get_ICSR_NMIPENDSETEv"></span><span id="XMC4700::ppb::get_ICSR_NMIPENDSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a09f189d0acd6f1d9400ded7dbdbec83f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_ICSR_NMIPENDSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s NMIPENDSET bit.</p>
<p>NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV7XMC47003ppb19set_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV7XMC47003ppb19set_ICSR_NMIPENDSETEv"></span><span id="XMC4700::ppb::set_ICSR_NMIPENDSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a10f2af931c23c7c0bc53b3e2cb9715db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_ICSR_NMIPENDSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ICSR’s NMIPENDSET bit.</p>
<p>NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV7XMC47003ppb21clear_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_ICSR_NMIPENDSETEv"></span><span id="XMC4700::ppb::clear_ICSR_NMIPENDSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a3c46df411766af8a8d14bc620f186d80"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_ICSR_NMIPENDSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ICSR’s NMIPENDSET bit.</p>
<p>NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_ICSR_NMIPENDSETEv"></span><span id="XMC4700::ppb::toggle_ICSR_NMIPENDSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a4bf0d8f1a166a19d30033c36e7668906"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_ICSR_NMIPENDSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ICSR’s NMIPENDSET bit.</p>
<p>NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_ICSR_PENDSVSETEv">
<span id="_CPPv3NV7XMC47003ppb18get_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV7XMC47003ppb18get_ICSR_PENDSVSETEv"></span><span id="XMC4700::ppb::get_ICSR_PENDSVSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a40bdc7d028524d3925ef400d4fba1852"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_ICSR_PENDSVSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s PENDSVSET bit.</p>
<p>PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_ICSR_PENDSVSETEv">
<span id="_CPPv3NV7XMC47003ppb18set_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV7XMC47003ppb18set_ICSR_PENDSVSETEv"></span><span id="XMC4700::ppb::set_ICSR_PENDSVSETV"></span><span class="target" id="structXMC4700_1_1ppb_1aa041ad8c25482ba4da51e05496a1c5b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_ICSR_PENDSVSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ICSR’s PENDSVSET bit.</p>
<p>PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSVSETEv">
<span id="_CPPv3NV7XMC47003ppb20clear_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_ICSR_PENDSVSETEv"></span><span id="XMC4700::ppb::clear_ICSR_PENDSVSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a0c0d8c04c768d9a5f880e9fee83f30ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSVSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ICSR’s PENDSVSET bit.</p>
<p>PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSVSETEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_ICSR_PENDSVSETEv"></span><span id="XMC4700::ppb::toggle_ICSR_PENDSVSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a95c6387a8fd5e3189b8474b391c3d31b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSVSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ICSR’s PENDSVSET bit.</p>
<p>PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV exception is pending., </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_ICSR_PENDSVCLREv">
<span id="_CPPv3NV7XMC47003ppb18set_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV7XMC47003ppb18set_ICSR_PENDSVCLREv"></span><span id="XMC4700::ppb::set_ICSR_PENDSVCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1a5c88bea9bd50a6f11e66761097b4fc43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_ICSR_PENDSVCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ICSR’s PENDSVCLR bit.</p>
<p>PendSV clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSVCLREv">
<span id="_CPPv3NV7XMC47003ppb20clear_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV7XMC47003ppb20clear_ICSR_PENDSVCLREv"></span><span id="XMC4700::ppb::clear_ICSR_PENDSVCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1a92679b3ded300fed044ea28ba5555b0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSVCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ICSR’s PENDSVCLR bit.</p>
<p>PendSV clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSVCLREv">
<span id="_CPPv3NV7XMC47003ppb21toggle_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_ICSR_PENDSVCLREv"></span><span id="XMC4700::ppb::toggle_ICSR_PENDSVCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1aa101fabd89c78bc1185f61898a89ec94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSVCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ICSR’s PENDSVCLR bit.</p>
<p>PendSV clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_ICSR_PENDSTSETEv">
<span id="_CPPv3NV7XMC47003ppb18get_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV7XMC47003ppb18get_ICSR_PENDSTSETEv"></span><span id="XMC4700::ppb::get_ICSR_PENDSTSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a8a71694cef9d27826a321bc4e8331076"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_ICSR_PENDSTSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s PENDSTSET bit.</p>
<p>SysTick exception set-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_ICSR_PENDSTSETEv">
<span id="_CPPv3NV7XMC47003ppb18set_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV7XMC47003ppb18set_ICSR_PENDSTSETEv"></span><span id="XMC4700::ppb::set_ICSR_PENDSTSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a61ce36d76b1a1da6c9635af666d1bf37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_ICSR_PENDSTSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ICSR’s PENDSTSET bit.</p>
<p>SysTick exception set-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSTSETEv">
<span id="_CPPv3NV7XMC47003ppb20clear_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_ICSR_PENDSTSETEv"></span><span id="XMC4700::ppb::clear_ICSR_PENDSTSETV"></span><span class="target" id="structXMC4700_1_1ppb_1a63a9152ce0efa2b049a2cf93203d9837"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSTSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ICSR’s PENDSTSET bit.</p>
<p>SysTick exception set-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSTSETEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_ICSR_PENDSTSETEv"></span><span id="XMC4700::ppb::toggle_ICSR_PENDSTSETV"></span><span class="target" id="structXMC4700_1_1ppb_1afebde3aba9f12fb3a773a3be971f0da2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSTSETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ICSR’s PENDSTSET bit.</p>
<p>SysTick exception set-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_ICSR_PENDSTCLREv">
<span id="_CPPv3NV7XMC47003ppb18set_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV7XMC47003ppb18set_ICSR_PENDSTCLREv"></span><span id="XMC4700::ppb::set_ICSR_PENDSTCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1a22de8cd53ea900391d4187c9f68e2c2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_ICSR_PENDSTCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set ICSR’s PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSTCLREv">
<span id="_CPPv3NV7XMC47003ppb20clear_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV7XMC47003ppb20clear_ICSR_PENDSTCLREv"></span><span id="XMC4700::ppb::clear_ICSR_PENDSTCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1a02dcd2063f966503506c4d274d26018d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_ICSR_PENDSTCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear ICSR’s PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSTCLREv">
<span id="_CPPv3NV7XMC47003ppb21toggle_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_ICSR_PENDSTCLREv"></span><span id="XMC4700::ppb::toggle_ICSR_PENDSTCLRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab72a174c7513187413e6bfca6851fc0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_ICSR_PENDSTCLREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle ICSR’s PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_ICSR_ISRPENDINGEv">
<span id="_CPPv3NV7XMC47003ppb19get_ICSR_ISRPENDINGEv"></span><span id="_CPPv2NV7XMC47003ppb19get_ICSR_ISRPENDINGEv"></span><span id="XMC4700::ppb::get_ICSR_ISRPENDINGV"></span><span class="target" id="structXMC4700_1_1ppb_1a781b383c381772971749e9807760b22d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_ISRPENDING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_ICSR_ISRPENDINGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s ISRPENDING bit.</p>
<p>Interrupt pending flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_ICSR_VECTPENDINGEv">
<span id="_CPPv3NV7XMC47003ppb20get_ICSR_VECTPENDINGEv"></span><span id="_CPPv2NV7XMC47003ppb20get_ICSR_VECTPENDINGEv"></span><span id="XMC4700::ppb::get_ICSR_VECTPENDINGV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d2bb6f93b53d02e3aa65c19fcb2f3c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__ICSR__VECTPENDING_8h_1ac071ebc592a98cae9a614a223f1c6b66.html#_CPPv4N7XMC470020PPB_ICSR_VECTPENDINGE" title="XMC4700::PPB_ICSR_VECTPENDING"><span class="n"><span class="pre">PPB_ICSR_VECTPENDING</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_VECTPENDING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_ICSR_VECTPENDINGEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s VECTPENDING field.</p>
<p>Vector Pending </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_ICSR_RETTOBASEEv">
<span id="_CPPv3NV7XMC47003ppb18get_ICSR_RETTOBASEEv"></span><span id="_CPPv2NV7XMC47003ppb18get_ICSR_RETTOBASEEv"></span><span id="XMC4700::ppb::get_ICSR_RETTOBASEV"></span><span class="target" id="structXMC4700_1_1ppb_1af40e814bccdf96ad5cd270ddbd5c9b3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_RETTOBASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_ICSR_RETTOBASEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s RETTOBASE bit.</p>
<p>Return to Base </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_ICSR_VECTACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb19get_ICSR_VECTACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb19get_ICSR_VECTACTIVEEv"></span><span id="XMC4700::ppb::get_ICSR_VECTACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1ad5d52aeaaf352e3b83e54fb18841e4a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__ICSR__VECTACTIVE_8h_1afffc589de38b79905554f97ba9a0d593.html#_CPPv4N7XMC470019PPB_ICSR_VECTACTIVEE" title="XMC4700::PPB_ICSR_VECTACTIVE"><span class="n"><span class="pre">PPB_ICSR_VECTACTIVE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_VECTACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_ICSR_VECTACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get ICSR’s VECTACTIVE field.</p>
<p>Active exception number </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8get_ICSRERbRbRbRbR20PPB_ICSR_VECTPENDINGRbR19PPB_ICSR_VECTACTIVE">
<span id="_CPPv3NV7XMC47003ppb8get_ICSRERbRbRbRbR20PPB_ICSR_VECTPENDINGRbR19PPB_ICSR_VECTACTIVE"></span><span id="_CPPv2NV7XMC47003ppb8get_ICSRERbRbRbRbR20PPB_ICSR_VECTPENDINGRbR19PPB_ICSR_VECTACTIVE"></span><span id="XMC4700::ppb::get_ICSR__bR.bR.bR.bR.PPB_ICSR_VECTPENDINGR.bR.PPB_ICSR_VECTACTIVERV"></span><span class="target" id="structXMC4700_1_1ppb_1a13367615e4891b0635205c6d98abfe9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NMIPENDSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSVSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSTSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ISRPENDING</span></span>, <a class="reference internal" href="enum_PPB__ICSR__VECTPENDING_8h_1ac071ebc592a98cae9a614a223f1c6b66.html#_CPPv4N7XMC470020PPB_ICSR_VECTPENDINGE" title="XMC4700::PPB_ICSR_VECTPENDING"><span class="n"><span class="pre">PPB_ICSR_VECTPENDING</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTPENDING</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RETTOBASE</span></span>, <a class="reference internal" href="enum_PPB__ICSR__VECTACTIVE_8h_1afffc589de38b79905554f97ba9a0d593.html#_CPPv4N7XMC470019PPB_ICSR_VECTACTIVEE" title="XMC4700::PPB_ICSR_VECTACTIVE"><span class="n"><span class="pre">PPB_ICSR_VECTACTIVE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTACTIVE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8get_ICSRERbRbRbRbR20PPB_ICSR_VECTPENDINGRbR19PPB_ICSR_VECTACTIVE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of ICSR’s bit fields.</p>
<p>(read-write) Interrupt Control and State Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8set_ICSREbbbbb">
<span id="_CPPv3NV7XMC47003ppb8set_ICSREbbbbb"></span><span id="_CPPv2NV7XMC47003ppb8set_ICSREbbbbb"></span><span id="XMC4700::ppb::set_ICSR__b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a08c725db6971e0fdd7307d11ec23717b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NMIPENDSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSVSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSVCLR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSTSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSTCLR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8set_ICSREbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of ICSR’s bit fields.</p>
<p>(read-write) Interrupt Control and State Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_VTOR_TBLOFFEv">
<span id="_CPPv3NV7XMC47003ppb15get_VTOR_TBLOFFEv"></span><span id="_CPPv2NV7XMC47003ppb15get_VTOR_TBLOFFEv"></span><span id="XMC4700::ppb::get_VTOR_TBLOFFV"></span><span class="target" id="structXMC4700_1_1ppb_1ad0bb08f9477ce679101398bd747fd025"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_VTOR_TBLOFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_VTOR_TBLOFFEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get VTOR’s TBLOFF field.</p>
<p>Vector table base offset field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_VTOR_TBLOFFE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb15set_VTOR_TBLOFFE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb15set_VTOR_TBLOFFE8uint32_t"></span><span id="XMC4700::ppb::set_VTOR_TBLOFF__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1afdf3fb37f91e661002d6d98ea715dbb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_VTOR_TBLOFF</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_VTOR_TBLOFFE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set VTOR’s TBLOFF field.</p>
<p>Vector table base offset field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_AIRCR_VECTKEYEv">
<span id="_CPPv3NV7XMC47003ppb17get_AIRCR_VECTKEYEv"></span><span id="_CPPv2NV7XMC47003ppb17get_AIRCR_VECTKEYEv"></span><span id="XMC4700::ppb::get_AIRCR_VECTKEYV"></span><span class="target" id="structXMC4700_1_1ppb_1ab8931803e8ec74c58ec6afa7876ebda3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_VECTKEY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_AIRCR_VECTKEYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get AIRCR’s VECTKEY field.</p>
<p>Register key </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_AIRCR_VECTKEYE8uint16_t">
<span id="_CPPv3NV7XMC47003ppb17set_AIRCR_VECTKEYE8uint16_t"></span><span id="_CPPv2NV7XMC47003ppb17set_AIRCR_VECTKEYE8uint16_t"></span><span id="XMC4700::ppb::set_AIRCR_VECTKEY__uint16_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ab19d2aac8c922153e786c097e3b62c39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_VECTKEY</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_AIRCR_VECTKEYE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AIRCR’s VECTKEY field.</p>
<p>Register key </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_AIRCR_ENDIANNESSEv">
<span id="_CPPv3NV7XMC47003ppb20get_AIRCR_ENDIANNESSEv"></span><span id="_CPPv2NV7XMC47003ppb20get_AIRCR_ENDIANNESSEv"></span><span id="XMC4700::ppb::get_AIRCR_ENDIANNESSV"></span><span class="target" id="structXMC4700_1_1ppb_1a95cf6e900a3bb90a039ee854ccfa10ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_ENDIANNESS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_AIRCR_ENDIANNESSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get AIRCR’s ENDIANNESS bit.</p>
<p>Data endianness bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_AIRCR_PRIGROUPEv">
<span id="_CPPv3NV7XMC47003ppb18get_AIRCR_PRIGROUPEv"></span><span id="_CPPv2NV7XMC47003ppb18get_AIRCR_PRIGROUPEv"></span><span id="XMC4700::ppb::get_AIRCR_PRIGROUPV"></span><span class="target" id="structXMC4700_1_1ppb_1affd9d830bc73cf6fba52caaccbb8f556"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_PRIGROUP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_AIRCR_PRIGROUPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get AIRCR’s PRIGROUP field.</p>
<p>Interrupt priority grouping field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_AIRCR_PRIGROUPE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb18set_AIRCR_PRIGROUPE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb18set_AIRCR_PRIGROUPE7uint8_t"></span><span id="XMC4700::ppb::set_AIRCR_PRIGROUP__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6114c2965b8d2f3418e6ef3e3df097fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_PRIGROUP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_AIRCR_PRIGROUPE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AIRCR’s PRIGROUP field.</p>
<p>Interrupt priority grouping field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV7XMC47003ppb21set_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV7XMC47003ppb21set_AIRCR_SYSRESETREQEv"></span><span id="XMC4700::ppb::set_AIRCR_SYSRESETREQV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f2e13aca73493f7c718950e3162486d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_AIRCR_SYSRESETREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AIRCR’s SYSRESETREQ bit.</p>
<p>System reset request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV7XMC47003ppb23clear_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_AIRCR_SYSRESETREQEv"></span><span id="XMC4700::ppb::clear_AIRCR_SYSRESETREQV"></span><span class="target" id="structXMC4700_1_1ppb_1aad9ca1b872b60ea3ecca1a1b442551d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_AIRCR_SYSRESETREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear AIRCR’s SYSRESETREQ bit.</p>
<p>System reset request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_AIRCR_SYSRESETREQEv"></span><span id="XMC4700::ppb::toggle_AIRCR_SYSRESETREQV"></span><span class="target" id="structXMC4700_1_1ppb_1afdc808dbbf5f2be82271ff7aa9c43b58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_AIRCR_SYSRESETREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle AIRCR’s SYSRESETREQ bit.</p>
<p>System reset request </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23set_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb23set_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb23set_AIRCR_VECTCLRACTIVEEv"></span><span id="XMC4700::ppb::set_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a3dc4f6f06dd0f69ade0dfa58ba44ca2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23set_AIRCR_VECTCLRACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AIRCR’s VECTCLRACTIVE bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25clear_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb25clear_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb25clear_AIRCR_VECTCLRACTIVEEv"></span><span id="XMC4700::ppb::clear_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f4d3f15fe11f9db98fc6c9f181ccece"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25clear_AIRCR_VECTCLRACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear AIRCR’s VECTCLRACTIVE bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb26toggle_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV7XMC47003ppb26toggle_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV7XMC47003ppb26toggle_AIRCR_VECTCLRACTIVEEv"></span><span id="XMC4700::ppb::toggle_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structXMC4700_1_1ppb_1aa770e2da1c147714f3649c0b90325ed3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb26toggle_AIRCR_VECTCLRACTIVEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle AIRCR’s VECTCLRACTIVE bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_AIRCR_VECTRESETEv">
<span id="_CPPv3NV7XMC47003ppb19set_AIRCR_VECTRESETEv"></span><span id="_CPPv2NV7XMC47003ppb19set_AIRCR_VECTRESETEv"></span><span id="XMC4700::ppb::set_AIRCR_VECTRESETV"></span><span class="target" id="structXMC4700_1_1ppb_1a4aa81e6bc48f1ec60eed0d945ff85865"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_VECTRESET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_AIRCR_VECTRESETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AIRCR’s VECTRESET bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_AIRCR_VECTRESETEv">
<span id="_CPPv3NV7XMC47003ppb21clear_AIRCR_VECTRESETEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_AIRCR_VECTRESETEv"></span><span id="XMC4700::ppb::clear_AIRCR_VECTRESETV"></span><span class="target" id="structXMC4700_1_1ppb_1a9c0b70b481f4bfb1f2e79fc4496d0f83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AIRCR_VECTRESET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_AIRCR_VECTRESETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear AIRCR’s VECTRESET bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_AIRCR_VECTRESETEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_AIRCR_VECTRESETEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_AIRCR_VECTRESETEv"></span><span id="XMC4700::ppb::toggle_AIRCR_VECTRESETV"></span><span class="target" id="structXMC4700_1_1ppb_1ae7d8d0e328168825220369a1193a0733"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AIRCR_VECTRESET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_AIRCR_VECTRESETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle AIRCR’s VECTRESET bit.</p>
<p>Reserved for Debug use. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_AIRCRER8uint16_tRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb9get_AIRCRER8uint16_tRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb9get_AIRCRER8uint16_tRbR7uint8_t"></span><span id="XMC4700::ppb::get_AIRCR__uint16_tR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a88ab7753240bf65d447f0a40b29b457b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTKEY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENDIANNESS</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRIGROUP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_AIRCRER8uint16_tRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of AIRCR’s bit fields.</p>
<p>(read-write) Application Interrupt and Reset Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_AIRCRE8uint16_t7uint8_tbbb">
<span id="_CPPv3NV7XMC47003ppb9set_AIRCRE8uint16_t7uint8_tbbb"></span><span id="_CPPv2NV7XMC47003ppb9set_AIRCRE8uint16_t7uint8_tbbb"></span><span id="XMC4700::ppb::set_AIRCR__uint16_t.uint8_t.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f5b5cbff60c6c0f5f828d33080883e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTKEY</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRIGROUP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SYSRESETREQ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTCLRACTIVE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTRESET</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_AIRCRE8uint16_t7uint8_tbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of AIRCR’s bit fields.</p>
<p>(read-write) Application Interrupt and Reset Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_SCR_SEVONPENDEv">
<span id="_CPPv3NV7XMC47003ppb17get_SCR_SEVONPENDEv"></span><span id="_CPPv2NV7XMC47003ppb17get_SCR_SEVONPENDEv"></span><span id="XMC4700::ppb::get_SCR_SEVONPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae65fb0932a2056340eb5df52e4942af1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_SCR_SEVONPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCR’s SEVONPEND bit.</p>
<p>Send Event on Pending bit: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_SCR_SEVONPENDEv">
<span id="_CPPv3NV7XMC47003ppb17set_SCR_SEVONPENDEv"></span><span id="_CPPv2NV7XMC47003ppb17set_SCR_SEVONPENDEv"></span><span id="XMC4700::ppb::set_SCR_SEVONPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a7942120398ed0bb8c268977478e8b6f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_SCR_SEVONPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCR’s SEVONPEND bit.</p>
<p>Send Event on Pending bit: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_SCR_SEVONPENDEv">
<span id="_CPPv3NV7XMC47003ppb19clear_SCR_SEVONPENDEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_SCR_SEVONPENDEv"></span><span id="XMC4700::ppb::clear_SCR_SEVONPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a1e5571fc89789791c2077e20515c094e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_SCR_SEVONPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCR’s SEVONPEND bit.</p>
<p>Send Event on Pending bit: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_SCR_SEVONPENDEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_SCR_SEVONPENDEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_SCR_SEVONPENDEv"></span><span id="XMC4700::ppb::toggle_SCR_SEVONPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5a1ccf9e7e0d199fe478a9c18ee2a8c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_SCR_SEVONPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCR’s SEVONPEND bit.</p>
<p>Send Event on Pending bit: </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV7XMC47003ppb17get_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV7XMC47003ppb17get_SCR_SLEEPDEEPEv"></span><span id="XMC4700::ppb::get_SCR_SLEEPDEEPV"></span><span class="target" id="structXMC4700_1_1ppb_1adb332fba4093119a643f05cb2b4ce288"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_SCR_SLEEPDEEPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCR’s SLEEPDEEP bit.</p>
<p>Sleep or Deep Sleep </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV7XMC47003ppb17set_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV7XMC47003ppb17set_SCR_SLEEPDEEPEv"></span><span id="XMC4700::ppb::set_SCR_SLEEPDEEPV"></span><span class="target" id="structXMC4700_1_1ppb_1aaecabbe3c5d80c39857a8d704d253ea7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_SCR_SLEEPDEEPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCR’s SLEEPDEEP bit.</p>
<p>Sleep or Deep Sleep </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV7XMC47003ppb19clear_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_SCR_SLEEPDEEPEv"></span><span id="XMC4700::ppb::clear_SCR_SLEEPDEEPV"></span><span class="target" id="structXMC4700_1_1ppb_1ab915c3e2fbfbbaf320f9cf58f6311f72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_SCR_SLEEPDEEPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCR’s SLEEPDEEP bit.</p>
<p>Sleep or Deep Sleep </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_SCR_SLEEPDEEPEv"></span><span id="XMC4700::ppb::toggle_SCR_SLEEPDEEPV"></span><span class="target" id="structXMC4700_1_1ppb_1a492345b6fa7dc96588b6f379d7c14cbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_SCR_SLEEPDEEPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCR’s SLEEPDEEP bit.</p>
<p>Sleep or Deep Sleep </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV7XMC47003ppb19get_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SCR_SLEEPONEXITEv"></span><span id="XMC4700::ppb::get_SCR_SLEEPONEXITV"></span><span class="target" id="structXMC4700_1_1ppb_1ac5f32ecea73a0f91c2fc2c7fd5301619"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SCR_SLEEPONEXITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SCR’s SLEEPONEXIT bit.</p>
<p>Sleep on Exit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV7XMC47003ppb19set_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV7XMC47003ppb19set_SCR_SLEEPONEXITEv"></span><span id="XMC4700::ppb::set_SCR_SLEEPONEXITV"></span><span class="target" id="structXMC4700_1_1ppb_1ac9db7fc57e24fadeb770f6f39ea5ea93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SCR_SLEEPONEXITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SCR’s SLEEPONEXIT bit.</p>
<p>Sleep on Exit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV7XMC47003ppb21clear_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_SCR_SLEEPONEXITEv"></span><span id="XMC4700::ppb::clear_SCR_SLEEPONEXITV"></span><span class="target" id="structXMC4700_1_1ppb_1a94f6d00db0cff64ad0203d2192915d3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_SCR_SLEEPONEXITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SCR’s SLEEPONEXIT bit.</p>
<p>Sleep on Exit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_SCR_SLEEPONEXITEv"></span><span id="XMC4700::ppb::toggle_SCR_SLEEPONEXITV"></span><span class="target" id="structXMC4700_1_1ppb_1abf4b1e9e143e34701f434f515a76210d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_SCR_SLEEPONEXITEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SCR’s SLEEPONEXIT bit.</p>
<p>Sleep on Exit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb7get_SCRERbRbRb">
<span id="_CPPv3NV7XMC47003ppb7get_SCRERbRbRb"></span><span id="_CPPv2NV7XMC47003ppb7get_SCRERbRbRb"></span><span id="XMC4700::ppb::get_SCR__bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8770097a7b157bc44bd1a8d9b71957da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SEVONPEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLEEPDEEP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLEEPONEXIT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb7get_SCRERbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SCR’s bit fields.</p>
<p>(read-write) System Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb7set_SCREbbb">
<span id="_CPPv3NV7XMC47003ppb7set_SCREbbb"></span><span id="_CPPv2NV7XMC47003ppb7set_SCREbbb"></span><span id="XMC4700::ppb::set_SCR__b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a7683ff6ab760e0dd132fc071d51788eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SEVONPEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLEEPDEEP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLEEPONEXIT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb7set_SCREbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SCR’s bit fields.</p>
<p>(read-write) System Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_CCR_STKALIGNEv">
<span id="_CPPv3NV7XMC47003ppb16get_CCR_STKALIGNEv"></span><span id="_CPPv2NV7XMC47003ppb16get_CCR_STKALIGNEv"></span><span id="XMC4700::ppb::get_CCR_STKALIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1a47e96e3558532020590fe6bb2eb083d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_STKALIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_CCR_STKALIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s STKALIGN bit.</p>
<p>Stack Alignment </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_CCR_STKALIGNEv">
<span id="_CPPv3NV7XMC47003ppb16set_CCR_STKALIGNEv"></span><span id="_CPPv2NV7XMC47003ppb16set_CCR_STKALIGNEv"></span><span id="XMC4700::ppb::set_CCR_STKALIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1aaf3749738c159b19588d138f805cb0e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_STKALIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_CCR_STKALIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s STKALIGN bit.</p>
<p>Stack Alignment </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_CCR_STKALIGNEv">
<span id="_CPPv3NV7XMC47003ppb18clear_CCR_STKALIGNEv"></span><span id="_CPPv2NV7XMC47003ppb18clear_CCR_STKALIGNEv"></span><span id="XMC4700::ppb::clear_CCR_STKALIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1a39e790cf323783f075680e8ca712cf9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_STKALIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_CCR_STKALIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s STKALIGN bit.</p>
<p>Stack Alignment </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_CCR_STKALIGNEv">
<span id="_CPPv3NV7XMC47003ppb19toggle_CCR_STKALIGNEv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_CCR_STKALIGNEv"></span><span id="XMC4700::ppb::toggle_CCR_STKALIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1aae151e3bcec8266b48bdf069071061af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_STKALIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_CCR_STKALIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s STKALIGN bit.</p>
<p>Stack Alignment </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CCR_BFHFNMIGNEv">
<span id="_CPPv3NV7XMC47003ppb17get_CCR_BFHFNMIGNEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CCR_BFHFNMIGNEv"></span><span id="XMC4700::ppb::get_CCR_BFHFNMIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1aad84a52d4306adda4e6b337cf39578aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_BFHFNMIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CCR_BFHFNMIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s BFHFNMIGN bit.</p>
<p>Bus Fault Hard Fault and NMI Ignore </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CCR_BFHFNMIGNEv">
<span id="_CPPv3NV7XMC47003ppb17set_CCR_BFHFNMIGNEv"></span><span id="_CPPv2NV7XMC47003ppb17set_CCR_BFHFNMIGNEv"></span><span id="XMC4700::ppb::set_CCR_BFHFNMIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1a8b582b4f5e61101cd6a82bc264f5474c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_BFHFNMIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CCR_BFHFNMIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s BFHFNMIGN bit.</p>
<p>Bus Fault Hard Fault and NMI Ignore </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CCR_BFHFNMIGNEv">
<span id="_CPPv3NV7XMC47003ppb19clear_CCR_BFHFNMIGNEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CCR_BFHFNMIGNEv"></span><span id="XMC4700::ppb::clear_CCR_BFHFNMIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1a21e435897730718752f871a6af08ac13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_BFHFNMIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CCR_BFHFNMIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s BFHFNMIGN bit.</p>
<p>Bus Fault Hard Fault and NMI Ignore </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CCR_BFHFNMIGNEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CCR_BFHFNMIGNEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CCR_BFHFNMIGNEv"></span><span id="XMC4700::ppb::toggle_CCR_BFHFNMIGNV"></span><span class="target" id="structXMC4700_1_1ppb_1a0e8444020bc6586f1df76336b3e46e8c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_BFHFNMIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CCR_BFHFNMIGNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s BFHFNMIGN bit.</p>
<p>Bus Fault Hard Fault and NMI Ignore </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CCR_DIV_0_TRPEv">
<span id="_CPPv3NV7XMC47003ppb17get_CCR_DIV_0_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CCR_DIV_0_TRPEv"></span><span id="XMC4700::ppb::get_CCR_DIV_0_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1ad660011d3623a4907177d22720234373"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_DIV_0_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CCR_DIV_0_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s DIV_0_TRP bit.</p>
<p>Divide by Zero Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CCR_DIV_0_TRPEv">
<span id="_CPPv3NV7XMC47003ppb17set_CCR_DIV_0_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb17set_CCR_DIV_0_TRPEv"></span><span id="XMC4700::ppb::set_CCR_DIV_0_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1ab6c4e254130ca47a56275f9c35365a06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_DIV_0_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CCR_DIV_0_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s DIV_0_TRP bit.</p>
<p>Divide by Zero Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CCR_DIV_0_TRPEv">
<span id="_CPPv3NV7XMC47003ppb19clear_CCR_DIV_0_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CCR_DIV_0_TRPEv"></span><span id="XMC4700::ppb::clear_CCR_DIV_0_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1a5928063b1e9aa8000d6eba86ed457abd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_DIV_0_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CCR_DIV_0_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s DIV_0_TRP bit.</p>
<p>Divide by Zero Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CCR_DIV_0_TRPEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CCR_DIV_0_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CCR_DIV_0_TRPEv"></span><span id="XMC4700::ppb::toggle_CCR_DIV_0_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1aa775c9e262a695584b818641d27821d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_DIV_0_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CCR_DIV_0_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s DIV_0_TRP bit.</p>
<p>Divide by Zero Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_CCR_UNALIGN_TRPEv">
<span id="_CPPv3NV7XMC47003ppb19get_CCR_UNALIGN_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb19get_CCR_UNALIGN_TRPEv"></span><span id="XMC4700::ppb::get_CCR_UNALIGN_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1a0fd37dbed50d40fe6ffee4b7ac4e5d6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_UNALIGN_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_CCR_UNALIGN_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s UNALIGN_TRP bit.</p>
<p>Unaligned Access Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_CCR_UNALIGN_TRPEv">
<span id="_CPPv3NV7XMC47003ppb19set_CCR_UNALIGN_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb19set_CCR_UNALIGN_TRPEv"></span><span id="XMC4700::ppb::set_CCR_UNALIGN_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1aabf7468cf2186edba3de95ea894d71ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_UNALIGN_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_CCR_UNALIGN_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s UNALIGN_TRP bit.</p>
<p>Unaligned Access Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_CCR_UNALIGN_TRPEv">
<span id="_CPPv3NV7XMC47003ppb21clear_CCR_UNALIGN_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_CCR_UNALIGN_TRPEv"></span><span id="XMC4700::ppb::clear_CCR_UNALIGN_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1a0e6628c4d0bf862a37eadd9a8c1d9437"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_UNALIGN_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_CCR_UNALIGN_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s UNALIGN_TRP bit.</p>
<p>Unaligned Access Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_CCR_UNALIGN_TRPEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_CCR_UNALIGN_TRPEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_CCR_UNALIGN_TRPEv"></span><span id="XMC4700::ppb::toggle_CCR_UNALIGN_TRPV"></span><span class="target" id="structXMC4700_1_1ppb_1a8e6bfea9ecfe5d1e4a3f968b626e3426"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_UNALIGN_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_CCR_UNALIGN_TRPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s UNALIGN_TRP bit.</p>
<p>Unaligned Access Trap Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_CCR_USERSETMPENDEv">
<span id="_CPPv3NV7XMC47003ppb20get_CCR_USERSETMPENDEv"></span><span id="_CPPv2NV7XMC47003ppb20get_CCR_USERSETMPENDEv"></span><span id="XMC4700::ppb::get_CCR_USERSETMPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1aba578ec00a58a79e9d418e13a8ea8e58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_USERSETMPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_CCR_USERSETMPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s USERSETMPEND bit.</p>
<p>User Set Pending Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_CCR_USERSETMPENDEv">
<span id="_CPPv3NV7XMC47003ppb20set_CCR_USERSETMPENDEv"></span><span id="_CPPv2NV7XMC47003ppb20set_CCR_USERSETMPENDEv"></span><span id="XMC4700::ppb::set_CCR_USERSETMPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a1d982dbafa6a346884a07b3044297bca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_USERSETMPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_CCR_USERSETMPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s USERSETMPEND bit.</p>
<p>User Set Pending Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_CCR_USERSETMPENDEv">
<span id="_CPPv3NV7XMC47003ppb22clear_CCR_USERSETMPENDEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_CCR_USERSETMPENDEv"></span><span id="XMC4700::ppb::clear_CCR_USERSETMPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1ab0b72709ad088a9f9f85bf2c0bbaade0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_USERSETMPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_CCR_USERSETMPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s USERSETMPEND bit.</p>
<p>User Set Pending Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_CCR_USERSETMPENDEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_CCR_USERSETMPENDEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_CCR_USERSETMPENDEv"></span><span id="XMC4700::ppb::toggle_CCR_USERSETMPENDV"></span><span class="target" id="structXMC4700_1_1ppb_1a99b2cc01059ffb47227b5fb9bfa1e10d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_USERSETMPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_CCR_USERSETMPENDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s USERSETMPEND bit.</p>
<p>User Set Pending Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_CCR_NONBASETHRDENAEv">
<span id="_CPPv3NV7XMC47003ppb22get_CCR_NONBASETHRDENAEv"></span><span id="_CPPv2NV7XMC47003ppb22get_CCR_NONBASETHRDENAEv"></span><span id="XMC4700::ppb::get_CCR_NONBASETHRDENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a980865ea86e1b2bfc7b9bc60fae46185"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_NONBASETHRDENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_CCR_NONBASETHRDENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CCR’s NONBASETHRDENA bit.</p>
<p>Non Base Thread Mode Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_CCR_NONBASETHRDENAEv">
<span id="_CPPv3NV7XMC47003ppb22set_CCR_NONBASETHRDENAEv"></span><span id="_CPPv2NV7XMC47003ppb22set_CCR_NONBASETHRDENAEv"></span><span id="XMC4700::ppb::set_CCR_NONBASETHRDENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a421f1aa8a91ebf8ff390ad9caadc0872"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR_NONBASETHRDENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_CCR_NONBASETHRDENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CCR’s NONBASETHRDENA bit.</p>
<p>Non Base Thread Mode Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_CCR_NONBASETHRDENAEv">
<span id="_CPPv3NV7XMC47003ppb24clear_CCR_NONBASETHRDENAEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_CCR_NONBASETHRDENAEv"></span><span id="XMC4700::ppb::clear_CCR_NONBASETHRDENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a0636189368614ae64d5464ccca666dcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CCR_NONBASETHRDENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_CCR_NONBASETHRDENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CCR’s NONBASETHRDENA bit.</p>
<p>Non Base Thread Mode Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_CCR_NONBASETHRDENAEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_CCR_NONBASETHRDENAEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_CCR_NONBASETHRDENAEv"></span><span id="XMC4700::ppb::toggle_CCR_NONBASETHRDENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a724d4cbdf41c29c145c3eb5923bc2d6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CCR_NONBASETHRDENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_CCR_NONBASETHRDENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CCR’s NONBASETHRDENA bit.</p>
<p>Non Base Thread Mode Enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb7get_CCRERbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb7get_CCRERbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb7get_CCRERbRbRbRbRbRb"></span><span id="XMC4700::ppb::get_CCR__bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a15240f06295f96752027d03e493ddc6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STKALIGN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BFHFNMIGN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIV_0_TRP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UNALIGN_TRP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">USERSETMPEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NONBASETHRDENA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb7get_CCRERbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CCR’s bit fields.</p>
<p>(read-write) Configuration and Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb7set_CCREbbbbbb">
<span id="_CPPv3NV7XMC47003ppb7set_CCREbbbbbb"></span><span id="_CPPv2NV7XMC47003ppb7set_CCREbbbbbb"></span><span id="XMC4700::ppb::set_CCR__b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a240550a24191db7f2d2e62b32c2d20db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STKALIGN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BFHFNMIGN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DIV_0_TRP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">UNALIGN_TRP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">USERSETMPEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NONBASETHRDENA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb7set_CCREbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CCR’s bit fields.</p>
<p>(read-write) Configuration and Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_6Ev">
<span id="_CPPv3NV7XMC47003ppb15get_SHPR1_PRI_6Ev"></span><span id="_CPPv2NV7XMC47003ppb15get_SHPR1_PRI_6Ev"></span><span id="XMC4700::ppb::get_SHPR1_PRI_6V"></span><span class="target" id="structXMC4700_1_1ppb_1a341f9f84372ff939a4598f2936726634"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR1_PRI_6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_6Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR1’s PRI_6 field.</p>
<p>Priority of system handler 6, UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_6E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_SHPR1_PRI_6E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_SHPR1_PRI_6E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR1_PRI_6__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8169a26dbe1f85be93c825015d7ff62a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR1_PRI_6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_6E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR1’s PRI_6 field.</p>
<p>Priority of system handler 6, UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_5Ev">
<span id="_CPPv3NV7XMC47003ppb15get_SHPR1_PRI_5Ev"></span><span id="_CPPv2NV7XMC47003ppb15get_SHPR1_PRI_5Ev"></span><span id="XMC4700::ppb::get_SHPR1_PRI_5V"></span><span class="target" id="structXMC4700_1_1ppb_1a17dc0a9a8f5cdad938f0a8381312ed6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR1_PRI_5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_5Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR1’s PRI_5 field.</p>
<p>Priority of system handler 5, BusFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_5E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_SHPR1_PRI_5E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_SHPR1_PRI_5E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR1_PRI_5__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5567e84ad6a668a5a0a200715181f68a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR1_PRI_5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_5E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR1’s PRI_5 field.</p>
<p>Priority of system handler 5, BusFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_4Ev">
<span id="_CPPv3NV7XMC47003ppb15get_SHPR1_PRI_4Ev"></span><span id="_CPPv2NV7XMC47003ppb15get_SHPR1_PRI_4Ev"></span><span id="XMC4700::ppb::get_SHPR1_PRI_4V"></span><span class="target" id="structXMC4700_1_1ppb_1a1a76a34f4e3dcddf0560a52037bd16d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR1_PRI_4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_SHPR1_PRI_4Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR1’s PRI_4 field.</p>
<p>Priority of system handler 4, MemManage </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_4E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_SHPR1_PRI_4E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_SHPR1_PRI_4E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR1_PRI_4__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae7186ed93f04c7778d1c753811d73f1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR1_PRI_4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_SHPR1_PRI_4E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR1’s PRI_4 field.</p>
<p>Priority of system handler 4, MemManage </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_SHPR1ER7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb9get_SHPR1ER7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb9get_SHPR1ER7uint8_tR7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_SHPR1__uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1aef79066cb2d692dc22247a2d93a7cf42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_6</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_5</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_4</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_SHPR1ER7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SHPR1’s bit fields.</p>
<p>(read-write) System Handler Priority Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_SHPR1E7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb9set_SHPR1E7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb9set_SHPR1E7uint8_t7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_SHPR1__uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9cd6c57862d5b9edce900d6134643cc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_6</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_5</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_4</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_SHPR1E7uint8_t7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SHPR1’s bit fields.</p>
<p>(read-write) System Handler Priority Register 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_SHPR2_PRI_11Ev">
<span id="_CPPv3NV7XMC47003ppb16get_SHPR2_PRI_11Ev"></span><span id="_CPPv2NV7XMC47003ppb16get_SHPR2_PRI_11Ev"></span><span id="XMC4700::ppb::get_SHPR2_PRI_11V"></span><span class="target" id="structXMC4700_1_1ppb_1a9faf839217cc1dbd61495bd2d8982fcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR2_PRI_11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_SHPR2_PRI_11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR2’s PRI_11 field.</p>
<p>Priority of system handler 11, SVCall </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_SHPR2_PRI_11E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb16set_SHPR2_PRI_11E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb16set_SHPR2_PRI_11E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR2_PRI_11__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae786186b3cf00faae51809f62a77b845"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR2_PRI_11</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_SHPR2_PRI_11E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR2’s PRI_11 field.</p>
<p>Priority of system handler 11, SVCall </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_SHPR3_PRI_15Ev">
<span id="_CPPv3NV7XMC47003ppb16get_SHPR3_PRI_15Ev"></span><span id="_CPPv2NV7XMC47003ppb16get_SHPR3_PRI_15Ev"></span><span id="XMC4700::ppb::get_SHPR3_PRI_15V"></span><span class="target" id="structXMC4700_1_1ppb_1a54b544f7937cdb5edbacb06483f37be2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3_PRI_15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_SHPR3_PRI_15Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR3’s PRI_15 field.</p>
<p>Priority of system handler 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_SHPR3_PRI_15E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb16set_SHPR3_PRI_15E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb16set_SHPR3_PRI_15E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR3_PRI_15__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a94c2adf81203ad343c0e4b7d1e3872f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3_PRI_15</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_SHPR3_PRI_15E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR3’s PRI_15 field.</p>
<p>Priority of system handler 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_SHPR3_PRI_14Ev">
<span id="_CPPv3NV7XMC47003ppb16get_SHPR3_PRI_14Ev"></span><span id="_CPPv2NV7XMC47003ppb16get_SHPR3_PRI_14Ev"></span><span id="XMC4700::ppb::get_SHPR3_PRI_14V"></span><span class="target" id="structXMC4700_1_1ppb_1a10630c240b69cbb2bab913e96169e2be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3_PRI_14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_SHPR3_PRI_14Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHPR3’s PRI_14 field.</p>
<p>Priority of system handler 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_SHPR3_PRI_14E7uint8_t">
<span id="_CPPv3NV7XMC47003ppb16set_SHPR3_PRI_14E7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb16set_SHPR3_PRI_14E7uint8_t"></span><span id="XMC4700::ppb::set_SHPR3_PRI_14__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ae6977295b2d44958d69c19bd0e51bbd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3_PRI_14</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_SHPR3_PRI_14E7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHPR3’s PRI_14 field.</p>
<p>Priority of system handler 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_SHPR3ER7uint8_tR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb9get_SHPR3ER7uint8_tR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb9get_SHPR3ER7uint8_tR7uint8_t"></span><span id="XMC4700::ppb::get_SHPR3__uint8_tR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a355ddb3cb45bb6912f65031d47424e40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_15</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_14</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_SHPR3ER7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SHPR3’s bit fields.</p>
<p>(read-write) System Handler Priority Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_SHPR3E7uint8_t7uint8_t">
<span id="_CPPv3NV7XMC47003ppb9set_SHPR3E7uint8_t7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb9set_SHPR3E7uint8_t7uint8_t"></span><span id="XMC4700::ppb::set_SHPR3__uint8_t.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f5b79f71058d23b281d7ec729f5be51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_15</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_14</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_SHPR3E7uint8_t7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SHPR3’s bit fields.</p>
<p>(read-write) System Handler Priority Register 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_USGFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_USGFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_USGFAULTENAEv"></span><span id="XMC4700::ppb::get_SHCSR_USGFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a98133bfcf10a2fefdf0f671de46687fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_USGFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_USGFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s USGFAULTENA bit.</p>
<p>UsageFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_USGFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_USGFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_USGFAULTENAEv"></span><span id="XMC4700::ppb::set_SHCSR_USGFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a262e4120d00d4f344ed759c4782cb74c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_USGFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_USGFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s USGFAULTENA bit.</p>
<p>UsageFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_USGFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_USGFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_USGFAULTENAEv"></span><span id="XMC4700::ppb::clear_SHCSR_USGFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1ac879715573a4653515c43244166b8554"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_USGFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_USGFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s USGFAULTENA bit.</p>
<p>UsageFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_USGFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_USGFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_USGFAULTENAEv"></span><span id="XMC4700::ppb::toggle_SHCSR_USGFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a95c011b8ea4720e9a287f044bc5d47a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_USGFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_USGFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s USGFAULTENA bit.</p>
<p>UsageFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_BUSFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_BUSFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_BUSFAULTENAEv"></span><span id="XMC4700::ppb::get_SHCSR_BUSFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a2d3f2709ff928bbd473c284888ec7377"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_BUSFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_BUSFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s BUSFAULTENA bit.</p>
<p>BusFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_BUSFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_BUSFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_BUSFAULTENAEv"></span><span id="XMC4700::ppb::set_SHCSR_BUSFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a136f2bc5d6e98cd1b10c7fa7b496f97c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_BUSFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_BUSFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s BUSFAULTENA bit.</p>
<p>BusFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_BUSFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_BUSFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_BUSFAULTENAEv"></span><span id="XMC4700::ppb::clear_SHCSR_BUSFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a9da4e8f8c9024fdcb72405e7a8b36d11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_BUSFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_BUSFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s BUSFAULTENA bit.</p>
<p>BusFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_BUSFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_BUSFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_BUSFAULTENAEv"></span><span id="XMC4700::ppb::toggle_SHCSR_BUSFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a7364663e41956ea5156ca8139f2850be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_BUSFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_BUSFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s BUSFAULTENA bit.</p>
<p>BusFault enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_MEMFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_MEMFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_MEMFAULTENAEv"></span><span id="XMC4700::ppb::get_SHCSR_MEMFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a45fd0d75a050c68ce96f1a956b73fd87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_MEMFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_MEMFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s MEMFAULTENA bit.</p>
<p>MemManage enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_MEMFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_MEMFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_MEMFAULTENAEv"></span><span id="XMC4700::ppb::set_SHCSR_MEMFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a80304239b1e7953a0a594a3bf97998d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_MEMFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_MEMFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s MEMFAULTENA bit.</p>
<p>MemManage enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_MEMFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_MEMFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_MEMFAULTENAEv"></span><span id="XMC4700::ppb::clear_SHCSR_MEMFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a7fd3ffb50878411f9b21f04a536daf0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_MEMFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_MEMFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s MEMFAULTENA bit.</p>
<p>MemManage enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_MEMFAULTENAEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_MEMFAULTENAEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_MEMFAULTENAEv"></span><span id="XMC4700::ppb::toggle_SHCSR_MEMFAULTENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a3d6ee638063377fd069c5f3df78a79b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_MEMFAULTENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_MEMFAULTENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s MEMFAULTENA bit.</p>
<p>MemManage enable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_SHCSR_SVCALLPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb22get_SHCSR_SVCALLPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb22get_SHCSR_SVCALLPENDEDEv"></span><span id="XMC4700::ppb::get_SHCSR_SVCALLPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a97331bc7c4635a66225bfddae65c4bd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_SVCALLPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_SHCSR_SVCALLPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s SVCALLPENDED bit.</p>
<p>SVCall pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_SHCSR_SVCALLPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb22set_SHCSR_SVCALLPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb22set_SHCSR_SVCALLPENDEDEv"></span><span id="XMC4700::ppb::set_SHCSR_SVCALLPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1ab604174093badfc510cfc9d943a3e93b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_SVCALLPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_SHCSR_SVCALLPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s SVCALLPENDED bit.</p>
<p>SVCall pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_SHCSR_SVCALLPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24clear_SHCSR_SVCALLPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_SHCSR_SVCALLPENDEDEv"></span><span id="XMC4700::ppb::clear_SHCSR_SVCALLPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a560ece71cd2c02ba344d34eb5c36e965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_SVCALLPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_SHCSR_SVCALLPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s SVCALLPENDED bit.</p>
<p>SVCall pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_SHCSR_SVCALLPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_SHCSR_SVCALLPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_SHCSR_SVCALLPENDEDEv"></span><span id="XMC4700::ppb::toggle_SHCSR_SVCALLPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a0073d3b7dc5f1ad8651ee1f1e329cda8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_SVCALLPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_SHCSR_SVCALLPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s SVCALLPENDED bit.</p>
<p>SVCall pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24get_SHCSR_BUSFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24get_SHCSR_BUSFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24get_SHCSR_BUSFAULTPENDEDEv"></span><span id="XMC4700::ppb::get_SHCSR_BUSFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a4f7123cfdd52ffef075df6f7c78e4781"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_BUSFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24get_SHCSR_BUSFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s BUSFAULTPENDED bit.</p>
<p>BusFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24set_SHCSR_BUSFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24set_SHCSR_BUSFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24set_SHCSR_BUSFAULTPENDEDEv"></span><span id="XMC4700::ppb::set_SHCSR_BUSFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a88e8bf24dad61ff35002824797151a4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_BUSFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24set_SHCSR_BUSFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s BUSFAULTPENDED bit.</p>
<p>BusFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb26clear_SHCSR_BUSFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb26clear_SHCSR_BUSFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb26clear_SHCSR_BUSFAULTPENDEDEv"></span><span id="XMC4700::ppb::clear_SHCSR_BUSFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1adb301c92e20f7b8fe341008532e3ac5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_BUSFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb26clear_SHCSR_BUSFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s BUSFAULTPENDED bit.</p>
<p>BusFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb27toggle_SHCSR_BUSFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb27toggle_SHCSR_BUSFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb27toggle_SHCSR_BUSFAULTPENDEDEv"></span><span id="XMC4700::ppb::toggle_SHCSR_BUSFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1ac0c3aa293601ec6168ec5acc18d2a22b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_BUSFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb27toggle_SHCSR_BUSFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s BUSFAULTPENDED bit.</p>
<p>BusFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24get_SHCSR_MEMFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24get_SHCSR_MEMFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24get_SHCSR_MEMFAULTPENDEDEv"></span><span id="XMC4700::ppb::get_SHCSR_MEMFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1aaeeee98c7f19a52f9590415d9920f5cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_MEMFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24get_SHCSR_MEMFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s MEMFAULTPENDED bit.</p>
<p>MemManage exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24set_SHCSR_MEMFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24set_SHCSR_MEMFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24set_SHCSR_MEMFAULTPENDEDEv"></span><span id="XMC4700::ppb::set_SHCSR_MEMFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a05d9b2c6f3fd1904d13bdfd4a93331f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_MEMFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24set_SHCSR_MEMFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s MEMFAULTPENDED bit.</p>
<p>MemManage exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb26clear_SHCSR_MEMFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb26clear_SHCSR_MEMFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb26clear_SHCSR_MEMFAULTPENDEDEv"></span><span id="XMC4700::ppb::clear_SHCSR_MEMFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5ae0a4a0146be12fe1f5d860c2e1dc01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_MEMFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb26clear_SHCSR_MEMFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s MEMFAULTPENDED bit.</p>
<p>MemManage exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb27toggle_SHCSR_MEMFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb27toggle_SHCSR_MEMFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb27toggle_SHCSR_MEMFAULTPENDEDEv"></span><span id="XMC4700::ppb::toggle_SHCSR_MEMFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1aeab061cf2110ada83dd1254874e20394"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_MEMFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb27toggle_SHCSR_MEMFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s MEMFAULTPENDED bit.</p>
<p>MemManage exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24get_SHCSR_USGFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24get_SHCSR_USGFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24get_SHCSR_USGFAULTPENDEDEv"></span><span id="XMC4700::ppb::get_SHCSR_USGFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1ab06e401737118716c2c694bb2a7b9fc5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_USGFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24get_SHCSR_USGFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s USGFAULTPENDED bit.</p>
<p>UsageFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24set_SHCSR_USGFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb24set_SHCSR_USGFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb24set_SHCSR_USGFAULTPENDEDEv"></span><span id="XMC4700::ppb::set_SHCSR_USGFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a6176d08ddde4ce0a4d8c9a61d25df481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_USGFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24set_SHCSR_USGFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s USGFAULTPENDED bit.</p>
<p>UsageFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb26clear_SHCSR_USGFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb26clear_SHCSR_USGFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb26clear_SHCSR_USGFAULTPENDEDEv"></span><span id="XMC4700::ppb::clear_SHCSR_USGFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a0260bbcb8a2ef5ee512cdea3dace7edb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_USGFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb26clear_SHCSR_USGFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s USGFAULTPENDED bit.</p>
<p>UsageFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb27toggle_SHCSR_USGFAULTPENDEDEv">
<span id="_CPPv3NV7XMC47003ppb27toggle_SHCSR_USGFAULTPENDEDEv"></span><span id="_CPPv2NV7XMC47003ppb27toggle_SHCSR_USGFAULTPENDEDEv"></span><span id="XMC4700::ppb::toggle_SHCSR_USGFAULTPENDEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a76a9bf3b6337f18143fa965b2515d415"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_USGFAULTPENDED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb27toggle_SHCSR_USGFAULTPENDEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s USGFAULTPENDED bit.</p>
<p>UsageFault exception pending bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SHCSR_SYSTICKACTEv">
<span id="_CPPv3NV7XMC47003ppb20get_SHCSR_SYSTICKACTEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SHCSR_SYSTICKACTEv"></span><span id="XMC4700::ppb::get_SHCSR_SYSTICKACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a767a4d099acdff0eb532a690d171b32f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_SYSTICKACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SHCSR_SYSTICKACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s SYSTICKACT bit.</p>
<p>SysTick exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SHCSR_SYSTICKACTEv">
<span id="_CPPv3NV7XMC47003ppb20set_SHCSR_SYSTICKACTEv"></span><span id="_CPPv2NV7XMC47003ppb20set_SHCSR_SYSTICKACTEv"></span><span id="XMC4700::ppb::set_SHCSR_SYSTICKACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a10bbe09aff5d02feb0b34c10540b50b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_SYSTICKACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SHCSR_SYSTICKACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s SYSTICKACT bit.</p>
<p>SysTick exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_SHCSR_SYSTICKACTEv">
<span id="_CPPv3NV7XMC47003ppb22clear_SHCSR_SYSTICKACTEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_SHCSR_SYSTICKACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_SYSTICKACTV"></span><span class="target" id="structXMC4700_1_1ppb_1ac011ddd7e9f0a49c13c909bae139e670"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_SYSTICKACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_SHCSR_SYSTICKACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s SYSTICKACT bit.</p>
<p>SysTick exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_SHCSR_SYSTICKACTEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_SHCSR_SYSTICKACTEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_SHCSR_SYSTICKACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_SYSTICKACTV"></span><span class="target" id="structXMC4700_1_1ppb_1abe208bb9eb96beefb0f09f19906b8751"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_SYSTICKACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_SHCSR_SYSTICKACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s SYSTICKACT bit.</p>
<p>SysTick exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SHCSR_PENDSVACTEv">
<span id="_CPPv3NV7XMC47003ppb19get_SHCSR_PENDSVACTEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SHCSR_PENDSVACTEv"></span><span id="XMC4700::ppb::get_SHCSR_PENDSVACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a435ea16e527b857e066a6e3b86a184d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_PENDSVACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SHCSR_PENDSVACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s PENDSVACT bit.</p>
<p>PendSV exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SHCSR_PENDSVACTEv">
<span id="_CPPv3NV7XMC47003ppb19set_SHCSR_PENDSVACTEv"></span><span id="_CPPv2NV7XMC47003ppb19set_SHCSR_PENDSVACTEv"></span><span id="XMC4700::ppb::set_SHCSR_PENDSVACTV"></span><span class="target" id="structXMC4700_1_1ppb_1ad676d7b0d6c6dccab1785cf9c64ac481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_PENDSVACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SHCSR_PENDSVACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s PENDSVACT bit.</p>
<p>PendSV exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_SHCSR_PENDSVACTEv">
<span id="_CPPv3NV7XMC47003ppb21clear_SHCSR_PENDSVACTEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_SHCSR_PENDSVACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_PENDSVACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a2fab255e4f3600bd04c04b5909ad62cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_PENDSVACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_SHCSR_PENDSVACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s PENDSVACT bit.</p>
<p>PendSV exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_SHCSR_PENDSVACTEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_SHCSR_PENDSVACTEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_SHCSR_PENDSVACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_PENDSVACTV"></span><span class="target" id="structXMC4700_1_1ppb_1aa644d3e53d11c881c0a07724fe01e452"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_PENDSVACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_SHCSR_PENDSVACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s PENDSVACT bit.</p>
<p>PendSV exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_SHCSR_MONITORACTEv">
<span id="_CPPv3NV7XMC47003ppb20get_SHCSR_MONITORACTEv"></span><span id="_CPPv2NV7XMC47003ppb20get_SHCSR_MONITORACTEv"></span><span id="XMC4700::ppb::get_SHCSR_MONITORACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a7ea6e5c0ca39b0a7bd8a0e436f48dc85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_MONITORACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_SHCSR_MONITORACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s MONITORACT bit.</p>
<p>Debug monitor active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_SHCSR_MONITORACTEv">
<span id="_CPPv3NV7XMC47003ppb20set_SHCSR_MONITORACTEv"></span><span id="_CPPv2NV7XMC47003ppb20set_SHCSR_MONITORACTEv"></span><span id="XMC4700::ppb::set_SHCSR_MONITORACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a59fd1826255ce57b1052030d0b0d41f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_MONITORACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_SHCSR_MONITORACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s MONITORACT bit.</p>
<p>Debug monitor active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_SHCSR_MONITORACTEv">
<span id="_CPPv3NV7XMC47003ppb22clear_SHCSR_MONITORACTEv"></span><span id="_CPPv2NV7XMC47003ppb22clear_SHCSR_MONITORACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_MONITORACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a89f97f1db7fc759063dddccb3ef47e95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_MONITORACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_SHCSR_MONITORACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s MONITORACT bit.</p>
<p>Debug monitor active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_SHCSR_MONITORACTEv">
<span id="_CPPv3NV7XMC47003ppb23toggle_SHCSR_MONITORACTEv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_SHCSR_MONITORACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_MONITORACTV"></span><span class="target" id="structXMC4700_1_1ppb_1af60b0c968f59462cd27f46e8821cc676"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_MONITORACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_SHCSR_MONITORACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s MONITORACT bit.</p>
<p>Debug monitor active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_SHCSR_SVCALLACTEv">
<span id="_CPPv3NV7XMC47003ppb19get_SHCSR_SVCALLACTEv"></span><span id="_CPPv2NV7XMC47003ppb19get_SHCSR_SVCALLACTEv"></span><span id="XMC4700::ppb::get_SHCSR_SVCALLACTV"></span><span class="target" id="structXMC4700_1_1ppb_1af53e048f59811f9644e61bd8119e1e04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_SVCALLACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_SHCSR_SVCALLACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s SVCALLACT bit.</p>
<p>SVCall active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_SHCSR_SVCALLACTEv">
<span id="_CPPv3NV7XMC47003ppb19set_SHCSR_SVCALLACTEv"></span><span id="_CPPv2NV7XMC47003ppb19set_SHCSR_SVCALLACTEv"></span><span id="XMC4700::ppb::set_SHCSR_SVCALLACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d0b66ce8825ad8370d80fcdaed75a98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_SVCALLACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_SHCSR_SVCALLACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s SVCALLACT bit.</p>
<p>SVCall active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_SHCSR_SVCALLACTEv">
<span id="_CPPv3NV7XMC47003ppb21clear_SHCSR_SVCALLACTEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_SHCSR_SVCALLACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_SVCALLACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a50a2652ffc815756554e9678122eb9aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_SVCALLACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_SHCSR_SVCALLACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s SVCALLACT bit.</p>
<p>SVCall active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_SHCSR_SVCALLACTEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_SHCSR_SVCALLACTEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_SHCSR_SVCALLACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_SVCALLACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a1d698c94285f05c02a449feccd631305"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_SVCALLACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_SHCSR_SVCALLACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s SVCALLACT bit.</p>
<p>SVCall active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_USGFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_USGFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_USGFAULTACTEv"></span><span id="XMC4700::ppb::get_SHCSR_USGFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1aeceb85fcec441a32f36bd808cc1f251a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_USGFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_USGFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s USGFAULTACT bit.</p>
<p>UsageFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_USGFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_USGFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_USGFAULTACTEv"></span><span id="XMC4700::ppb::set_SHCSR_USGFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1af993eb684d483edebc6a5ea293dbc3cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_USGFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_USGFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s USGFAULTACT bit.</p>
<p>UsageFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_USGFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_USGFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_USGFAULTACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_USGFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1ad4015e9ca1cf1603db58ae846b97bb45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_USGFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_USGFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s USGFAULTACT bit.</p>
<p>UsageFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_USGFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_USGFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_USGFAULTACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_USGFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a096c8bb4bd6d95c1debe7c632c0ce207"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_USGFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_USGFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s USGFAULTACT bit.</p>
<p>UsageFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_BUSFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_BUSFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_BUSFAULTACTEv"></span><span id="XMC4700::ppb::get_SHCSR_BUSFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a0fd2c22e2569ab18ca013c8a052a0244"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_BUSFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_BUSFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s BUSFAULTACT bit.</p>
<p>BusFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_BUSFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_BUSFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_BUSFAULTACTEv"></span><span id="XMC4700::ppb::set_SHCSR_BUSFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4b102b4bde6c9a87852f40e6641014b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_BUSFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_BUSFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s BUSFAULTACT bit.</p>
<p>BusFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_BUSFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_BUSFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_BUSFAULTACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_BUSFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a38240dccf6d456002256b07f9ebb6b9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_BUSFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_BUSFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s BUSFAULTACT bit.</p>
<p>BusFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_BUSFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_BUSFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_BUSFAULTACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_BUSFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a87d6cd32d718d916eadcbf928f971b28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_BUSFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_BUSFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s BUSFAULTACT bit.</p>
<p>BusFault exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_SHCSR_MEMFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21get_SHCSR_MEMFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21get_SHCSR_MEMFAULTACTEv"></span><span id="XMC4700::ppb::get_SHCSR_MEMFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a3af955c01fa5bb4c1e13a2d32143fc7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR_MEMFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_SHCSR_MEMFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SHCSR’s MEMFAULTACT bit.</p>
<p>MemManage exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_SHCSR_MEMFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb21set_SHCSR_MEMFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb21set_SHCSR_MEMFAULTACTEv"></span><span id="XMC4700::ppb::set_SHCSR_MEMFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5dd0afdd778a1947d297ab25a122ed0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR_MEMFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_SHCSR_MEMFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SHCSR’s MEMFAULTACT bit.</p>
<p>MemManage exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_SHCSR_MEMFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb23clear_SHCSR_MEMFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_SHCSR_MEMFAULTACTEv"></span><span id="XMC4700::ppb::clear_SHCSR_MEMFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1af8ff835a9c211414220dcd6d09330acc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR_MEMFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_SHCSR_MEMFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SHCSR’s MEMFAULTACT bit.</p>
<p>MemManage exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_SHCSR_MEMFAULTACTEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_SHCSR_MEMFAULTACTEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_SHCSR_MEMFAULTACTEv"></span><span id="XMC4700::ppb::toggle_SHCSR_MEMFAULTACTV"></span><span class="target" id="structXMC4700_1_1ppb_1aa1534bae4956f64bfe0059980a13c34b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR_MEMFAULTACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_SHCSR_MEMFAULTACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSR’s MEMFAULTACT bit.</p>
<p>MemManage exception active bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_SHCSRERbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb9get_SHCSRERbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb9get_SHCSRERbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::ppb::get_SHCSR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a9c53ba3678badefad427268ed473275f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">USGFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MEMFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SVCALLPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MEMFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">USGFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SYSTICKACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSVACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MONITORACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SVCALLACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">USGFAULTACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSFAULTACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MEMFAULTACT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_SHCSRERbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SHCSR’s bit fields.</p>
<p>(read-write) System Handler Control and State Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_SHCSREbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47003ppb9set_SHCSREbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47003ppb9set_SHCSREbbbbbbbbbbbbbb"></span><span id="XMC4700::ppb::set_SHCSR__b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1ac54efce3bc247627f945ac6137509cd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">USGFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BUSFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MEMFAULTENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SVCALLPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BUSFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MEMFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">USGFAULTPENDED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SYSTICKACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSVACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MONITORACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SVCALLACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">USGFAULTACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BUSFAULTACT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MEMFAULTACT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_SHCSREbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SHCSR’s bit fields.</p>
<p>(read-write) System Handler Control and State Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_DIVBYZEROEv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_DIVBYZEROEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_DIVBYZEROEv"></span><span id="XMC4700::ppb::get_CFSR_DIVBYZEROV"></span><span class="target" id="structXMC4700_1_1ppb_1a06dee7b88015b4bf7ef8880dd137239d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_DIVBYZERO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_DIVBYZEROEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s DIVBYZERO bit.</p>
<p>Divide by zero UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_DIVBYZEROEv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_DIVBYZEROEv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_DIVBYZEROEv"></span><span id="XMC4700::ppb::set_CFSR_DIVBYZEROV"></span><span class="target" id="structXMC4700_1_1ppb_1a7939cf1f31c36a94dd1cfabeb7ae0216"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_DIVBYZERO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_DIVBYZEROEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s DIVBYZERO bit.</p>
<p>Divide by zero UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_DIVBYZEROEv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_DIVBYZEROEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_DIVBYZEROEv"></span><span id="XMC4700::ppb::clear_CFSR_DIVBYZEROV"></span><span class="target" id="structXMC4700_1_1ppb_1a5eea150c114ab86a26e597d2ea22ad93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_DIVBYZERO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_DIVBYZEROEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s DIVBYZERO bit.</p>
<p>Divide by zero UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_DIVBYZEROEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_DIVBYZEROEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_DIVBYZEROEv"></span><span id="XMC4700::ppb::toggle_CFSR_DIVBYZEROV"></span><span class="target" id="structXMC4700_1_1ppb_1afd2426d05987a4998ad74f11535d24cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_DIVBYZERO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_DIVBYZEROEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s DIVBYZERO bit.</p>
<p>Divide by zero UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_UNALIGNEDEv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_UNALIGNEDEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_UNALIGNEDEv"></span><span id="XMC4700::ppb::get_CFSR_UNALIGNEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5fc9eda30b8150da997a75157569a795"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_UNALIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_UNALIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s UNALIGNED bit.</p>
<p>Unaligned access UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_UNALIGNEDEv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_UNALIGNEDEv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_UNALIGNEDEv"></span><span id="XMC4700::ppb::set_CFSR_UNALIGNEDV"></span><span class="target" id="structXMC4700_1_1ppb_1af0ebe78a1a1d560c40b032d95589ad6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_UNALIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_UNALIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s UNALIGNED bit.</p>
<p>Unaligned access UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_UNALIGNEDEv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_UNALIGNEDEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_UNALIGNEDEv"></span><span id="XMC4700::ppb::clear_CFSR_UNALIGNEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a8496c71a001ff693e5c16437a4fd4c03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_UNALIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_UNALIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s UNALIGNED bit.</p>
<p>Unaligned access UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_UNALIGNEDEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_UNALIGNEDEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_UNALIGNEDEv"></span><span id="XMC4700::ppb::toggle_CFSR_UNALIGNEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5e2e6ab45b30858d85b1dc2d671018de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_UNALIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_UNALIGNEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s UNALIGNED bit.</p>
<p>Unaligned access UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_CFSR_NOCPEv">
<span id="_CPPv3NV7XMC47003ppb13get_CFSR_NOCPEv"></span><span id="_CPPv2NV7XMC47003ppb13get_CFSR_NOCPEv"></span><span id="XMC4700::ppb::get_CFSR_NOCPV"></span><span class="target" id="structXMC4700_1_1ppb_1a4863e8a2e5c4a9e118a34e101fec6a0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_NOCP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_CFSR_NOCPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s NOCP bit.</p>
<p>No coprocessor UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_CFSR_NOCPEv">
<span id="_CPPv3NV7XMC47003ppb13set_CFSR_NOCPEv"></span><span id="_CPPv2NV7XMC47003ppb13set_CFSR_NOCPEv"></span><span id="XMC4700::ppb::set_CFSR_NOCPV"></span><span class="target" id="structXMC4700_1_1ppb_1a9db1b66b9493b3eca416c85af50b934c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_NOCP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_CFSR_NOCPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s NOCP bit.</p>
<p>No coprocessor UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15clear_CFSR_NOCPEv">
<span id="_CPPv3NV7XMC47003ppb15clear_CFSR_NOCPEv"></span><span id="_CPPv2NV7XMC47003ppb15clear_CFSR_NOCPEv"></span><span id="XMC4700::ppb::clear_CFSR_NOCPV"></span><span class="target" id="structXMC4700_1_1ppb_1a73edae59e1be6aa6667c1d28b0bac036"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_NOCP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15clear_CFSR_NOCPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s NOCP bit.</p>
<p>No coprocessor UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16toggle_CFSR_NOCPEv">
<span id="_CPPv3NV7XMC47003ppb16toggle_CFSR_NOCPEv"></span><span id="_CPPv2NV7XMC47003ppb16toggle_CFSR_NOCPEv"></span><span id="XMC4700::ppb::toggle_CFSR_NOCPV"></span><span class="target" id="structXMC4700_1_1ppb_1a7768ae6aff17f898de8c258dd7cd6e4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_NOCP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16toggle_CFSR_NOCPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s NOCP bit.</p>
<p>No coprocessor UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_CFSR_INVPCEv">
<span id="_CPPv3NV7XMC47003ppb14get_CFSR_INVPCEv"></span><span id="_CPPv2NV7XMC47003ppb14get_CFSR_INVPCEv"></span><span id="XMC4700::ppb::get_CFSR_INVPCV"></span><span class="target" id="structXMC4700_1_1ppb_1a3a6a3323a8915daf807f122d47e13a0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_INVPC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_CFSR_INVPCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s INVPC bit.</p>
<p>Invalid PC load UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_CFSR_INVPCEv">
<span id="_CPPv3NV7XMC47003ppb14set_CFSR_INVPCEv"></span><span id="_CPPv2NV7XMC47003ppb14set_CFSR_INVPCEv"></span><span id="XMC4700::ppb::set_CFSR_INVPCV"></span><span class="target" id="structXMC4700_1_1ppb_1aa60b54013c378f7498767d17941a347f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_INVPC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_CFSR_INVPCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s INVPC bit.</p>
<p>Invalid PC load UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_CFSR_INVPCEv">
<span id="_CPPv3NV7XMC47003ppb16clear_CFSR_INVPCEv"></span><span id="_CPPv2NV7XMC47003ppb16clear_CFSR_INVPCEv"></span><span id="XMC4700::ppb::clear_CFSR_INVPCV"></span><span class="target" id="structXMC4700_1_1ppb_1a73c03491985fd725c52f65234937e16f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_INVPC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_CFSR_INVPCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s INVPC bit.</p>
<p>Invalid PC load UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_CFSR_INVPCEv">
<span id="_CPPv3NV7XMC47003ppb17toggle_CFSR_INVPCEv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_CFSR_INVPCEv"></span><span id="XMC4700::ppb::toggle_CFSR_INVPCV"></span><span class="target" id="structXMC4700_1_1ppb_1aa22458407fc73d50c13c965e10a49aa3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_INVPC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_CFSR_INVPCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s INVPC bit.</p>
<p>Invalid PC load UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CFSR_INVSTATEEv">
<span id="_CPPv3NV7XMC47003ppb17get_CFSR_INVSTATEEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CFSR_INVSTATEEv"></span><span id="XMC4700::ppb::get_CFSR_INVSTATEV"></span><span class="target" id="structXMC4700_1_1ppb_1a80b6cc64dd7b8860dbe94f0475184d19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_INVSTATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CFSR_INVSTATEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s INVSTATE bit.</p>
<p>Invalid state UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CFSR_INVSTATEEv">
<span id="_CPPv3NV7XMC47003ppb17set_CFSR_INVSTATEEv"></span><span id="_CPPv2NV7XMC47003ppb17set_CFSR_INVSTATEEv"></span><span id="XMC4700::ppb::set_CFSR_INVSTATEV"></span><span class="target" id="structXMC4700_1_1ppb_1a4a979debfad2718d0f8a0652661599c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_INVSTATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CFSR_INVSTATEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s INVSTATE bit.</p>
<p>Invalid state UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CFSR_INVSTATEEv">
<span id="_CPPv3NV7XMC47003ppb19clear_CFSR_INVSTATEEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CFSR_INVSTATEEv"></span><span id="XMC4700::ppb::clear_CFSR_INVSTATEV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5341ef8b369e52236e32d4ea0b4a204"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_INVSTATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CFSR_INVSTATEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s INVSTATE bit.</p>
<p>Invalid state UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CFSR_INVSTATEEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CFSR_INVSTATEEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CFSR_INVSTATEEv"></span><span id="XMC4700::ppb::toggle_CFSR_INVSTATEV"></span><span class="target" id="structXMC4700_1_1ppb_1a201235b99a905a385461bdeb6fc287f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_INVSTATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CFSR_INVSTATEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s INVSTATE bit.</p>
<p>Invalid state UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_CFSR_UNDEFINSTREv">
<span id="_CPPv3NV7XMC47003ppb19get_CFSR_UNDEFINSTREv"></span><span id="_CPPv2NV7XMC47003ppb19get_CFSR_UNDEFINSTREv"></span><span id="XMC4700::ppb::get_CFSR_UNDEFINSTRV"></span><span class="target" id="structXMC4700_1_1ppb_1a62bc16d882e36b26ccea6355b3d19702"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_UNDEFINSTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_CFSR_UNDEFINSTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s UNDEFINSTR bit.</p>
<p>Undefined instruction UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_CFSR_UNDEFINSTREv">
<span id="_CPPv3NV7XMC47003ppb19set_CFSR_UNDEFINSTREv"></span><span id="_CPPv2NV7XMC47003ppb19set_CFSR_UNDEFINSTREv"></span><span id="XMC4700::ppb::set_CFSR_UNDEFINSTRV"></span><span class="target" id="structXMC4700_1_1ppb_1a7a81aa579d01928a7ff8b4c2b655b7dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_UNDEFINSTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_CFSR_UNDEFINSTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s UNDEFINSTR bit.</p>
<p>Undefined instruction UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_CFSR_UNDEFINSTREv">
<span id="_CPPv3NV7XMC47003ppb21clear_CFSR_UNDEFINSTREv"></span><span id="_CPPv2NV7XMC47003ppb21clear_CFSR_UNDEFINSTREv"></span><span id="XMC4700::ppb::clear_CFSR_UNDEFINSTRV"></span><span class="target" id="structXMC4700_1_1ppb_1a912e9b4cf099fc1868224345bd6b403a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_UNDEFINSTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_CFSR_UNDEFINSTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s UNDEFINSTR bit.</p>
<p>Undefined instruction UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_CFSR_UNDEFINSTREv">
<span id="_CPPv3NV7XMC47003ppb22toggle_CFSR_UNDEFINSTREv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_CFSR_UNDEFINSTREv"></span><span id="XMC4700::ppb::toggle_CFSR_UNDEFINSTRV"></span><span class="target" id="structXMC4700_1_1ppb_1a2b2c60c111ac872467da556cefddfe7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_UNDEFINSTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_CFSR_UNDEFINSTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s UNDEFINSTR bit.</p>
<p>Undefined instruction UsageFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_BFARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_BFARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_BFARVALIDEv"></span><span id="XMC4700::ppb::get_CFSR_BFARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a6f25d7edb1d36b36f803bbb012e055b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_BFARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_BFARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s BFARVALID bit.</p>
<p>BusFault Address Register (BFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_BFARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_BFARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_BFARVALIDEv"></span><span id="XMC4700::ppb::set_CFSR_BFARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1abc36539b5ea12478f5596d89400bf0b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_BFARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_BFARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s BFARVALID bit.</p>
<p>BusFault Address Register (BFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_BFARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_BFARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_BFARVALIDEv"></span><span id="XMC4700::ppb::clear_CFSR_BFARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a42153c5b76b197bb2a5d828d99d69b30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_BFARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_BFARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s BFARVALID bit.</p>
<p>BusFault Address Register (BFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_BFARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_BFARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_BFARVALIDEv"></span><span id="XMC4700::ppb::toggle_CFSR_BFARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1aa7811efbb38e033b377e99937438e037"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_BFARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_BFARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s BFARVALID bit.</p>
<p>BusFault Address Register (BFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_CFSR_LSPERREv">
<span id="_CPPv3NV7XMC47003ppb15get_CFSR_LSPERREv"></span><span id="_CPPv2NV7XMC47003ppb15get_CFSR_LSPERREv"></span><span id="XMC4700::ppb::get_CFSR_LSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a842a456b2489c67d176e635c82fb1e66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_LSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_CFSR_LSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s LSPERR bit.</p>
<p>BusFault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_CFSR_LSPERREv">
<span id="_CPPv3NV7XMC47003ppb15set_CFSR_LSPERREv"></span><span id="_CPPv2NV7XMC47003ppb15set_CFSR_LSPERREv"></span><span id="XMC4700::ppb::set_CFSR_LSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a67620e6d7433eea60ea01d294007f5a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_LSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_CFSR_LSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s LSPERR bit.</p>
<p>BusFault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_CFSR_LSPERREv">
<span id="_CPPv3NV7XMC47003ppb17clear_CFSR_LSPERREv"></span><span id="_CPPv2NV7XMC47003ppb17clear_CFSR_LSPERREv"></span><span id="XMC4700::ppb::clear_CFSR_LSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab4a5f5f35ac408f4ef8bc7529eb3254f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_LSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_CFSR_LSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s LSPERR bit.</p>
<p>BusFault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_CFSR_LSPERREv">
<span id="_CPPv3NV7XMC47003ppb18toggle_CFSR_LSPERREv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_CFSR_LSPERREv"></span><span id="XMC4700::ppb::toggle_CFSR_LSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a50c2fde3d57fdff7196f1fdf08f7a7bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_LSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_CFSR_LSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s LSPERR bit.</p>
<p>BusFault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_CFSR_STKERREv">
<span id="_CPPv3NV7XMC47003ppb15get_CFSR_STKERREv"></span><span id="_CPPv2NV7XMC47003ppb15get_CFSR_STKERREv"></span><span id="XMC4700::ppb::get_CFSR_STKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a4905d42f8ec1cbffda9ef243b6b0ca1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_STKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_CFSR_STKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s STKERR bit.</p>
<p>BusFault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_CFSR_STKERREv">
<span id="_CPPv3NV7XMC47003ppb15set_CFSR_STKERREv"></span><span id="_CPPv2NV7XMC47003ppb15set_CFSR_STKERREv"></span><span id="XMC4700::ppb::set_CFSR_STKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1af12f1646d77572dfb05b68b0aa0788fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_STKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_CFSR_STKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s STKERR bit.</p>
<p>BusFault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_CFSR_STKERREv">
<span id="_CPPv3NV7XMC47003ppb17clear_CFSR_STKERREv"></span><span id="_CPPv2NV7XMC47003ppb17clear_CFSR_STKERREv"></span><span id="XMC4700::ppb::clear_CFSR_STKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1af467468039f0fe48e8facc0db38b0247"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_STKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_CFSR_STKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s STKERR bit.</p>
<p>BusFault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_CFSR_STKERREv">
<span id="_CPPv3NV7XMC47003ppb18toggle_CFSR_STKERREv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_CFSR_STKERREv"></span><span id="XMC4700::ppb::toggle_CFSR_STKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a6c120ab41d88c37e827f26af5f2fdcb5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_STKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_CFSR_STKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s STKERR bit.</p>
<p>BusFault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CFSR_UNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb17get_CFSR_UNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb17get_CFSR_UNSTKERREv"></span><span id="XMC4700::ppb::get_CFSR_UNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a6f7a73a2cf9fbfc7ae20dc8a9be24075"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_UNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CFSR_UNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s UNSTKERR bit.</p>
<p>BusFault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CFSR_UNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb17set_CFSR_UNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb17set_CFSR_UNSTKERREv"></span><span id="XMC4700::ppb::set_CFSR_UNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab62151104980dc2c4dd80afe0dfa98a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_UNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CFSR_UNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s UNSTKERR bit.</p>
<p>BusFault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CFSR_UNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb19clear_CFSR_UNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CFSR_UNSTKERREv"></span><span id="XMC4700::ppb::clear_CFSR_UNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a0e041d28b114e7b908adaf364f8d85a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_UNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CFSR_UNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s UNSTKERR bit.</p>
<p>BusFault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CFSR_UNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CFSR_UNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CFSR_UNSTKERREv"></span><span id="XMC4700::ppb::toggle_CFSR_UNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8fa20982a31b5f002a7fc0407f3e1404"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_UNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CFSR_UNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s UNSTKERR bit.</p>
<p>BusFault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_CFSR_IMPRECISERREv">
<span id="_CPPv3NV7XMC47003ppb20get_CFSR_IMPRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb20get_CFSR_IMPRECISERREv"></span><span id="XMC4700::ppb::get_CFSR_IMPRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a0bc8ec385e4b3db44348895c8a1d9796"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_IMPRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_CFSR_IMPRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s IMPRECISERR bit.</p>
<p>Imprecise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_CFSR_IMPRECISERREv">
<span id="_CPPv3NV7XMC47003ppb20set_CFSR_IMPRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb20set_CFSR_IMPRECISERREv"></span><span id="XMC4700::ppb::set_CFSR_IMPRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a02001f64b1b4c3dda6d63303e01c0bb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_IMPRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_CFSR_IMPRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s IMPRECISERR bit.</p>
<p>Imprecise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22clear_CFSR_IMPRECISERREv">
<span id="_CPPv3NV7XMC47003ppb22clear_CFSR_IMPRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb22clear_CFSR_IMPRECISERREv"></span><span id="XMC4700::ppb::clear_CFSR_IMPRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ade6c4203704fc517f164e6cb3676c4ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_IMPRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22clear_CFSR_IMPRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s IMPRECISERR bit.</p>
<p>Imprecise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23toggle_CFSR_IMPRECISERREv">
<span id="_CPPv3NV7XMC47003ppb23toggle_CFSR_IMPRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb23toggle_CFSR_IMPRECISERREv"></span><span id="XMC4700::ppb::toggle_CFSR_IMPRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8504101da7cf331622e9ca9afbca9c3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_IMPRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23toggle_CFSR_IMPRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s IMPRECISERR bit.</p>
<p>Imprecise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_PRECISERREv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_PRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_PRECISERREv"></span><span id="XMC4700::ppb::get_CFSR_PRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a3c52e3eac0149a864da1c87f37ec5ffe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_PRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_PRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s PRECISERR bit.</p>
<p>Precise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_PRECISERREv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_PRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_PRECISERREv"></span><span id="XMC4700::ppb::set_CFSR_PRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a52b96813081fe21d3e64142749248295"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_PRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_PRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s PRECISERR bit.</p>
<p>Precise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_PRECISERREv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_PRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_PRECISERREv"></span><span id="XMC4700::ppb::clear_CFSR_PRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5873a1ad17bb1ce34025ba07e67fbb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_PRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_PRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s PRECISERR bit.</p>
<p>Precise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_PRECISERREv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_PRECISERREv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_PRECISERREv"></span><span id="XMC4700::ppb::toggle_CFSR_PRECISERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a7680b2765cf8adfea782c70b845460c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_PRECISERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_PRECISERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s PRECISERR bit.</p>
<p>Precise data bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_CFSR_IBUSERREv">
<span id="_CPPv3NV7XMC47003ppb16get_CFSR_IBUSERREv"></span><span id="_CPPv2NV7XMC47003ppb16get_CFSR_IBUSERREv"></span><span id="XMC4700::ppb::get_CFSR_IBUSERRV"></span><span class="target" id="structXMC4700_1_1ppb_1aa5d8308dd4e6f2d660590d77bc9d1006"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_IBUSERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_CFSR_IBUSERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s IBUSERR bit.</p>
<p>Instruction bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_CFSR_IBUSERREv">
<span id="_CPPv3NV7XMC47003ppb16set_CFSR_IBUSERREv"></span><span id="_CPPv2NV7XMC47003ppb16set_CFSR_IBUSERREv"></span><span id="XMC4700::ppb::set_CFSR_IBUSERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a6b1903d9bfb7681ea25975592017201b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_IBUSERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_CFSR_IBUSERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s IBUSERR bit.</p>
<p>Instruction bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_CFSR_IBUSERREv">
<span id="_CPPv3NV7XMC47003ppb18clear_CFSR_IBUSERREv"></span><span id="_CPPv2NV7XMC47003ppb18clear_CFSR_IBUSERREv"></span><span id="XMC4700::ppb::clear_CFSR_IBUSERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f9b09c5861905ef25d8684f034352d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_IBUSERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_CFSR_IBUSERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s IBUSERR bit.</p>
<p>Instruction bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_CFSR_IBUSERREv">
<span id="_CPPv3NV7XMC47003ppb19toggle_CFSR_IBUSERREv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_CFSR_IBUSERREv"></span><span id="XMC4700::ppb::toggle_CFSR_IBUSERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ac120c942243d7ed160f1555c505059f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_IBUSERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_CFSR_IBUSERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s IBUSERR bit.</p>
<p>Instruction bus error </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_MMARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_MMARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_MMARVALIDEv"></span><span id="XMC4700::ppb::get_CFSR_MMARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1aa024f8e26112d46ecca05d02beb9daf8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_MMARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_MMARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s MMARVALID bit.</p>
<p>MemManage Fault Address Register (MMFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_MMARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_MMARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_MMARVALIDEv"></span><span id="XMC4700::ppb::set_CFSR_MMARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae403a68584bb080db7127eb2660a99a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_MMARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_MMARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s MMARVALID bit.</p>
<p>MemManage Fault Address Register (MMFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_MMARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_MMARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_MMARVALIDEv"></span><span id="XMC4700::ppb::clear_CFSR_MMARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a980209518baaaca87c07f9f933eaee44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_MMARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_MMARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s MMARVALID bit.</p>
<p>MemManage Fault Address Register (MMFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_MMARVALIDEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_MMARVALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_MMARVALIDEv"></span><span id="XMC4700::ppb::toggle_CFSR_MMARVALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5dfc406ea00449c3878254355b12796f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_MMARVALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_MMARVALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s MMARVALID bit.</p>
<p>MemManage Fault Address Register (MMFAR) valid flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_CFSR_MLSPERREv">
<span id="_CPPv3NV7XMC47003ppb16get_CFSR_MLSPERREv"></span><span id="_CPPv2NV7XMC47003ppb16get_CFSR_MLSPERREv"></span><span id="XMC4700::ppb::get_CFSR_MLSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a415d26ecadb3f4dead3700240e9c8b98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_MLSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_CFSR_MLSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s MLSPERR bit.</p>
<p>MemManage fault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_CFSR_MLSPERREv">
<span id="_CPPv3NV7XMC47003ppb16set_CFSR_MLSPERREv"></span><span id="_CPPv2NV7XMC47003ppb16set_CFSR_MLSPERREv"></span><span id="XMC4700::ppb::set_CFSR_MLSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1abc74b7c02206302d6f0e5825ec930290"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_MLSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_CFSR_MLSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s MLSPERR bit.</p>
<p>MemManage fault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_CFSR_MLSPERREv">
<span id="_CPPv3NV7XMC47003ppb18clear_CFSR_MLSPERREv"></span><span id="_CPPv2NV7XMC47003ppb18clear_CFSR_MLSPERREv"></span><span id="XMC4700::ppb::clear_CFSR_MLSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a7e38a35af9e3e644b8bde8b376edcbba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_MLSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_CFSR_MLSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s MLSPERR bit.</p>
<p>MemManage fault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_CFSR_MLSPERREv">
<span id="_CPPv3NV7XMC47003ppb19toggle_CFSR_MLSPERREv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_CFSR_MLSPERREv"></span><span id="XMC4700::ppb::toggle_CFSR_MLSPERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab8ae98cc25c70e5b59de794299c71c1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_MLSPERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_CFSR_MLSPERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s MLSPERR bit.</p>
<p>MemManage fault during floating point lazy state preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_CFSR_MSTKERREv">
<span id="_CPPv3NV7XMC47003ppb16get_CFSR_MSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb16get_CFSR_MSTKERREv"></span><span id="XMC4700::ppb::get_CFSR_MSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f649d573f842c90220d888b5fe0d63b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_MSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_CFSR_MSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s MSTKERR bit.</p>
<p>MemManage fault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_CFSR_MSTKERREv">
<span id="_CPPv3NV7XMC47003ppb16set_CFSR_MSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb16set_CFSR_MSTKERREv"></span><span id="XMC4700::ppb::set_CFSR_MSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a59e0c22163a7cc8e050352046e48eef8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_MSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_CFSR_MSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s MSTKERR bit.</p>
<p>MemManage fault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_CFSR_MSTKERREv">
<span id="_CPPv3NV7XMC47003ppb18clear_CFSR_MSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb18clear_CFSR_MSTKERREv"></span><span id="XMC4700::ppb::clear_CFSR_MSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a91d4e8c81e6bacb8c26c7876e77de789"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_MSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_CFSR_MSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s MSTKERR bit.</p>
<p>MemManage fault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_CFSR_MSTKERREv">
<span id="_CPPv3NV7XMC47003ppb19toggle_CFSR_MSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_CFSR_MSTKERREv"></span><span id="XMC4700::ppb::toggle_CFSR_MSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ac55c0574afe4f8f2d4767b80f35eecca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_MSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_CFSR_MSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s MSTKERR bit.</p>
<p>MemManage fault on stacking for exception entry </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_CFSR_MUNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb18get_CFSR_MUNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb18get_CFSR_MUNSTKERREv"></span><span id="XMC4700::ppb::get_CFSR_MUNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a10518197f5de5dd9acb88597c31f4d8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_MUNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_CFSR_MUNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s MUNSTKERR bit.</p>
<p>MemManage fault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_CFSR_MUNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb18set_CFSR_MUNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb18set_CFSR_MUNSTKERREv"></span><span id="XMC4700::ppb::set_CFSR_MUNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1ada9f68e4be3887a8418c084c97b90396"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_MUNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_CFSR_MUNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s MUNSTKERR bit.</p>
<p>MemManage fault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_CFSR_MUNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb20clear_CFSR_MUNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb20clear_CFSR_MUNSTKERREv"></span><span id="XMC4700::ppb::clear_CFSR_MUNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a75519b269efd2c4752f5353a315eb209"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_MUNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_CFSR_MUNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s MUNSTKERR bit.</p>
<p>MemManage fault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_CFSR_MUNSTKERREv">
<span id="_CPPv3NV7XMC47003ppb21toggle_CFSR_MUNSTKERREv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_CFSR_MUNSTKERREv"></span><span id="XMC4700::ppb::toggle_CFSR_MUNSTKERRV"></span><span class="target" id="structXMC4700_1_1ppb_1a37a548850c4431f730bf0def79a38c7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_MUNSTKERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_CFSR_MUNSTKERREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s MUNSTKERR bit.</p>
<p>MemManage fault on unstacking for a return from exception </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CFSR_DACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb17get_CFSR_DACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CFSR_DACCVIOLEv"></span><span id="XMC4700::ppb::get_CFSR_DACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a05f529116f50cc32e85f80eb1a74adcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_DACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CFSR_DACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s DACCVIOL bit.</p>
<p>Data access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CFSR_DACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb17set_CFSR_DACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb17set_CFSR_DACCVIOLEv"></span><span id="XMC4700::ppb::set_CFSR_DACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a44ab5a6986a6151493637e82be546f1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_DACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CFSR_DACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s DACCVIOL bit.</p>
<p>Data access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CFSR_DACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb19clear_CFSR_DACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CFSR_DACCVIOLEv"></span><span id="XMC4700::ppb::clear_CFSR_DACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a7e000c25f6cbfe39e5acdffebdc926c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_DACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CFSR_DACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s DACCVIOL bit.</p>
<p>Data access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CFSR_DACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CFSR_DACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CFSR_DACCVIOLEv"></span><span id="XMC4700::ppb::toggle_CFSR_DACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1adcc18a5d408aee9d90d7814884c64af1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_DACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CFSR_DACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s DACCVIOL bit.</p>
<p>Data access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_CFSR_IACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb17get_CFSR_IACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb17get_CFSR_IACCVIOLEv"></span><span id="XMC4700::ppb::get_CFSR_IACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1aa1245756db027cc072d1b74b859761fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR_IACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_CFSR_IACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CFSR’s IACCVIOL bit.</p>
<p>Instruction access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_CFSR_IACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb17set_CFSR_IACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb17set_CFSR_IACCVIOLEv"></span><span id="XMC4700::ppb::set_CFSR_IACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a5771ceb7e2b68f15537ae501d0e74db6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR_IACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_CFSR_IACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CFSR’s IACCVIOL bit.</p>
<p>Instruction access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_CFSR_IACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb19clear_CFSR_IACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_CFSR_IACCVIOLEv"></span><span id="XMC4700::ppb::clear_CFSR_IACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a2bde47421b4e87fe354367446a599735"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CFSR_IACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_CFSR_IACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CFSR’s IACCVIOL bit.</p>
<p>Instruction access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_CFSR_IACCVIOLEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_CFSR_IACCVIOLEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_CFSR_IACCVIOLEv"></span><span id="XMC4700::ppb::toggle_CFSR_IACCVIOLV"></span><span class="target" id="structXMC4700_1_1ppb_1a11918e2f69c92d7d6947504c9e5d2a90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CFSR_IACCVIOL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_CFSR_IACCVIOLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CFSR’s IACCVIOL bit.</p>
<p>Instruction access violation flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8get_CFSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb8get_CFSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb8get_CFSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::ppb::get_CFSR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1aab612913b1d0c0a4cdea28d302267f7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CFSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIVBYZERO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UNALIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NOCP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INVPC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INVSTATE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UNDEFINSTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BFARVALID</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LSPERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UNSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IMPRECISERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRECISERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IBUSERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MMARVALID</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MLSPERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MUNSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DACCVIOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IACCVIOL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8get_CFSRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CFSR’s bit fields.</p>
<p>(read-write) Configurable Fault Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8set_CFSREbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV7XMC47003ppb8set_CFSREbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV7XMC47003ppb8set_CFSREbbbbbbbbbbbbbbbbbbb"></span><span id="XMC4700::ppb::set_CFSR__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a4de6c8cb97ec94ce50dfd571dd146b09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CFSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DIVBYZERO</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">UNALIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NOCP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INVPC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INVSTATE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">UNDEFINSTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BFARVALID</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LSPERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">UNSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IMPRECISERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRECISERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IBUSERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MMARVALID</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MLSPERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MUNSTKERR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DACCVIOL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IACCVIOL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8set_CFSREbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CFSR’s bit fields.</p>
<p>(read-write) Configurable Fault Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_HFSR_DEBUGEVTEv">
<span id="_CPPv3NV7XMC47003ppb17get_HFSR_DEBUGEVTEv"></span><span id="_CPPv2NV7XMC47003ppb17get_HFSR_DEBUGEVTEv"></span><span id="XMC4700::ppb::get_HFSR_DEBUGEVTV"></span><span class="target" id="structXMC4700_1_1ppb_1ab6a65afebf0f119fb8d29ae505914e54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_HFSR_DEBUGEVT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_HFSR_DEBUGEVTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get HFSR’s DEBUGEVT bit.</p>
<p>Reserved for Debug use </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_HFSR_DEBUGEVTEv">
<span id="_CPPv3NV7XMC47003ppb17set_HFSR_DEBUGEVTEv"></span><span id="_CPPv2NV7XMC47003ppb17set_HFSR_DEBUGEVTEv"></span><span id="XMC4700::ppb::set_HFSR_DEBUGEVTV"></span><span class="target" id="structXMC4700_1_1ppb_1aa2068d2288308ce1bd9f4d4673deb872"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_HFSR_DEBUGEVT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_HFSR_DEBUGEVTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set HFSR’s DEBUGEVT bit.</p>
<p>Reserved for Debug use </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_HFSR_DEBUGEVTEv">
<span id="_CPPv3NV7XMC47003ppb19clear_HFSR_DEBUGEVTEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_HFSR_DEBUGEVTEv"></span><span id="XMC4700::ppb::clear_HFSR_DEBUGEVTV"></span><span class="target" id="structXMC4700_1_1ppb_1a8c6df47cdece6e556a14e926663c8349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_HFSR_DEBUGEVT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_HFSR_DEBUGEVTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear HFSR’s DEBUGEVT bit.</p>
<p>Reserved for Debug use </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_HFSR_DEBUGEVTEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_HFSR_DEBUGEVTEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_HFSR_DEBUGEVTEv"></span><span id="XMC4700::ppb::toggle_HFSR_DEBUGEVTV"></span><span class="target" id="structXMC4700_1_1ppb_1a02fb13ac15b893cf140be21d36ff8b6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_HFSR_DEBUGEVT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_HFSR_DEBUGEVTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle HFSR’s DEBUGEVT bit.</p>
<p>Reserved for Debug use </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_HFSR_FORCEDEv">
<span id="_CPPv3NV7XMC47003ppb15get_HFSR_FORCEDEv"></span><span id="_CPPv2NV7XMC47003ppb15get_HFSR_FORCEDEv"></span><span id="XMC4700::ppb::get_HFSR_FORCEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a42ea0e74e98fa53efd4890885f384e4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_HFSR_FORCED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_HFSR_FORCEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get HFSR’s FORCED bit.</p>
<p>Forced HardFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_HFSR_FORCEDEv">
<span id="_CPPv3NV7XMC47003ppb15set_HFSR_FORCEDEv"></span><span id="_CPPv2NV7XMC47003ppb15set_HFSR_FORCEDEv"></span><span id="XMC4700::ppb::set_HFSR_FORCEDV"></span><span class="target" id="structXMC4700_1_1ppb_1a3092098e268470fc23206dcd9f165bf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_HFSR_FORCED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_HFSR_FORCEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set HFSR’s FORCED bit.</p>
<p>Forced HardFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_HFSR_FORCEDEv">
<span id="_CPPv3NV7XMC47003ppb17clear_HFSR_FORCEDEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_HFSR_FORCEDEv"></span><span id="XMC4700::ppb::clear_HFSR_FORCEDV"></span><span class="target" id="structXMC4700_1_1ppb_1ac7e884972fb41681264b70344603e052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_HFSR_FORCED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_HFSR_FORCEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear HFSR’s FORCED bit.</p>
<p>Forced HardFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_HFSR_FORCEDEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_HFSR_FORCEDEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_HFSR_FORCEDEv"></span><span id="XMC4700::ppb::toggle_HFSR_FORCEDV"></span><span class="target" id="structXMC4700_1_1ppb_1add8dc7c28bc9d60ecae5cd87f7350531"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_HFSR_FORCED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_HFSR_FORCEDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle HFSR’s FORCED bit.</p>
<p>Forced HardFault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_HFSR_VECTTBLEv">
<span id="_CPPv3NV7XMC47003ppb16get_HFSR_VECTTBLEv"></span><span id="_CPPv2NV7XMC47003ppb16get_HFSR_VECTTBLEv"></span><span id="XMC4700::ppb::get_HFSR_VECTTBLV"></span><span class="target" id="structXMC4700_1_1ppb_1a0c0017d375c15da8c311dcb24ff52227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_HFSR_VECTTBL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_HFSR_VECTTBLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get HFSR’s VECTTBL bit.</p>
<p>BusFault on vector table read </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_HFSR_VECTTBLEv">
<span id="_CPPv3NV7XMC47003ppb16set_HFSR_VECTTBLEv"></span><span id="_CPPv2NV7XMC47003ppb16set_HFSR_VECTTBLEv"></span><span id="XMC4700::ppb::set_HFSR_VECTTBLV"></span><span class="target" id="structXMC4700_1_1ppb_1aa291c281c6a2657086c0610199a6e939"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_HFSR_VECTTBL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_HFSR_VECTTBLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set HFSR’s VECTTBL bit.</p>
<p>BusFault on vector table read </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_HFSR_VECTTBLEv">
<span id="_CPPv3NV7XMC47003ppb18clear_HFSR_VECTTBLEv"></span><span id="_CPPv2NV7XMC47003ppb18clear_HFSR_VECTTBLEv"></span><span id="XMC4700::ppb::clear_HFSR_VECTTBLV"></span><span class="target" id="structXMC4700_1_1ppb_1a4958b5008e5874ba25f99ba5921721c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_HFSR_VECTTBL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_HFSR_VECTTBLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear HFSR’s VECTTBL bit.</p>
<p>BusFault on vector table read </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_HFSR_VECTTBLEv">
<span id="_CPPv3NV7XMC47003ppb19toggle_HFSR_VECTTBLEv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_HFSR_VECTTBLEv"></span><span id="XMC4700::ppb::toggle_HFSR_VECTTBLV"></span><span class="target" id="structXMC4700_1_1ppb_1a19e5bbb7121cfa164a1ec4550fc6871d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_HFSR_VECTTBL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_HFSR_VECTTBLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle HFSR’s VECTTBL bit.</p>
<p>BusFault on vector table read </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8get_HFSRERbRbRb">
<span id="_CPPv3NV7XMC47003ppb8get_HFSRERbRbRb"></span><span id="_CPPv2NV7XMC47003ppb8get_HFSRERbRbRb"></span><span id="XMC4700::ppb::get_HFSR__bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1af373afb56967af2e0afdda25d3ad7514"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_HFSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DEBUGEVT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTTBL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8get_HFSRERbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of HFSR’s bit fields.</p>
<p>(read-write) HardFault Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb8set_HFSREbbb">
<span id="_CPPv3NV7XMC47003ppb8set_HFSREbbb"></span><span id="_CPPv2NV7XMC47003ppb8set_HFSREbbb"></span><span id="XMC4700::ppb::set_HFSR__b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1aed9f14201a389a33da17a74252ba9a6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_HFSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DEBUGEVT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTTBL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb8set_HFSREbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of HFSR’s bit fields.</p>
<p>(read-write) HardFault Status Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MMFAR_ADDRESSEv">
<span id="_CPPv3NV7XMC47003ppb17get_MMFAR_ADDRESSEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MMFAR_ADDRESSEv"></span><span id="XMC4700::ppb::get_MMFAR_ADDRESSV"></span><span class="target" id="structXMC4700_1_1ppb_1a3c35458bc8ebbd7600197f71144c4b05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MMFAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MMFAR_ADDRESSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MMFAR’s ADDRESS field.</p>
<p>Address causing the fault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MMFAR_ADDRESSE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb17set_MMFAR_ADDRESSE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb17set_MMFAR_ADDRESSE8uint32_t"></span><span id="XMC4700::ppb::set_MMFAR_ADDRESS__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6d592331ac4cd5da4012f8135cc5658d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MMFAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MMFAR_ADDRESSE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MMFAR’s ADDRESS field.</p>
<p>Address causing the fault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_BFAR_ADDRESSEv">
<span id="_CPPv3NV7XMC47003ppb16get_BFAR_ADDRESSEv"></span><span id="_CPPv2NV7XMC47003ppb16get_BFAR_ADDRESSEv"></span><span id="XMC4700::ppb::get_BFAR_ADDRESSV"></span><span class="target" id="structXMC4700_1_1ppb_1a17f9fac936a890941ec70c0662f88d80"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_BFAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_BFAR_ADDRESSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get BFAR’s ADDRESS field.</p>
<p>Address causing the fault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_BFAR_ADDRESSE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb16set_BFAR_ADDRESSE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb16set_BFAR_ADDRESSE8uint32_t"></span><span id="XMC4700::ppb::set_BFAR_ADDRESS__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a2e952590236b0210fcf7b2aa5e066c36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_BFAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_BFAR_ADDRESSE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set BFAR’s ADDRESS field.</p>
<p>Address causing the fault </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_AFSR_VALUEEv">
<span id="_CPPv3NV7XMC47003ppb14get_AFSR_VALUEEv"></span><span id="_CPPv2NV7XMC47003ppb14get_AFSR_VALUEEv"></span><span id="XMC4700::ppb::get_AFSR_VALUEV"></span><span class="target" id="structXMC4700_1_1ppb_1adccf2609f97deeb59f5493903d43bf70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AFSR_VALUE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_AFSR_VALUEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get AFSR’s VALUE field.</p>
<p>Reserved </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_AFSR_VALUEE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb14set_AFSR_VALUEE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb14set_AFSR_VALUEE8uint32_t"></span><span id="XMC4700::ppb::set_AFSR_VALUE__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a77e3685715a54a00f798c28692928627"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AFSR_VALUE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_AFSR_VALUEE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set AFSR’s VALUE field.</p>
<p>Reserved </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_CPACR_CP11Ev">
<span id="_CPPv3NV7XMC47003ppb14get_CPACR_CP11Ev"></span><span id="_CPPv2NV7XMC47003ppb14get_CPACR_CP11Ev"></span><span id="XMC4700::ppb::get_CPACR_CP11V"></span><span class="target" id="structXMC4700_1_1ppb_1af6ac1663fd9630f5b766e76619a68929"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPACR_CP11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_CPACR_CP11Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPACR’s CP11 field.</p>
<p>Access privileges for coprocessor 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_CPACR_CP11E14PPB_CPACR_CP11">
<span id="_CPPv3NV7XMC47003ppb14set_CPACR_CP11E14PPB_CPACR_CP11"></span><span id="_CPPv2NV7XMC47003ppb14set_CPACR_CP11E14PPB_CPACR_CP11"></span><span id="XMC4700::ppb::set_CPACR_CP11__PPB_CPACR_CP11V"></span><span class="target" id="structXMC4700_1_1ppb_1a41f9200060c887d063cb9756fabfb348"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CPACR_CP11</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_CPACR_CP11E14PPB_CPACR_CP11" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CPACR’s CP11 field.</p>
<p>Access privileges for coprocessor 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_CPACR_CP10Ev">
<span id="_CPPv3NV7XMC47003ppb14get_CPACR_CP10Ev"></span><span id="_CPPv2NV7XMC47003ppb14get_CPACR_CP10Ev"></span><span id="XMC4700::ppb::get_CPACR_CP10V"></span><span class="target" id="structXMC4700_1_1ppb_1a487181f57e0b50057b8ac0dcefb2ee78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPACR_CP10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_CPACR_CP10Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CPACR’s CP10 field.</p>
<p>Access privileges for coprocessor 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_CPACR_CP10E14PPB_CPACR_CP11">
<span id="_CPPv3NV7XMC47003ppb14set_CPACR_CP10E14PPB_CPACR_CP11"></span><span id="_CPPv2NV7XMC47003ppb14set_CPACR_CP10E14PPB_CPACR_CP11"></span><span id="XMC4700::ppb::set_CPACR_CP10__PPB_CPACR_CP11V"></span><span class="target" id="structXMC4700_1_1ppb_1a2375580b1c1c42638edc19081fa769de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CPACR_CP10</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_CPACR_CP10E14PPB_CPACR_CP11" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CPACR’s CP10 field.</p>
<p>Access privileges for coprocessor 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_CPACRER14PPB_CPACR_CP11R14PPB_CPACR_CP11">
<span id="_CPPv3NV7XMC47003ppb9get_CPACRER14PPB_CPACR_CP11R14PPB_CPACR_CP11"></span><span id="_CPPv2NV7XMC47003ppb9get_CPACRER14PPB_CPACR_CP11R14PPB_CPACR_CP11"></span><span id="XMC4700::ppb::get_CPACR__PPB_CPACR_CP11R.PPB_CPACR_CP11RV"></span><span class="target" id="structXMC4700_1_1ppb_1a43127315b329a8d1f7f711f3d5bd6c86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPACR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CP11</span></span>, <a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CP10</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_CPACRER14PPB_CPACR_CP11R14PPB_CPACR_CP11" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CPACR’s bit fields.</p>
<p>(read-write) Coprocessor Access Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_CPACRE14PPB_CPACR_CP1114PPB_CPACR_CP11">
<span id="_CPPv3NV7XMC47003ppb9set_CPACRE14PPB_CPACR_CP1114PPB_CPACR_CP11"></span><span id="_CPPv2NV7XMC47003ppb9set_CPACRE14PPB_CPACR_CP1114PPB_CPACR_CP11"></span><span id="XMC4700::ppb::set_CPACR__PPB_CPACR_CP11.PPB_CPACR_CP11V"></span><span class="target" id="structXMC4700_1_1ppb_1a190d5583e3780072a5ea738c5f2b5d37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CPACR</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CP11</span></span>, <a class="reference internal" href="enum_PPB__CPACR__CP11_8h_1a48d829c37c29422db179fe2c4a44d6bc.html#_CPPv4N7XMC470014PPB_CPACR_CP11E" title="XMC4700::PPB_CPACR_CP11"><span class="n"><span class="pre">PPB_CPACR_CP11</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CP10</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_CPACRE14PPB_CPACR_CP1114PPB_CPACR_CP11" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CPACR’s bit fields.</p>
<p>(read-write) Coprocessor Access Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_TYPE_IREGIONEv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_TYPE_IREGIONEv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_TYPE_IREGIONEv"></span><span id="XMC4700::ppb::get_MPU_TYPE_IREGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a92e6b3d2eabbcdbf5ebecc887b56e953"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_IREGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_TYPE_IREGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPE’s IREGION field.</p>
<p>Number of supported MPU instruction regions </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_TYPE_DREGIONEv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_TYPE_DREGIONEv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_TYPE_DREGIONEv"></span><span id="XMC4700::ppb::get_MPU_TYPE_DREGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a8225f4604621cb21ca1a52d3f7e24e91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_DREGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_TYPE_DREGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPE’s DREGION field.</p>
<p>Number of supported MPU data regions </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_MPU_TYPE_SEPARATEEv">
<span id="_CPPv3NV7XMC47003ppb21get_MPU_TYPE_SEPARATEEv"></span><span id="_CPPv2NV7XMC47003ppb21get_MPU_TYPE_SEPARATEEv"></span><span id="XMC4700::ppb::get_MPU_TYPE_SEPARATEV"></span><span class="target" id="structXMC4700_1_1ppb_1aef44b515a6e9d15de718670ae16f2a10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_SEPARATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_MPU_TYPE_SEPARATEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPE’s SEPARATE bit.</p>
<p>Support for unified or separate instruction and date memory maps </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12get_MPU_TYPEER7uint8_tR7uint8_tRb">
<span id="_CPPv3NV7XMC47003ppb12get_MPU_TYPEER7uint8_tR7uint8_tRb"></span><span id="_CPPv2NV7XMC47003ppb12get_MPU_TYPEER7uint8_tR7uint8_tRb"></span><span id="XMC4700::ppb::get_MPU_TYPE__uint8_tR.uint8_tR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a1bc39cd7bac0eb797a03dc0237b50ab7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IREGION</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DREGION</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SEPARATE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12get_MPU_TYPEER7uint8_tR7uint8_tRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_TYPE’s bit fields.</p>
<p>(read-only) MPU Type Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23get_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV7XMC47003ppb23get_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV7XMC47003ppb23get_MPU_CTRL_PRIVDEFENAEv"></span><span id="XMC4700::ppb::get_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structXMC4700_1_1ppb_1ab94afeaf21f26af0c1ed55adf3cd25ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23get_MPU_CTRL_PRIVDEFENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRL’s PRIVDEFENA bit.</p>
<p>Enables privileged software access to the default memory map </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23set_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV7XMC47003ppb23set_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV7XMC47003ppb23set_MPU_CTRL_PRIVDEFENAEv"></span><span id="XMC4700::ppb::set_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a9f17c227f3de908c5a75d75b1f311ba3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23set_MPU_CTRL_PRIVDEFENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRL’s PRIVDEFENA bit.</p>
<p>Enables privileged software access to the default memory map </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25clear_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV7XMC47003ppb25clear_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV7XMC47003ppb25clear_MPU_CTRL_PRIVDEFENAEv"></span><span id="XMC4700::ppb::clear_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a63847eb2a8005c8f1624150fd47e3d61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25clear_MPU_CTRL_PRIVDEFENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRL’s PRIVDEFENA bit.</p>
<p>Enables privileged software access to the default memory map </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb26toggle_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV7XMC47003ppb26toggle_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV7XMC47003ppb26toggle_MPU_CTRL_PRIVDEFENAEv"></span><span id="XMC4700::ppb::toggle_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structXMC4700_1_1ppb_1acab1b3179280724cf933ad6f60907a22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb26toggle_MPU_CTRL_PRIVDEFENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRL’s PRIVDEFENA bit.</p>
<p>Enables privileged software access to the default memory map </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV7XMC47003ppb21get_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV7XMC47003ppb21get_MPU_CTRL_HFNMIENAEv"></span><span id="XMC4700::ppb::get_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a0f682adb9adc26300931d379b4d1e31b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_MPU_CTRL_HFNMIENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRL’s HFNMIENA bit.</p>
<p>Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV7XMC47003ppb21set_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV7XMC47003ppb21set_MPU_CTRL_HFNMIENAEv"></span><span id="XMC4700::ppb::set_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a8ee5b79c7ffa76946f434b95763f0251"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_MPU_CTRL_HFNMIENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRL’s HFNMIENA bit.</p>
<p>Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV7XMC47003ppb23clear_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_MPU_CTRL_HFNMIENAEv"></span><span id="XMC4700::ppb::clear_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a63dd39ded6fb692c5f45d6af8d762182"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_MPU_CTRL_HFNMIENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRL’s HFNMIENA bit.</p>
<p>Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_MPU_CTRL_HFNMIENAEv"></span><span id="XMC4700::ppb::toggle_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structXMC4700_1_1ppb_1a9ef8430f28239237a31368e82254acc3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_MPU_CTRL_HFNMIENAEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRL’s HFNMIENA bit.</p>
<p>Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_CTRL_ENABLEEv"></span><span id="XMC4700::ppb::get_MPU_CTRL_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a06770deca6b5fbcd3f20e2807a676dc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_CTRL_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRL’s ENABLE bit.</p>
<p>Enable MPU </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_CTRL_ENABLEEv"></span><span id="XMC4700::ppb::set_MPU_CTRL_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a43173fd8b7ce3c1a3b08c9c6239ab331"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_CTRL_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRL’s ENABLE bit.</p>
<p>Enable MPU </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb21clear_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_MPU_CTRL_ENABLEEv"></span><span id="XMC4700::ppb::clear_MPU_CTRL_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1adb74fb595607f5ff465b73dc42538c33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_MPU_CTRL_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRL’s ENABLE bit.</p>
<p>Enable MPU </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_MPU_CTRL_ENABLEEv"></span><span id="XMC4700::ppb::toggle_MPU_CTRL_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a305dfacf5049a5694f5289929b597b45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_MPU_CTRL_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRL’s ENABLE bit.</p>
<p>Enable MPU </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12get_MPU_CTRLERbRbRb">
<span id="_CPPv3NV7XMC47003ppb12get_MPU_CTRLERbRbRb"></span><span id="_CPPv2NV7XMC47003ppb12get_MPU_CTRLERbRbRb"></span><span id="XMC4700::ppb::get_MPU_CTRL__bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8c067408d2defe321ca9dee28c0779b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRIVDEFENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HFNMIENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12get_MPU_CTRLERbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_CTRL’s bit fields.</p>
<p>(read-write) MPU Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12set_MPU_CTRLEbbb">
<span id="_CPPv3NV7XMC47003ppb12set_MPU_CTRLEbbb"></span><span id="_CPPv2NV7XMC47003ppb12set_MPU_CTRLEbbb"></span><span id="XMC4700::ppb::set_MPU_CTRL__b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a9e893d734a0d804faccd663f4b707796"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRIVDEFENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HFNMIENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12set_MPU_CTRLEbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_CTRL’s bit fields.</p>
<p>(read-write) MPU Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RNR_REGIONEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RNR_REGIONEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RNR_REGIONEv"></span><span id="XMC4700::ppb::get_MPU_RNR_REGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a74d9d340fd01e9335d5de6e864265505"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RNR_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RNR_REGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RNR’s REGION field.</p>
<p>Region </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RNR_REGIONE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RNR_REGIONE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RNR_REGIONE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RNR_REGION__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aae876f17d17840c072cbc54c3cfed8a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RNR_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RNR_REGIONE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RNR’s REGION field.</p>
<p>Region </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RBAR_ADDREv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RBAR_ADDREv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RBAR_ADDREv"></span><span id="XMC4700::ppb::get_MPU_RBAR_ADDRV"></span><span class="target" id="structXMC4700_1_1ppb_1a9c6589722a7100a83a9611f19f5802e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_ADDR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RBAR_ADDREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RBAR_ADDRE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RBAR_ADDRE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RBAR_ADDRE8uint32_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_ADDR__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac6a9867c1f46c44b4229f7422ee6828d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RBAR_ADDRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RBAR_VALIDEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a8dc01e8c065825e6100d63c83afe8dbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RBAR_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RBAR_VALIDEv"></span><span id="XMC4700::ppb::set_MPU_RBAR_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a279ef0c3ebaf06460390504b65daf145"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RBAR_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb20clear_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_MPU_RBAR_VALIDEv"></span><span id="XMC4700::ppb::clear_MPU_RBAR_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a8a46785d67819434c31d25cc2b82bf43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_MPU_RBAR_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RBAR’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_MPU_RBAR_VALIDEv"></span><span id="XMC4700::ppb::toggle_MPU_RBAR_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5eec5a9e30098b50e155b1c6a4742b8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_MPU_RBAR_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RBAR’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RBAR_REGIONEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RBAR_REGIONEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RBAR_REGIONEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_REGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a2b3d1c875c85f05ee79b17f4aee69d7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RBAR_REGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RBAR_REGIONE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RBAR_REGIONE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RBAR_REGIONE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_REGION__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9e05ca26ddba042d6c2d0aeedee89fb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RBAR_REGIONE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12get_MPU_RBARER8uint32_tRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb12get_MPU_RBARER8uint32_tRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb12get_MPU_RBARER8uint32_tRbR7uint8_t"></span><span id="XMC4700::ppb::get_MPU_RBAR__uint32_tR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1ae2d20295b66e2d3e823afd1488a14eeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12get_MPU_RBARER8uint32_tRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RBAR’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12set_MPU_RBARE8uint32_tb7uint8_t">
<span id="_CPPv3NV7XMC47003ppb12set_MPU_RBARE8uint32_tb7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb12set_MPU_RBARE8uint32_tb7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR__uint32_t.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a83cda391e5e00a14686d6e9e8495a92e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12set_MPU_RBARE8uint32_tb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RBAR’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RASR_XNEv">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RASR_XNEv"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RASR_XNEv"></span><span id="XMC4700::ppb::get_MPU_RASR_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a36eee2c6f8f48137693e62ecec87e714"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RASR_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RASR_XNEv">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RASR_XNEv"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RASR_XNEv"></span><span id="XMC4700::ppb::set_MPU_RASR_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a9aa9a37c2d929c08292047c3161a8475"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RASR_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_MPU_RASR_XNEv">
<span id="_CPPv3NV7XMC47003ppb17clear_MPU_RASR_XNEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_MPU_RASR_XNEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1abbda490d1d38cb8d19a056243d4c92e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_MPU_RASR_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_MPU_RASR_XNEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_MPU_RASR_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_MPU_RASR_XNEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a2d8be28bfec2813316bffb89f8b5dd2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_MPU_RASR_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RASR_APEv">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RASR_APEv"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RASR_APEv"></span><span id="XMC4700::ppb::get_MPU_RASR_APV"></span><span class="target" id="structXMC4700_1_1ppb_1a42d42f7e53c628e6f7f37d2bfb1838d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_AP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RASR_APEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RASR_APE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RASR_APE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RASR_APE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_AP__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a7741a712d69fc06fbc27d053aceca187"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_AP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RASR_APE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_MPU_RASR_TEXEv">
<span id="_CPPv3NV7XMC47003ppb16get_MPU_RASR_TEXEv"></span><span id="_CPPv2NV7XMC47003ppb16get_MPU_RASR_TEXEv"></span><span id="XMC4700::ppb::get_MPU_RASR_TEXV"></span><span class="target" id="structXMC4700_1_1ppb_1aee1358f343c1b60821e394ddfbe23ff9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_TEX</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_MPU_RASR_TEXEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_MPU_RASR_TEXE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb16set_MPU_RASR_TEXE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb16set_MPU_RASR_TEXE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_TEX__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a85d1703232f169651f68527ccdf6399c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_TEX</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_MPU_RASR_TEXE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_MPU_RASR_SEv">
<span id="_CPPv3NV7XMC47003ppb14get_MPU_RASR_SEv"></span><span id="_CPPv2NV7XMC47003ppb14get_MPU_RASR_SEv"></span><span id="XMC4700::ppb::get_MPU_RASR_SV"></span><span class="target" id="structXMC4700_1_1ppb_1abd576f20604a8c73e602bcb1f48a2a20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_MPU_RASR_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_MPU_RASR_SEv">
<span id="_CPPv3NV7XMC47003ppb14set_MPU_RASR_SEv"></span><span id="_CPPv2NV7XMC47003ppb14set_MPU_RASR_SEv"></span><span id="XMC4700::ppb::set_MPU_RASR_SV"></span><span class="target" id="structXMC4700_1_1ppb_1ae69759524b1473498e86f7d76e83634c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_MPU_RASR_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_MPU_RASR_SEv">
<span id="_CPPv3NV7XMC47003ppb16clear_MPU_RASR_SEv"></span><span id="_CPPv2NV7XMC47003ppb16clear_MPU_RASR_SEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_SV"></span><span class="target" id="structXMC4700_1_1ppb_1aad77df77b2bf9cbc576d8537198a6710"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_MPU_RASR_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_SEv">
<span id="_CPPv3NV7XMC47003ppb17toggle_MPU_RASR_SEv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_MPU_RASR_SEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a22db88f50f04ae967c59b08e4edb5b1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_MPU_RASR_CEv">
<span id="_CPPv3NV7XMC47003ppb14get_MPU_RASR_CEv"></span><span id="_CPPv2NV7XMC47003ppb14get_MPU_RASR_CEv"></span><span id="XMC4700::ppb::get_MPU_RASR_CV"></span><span class="target" id="structXMC4700_1_1ppb_1ac4e975a41adaca3b9aee76488af93000"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_MPU_RASR_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_MPU_RASR_CEv">
<span id="_CPPv3NV7XMC47003ppb14set_MPU_RASR_CEv"></span><span id="_CPPv2NV7XMC47003ppb14set_MPU_RASR_CEv"></span><span id="XMC4700::ppb::set_MPU_RASR_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a4a34818809a947552a91b36a427f971e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_MPU_RASR_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_MPU_RASR_CEv">
<span id="_CPPv3NV7XMC47003ppb16clear_MPU_RASR_CEv"></span><span id="_CPPv2NV7XMC47003ppb16clear_MPU_RASR_CEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a0546a644eaa44684088bc97151de48b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_MPU_RASR_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_CEv">
<span id="_CPPv3NV7XMC47003ppb17toggle_MPU_RASR_CEv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_MPU_RASR_CEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_CV"></span><span class="target" id="structXMC4700_1_1ppb_1aa03187341d4c3c227fbe0b7fdc50e10a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_MPU_RASR_BEv">
<span id="_CPPv3NV7XMC47003ppb14get_MPU_RASR_BEv"></span><span id="_CPPv2NV7XMC47003ppb14get_MPU_RASR_BEv"></span><span id="XMC4700::ppb::get_MPU_RASR_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a51a26da0096e1dbda88ccf2fbf08a001"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_MPU_RASR_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_MPU_RASR_BEv">
<span id="_CPPv3NV7XMC47003ppb14set_MPU_RASR_BEv"></span><span id="_CPPv2NV7XMC47003ppb14set_MPU_RASR_BEv"></span><span id="XMC4700::ppb::set_MPU_RASR_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a882c311db2e812de956e8c3548b10b54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_MPU_RASR_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_MPU_RASR_BEv">
<span id="_CPPv3NV7XMC47003ppb16clear_MPU_RASR_BEv"></span><span id="_CPPv2NV7XMC47003ppb16clear_MPU_RASR_BEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_BV"></span><span class="target" id="structXMC4700_1_1ppb_1ae99a708e1caeb1f9b655b260b4bdc6b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_MPU_RASR_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_BEv">
<span id="_CPPv3NV7XMC47003ppb17toggle_MPU_RASR_BEv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_MPU_RASR_BEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d8be3b8f933f93b16256f16f60fb97b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_MPU_RASR_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_MPU_RASR_SRDEv">
<span id="_CPPv3NV7XMC47003ppb16get_MPU_RASR_SRDEv"></span><span id="_CPPv2NV7XMC47003ppb16get_MPU_RASR_SRDEv"></span><span id="XMC4700::ppb::get_MPU_RASR_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a15cca4f759c00435d485883d1060c0c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_SRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_MPU_RASR_SRDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_MPU_RASR_SRDE16PPB_MPU_RASR_SRD">
<span id="_CPPv3NV7XMC47003ppb16set_MPU_RASR_SRDE16PPB_MPU_RASR_SRD"></span><span id="_CPPv2NV7XMC47003ppb16set_MPU_RASR_SRDE16PPB_MPU_RASR_SRD"></span><span id="XMC4700::ppb::set_MPU_RASR_SRD__PPB_MPU_RASR_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a9de169c8b975f68fde192316ec39a640"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_SRD</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_MPU_RASR_SRDE16PPB_MPU_RASR_SRD" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_SIZEEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_SIZEEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_SIZEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_SIZEV"></span><span class="target" id="structXMC4700_1_1ppb_1a51399d3af0d410012c3d5a4ad634b9b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_SIZEE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_SIZEE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_SIZEE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_SIZE__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ace7afef71257ac2e19671a9ea302577e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_SIZEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_ENABLEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a243044723c0fd7f025e4d33b03164b04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_ENABLEEv"></span><span id="XMC4700::ppb::set_MPU_RASR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1ad2745de94aca938f40ae6abe5f107dc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21clear_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb21clear_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb21clear_MPU_RASR_ENABLEEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a9ae64872d90fbd6e459ddc8471857fb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21clear_MPU_RASR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22toggle_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22toggle_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22toggle_MPU_RASR_ENABLEEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a21b73e6537457c99db7e362f49e47bdd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22toggle_MPU_RASR_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12get_MPU_RASRERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb">
<span id="_CPPv3NV7XMC47003ppb12get_MPU_RASRERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="_CPPv2NV7XMC47003ppb12get_MPU_RASRERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="XMC4700::ppb::get_MPU_RASR__bR.uint8_tR.uint8_tR.bR.bR.bR.PPB_MPU_RASR_SRDR.uint8_tR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab138f37e372cc76db90685194ae123f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12get_MPU_RASRERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RASR’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb12set_MPU_RASREb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb">
<span id="_CPPv3NV7XMC47003ppb12set_MPU_RASREb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="_CPPv2NV7XMC47003ppb12set_MPU_RASREb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="XMC4700::ppb::set_MPU_RASR__b.uint8_t.uint8_t.b.b.b.PPB_MPU_RASR_SRD.uint8_t.bV"></span><span class="target" id="structXMC4700_1_1ppb_1ac0c9bd56b7ffcb89b9e95e7393e4074a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb12set_MPU_RASREb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RASR’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A1_ADDREv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RBAR_A1_ADDREv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RBAR_A1_ADDREv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A1_ADDRV"></span><span class="target" id="structXMC4700_1_1ppb_1ab99d6c5c07dff1b97b46ac7b4cb510cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A1_ADDR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A1_ADDREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A1’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A1_ADDRE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RBAR_A1_ADDRE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RBAR_A1_ADDRE8uint32_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A1_ADDR__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a3c184abdcfc1cb1901e011ea32a2b503"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A1_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A1_ADDRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A1’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A1_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21get_MPU_RBAR_A1_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21get_MPU_RBAR_A1_VALIDEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A1_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a6e48887e8b8d94b289c00422ef178fa6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A1_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A1_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A1’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A1_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21set_MPU_RBAR_A1_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21set_MPU_RBAR_A1_VALIDEv"></span><span id="XMC4700::ppb::set_MPU_RBAR_A1_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a7007bc3ec401874cb4fbf8451648a94c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A1_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A1_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A1’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A1_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb23clear_MPU_RBAR_A1_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_MPU_RBAR_A1_VALIDEv"></span><span id="XMC4700::ppb::clear_MPU_RBAR_A1_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a7654df7f160c12db45edc9d9c64969d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RBAR_A1_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A1_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RBAR_A1’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A1_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_MPU_RBAR_A1_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_MPU_RBAR_A1_VALIDEv"></span><span id="XMC4700::ppb::toggle_MPU_RBAR_A1_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a8c3af5174f26cd7ee667bb2d0507f64d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RBAR_A1_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A1_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RBAR_A1’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A1_REGIONEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RBAR_A1_REGIONEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RBAR_A1_REGIONEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A1_REGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a7e6ba6a1a51ac54e1210d0e797d9c0c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A1_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A1_REGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A1’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A1_REGIONE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RBAR_A1_REGIONE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RBAR_A1_REGIONE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A1_REGION__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a6f731f8a76b8eca50922387083a3cdeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A1_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A1_REGIONE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A1’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A1ER8uint32_tRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RBAR_A1ER8uint32_tRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RBAR_A1ER8uint32_tRbR7uint8_t"></span><span id="XMC4700::ppb::get_MPU_RBAR_A1__uint32_tR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a8e4674866d60b5772e699e14c999d29c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A1ER8uint32_tRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RBAR_A1’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A1E8uint32_tb7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RBAR_A1E8uint32_tb7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RBAR_A1E8uint32_tb7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A1__uint32_t.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a5206b8efb2ea1e9a850ea4fd33f302e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A1E8uint32_tb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RBAR_A1’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A1_XNEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A1_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A1_XNEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ae5b5182942eea8f98a7766dfb23102cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A1_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A1_XNEv">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A1_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A1_XNEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a674ae05f74099dff729a568c1fc387be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A1_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A1_XNEv">
<span id="_CPPv3NV7XMC47003ppb20clear_MPU_RASR_A1_XNEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_MPU_RASR_A1_XNEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A1_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1aa076ae7fa10f8c91cdaddeec94f0f8fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A1_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A1_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A1’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A1_XNEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_MPU_RASR_A1_XNEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_MPU_RASR_A1_XNEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A1_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ae38db6caa6b95adcab8d2d73339cd583"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A1_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A1_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A1’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A1_APEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A1_APEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A1_APEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_APV"></span><span class="target" id="structXMC4700_1_1ppb_1a8d30b07ed34d2b160df1ce5cba4217ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_AP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A1_APEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A1_APE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A1_APE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A1_APE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_AP__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8c1d86a83e761ca8728cfc94e64e77ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_AP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A1_APE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A1_TEXEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A1_TEXEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A1_TEXEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_TEXV"></span><span class="target" id="structXMC4700_1_1ppb_1a4b65f01d05b8482246f7aac3215c4ab1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_TEX</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A1_TEXEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A1_TEXE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A1_TEXE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A1_TEXE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_TEX__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad15408b2b88ba917c71ca2a201eac9df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_TEX</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A1_TEXE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_SEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A1_SEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A1_SEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a21c740a5e6532029b0b8c6d94ab51367"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_SEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A1_SEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A1_SEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_SV"></span><span class="target" id="structXMC4700_1_1ppb_1aabfbed3a3b65d02e1ce262b9779fdd65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_SEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A1_SEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A1_SEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A1_SV"></span><span class="target" id="structXMC4700_1_1ppb_1accb7348df2719cdfc3cb94468d1ad837"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A1_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A1’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_SEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A1_SEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A1_SEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A1_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a83f441d08f3a11f266e73c2f52f8bf99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A1_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A1’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_CEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A1_CEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A1_CEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a0a325b11e18efa40b2cc7a3c78a50403"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_CEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A1_CEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A1_CEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a7971240e93fe728b6cefedbeb10b63b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_CEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A1_CEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A1_CEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A1_CV"></span><span class="target" id="structXMC4700_1_1ppb_1ad348745e4fd12b4b8d0e10ca59af9150"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A1_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A1’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_CEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A1_CEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A1_CEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A1_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a5b4e5d31d672349fe08abdc474d145c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A1_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A1’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_BEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A1_BEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A1_BEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a36bf4c0695ef4f46dd1ecd1d9c25e333"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A1_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_BEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A1_BEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A1_BEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a80cfbae2ed13fdb4ac7d2f11d4d9e557"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A1_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_BEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A1_BEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A1_BEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A1_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a7e1aa29820f5e73eca1c9a0419123334"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A1_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A1_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A1’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_BEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A1_BEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A1_BEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A1_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a7f3e22cb580c9583decec1c88c0c8785"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A1_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A1_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A1’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A1_SRDEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A1_SRDEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A1_SRDEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1ae04c0eda8c67433547a13c4454f9c29b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_SRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A1_SRDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A1_SRDE16PPB_MPU_RASR_SRD">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A1_SRDE16PPB_MPU_RASR_SRD"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A1_SRDE16PPB_MPU_RASR_SRD"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_SRD__PPB_MPU_RASR_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a6513b89a7df6d99798e4788100c1c01d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_SRD</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A1_SRDE16PPB_MPU_RASR_SRD" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RASR_A1_SIZEEv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RASR_A1_SIZEEv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RASR_A1_SIZEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_SIZEV"></span><span class="target" id="structXMC4700_1_1ppb_1a0d2d239212c696547eb0202775c82a2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RASR_A1_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RASR_A1_SIZEE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RASR_A1_SIZEE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RASR_A1_SIZEE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_SIZE__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa04daa4316a87b9a6224dffc6c14f8b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RASR_A1_SIZEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RASR_A1_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RASR_A1_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RASR_A1_ENABLEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A1_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1aaace7dc0807713c73c9a4b0506fe223e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RASR_A1_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A1’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RASR_A1_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RASR_A1_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RASR_A1_ENABLEEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A1_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1add7faf1f155d2caeac1e8e2ae36c6162"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RASR_A1_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A1’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A1_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb24clear_MPU_RASR_A1_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_MPU_RASR_A1_ENABLEEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A1_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1ad954d7a253ca6bd957cab1925bbd3883"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A1_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A1_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A1’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A1_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_MPU_RASR_A1_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_MPU_RASR_A1_ENABLEEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A1_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1aea55ef6782a1e15ba137dac31b56f791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A1_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A1_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A1’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RASR_A1ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RASR_A1ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RASR_A1ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="XMC4700::ppb::get_MPU_RASR_A1__bR.uint8_tR.uint8_tR.bR.bR.bR.PPB_MPU_RASR_SRDR.uint8_tR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1aef249cbc93e4be18a3b305492f586a25"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RASR_A1ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RASR_A1’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RASR_A1Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RASR_A1Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RASR_A1Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="XMC4700::ppb::set_MPU_RASR_A1__b.uint8_t.uint8_t.b.b.b.PPB_MPU_RASR_SRD.uint8_t.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a5a4ad0062b258bf4806c9215bc4b6e0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RASR_A1Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RASR_A1’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A2_ADDREv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RBAR_A2_ADDREv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RBAR_A2_ADDREv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A2_ADDRV"></span><span class="target" id="structXMC4700_1_1ppb_1a4d1c337a0a25f993ae1f4380a9f31ecf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A2_ADDR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A2_ADDREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A2’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A2_ADDRE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RBAR_A2_ADDRE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RBAR_A2_ADDRE8uint32_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A2_ADDR__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a248e37e5d35e469f3ffe403f14a9a696"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A2_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A2_ADDRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A2’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A2_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21get_MPU_RBAR_A2_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21get_MPU_RBAR_A2_VALIDEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A2_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a38ecc10980b97b226bd350bacbaa6498"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A2_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A2_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A2’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A2_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21set_MPU_RBAR_A2_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21set_MPU_RBAR_A2_VALIDEv"></span><span id="XMC4700::ppb::set_MPU_RBAR_A2_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1afa014be79ce13136758447c99f775aad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A2_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A2_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A2’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A2_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb23clear_MPU_RBAR_A2_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_MPU_RBAR_A2_VALIDEv"></span><span id="XMC4700::ppb::clear_MPU_RBAR_A2_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a0e929dc48a49ecee37141fa713ea8ec8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RBAR_A2_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A2_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RBAR_A2’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A2_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_MPU_RBAR_A2_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_MPU_RBAR_A2_VALIDEv"></span><span id="XMC4700::ppb::toggle_MPU_RBAR_A2_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a6b9f93f7971e94d385fa749edb9087cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RBAR_A2_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A2_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RBAR_A2’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A2_REGIONEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RBAR_A2_REGIONEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RBAR_A2_REGIONEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A2_REGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a984f24b054fdceea6fd3f0a337bcc143"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A2_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A2_REGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A2’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A2_REGIONE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RBAR_A2_REGIONE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RBAR_A2_REGIONE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A2_REGION__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1acb54243237139d9d0a872c1d0fb90fc3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A2_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A2_REGIONE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A2’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A2ER8uint32_tRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RBAR_A2ER8uint32_tRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RBAR_A2ER8uint32_tRbR7uint8_t"></span><span id="XMC4700::ppb::get_MPU_RBAR_A2__uint32_tR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a0a61036db7fbb956cd0e2d5707250ab9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A2ER8uint32_tRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RBAR_A2’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A2E8uint32_tb7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RBAR_A2E8uint32_tb7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RBAR_A2E8uint32_tb7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A2__uint32_t.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad2606aa64c9c41900e246553ff352abc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A2E8uint32_tb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RBAR_A2’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A2_XNEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A2_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A2_XNEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a959be8c6cf6be0351615d3c680bc9872"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A2_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A2_XNEv">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A2_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A2_XNEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ab80317cf0c1d6c518a11c176d65fdfbf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A2_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A2_XNEv">
<span id="_CPPv3NV7XMC47003ppb20clear_MPU_RASR_A2_XNEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_MPU_RASR_A2_XNEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A2_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a40b55f6583c5f0a57233779297421df0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A2_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A2_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A2’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A2_XNEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_MPU_RASR_A2_XNEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_MPU_RASR_A2_XNEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A2_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1a5d759b5af5fa777ebaa2d972b304e960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A2_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A2_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A2’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A2_APEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A2_APEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A2_APEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_APV"></span><span class="target" id="structXMC4700_1_1ppb_1a7332858ab47330fffc687c0b7a6076f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_AP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A2_APEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A2_APE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A2_APE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A2_APE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_AP__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa12b4ef783399923be317ca173ff5e83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_AP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A2_APE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A2_TEXEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A2_TEXEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A2_TEXEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_TEXV"></span><span class="target" id="structXMC4700_1_1ppb_1ab8abd44232a9ea53dc4c2dc631aefa09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_TEX</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A2_TEXEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A2_TEXE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A2_TEXE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A2_TEXE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_TEX__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a646b0ad368528c38743226fdc6b74f64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_TEX</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A2_TEXE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_SEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A2_SEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A2_SEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_SV"></span><span class="target" id="structXMC4700_1_1ppb_1aeefea6feb77fab73e7337e7cc9d3976c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_SEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A2_SEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A2_SEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a0816558abd8352b02cb23ab2a3d36910"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_SEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A2_SEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A2_SEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A2_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a4ed8f3b8e60d5e44a24464d090b52268"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A2_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A2’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_SEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A2_SEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A2_SEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A2_SV"></span><span class="target" id="structXMC4700_1_1ppb_1ac57e245cc9d8e75c10e14c250a953a68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A2_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A2’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_CEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A2_CEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A2_CEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a6f97787b80bae4e977cea9227f49c931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_CEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A2_CEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A2_CEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_CV"></span><span class="target" id="structXMC4700_1_1ppb_1aea79ffded00909dddc2424d99ef7daa3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_CEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A2_CEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A2_CEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A2_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a412af5d57c77bc703736456c3a411859"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A2_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A2’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_CEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A2_CEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A2_CEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A2_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a7828c42d608e72fc664036866eef434b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A2_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A2’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_BEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A2_BEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A2_BEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_BV"></span><span class="target" id="structXMC4700_1_1ppb_1ad389e0fcf44756bbdabcfbb5b0e17cc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A2_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_BEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A2_BEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A2_BEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_BV"></span><span class="target" id="structXMC4700_1_1ppb_1ace140614b10894af42bedb9f8b7380de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A2_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_BEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A2_BEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A2_BEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A2_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a8f5cb6383596bf20893c0e5f3a586cfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A2_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A2_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A2’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_BEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A2_BEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A2_BEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A2_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a9977286920e7a11185c8fdae53009675"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A2_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A2_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A2’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A2_SRDEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A2_SRDEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A2_SRDEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a04cd053928463301bdd675c63ced84c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_SRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A2_SRDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A2_SRDE16PPB_MPU_RASR_SRD">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A2_SRDE16PPB_MPU_RASR_SRD"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A2_SRDE16PPB_MPU_RASR_SRD"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_SRD__PPB_MPU_RASR_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a3ef47b9b75f1815674be4d614042100d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_SRD</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A2_SRDE16PPB_MPU_RASR_SRD" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RASR_A2_SIZEEv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RASR_A2_SIZEEv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RASR_A2_SIZEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_SIZEV"></span><span class="target" id="structXMC4700_1_1ppb_1ae4dd837958d52c64d6cfec63ca912028"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RASR_A2_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RASR_A2_SIZEE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RASR_A2_SIZEE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RASR_A2_SIZEE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_SIZE__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a8948acb0c0bb1a9d2843cb5f4366826d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RASR_A2_SIZEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RASR_A2_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RASR_A2_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RASR_A2_ENABLEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A2_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a1fe24f9f5468653e853a2f6b7d49c8e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RASR_A2_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A2’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RASR_A2_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RASR_A2_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RASR_A2_ENABLEEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A2_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a462189aa4f33c6dd66ec5298e7314392"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RASR_A2_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A2’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A2_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb24clear_MPU_RASR_A2_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_MPU_RASR_A2_ENABLEEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A2_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a5e328e101f68572d05f477f321f38512"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A2_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A2_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A2’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A2_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_MPU_RASR_A2_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_MPU_RASR_A2_ENABLEEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A2_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a94832151c0ab5976646db0e91f99dfcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A2_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A2_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A2’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RASR_A2ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RASR_A2ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RASR_A2ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="XMC4700::ppb::get_MPU_RASR_A2__bR.uint8_tR.uint8_tR.bR.bR.bR.PPB_MPU_RASR_SRDR.uint8_tR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a0d5002ca927945d08f5a4b572a0ee1c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A2</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RASR_A2ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RASR_A2’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RASR_A2Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RASR_A2Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RASR_A2Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="XMC4700::ppb::set_MPU_RASR_A2__b.uint8_t.uint8_t.b.b.b.PPB_MPU_RASR_SRD.uint8_t.bV"></span><span class="target" id="structXMC4700_1_1ppb_1add5a2a4b3b12b91d371449b5233a47ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A2</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RASR_A2Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RASR_A2’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A3_ADDREv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RBAR_A3_ADDREv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RBAR_A3_ADDREv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A3_ADDRV"></span><span class="target" id="structXMC4700_1_1ppb_1af649274e542f69d95bd31240f6377139"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A3_ADDR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RBAR_A3_ADDREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A3’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A3_ADDRE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RBAR_A3_ADDRE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RBAR_A3_ADDRE8uint32_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A3_ADDR__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa4c7dbac5b9dddc55595d7e586b203ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A3_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RBAR_A3_ADDRE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A3’s ADDR field.</p>
<p>Region base address field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A3_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21get_MPU_RBAR_A3_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21get_MPU_RBAR_A3_VALIDEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A3_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a5921eb3120fd8bc59761d52bb6fb086c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A3_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21get_MPU_RBAR_A3_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A3’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A3_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb21set_MPU_RBAR_A3_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb21set_MPU_RBAR_A3_VALIDEv"></span><span id="XMC4700::ppb::set_MPU_RBAR_A3_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a0cf2dbc8dab7d51335a95266379ce4cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A3_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21set_MPU_RBAR_A3_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A3’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A3_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb23clear_MPU_RBAR_A3_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb23clear_MPU_RBAR_A3_VALIDEv"></span><span id="XMC4700::ppb::clear_MPU_RBAR_A3_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1ad5e207371772c205948b453824eaeda7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RBAR_A3_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb23clear_MPU_RBAR_A3_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RBAR_A3’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A3_VALIDEv">
<span id="_CPPv3NV7XMC47003ppb24toggle_MPU_RBAR_A3_VALIDEv"></span><span id="_CPPv2NV7XMC47003ppb24toggle_MPU_RBAR_A3_VALIDEv"></span><span id="XMC4700::ppb::toggle_MPU_RBAR_A3_VALIDV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f0ca2ba0e3eeae3ef071630d635dd49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RBAR_A3_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24toggle_MPU_RBAR_A3_VALIDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RBAR_A3’s VALID bit.</p>
<p>MPU Region Number valid bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A3_REGIONEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RBAR_A3_REGIONEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RBAR_A3_REGIONEv"></span><span id="XMC4700::ppb::get_MPU_RBAR_A3_REGIONV"></span><span class="target" id="structXMC4700_1_1ppb_1a0ad9573e96f9430816ca484da01ee320"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A3_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RBAR_A3_REGIONEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBAR_A3’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A3_REGIONE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RBAR_A3_REGIONE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RBAR_A3_REGIONE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A3_REGION__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ab65cb94ac5077c85adff00a90427ce8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A3_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RBAR_A3_REGIONE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBAR_A3’s REGION field.</p>
<p>MPU region field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A3ER8uint32_tRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RBAR_A3ER8uint32_tRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RBAR_A3ER8uint32_tRbR7uint8_t"></span><span id="XMC4700::ppb::get_MPU_RBAR_A3__uint32_tR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a3a60ee42f4f1426c715cbb3c4aef5b33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_A3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RBAR_A3ER8uint32_tRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RBAR_A3’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A3E8uint32_tb7uint8_t">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RBAR_A3E8uint32_tb7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RBAR_A3E8uint32_tb7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RBAR_A3__uint32_t.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a9fb1defe5cd8c46cf133141784571cc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_A3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADDR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">REGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RBAR_A3E8uint32_tb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RBAR_A3’s bit fields.</p>
<p>(read-write) MPU Region Base Address Register A3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A3_XNEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A3_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A3_XNEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1aebbc3bc3ffe05757cbf1bc106c21474e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A3_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A3_XNEv">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A3_XNEv"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A3_XNEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ac68c5f33185004b1d0e910bf4ed7a4f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A3_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A3_XNEv">
<span id="_CPPv3NV7XMC47003ppb20clear_MPU_RASR_A3_XNEv"></span><span id="_CPPv2NV7XMC47003ppb20clear_MPU_RASR_A3_XNEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A3_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ad7199d23aaa8fe040159d68b67e69129"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A3_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20clear_MPU_RASR_A3_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A3’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A3_XNEv">
<span id="_CPPv3NV7XMC47003ppb21toggle_MPU_RASR_A3_XNEv"></span><span id="_CPPv2NV7XMC47003ppb21toggle_MPU_RASR_A3_XNEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A3_XNV"></span><span class="target" id="structXMC4700_1_1ppb_1ab1597997b644146659fc21c688d4fa45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A3_XN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb21toggle_MPU_RASR_A3_XNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A3’s XN bit.</p>
<p>Instruction access disable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18get_MPU_RASR_A3_APEv">
<span id="_CPPv3NV7XMC47003ppb18get_MPU_RASR_A3_APEv"></span><span id="_CPPv2NV7XMC47003ppb18get_MPU_RASR_A3_APEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_APV"></span><span class="target" id="structXMC4700_1_1ppb_1a1b84a1628b2199994a2959255ce0434d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_AP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18get_MPU_RASR_A3_APEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18set_MPU_RASR_A3_APE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb18set_MPU_RASR_A3_APE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb18set_MPU_RASR_A3_APE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_AP__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a549b24320b3a47d68b95972e247e968c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_AP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18set_MPU_RASR_A3_APE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s AP field.</p>
<p>Access permission field </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A3_TEXEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A3_TEXEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A3_TEXEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_TEXV"></span><span class="target" id="structXMC4700_1_1ppb_1a867b5519c578513753e91a3267812ccf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_TEX</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A3_TEXEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A3_TEXE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A3_TEXE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A3_TEXE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_TEX__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad4c013e104e3f1d552d8157f669812a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_TEX</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A3_TEXE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s TEX field.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_SEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A3_SEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A3_SEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a32cd54b9382f55a6a4f13513fe3c794c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_SEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A3_SEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A3_SEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a18cda337130bc552e1d83d626491230e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_SEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A3_SEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A3_SEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A3_SV"></span><span class="target" id="structXMC4700_1_1ppb_1af88f0aa87af416a282cb9504d05e8191"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A3_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A3’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_SEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A3_SEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A3_SEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A3_SV"></span><span class="target" id="structXMC4700_1_1ppb_1a86af4cb957ac04a6608c7567de77c79e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A3_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_SEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A3’s S bit.</p>
<p>Shareable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_CEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A3_CEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A3_CEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a5c74421ee2a481ff7c6c11c10fcb6643"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_CEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A3_CEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A3_CEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_CV"></span><span class="target" id="structXMC4700_1_1ppb_1aced2f6651ceb97ada10f37ed4cec5e8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_CEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A3_CEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A3_CEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A3_CV"></span><span class="target" id="structXMC4700_1_1ppb_1a66f5b6d1f2bb7bfe2b2ed4c486890fea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A3_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A3’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_CEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A3_CEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A3_CEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A3_CV"></span><span class="target" id="structXMC4700_1_1ppb_1ae6b8479f4dafaf9db2c9bed36489111d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A3_C</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_CEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A3’s C bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_BEv">
<span id="_CPPv3NV7XMC47003ppb17get_MPU_RASR_A3_BEv"></span><span id="_CPPv2NV7XMC47003ppb17get_MPU_RASR_A3_BEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a0b7207a7216d5ed3a51288b44d982e6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_MPU_RASR_A3_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_BEv">
<span id="_CPPv3NV7XMC47003ppb17set_MPU_RASR_A3_BEv"></span><span id="_CPPv2NV7XMC47003ppb17set_MPU_RASR_A3_BEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_BV"></span><span class="target" id="structXMC4700_1_1ppb_1ae418468204db8e2ae754edac21a4d122"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_MPU_RASR_A3_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_BEv">
<span id="_CPPv3NV7XMC47003ppb19clear_MPU_RASR_A3_BEv"></span><span id="_CPPv2NV7XMC47003ppb19clear_MPU_RASR_A3_BEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A3_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a674b648f808eeac3af04954a25cb783c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A3_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19clear_MPU_RASR_A3_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A3’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_BEv">
<span id="_CPPv3NV7XMC47003ppb20toggle_MPU_RASR_A3_BEv"></span><span id="_CPPv2NV7XMC47003ppb20toggle_MPU_RASR_A3_BEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A3_BV"></span><span class="target" id="structXMC4700_1_1ppb_1a39c636ef599e9faf06f171e0cd637a1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A3_B</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20toggle_MPU_RASR_A3_BEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A3’s B bit.</p>
<p>Memory access attribute </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19get_MPU_RASR_A3_SRDEv">
<span id="_CPPv3NV7XMC47003ppb19get_MPU_RASR_A3_SRDEv"></span><span id="_CPPv2NV7XMC47003ppb19get_MPU_RASR_A3_SRDEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1afe4d1ae81d331a658ae248470f9aad02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_SRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19get_MPU_RASR_A3_SRDEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19set_MPU_RASR_A3_SRDE16PPB_MPU_RASR_SRD">
<span id="_CPPv3NV7XMC47003ppb19set_MPU_RASR_A3_SRDE16PPB_MPU_RASR_SRD"></span><span id="_CPPv2NV7XMC47003ppb19set_MPU_RASR_A3_SRDE16PPB_MPU_RASR_SRD"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_SRD__PPB_MPU_RASR_SRDV"></span><span class="target" id="structXMC4700_1_1ppb_1a9d1820febbcdf3b59cec7d6912b3fd84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_SRD</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19set_MPU_RASR_A3_SRDE16PPB_MPU_RASR_SRD" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s SRD field.</p>
<p>Subregion disable bits </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20get_MPU_RASR_A3_SIZEEv">
<span id="_CPPv3NV7XMC47003ppb20get_MPU_RASR_A3_SIZEEv"></span><span id="_CPPv2NV7XMC47003ppb20get_MPU_RASR_A3_SIZEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_SIZEV"></span><span class="target" id="structXMC4700_1_1ppb_1adba4e3e8a43139a2d9510c250f8e4aa7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20get_MPU_RASR_A3_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb20set_MPU_RASR_A3_SIZEE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb20set_MPU_RASR_A3_SIZEE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb20set_MPU_RASR_A3_SIZEE7uint8_t"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_SIZE__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1adc6d9efa59a80154d946b22c7d643075"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb20set_MPU_RASR_A3_SIZEE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s SIZE field.</p>
<p>MPU protection region size </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22get_MPU_RASR_A3_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22get_MPU_RASR_A3_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22get_MPU_RASR_A3_ENABLEEv"></span><span id="XMC4700::ppb::get_MPU_RASR_A3_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a601930dac41497a9c2ece22675a3fd1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22get_MPU_RASR_A3_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASR_A3’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb22set_MPU_RASR_A3_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb22set_MPU_RASR_A3_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb22set_MPU_RASR_A3_ENABLEEv"></span><span id="XMC4700::ppb::set_MPU_RASR_A3_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a8e5f82cdace8120cbd1b67534051d099"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb22set_MPU_RASR_A3_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASR_A3’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A3_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb24clear_MPU_RASR_A3_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb24clear_MPU_RASR_A3_ENABLEEv"></span><span id="XMC4700::ppb::clear_MPU_RASR_A3_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1ab69e36583448dfc0ebc9e3200a4e634d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_A3_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb24clear_MPU_RASR_A3_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASR_A3’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A3_ENABLEEv">
<span id="_CPPv3NV7XMC47003ppb25toggle_MPU_RASR_A3_ENABLEEv"></span><span id="_CPPv2NV7XMC47003ppb25toggle_MPU_RASR_A3_ENABLEEv"></span><span id="XMC4700::ppb::toggle_MPU_RASR_A3_ENABLEV"></span><span class="target" id="structXMC4700_1_1ppb_1a8dad7987dc7de7b6a1602e4a4f80ae7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_A3_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb25toggle_MPU_RASR_A3_ENABLEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASR_A3’s ENABLE bit.</p>
<p>Region enable bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_MPU_RASR_A3ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb">
<span id="_CPPv3NV7XMC47003ppb15get_MPU_RASR_A3ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="_CPPv2NV7XMC47003ppb15get_MPU_RASR_A3ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb"></span><span id="XMC4700::ppb::get_MPU_RASR_A3__bR.uint8_tR.uint8_tR.bR.bR.bR.PPB_MPU_RASR_SRDR.uint8_tR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a9f7256fac082134322200af10e58ac54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_A3</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_MPU_RASR_A3ERbR7uint8_tR7uint8_tRbRbRbR16PPB_MPU_RASR_SRDR7uint8_tRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RASR_A3’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_MPU_RASR_A3Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb">
<span id="_CPPv3NV7XMC47003ppb15set_MPU_RASR_A3Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="_CPPv2NV7XMC47003ppb15set_MPU_RASR_A3Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb"></span><span id="XMC4700::ppb::set_MPU_RASR_A3__b.uint8_t.uint8_t.b.b.b.PPB_MPU_RASR_SRD.uint8_t.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a9cd5c47f37beb58ff2c999a86f6a4bcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_A3</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">XN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AP</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TEX</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">S</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">C</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">B</span></span>, <a class="reference internal" href="enum_PPB__MPU__RASR__SRD_8h_1a319507c60229ce8d43e4a7fb04e8ed6c.html#_CPPv4N7XMC470016PPB_MPU_RASR_SRDE" title="XMC4700::PPB_MPU_RASR_SRD"><span class="n"><span class="pre">PPB_MPU_RASR_SRD</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_MPU_RASR_A3Eb7uint8_t7uint8_tbbb16PPB_MPU_RASR_SRD7uint8_tb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RASR_A3’s bit fields.</p>
<p>(read-write) MPU Region Attribute and Size Register A3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_STIR_INTIDE8uint16_t">
<span id="_CPPv3NV7XMC47003ppb14set_STIR_INTIDE8uint16_t"></span><span id="_CPPv2NV7XMC47003ppb14set_STIR_INTIDE8uint16_t"></span><span id="XMC4700::ppb::set_STIR_INTID__uint16_tV"></span><span class="target" id="structXMC4700_1_1ppb_1aa80daee46a7ed8372210c26c7f3c05ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_STIR_INTID</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_STIR_INTIDE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set STIR’s INTID field.</p>
<p>Interrupt ID of the interrupt to trigger </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_FPCCR_ASPENEv">
<span id="_CPPv3NV7XMC47003ppb15get_FPCCR_ASPENEv"></span><span id="_CPPv2NV7XMC47003ppb15get_FPCCR_ASPENEv"></span><span id="XMC4700::ppb::get_FPCCR_ASPENV"></span><span class="target" id="structXMC4700_1_1ppb_1a8360fb7fcd3b1a0db4547e589695e9d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_ASPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_FPCCR_ASPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s ASPEN bit.</p>
<p>Automatic State Preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_FPCCR_ASPENEv">
<span id="_CPPv3NV7XMC47003ppb15set_FPCCR_ASPENEv"></span><span id="_CPPv2NV7XMC47003ppb15set_FPCCR_ASPENEv"></span><span id="XMC4700::ppb::set_FPCCR_ASPENV"></span><span class="target" id="structXMC4700_1_1ppb_1a1cdb2bc8d2eab5e6b3808a8882c9a15f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_ASPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_FPCCR_ASPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s ASPEN bit.</p>
<p>Automatic State Preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_FPCCR_ASPENEv">
<span id="_CPPv3NV7XMC47003ppb17clear_FPCCR_ASPENEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_FPCCR_ASPENEv"></span><span id="XMC4700::ppb::clear_FPCCR_ASPENV"></span><span class="target" id="structXMC4700_1_1ppb_1af2875d31b774701b428e76effccead18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_ASPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_FPCCR_ASPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s ASPEN bit.</p>
<p>Automatic State Preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_FPCCR_ASPENEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_FPCCR_ASPENEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_FPCCR_ASPENEv"></span><span id="XMC4700::ppb::toggle_FPCCR_ASPENV"></span><span class="target" id="structXMC4700_1_1ppb_1ae7b29d610446cdaad970c43e03a77252"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_ASPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_FPCCR_ASPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s ASPEN bit.</p>
<p>Automatic State Preservation </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_FPCCR_LSPENEv">
<span id="_CPPv3NV7XMC47003ppb15get_FPCCR_LSPENEv"></span><span id="_CPPv2NV7XMC47003ppb15get_FPCCR_LSPENEv"></span><span id="XMC4700::ppb::get_FPCCR_LSPENV"></span><span class="target" id="structXMC4700_1_1ppb_1ad013a7fbc8613b8137693a6473bdf8c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_LSPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_FPCCR_LSPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s LSPEN bit.</p>
<p>Lazy State Preservation Enabled </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_FPCCR_LSPENEv">
<span id="_CPPv3NV7XMC47003ppb15set_FPCCR_LSPENEv"></span><span id="_CPPv2NV7XMC47003ppb15set_FPCCR_LSPENEv"></span><span id="XMC4700::ppb::set_FPCCR_LSPENV"></span><span class="target" id="structXMC4700_1_1ppb_1a59f89f6dacc0e00139168bf229c0e11c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_LSPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_FPCCR_LSPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s LSPEN bit.</p>
<p>Lazy State Preservation Enabled </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_FPCCR_LSPENEv">
<span id="_CPPv3NV7XMC47003ppb17clear_FPCCR_LSPENEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_FPCCR_LSPENEv"></span><span id="XMC4700::ppb::clear_FPCCR_LSPENV"></span><span class="target" id="structXMC4700_1_1ppb_1a32dd8d66d3cb8c35ecb93332884f36f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_LSPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_FPCCR_LSPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s LSPEN bit.</p>
<p>Lazy State Preservation Enabled </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_FPCCR_LSPENEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_FPCCR_LSPENEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_FPCCR_LSPENEv"></span><span id="XMC4700::ppb::toggle_FPCCR_LSPENV"></span><span class="target" id="structXMC4700_1_1ppb_1a5b7d0f6358001faf83d2b0f9dd332269"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_LSPEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_FPCCR_LSPENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s LSPEN bit.</p>
<p>Lazy State Preservation Enabled </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_FPCCR_MONRDYEv">
<span id="_CPPv3NV7XMC47003ppb16get_FPCCR_MONRDYEv"></span><span id="_CPPv2NV7XMC47003ppb16get_FPCCR_MONRDYEv"></span><span id="XMC4700::ppb::get_FPCCR_MONRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a09308fd87820744bea540d6260bd5f9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_MONRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_FPCCR_MONRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s MONRDY bit.</p>
<p>Monitor Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_FPCCR_MONRDYEv">
<span id="_CPPv3NV7XMC47003ppb16set_FPCCR_MONRDYEv"></span><span id="_CPPv2NV7XMC47003ppb16set_FPCCR_MONRDYEv"></span><span id="XMC4700::ppb::set_FPCCR_MONRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1aa21217870671e89a2c4ddabe061b6a0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_MONRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_FPCCR_MONRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s MONRDY bit.</p>
<p>Monitor Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_FPCCR_MONRDYEv">
<span id="_CPPv3NV7XMC47003ppb18clear_FPCCR_MONRDYEv"></span><span id="_CPPv2NV7XMC47003ppb18clear_FPCCR_MONRDYEv"></span><span id="XMC4700::ppb::clear_FPCCR_MONRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a35d4776fc3e37a405e50f95d2562e13d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_MONRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_FPCCR_MONRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s MONRDY bit.</p>
<p>Monitor Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_FPCCR_MONRDYEv">
<span id="_CPPv3NV7XMC47003ppb19toggle_FPCCR_MONRDYEv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_FPCCR_MONRDYEv"></span><span id="XMC4700::ppb::toggle_FPCCR_MONRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a208cf88034b087a6ed6172e33e19e6de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_MONRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_FPCCR_MONRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s MONRDY bit.</p>
<p>Monitor Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_FPCCR_BFRDYEv">
<span id="_CPPv3NV7XMC47003ppb15get_FPCCR_BFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15get_FPCCR_BFRDYEv"></span><span id="XMC4700::ppb::get_FPCCR_BFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a4d62a54c06d972f6626d74221a7c7b7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_BFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_FPCCR_BFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s BFRDY bit.</p>
<p>BusFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_FPCCR_BFRDYEv">
<span id="_CPPv3NV7XMC47003ppb15set_FPCCR_BFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15set_FPCCR_BFRDYEv"></span><span id="XMC4700::ppb::set_FPCCR_BFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1ae42441a3393c04b2502408a25984fc11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_BFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_FPCCR_BFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s BFRDY bit.</p>
<p>BusFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_FPCCR_BFRDYEv">
<span id="_CPPv3NV7XMC47003ppb17clear_FPCCR_BFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_FPCCR_BFRDYEv"></span><span id="XMC4700::ppb::clear_FPCCR_BFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1aa96166a85a291b7a1d7c98cc71fe9225"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_BFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_FPCCR_BFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s BFRDY bit.</p>
<p>BusFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_FPCCR_BFRDYEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_FPCCR_BFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_FPCCR_BFRDYEv"></span><span id="XMC4700::ppb::toggle_FPCCR_BFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a0c2f833c5babb30700bddda43df9d546"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_BFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_FPCCR_BFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s BFRDY bit.</p>
<p>BusFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_FPCCR_MMRDYEv">
<span id="_CPPv3NV7XMC47003ppb15get_FPCCR_MMRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15get_FPCCR_MMRDYEv"></span><span id="XMC4700::ppb::get_FPCCR_MMRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1acf4bf551e721a7b189a6fb7489affb1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_MMRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_FPCCR_MMRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s MMRDY bit.</p>
<p>MemManage Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_FPCCR_MMRDYEv">
<span id="_CPPv3NV7XMC47003ppb15set_FPCCR_MMRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15set_FPCCR_MMRDYEv"></span><span id="XMC4700::ppb::set_FPCCR_MMRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1aa71ede2f1c4f5e9fb61670960d3f4514"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_MMRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_FPCCR_MMRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s MMRDY bit.</p>
<p>MemManage Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_FPCCR_MMRDYEv">
<span id="_CPPv3NV7XMC47003ppb17clear_FPCCR_MMRDYEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_FPCCR_MMRDYEv"></span><span id="XMC4700::ppb::clear_FPCCR_MMRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1ae83a36e56ccdda02743ba6039218835b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_MMRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_FPCCR_MMRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s MMRDY bit.</p>
<p>MemManage Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_FPCCR_MMRDYEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_FPCCR_MMRDYEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_FPCCR_MMRDYEv"></span><span id="XMC4700::ppb::toggle_FPCCR_MMRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1ac86cef2d7486c7bf82d672ebaedf0bb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_MMRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_FPCCR_MMRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s MMRDY bit.</p>
<p>MemManage Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15get_FPCCR_HFRDYEv">
<span id="_CPPv3NV7XMC47003ppb15get_FPCCR_HFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15get_FPCCR_HFRDYEv"></span><span id="XMC4700::ppb::get_FPCCR_HFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a80aa2d7b4d49ba800a435c6760a52f16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_HFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15get_FPCCR_HFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s HFRDY bit.</p>
<p>HardFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15set_FPCCR_HFRDYEv">
<span id="_CPPv3NV7XMC47003ppb15set_FPCCR_HFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb15set_FPCCR_HFRDYEv"></span><span id="XMC4700::ppb::set_FPCCR_HFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1ac8d18778961dedf1a8e0ea56229e0590"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_HFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15set_FPCCR_HFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s HFRDY bit.</p>
<p>HardFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17clear_FPCCR_HFRDYEv">
<span id="_CPPv3NV7XMC47003ppb17clear_FPCCR_HFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb17clear_FPCCR_HFRDYEv"></span><span id="XMC4700::ppb::clear_FPCCR_HFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1a3f7c7ae4aefe799874cb8fa2ac980764"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_HFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17clear_FPCCR_HFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s HFRDY bit.</p>
<p>HardFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18toggle_FPCCR_HFRDYEv">
<span id="_CPPv3NV7XMC47003ppb18toggle_FPCCR_HFRDYEv"></span><span id="_CPPv2NV7XMC47003ppb18toggle_FPCCR_HFRDYEv"></span><span id="XMC4700::ppb::toggle_FPCCR_HFRDYV"></span><span class="target" id="structXMC4700_1_1ppb_1ad169bf3c8de254ccffe19b3bcdced826"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_HFRDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18toggle_FPCCR_HFRDYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s HFRDY bit.</p>
<p>HardFault Ready </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_FPCCR_THREADEv">
<span id="_CPPv3NV7XMC47003ppb16get_FPCCR_THREADEv"></span><span id="_CPPv2NV7XMC47003ppb16get_FPCCR_THREADEv"></span><span id="XMC4700::ppb::get_FPCCR_THREADV"></span><span class="target" id="structXMC4700_1_1ppb_1ab6859a3b59e4180e55063f28d3b2b416"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_THREAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_FPCCR_THREADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s THREAD bit.</p>
<p>Thread Mode allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_FPCCR_THREADEv">
<span id="_CPPv3NV7XMC47003ppb16set_FPCCR_THREADEv"></span><span id="_CPPv2NV7XMC47003ppb16set_FPCCR_THREADEv"></span><span id="XMC4700::ppb::set_FPCCR_THREADV"></span><span class="target" id="structXMC4700_1_1ppb_1a68f4cf640d8d872fd99a7ecf862b23e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_THREAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_FPCCR_THREADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s THREAD bit.</p>
<p>Thread Mode allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_FPCCR_THREADEv">
<span id="_CPPv3NV7XMC47003ppb18clear_FPCCR_THREADEv"></span><span id="_CPPv2NV7XMC47003ppb18clear_FPCCR_THREADEv"></span><span id="XMC4700::ppb::clear_FPCCR_THREADV"></span><span class="target" id="structXMC4700_1_1ppb_1abadf6cd94e02cb33d255a3842cfaef84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_THREAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_FPCCR_THREADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s THREAD bit.</p>
<p>Thread Mode allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_FPCCR_THREADEv">
<span id="_CPPv3NV7XMC47003ppb19toggle_FPCCR_THREADEv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_FPCCR_THREADEv"></span><span id="XMC4700::ppb::toggle_FPCCR_THREADV"></span><span class="target" id="structXMC4700_1_1ppb_1a31db67a1d02cc4ef271e9cbfeda4ba06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_THREAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_FPCCR_THREADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s THREAD bit.</p>
<p>Thread Mode allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_FPCCR_USEREv">
<span id="_CPPv3NV7XMC47003ppb14get_FPCCR_USEREv"></span><span id="_CPPv2NV7XMC47003ppb14get_FPCCR_USEREv"></span><span id="XMC4700::ppb::get_FPCCR_USERV"></span><span class="target" id="structXMC4700_1_1ppb_1a48e2a1bafcb96ed8fdf088eca591c616"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_USER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_FPCCR_USEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s USER bit.</p>
<p>User allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_FPCCR_USEREv">
<span id="_CPPv3NV7XMC47003ppb14set_FPCCR_USEREv"></span><span id="_CPPv2NV7XMC47003ppb14set_FPCCR_USEREv"></span><span id="XMC4700::ppb::set_FPCCR_USERV"></span><span class="target" id="structXMC4700_1_1ppb_1a2ca450437fab85e2fc11a8fe262e277b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_USER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_FPCCR_USEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s USER bit.</p>
<p>User allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_FPCCR_USEREv">
<span id="_CPPv3NV7XMC47003ppb16clear_FPCCR_USEREv"></span><span id="_CPPv2NV7XMC47003ppb16clear_FPCCR_USEREv"></span><span id="XMC4700::ppb::clear_FPCCR_USERV"></span><span class="target" id="structXMC4700_1_1ppb_1af1300884dc906358ad83f1a8a3896343"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_USER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_FPCCR_USEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s USER bit.</p>
<p>User allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_FPCCR_USEREv">
<span id="_CPPv3NV7XMC47003ppb17toggle_FPCCR_USEREv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_FPCCR_USEREv"></span><span id="XMC4700::ppb::toggle_FPCCR_USERV"></span><span class="target" id="structXMC4700_1_1ppb_1a44c07613019d74a72cd3dbab9c74d489"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_USER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_FPCCR_USEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s USER bit.</p>
<p>User allocated Stack Frame </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_FPCCR_LSPACTEv">
<span id="_CPPv3NV7XMC47003ppb16get_FPCCR_LSPACTEv"></span><span id="_CPPv2NV7XMC47003ppb16get_FPCCR_LSPACTEv"></span><span id="XMC4700::ppb::get_FPCCR_LSPACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a59747379f75e01a012536362d42b1f46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR_LSPACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_FPCCR_LSPACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCCR’s LSPACT bit.</p>
<p>Lazy State Preservation Active </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_FPCCR_LSPACTEv">
<span id="_CPPv3NV7XMC47003ppb16set_FPCCR_LSPACTEv"></span><span id="_CPPv2NV7XMC47003ppb16set_FPCCR_LSPACTEv"></span><span id="XMC4700::ppb::set_FPCCR_LSPACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a6e870c9a2e3f59abb21364a27d43a17c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR_LSPACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_FPCCR_LSPACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCCR’s LSPACT bit.</p>
<p>Lazy State Preservation Active </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb18clear_FPCCR_LSPACTEv">
<span id="_CPPv3NV7XMC47003ppb18clear_FPCCR_LSPACTEv"></span><span id="_CPPv2NV7XMC47003ppb18clear_FPCCR_LSPACTEv"></span><span id="XMC4700::ppb::clear_FPCCR_LSPACTV"></span><span class="target" id="structXMC4700_1_1ppb_1a91fbff749291ec8788a7cd50b46a385a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPCCR_LSPACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb18clear_FPCCR_LSPACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPCCR’s LSPACT bit.</p>
<p>Lazy State Preservation Active </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb19toggle_FPCCR_LSPACTEv">
<span id="_CPPv3NV7XMC47003ppb19toggle_FPCCR_LSPACTEv"></span><span id="_CPPv2NV7XMC47003ppb19toggle_FPCCR_LSPACTEv"></span><span id="XMC4700::ppb::toggle_FPCCR_LSPACTV"></span><span class="target" id="structXMC4700_1_1ppb_1ac730f3a9cfc2abbf1d2f325d47669d7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPCCR_LSPACT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb19toggle_FPCCR_LSPACTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPCCR’s LSPACT bit.</p>
<p>Lazy State Preservation Active </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9get_FPCCRERbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV7XMC47003ppb9get_FPCCRERbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV7XMC47003ppb9get_FPCCRERbRbRbRbRbRbRbRbRb"></span><span id="XMC4700::ppb::get_FPCCR__bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structXMC4700_1_1ppb_1a6109c51f4762388840cc19788aebd860"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ASPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LSPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MONRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BFRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MMRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HFRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">THREAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">USER</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LSPACT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9get_FPCCRERbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of FPCCR’s bit fields.</p>
<p>(read-write) Floating-point Context Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb9set_FPCCREbbbbbbbbb">
<span id="_CPPv3NV7XMC47003ppb9set_FPCCREbbbbbbbbb"></span><span id="_CPPv2NV7XMC47003ppb9set_FPCCREbbbbbbbbb"></span><span id="XMC4700::ppb::set_FPCCR__b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structXMC4700_1_1ppb_1a821814164a91e2318cc1916939e4e84c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ASPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LSPEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MONRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BFRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MMRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HFRDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">THREAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">USER</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LSPACT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb9set_FPCCREbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of FPCCR’s bit fields.</p>
<p>(read-write) Floating-point Context Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17get_FPCAR_ADDRESSEv">
<span id="_CPPv3NV7XMC47003ppb17get_FPCAR_ADDRESSEv"></span><span id="_CPPv2NV7XMC47003ppb17get_FPCAR_ADDRESSEv"></span><span id="XMC4700::ppb::get_FPCAR_ADDRESSV"></span><span class="target" id="structXMC4700_1_1ppb_1a7e2b26f986304afd801cb3159d93c559"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPCAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17get_FPCAR_ADDRESSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPCAR’s ADDRESS field.</p>
<p>Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17set_FPCAR_ADDRESSE8uint32_t">
<span id="_CPPv3NV7XMC47003ppb17set_FPCAR_ADDRESSE8uint32_t"></span><span id="_CPPv2NV7XMC47003ppb17set_FPCAR_ADDRESSE8uint32_t"></span><span id="XMC4700::ppb::set_FPCAR_ADDRESS__uint32_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ac69d1c14ff296a0900e8689a336cb434"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPCAR_ADDRESS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17set_FPCAR_ADDRESSE8uint32_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPCAR’s ADDRESS field.</p>
<p>Address </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14get_FPDSCR_AHPEv">
<span id="_CPPv3NV7XMC47003ppb14get_FPDSCR_AHPEv"></span><span id="_CPPv2NV7XMC47003ppb14get_FPDSCR_AHPEv"></span><span id="XMC4700::ppb::get_FPDSCR_AHPV"></span><span class="target" id="structXMC4700_1_1ppb_1acc193c048d1d03867bda5894fd92cd8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPDSCR_AHP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14get_FPDSCR_AHPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPDSCR’s AHP bit.</p>
<p>Default value for FPSCR.AHP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb14set_FPDSCR_AHPEv">
<span id="_CPPv3NV7XMC47003ppb14set_FPDSCR_AHPEv"></span><span id="_CPPv2NV7XMC47003ppb14set_FPDSCR_AHPEv"></span><span id="XMC4700::ppb::set_FPDSCR_AHPV"></span><span class="target" id="structXMC4700_1_1ppb_1a4da970d5056266b71bcd9d2097ecb33d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPDSCR_AHP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb14set_FPDSCR_AHPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPDSCR’s AHP bit.</p>
<p>Default value for FPSCR.AHP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16clear_FPDSCR_AHPEv">
<span id="_CPPv3NV7XMC47003ppb16clear_FPDSCR_AHPEv"></span><span id="_CPPv2NV7XMC47003ppb16clear_FPDSCR_AHPEv"></span><span id="XMC4700::ppb::clear_FPDSCR_AHPV"></span><span class="target" id="structXMC4700_1_1ppb_1a77b84cd8ce51c9b60e83158ad3e3fca0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPDSCR_AHP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16clear_FPDSCR_AHPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPDSCR’s AHP bit.</p>
<p>Default value for FPSCR.AHP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb17toggle_FPDSCR_AHPEv">
<span id="_CPPv3NV7XMC47003ppb17toggle_FPDSCR_AHPEv"></span><span id="_CPPv2NV7XMC47003ppb17toggle_FPDSCR_AHPEv"></span><span id="XMC4700::ppb::toggle_FPDSCR_AHPV"></span><span class="target" id="structXMC4700_1_1ppb_1ae124324cdec6ab5c9b903075ff02724a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPDSCR_AHP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb17toggle_FPDSCR_AHPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPDSCR’s AHP bit.</p>
<p>Default value for FPSCR.AHP </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_FPDSCR_DNEv">
<span id="_CPPv3NV7XMC47003ppb13get_FPDSCR_DNEv"></span><span id="_CPPv2NV7XMC47003ppb13get_FPDSCR_DNEv"></span><span id="XMC4700::ppb::get_FPDSCR_DNV"></span><span class="target" id="structXMC4700_1_1ppb_1a2007db23d5b5de886911c9c928b9d4b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPDSCR_DN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_FPDSCR_DNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPDSCR’s DN bit.</p>
<p>Default value for FPSCR.DN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_FPDSCR_DNEv">
<span id="_CPPv3NV7XMC47003ppb13set_FPDSCR_DNEv"></span><span id="_CPPv2NV7XMC47003ppb13set_FPDSCR_DNEv"></span><span id="XMC4700::ppb::set_FPDSCR_DNV"></span><span class="target" id="structXMC4700_1_1ppb_1a10f1eb1a819ca6b0bbda1e1c9f6d192b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPDSCR_DN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_FPDSCR_DNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPDSCR’s DN bit.</p>
<p>Default value for FPSCR.DN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15clear_FPDSCR_DNEv">
<span id="_CPPv3NV7XMC47003ppb15clear_FPDSCR_DNEv"></span><span id="_CPPv2NV7XMC47003ppb15clear_FPDSCR_DNEv"></span><span id="XMC4700::ppb::clear_FPDSCR_DNV"></span><span class="target" id="structXMC4700_1_1ppb_1a2391180228c1f28342c777c19232729e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPDSCR_DN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15clear_FPDSCR_DNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPDSCR’s DN bit.</p>
<p>Default value for FPSCR.DN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16toggle_FPDSCR_DNEv">
<span id="_CPPv3NV7XMC47003ppb16toggle_FPDSCR_DNEv"></span><span id="_CPPv2NV7XMC47003ppb16toggle_FPDSCR_DNEv"></span><span id="XMC4700::ppb::toggle_FPDSCR_DNV"></span><span class="target" id="structXMC4700_1_1ppb_1a278d8f5603b678469d975e87bfa8a4d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPDSCR_DN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16toggle_FPDSCR_DNEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPDSCR’s DN bit.</p>
<p>Default value for FPSCR.DN </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13get_FPDSCR_FZEv">
<span id="_CPPv3NV7XMC47003ppb13get_FPDSCR_FZEv"></span><span id="_CPPv2NV7XMC47003ppb13get_FPDSCR_FZEv"></span><span id="XMC4700::ppb::get_FPDSCR_FZV"></span><span class="target" id="structXMC4700_1_1ppb_1a535325c9b70abc09267037d683eb2e26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPDSCR_FZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13get_FPDSCR_FZEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPDSCR’s FZ bit.</p>
<p>Default value for FPSCR.FZ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb13set_FPDSCR_FZEv">
<span id="_CPPv3NV7XMC47003ppb13set_FPDSCR_FZEv"></span><span id="_CPPv2NV7XMC47003ppb13set_FPDSCR_FZEv"></span><span id="XMC4700::ppb::set_FPDSCR_FZV"></span><span class="target" id="structXMC4700_1_1ppb_1a9392265bf3fc72da731315280f5cd5e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPDSCR_FZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb13set_FPDSCR_FZEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPDSCR’s FZ bit.</p>
<p>Default value for FPSCR.FZ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb15clear_FPDSCR_FZEv">
<span id="_CPPv3NV7XMC47003ppb15clear_FPDSCR_FZEv"></span><span id="_CPPv2NV7XMC47003ppb15clear_FPDSCR_FZEv"></span><span id="XMC4700::ppb::clear_FPDSCR_FZV"></span><span class="target" id="structXMC4700_1_1ppb_1ae6faeebbb7ad7641efe071410d7417df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FPDSCR_FZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb15clear_FPDSCR_FZEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear FPDSCR’s FZ bit.</p>
<p>Default value for FPSCR.FZ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16toggle_FPDSCR_FZEv">
<span id="_CPPv3NV7XMC47003ppb16toggle_FPDSCR_FZEv"></span><span id="_CPPv2NV7XMC47003ppb16toggle_FPDSCR_FZEv"></span><span id="XMC4700::ppb::toggle_FPDSCR_FZV"></span><span class="target" id="structXMC4700_1_1ppb_1a0658eb7cbdca7ea1e6083aa4eeda9d05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FPDSCR_FZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16toggle_FPDSCR_FZEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle FPDSCR’s FZ bit.</p>
<p>Default value for FPSCR.FZ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16get_FPDSCR_RModeEv">
<span id="_CPPv3NV7XMC47003ppb16get_FPDSCR_RModeEv"></span><span id="_CPPv2NV7XMC47003ppb16get_FPDSCR_RModeEv"></span><span id="XMC4700::ppb::get_FPDSCR_RModeV"></span><span class="target" id="structXMC4700_1_1ppb_1a30e94024999e38e8d90299a4ca65c4db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPDSCR_RMode</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16get_FPDSCR_RModeEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FPDSCR’s RMode field.</p>
<p>Default value for FPSCR.RMode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb16set_FPDSCR_RModeE7uint8_t">
<span id="_CPPv3NV7XMC47003ppb16set_FPDSCR_RModeE7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb16set_FPDSCR_RModeE7uint8_t"></span><span id="XMC4700::ppb::set_FPDSCR_RMode__uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1ad43db25d01a23fb7922c88e5096c027f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPDSCR_RMode</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb16set_FPDSCR_RModeE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set FPDSCR’s RMode field.</p>
<p>Default value for FPSCR.RMode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb10get_FPDSCRERbRbRbR7uint8_t">
<span id="_CPPv3NV7XMC47003ppb10get_FPDSCRERbRbRbR7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb10get_FPDSCRERbRbRbR7uint8_t"></span><span id="XMC4700::ppb::get_FPDSCR__bR.bR.bR.uint8_tRV"></span><span class="target" id="structXMC4700_1_1ppb_1a555916dca916b24046e18038fd9a26b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FPDSCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FZ</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RMode</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb10get_FPDSCRERbRbRbR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of FPDSCR’s bit fields.</p>
<p>(read-write) Floating-point Default Status Control Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV7XMC47003ppb10set_FPDSCREbbb7uint8_t">
<span id="_CPPv3NV7XMC47003ppb10set_FPDSCREbbb7uint8_t"></span><span id="_CPPv2NV7XMC47003ppb10set_FPDSCREbbb7uint8_t"></span><span id="XMC4700::ppb::set_FPDSCR__b.b.b.uint8_tV"></span><span class="target" id="structXMC4700_1_1ppb_1a950fb8d891fa74c78831a1a8736965d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FPDSCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">AHP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FZ</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RMode</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV7XMC47003ppb10set_FPDSCREbbb7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of FPDSCR’s bit fields.</p>
<p>(read-write) Floating-point Default Status Control Register </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding0E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding0E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding0E"></span><span id="XMC4700::ppb::reserved_padding0__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1abcf986a52d962f0e4a467b9954c4f897"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding0_lengthE" title="XMC4700::ppb::reserved_padding0_length"><span class="n"><span class="pre">reserved_padding0_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding0E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5ACTLRE">
<span id="_CPPv3N7XMC47003ppb5ACTLRE"></span><span id="_CPPv2N7XMC47003ppb5ACTLRE"></span><span id="XMC4700::ppb::ACTLR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a5a4d36c2490bc11bb99269beb8cfda2d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ACTLR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5ACTLRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Auxiliary Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding1E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding1E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding1E"></span><span id="XMC4700::ppb::reserved_padding1__uint32_tC"></span><span class="target" id="structXMC4700_1_1ppb_1a605a740290e705de46a0abbc75860683"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding1E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8SYST_CSRE">
<span id="_CPPv3N7XMC47003ppb8SYST_CSRE"></span><span id="_CPPv2N7XMC47003ppb8SYST_CSRE"></span><span id="XMC4700::ppb::SYST_CSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1abc2aeb89e0dbad4db767d6391b0b449e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8SYST_CSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) SysTick Control and Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8SYST_RVRE">
<span id="_CPPv3N7XMC47003ppb8SYST_RVRE"></span><span id="_CPPv2N7XMC47003ppb8SYST_RVRE"></span><span id="XMC4700::ppb::SYST_RVR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a98567b8f86d58f0234f7dc4340b49693"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_RVR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8SYST_RVRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) SysTick Reload Value Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8SYST_CVRE">
<span id="_CPPv3N7XMC47003ppb8SYST_CVRE"></span><span id="_CPPv2N7XMC47003ppb8SYST_CVRE"></span><span id="XMC4700::ppb::SYST_CVR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae38f051780f80a3cbc28b14bc639eabb"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CVR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8SYST_CVRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) SysTick Current Value Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10SYST_CALIBE">
<span id="_CPPv3N7XMC47003ppb10SYST_CALIBE"></span><span id="_CPPv2N7XMC47003ppb10SYST_CALIBE"></span><span id="XMC4700::ppb::SYST_CALIB__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ab632857cddddd2bbb5e6758dfd9ff100"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CALIB</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10SYST_CALIBE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) SysTick Calibration Value Register r </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding2E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding2E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding2E"></span><span id="XMC4700::ppb::reserved_padding2__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1ac4f1bd888ea2a9f331b168e3630dcafc"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding2_lengthE" title="XMC4700::ppb::reserved_padding2_length"><span class="n"><span class="pre">reserved_padding2_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding2E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISER0E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISER0E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISER0E"></span><span id="XMC4700::ppb::NVIC_ISER0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ac26411041abbf637dacada872424906a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISER0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISER0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-enable Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISER1E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISER1E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISER1E"></span><span id="XMC4700::ppb::NVIC_ISER1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae2b0aa34f804493b20feb236b40795a6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISER1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISER1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-enable Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISER2E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISER2E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISER2E"></span><span id="XMC4700::ppb::NVIC_ISER2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af8f91133db705f80998f8e78d559813f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISER2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISER2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-enable Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISER3E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISER3E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISER3E"></span><span id="XMC4700::ppb::NVIC_ISER3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ac9c67dfd02ac4b96eb599e2de49867c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISER3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISER3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-enable Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding3E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding3E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding3E"></span><span id="XMC4700::ppb::reserved_padding3__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1a80d400047b3d7aa09e763f1a9b1f1011"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding3_lengthE" title="XMC4700::ppb::reserved_padding3_length"><span class="n"><span class="pre">reserved_padding3_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding3E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICER0E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICER0E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICER0E"></span><span id="XMC4700::ppb::NVIC_ICER0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a242df0c26c2420a5168bd4cedcfd7d6c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICER0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICER0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-enable Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICER1E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICER1E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICER1E"></span><span id="XMC4700::ppb::NVIC_ICER1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a112523069cb7b3cfc3d32f6f0b3a0b0e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICER1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICER1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-enable Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICER2E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICER2E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICER2E"></span><span id="XMC4700::ppb::NVIC_ICER2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a81433d2d9604e51955ef7ef0d7dd1a86"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICER2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICER2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-enable Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICER3E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICER3E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICER3E"></span><span id="XMC4700::ppb::NVIC_ICER3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a7bb21e9e955ed4573ac24006fde6ecc8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICER3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICER3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-enable Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding4E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding4E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding4E"></span><span id="XMC4700::ppb::reserved_padding4__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1aa15072814594bb4d89f0bf341cf352de"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding4_lengthE" title="XMC4700::ppb::reserved_padding4_length"><span class="n"><span class="pre">reserved_padding4_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding4E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISPR0E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISPR0E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISPR0E"></span><span id="XMC4700::ppb::NVIC_ISPR0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae1a4427020894334b42e2b36238d6fd3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISPR0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISPR0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-pending Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISPR1E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISPR1E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISPR1E"></span><span id="XMC4700::ppb::NVIC_ISPR1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a0ca90ca824aec8db08ccb240ac5ce3d1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISPR1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISPR1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-pending Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISPR2E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISPR2E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISPR2E"></span><span id="XMC4700::ppb::NVIC_ISPR2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af3ff8fb84c7499e5389a76a8415a8fe6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISPR2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISPR2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-pending Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ISPR3E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ISPR3E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ISPR3E"></span><span id="XMC4700::ppb::NVIC_ISPR3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae56d72b2c76cb1785f17dd83386711fb"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISPR3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ISPR3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Set-pending Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding5E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding5E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding5E"></span><span id="XMC4700::ppb::reserved_padding5__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1a8a0128dbe90db2254419d415963720cc"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding5_lengthE" title="XMC4700::ppb::reserved_padding5_length"><span class="n"><span class="pre">reserved_padding5_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding5E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICPR0E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICPR0E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICPR0E"></span><span id="XMC4700::ppb::NVIC_ICPR0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ac70eb186e49bc4e1746df0ae3b877766"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICPR0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICPR0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-pending Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICPR1E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICPR1E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICPR1E"></span><span id="XMC4700::ppb::NVIC_ICPR1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a7a47d49ba756641b94e8f9039b192d48"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICPR1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICPR1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-pending Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICPR2E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICPR2E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICPR2E"></span><span id="XMC4700::ppb::NVIC_ICPR2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a5b30875f68994b5e20d1929e109a114b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICPR2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICPR2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-pending Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_ICPR3E">
<span id="_CPPv3N7XMC47003ppb10NVIC_ICPR3E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_ICPR3E"></span><span id="XMC4700::ppb::NVIC_ICPR3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a1ab0f596305fca8eb4a3b237c6b3b2f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICPR3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_ICPR3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear-pending Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding6E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding6E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding6E"></span><span id="XMC4700::ppb::reserved_padding6__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1afeea86557df5ddeea309bf4cdbe7e609"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding6_lengthE" title="XMC4700::ppb::reserved_padding6_length"><span class="n"><span class="pre">reserved_padding6_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding6E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IABR0E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IABR0E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IABR0E"></span><span id="XMC4700::ppb::NVIC_IABR0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a55d5cf07d30567d4ae95b40d27d6fb7d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IABR0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IABR0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Active Bit Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IABR1E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IABR1E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IABR1E"></span><span id="XMC4700::ppb::NVIC_IABR1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a5f8c98b98f8fe89e5f7d75f5baed32dd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IABR1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IABR1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Active Bit Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IABR2E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IABR2E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IABR2E"></span><span id="XMC4700::ppb::NVIC_IABR2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af4d57bb6ab90a2e70044725fe3fb25b1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IABR2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IABR2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Active Bit Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IABR3E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IABR3E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IABR3E"></span><span id="XMC4700::ppb::NVIC_IABR3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a452fc9ab71ef082855772529f668045a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IABR3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IABR3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Active Bit Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding7E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding7E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding7E"></span><span id="XMC4700::ppb::reserved_padding7__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1a413424399de756dfca5cab1241ed46e4"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding7</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding7_lengthE" title="XMC4700::ppb::reserved_padding7_length"><span class="n"><span class="pre">reserved_padding7_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding7E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR0E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR0E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR0E"></span><span id="XMC4700::ppb::NVIC_IPR0__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a60bfeef0124849606ed2d05e812052d6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR0</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR1E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR1E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR1E"></span><span id="XMC4700::ppb::NVIC_IPR1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af450b3e78d5a9205fa421f3a1b586ef4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR2E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR2E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR2E"></span><span id="XMC4700::ppb::NVIC_IPR2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a4548481eb7fb9e04d4b19b799a0974ae"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR3E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR3E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR3E"></span><span id="XMC4700::ppb::NVIC_IPR3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a2e7370ca72216e568476c9aa3495c3e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR4E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR4E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR4E"></span><span id="XMC4700::ppb::NVIC_IPR4__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1abf0c959d94b3e74c8160bffc5aee4eee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR4</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR4E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 4 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR5E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR5E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR5E"></span><span id="XMC4700::ppb::NVIC_IPR5__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a5fdc145e44ce7fb9e56cc7f70d1d5178"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR5</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR5E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 5 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR6E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR6E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR6E"></span><span id="XMC4700::ppb::NVIC_IPR6__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a9fe20502af0edd6ac781deb52f43c559"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR6</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR6E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 6 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR7E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR7E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR7E"></span><span id="XMC4700::ppb::NVIC_IPR7__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a7ed0db71dfc6859c87a94418f57f6dd3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR7</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR7E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 7 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR8E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR8E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR8E"></span><span id="XMC4700::ppb::NVIC_IPR8__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ad8b6e1d22af0ee71d67d14340cb48005"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR8</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR8E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 8 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb9NVIC_IPR9E">
<span id="_CPPv3N7XMC47003ppb9NVIC_IPR9E"></span><span id="_CPPv2N7XMC47003ppb9NVIC_IPR9E"></span><span id="XMC4700::ppb::NVIC_IPR9__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1acab957e72e39ac8467a8d08478b69915"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR9</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb9NVIC_IPR9E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 9 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR10E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR10E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR10E"></span><span id="XMC4700::ppb::NVIC_IPR10__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1afc97f8d0ab264d141c2aaa4ed8765b74"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR10</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR10E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 10 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR11E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR11E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR11E"></span><span id="XMC4700::ppb::NVIC_IPR11__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae00d217e740277d0d61664fa5fcd5801"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR11</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR11E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 11 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR12E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR12E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR12E"></span><span id="XMC4700::ppb::NVIC_IPR12__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ad63a6c6bd61fa7389076bff23891ac4d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR12</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR12E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 12 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR13E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR13E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR13E"></span><span id="XMC4700::ppb::NVIC_IPR13__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a7a1ab837a7a1cf1195fe9aed771c6c61"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR13</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR13E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 13 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR14E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR14E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR14E"></span><span id="XMC4700::ppb::NVIC_IPR14__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a4611528800a0c98ae79c5936d01a58b6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR14</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR14E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 14 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR15E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR15E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR15E"></span><span id="XMC4700::ppb::NVIC_IPR15__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a9a688b89ad5f15ceed8da5738d3ee89c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR15</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR15E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 15 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR16E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR16E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR16E"></span><span id="XMC4700::ppb::NVIC_IPR16__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1afa73bd49d98763e1a34f2c3a24538f14"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR16</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR16E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 16 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR17E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR17E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR17E"></span><span id="XMC4700::ppb::NVIC_IPR17__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a2685ecc0beff4af3315ac20e89c1c261"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR17</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR17E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 17 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR18E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR18E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR18E"></span><span id="XMC4700::ppb::NVIC_IPR18__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae9f6668c99997da5a15a7b1b741a03ee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR18</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR18E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 18 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR19E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR19E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR19E"></span><span id="XMC4700::ppb::NVIC_IPR19__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a53c316dd6beb0afe227efe057a19163a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR19</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR19E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 19 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR20E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR20E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR20E"></span><span id="XMC4700::ppb::NVIC_IPR20__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a026c421eea85554378b2bdd762cfe08a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR20</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR20E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 20 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR21E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR21E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR21E"></span><span id="XMC4700::ppb::NVIC_IPR21__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a973643cff64b273a593c4739876c5260"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR21</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR21E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 21 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR22E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR22E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR22E"></span><span id="XMC4700::ppb::NVIC_IPR22__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a012f4e38de95396bff30bd97f29ab3ed"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR22</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR22E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 22 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR23E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR23E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR23E"></span><span id="XMC4700::ppb::NVIC_IPR23__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aafe3d68c1b13940c308a1a390c886831"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR23</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR23E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 23 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR24E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR24E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR24E"></span><span id="XMC4700::ppb::NVIC_IPR24__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a0fe45d9c2a430ea379f22f78337ab814"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR24</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR24E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 24 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR25E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR25E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR25E"></span><span id="XMC4700::ppb::NVIC_IPR25__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aa4093667b41abdd8fc3fd377f41c1576"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR25</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR25E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 25 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR26E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR26E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR26E"></span><span id="XMC4700::ppb::NVIC_IPR26__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a930fd2a8f174830b1f93777f1d375a43"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR26</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR26E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 26 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb10NVIC_IPR27E">
<span id="_CPPv3N7XMC47003ppb10NVIC_IPR27E"></span><span id="_CPPv2N7XMC47003ppb10NVIC_IPR27E"></span><span id="XMC4700::ppb::NVIC_IPR27__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a142e7998e33fcea7995aabbd12053080"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR27</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb10NVIC_IPR27E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Priority Register 27 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding8E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding8E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding8E"></span><span id="XMC4700::ppb::reserved_padding8__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1a003638445d983d8a4aa27c973678d717"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb24reserved_padding8_lengthE" title="XMC4700::ppb::reserved_padding8_length"><span class="n"><span class="pre">reserved_padding8_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding8E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5CPUIDE">
<span id="_CPPv3N7XMC47003ppb5CPUIDE"></span><span id="_CPPv2N7XMC47003ppb5CPUIDE"></span><span id="XMC4700::ppb::CPUID__uint32_tC"></span><span class="target" id="structXMC4700_1_1ppb_1aa290f4df5f4266e8814bb60fac0ebe50"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CPUID</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5CPUIDE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) CPUID Base Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4ICSRE">
<span id="_CPPv3N7XMC47003ppb4ICSRE"></span><span id="_CPPv2N7XMC47003ppb4ICSRE"></span><span id="XMC4700::ppb::ICSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1afc2901e40d13a4f3ed2f68a1e02f0433"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ICSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4ICSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Control and State Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4VTORE">
<span id="_CPPv3N7XMC47003ppb4VTORE"></span><span id="_CPPv2N7XMC47003ppb4VTORE"></span><span id="XMC4700::ppb::VTOR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a0d015e12411afd4edd4ceefbc4285894"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">VTOR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4VTORE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Vector Table Offset Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5AIRCRE">
<span id="_CPPv3N7XMC47003ppb5AIRCRE"></span><span id="_CPPv2N7XMC47003ppb5AIRCRE"></span><span id="XMC4700::ppb::AIRCR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a2a7ccb17d1aca58aa68ced06b7337645"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AIRCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5AIRCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Application Interrupt and Reset Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb3SCRE">
<span id="_CPPv3N7XMC47003ppb3SCRE"></span><span id="_CPPv2N7XMC47003ppb3SCRE"></span><span id="XMC4700::ppb::SCR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a712119824ae461489a9f4e199bba557d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb3SCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) System Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb3CCRE">
<span id="_CPPv3N7XMC47003ppb3CCRE"></span><span id="_CPPv2N7XMC47003ppb3CCRE"></span><span id="XMC4700::ppb::CCR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a80f5b7325c6b49e461cf9912df0f4697"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb3CCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Configuration and Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5SHPR1E">
<span id="_CPPv3N7XMC47003ppb5SHPR1E"></span><span id="_CPPv2N7XMC47003ppb5SHPR1E"></span><span id="XMC4700::ppb::SHPR1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a19cdfc46e82c55d928678cb9a649af13"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHPR1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5SHPR1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) System Handler Priority Register 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5SHPR2E">
<span id="_CPPv3N7XMC47003ppb5SHPR2E"></span><span id="_CPPv2N7XMC47003ppb5SHPR2E"></span><span id="XMC4700::ppb::SHPR2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a61ef565f3917330dddaa8ffce475b62f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHPR2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5SHPR2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) System Handler Priority Register 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5SHPR3E">
<span id="_CPPv3N7XMC47003ppb5SHPR3E"></span><span id="_CPPv2N7XMC47003ppb5SHPR3E"></span><span id="XMC4700::ppb::SHPR3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a4800d72dab9e2c6f9cfe95f78d45e45b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHPR3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5SHPR3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) System Handler Priority Register 3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5SHCSRE">
<span id="_CPPv3N7XMC47003ppb5SHCSRE"></span><span id="_CPPv2N7XMC47003ppb5SHCSRE"></span><span id="XMC4700::ppb::SHCSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a523f3c90a6fbcc096e163557561160b6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHCSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5SHCSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) System Handler Control and State Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4CFSRE">
<span id="_CPPv3N7XMC47003ppb4CFSRE"></span><span id="_CPPv2N7XMC47003ppb4CFSRE"></span><span id="XMC4700::ppb::CFSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae1ce961099bfd347f9ff55261868ecfd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CFSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4CFSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Configurable Fault Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4HFSRE">
<span id="_CPPv3N7XMC47003ppb4HFSRE"></span><span id="_CPPv2N7XMC47003ppb4HFSRE"></span><span id="XMC4700::ppb::HFSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ae2459dc1b66dab25339eaacadb297f5d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">HFSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4HFSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) HardFault Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb17reserved_padding9E">
<span id="_CPPv3N7XMC47003ppb17reserved_padding9E"></span><span id="_CPPv2N7XMC47003ppb17reserved_padding9E"></span><span id="XMC4700::ppb::reserved_padding9__uint32_tC"></span><span class="target" id="structXMC4700_1_1ppb_1a8b36ab6172b62d2a0fc12843eaead87d"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding9</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb17reserved_padding9E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5MMFARE">
<span id="_CPPv3N7XMC47003ppb5MMFARE"></span><span id="_CPPv2N7XMC47003ppb5MMFARE"></span><span id="XMC4700::ppb::MMFAR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af72e31508db6e4f59ffd4cc684072c86"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MMFAR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5MMFARE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MemManage Fault Address Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4BFARE">
<span id="_CPPv3N7XMC47003ppb4BFARE"></span><span id="_CPPv2N7XMC47003ppb4BFARE"></span><span id="XMC4700::ppb::BFAR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aaebeff57fcd70d6a21719cbb54c9ea02"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">BFAR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4BFARE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) BusFault Address Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4AFSRE">
<span id="_CPPv3N7XMC47003ppb4AFSRE"></span><span id="_CPPv2N7XMC47003ppb4AFSRE"></span><span id="XMC4700::ppb::AFSR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a76a601eddd7e28cfdadbd5188e4c32ab"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AFSR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4AFSRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Auxiliary Fault Status Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb18reserved_padding10E">
<span id="_CPPv3N7XMC47003ppb18reserved_padding10E"></span><span id="_CPPv2N7XMC47003ppb18reserved_padding10E"></span><span id="XMC4700::ppb::reserved_padding10__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1afb3e594cc0a64d0f4e1aab40a72e69e2"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding10</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb25reserved_padding10_lengthE" title="XMC4700::ppb::reserved_padding10_length"><span class="n"><span class="pre">reserved_padding10_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb18reserved_padding10E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5CPACRE">
<span id="_CPPv3N7XMC47003ppb5CPACRE"></span><span id="_CPPv2N7XMC47003ppb5CPACRE"></span><span id="XMC4700::ppb::CPACR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aef0d5a30d04decd3eeefeca0117577d4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CPACR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5CPACRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Coprocessor Access Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb18reserved_padding11E">
<span id="_CPPv3N7XMC47003ppb18reserved_padding11E"></span><span id="_CPPv2N7XMC47003ppb18reserved_padding11E"></span><span id="XMC4700::ppb::reserved_padding11__uint32_tC"></span><span class="target" id="structXMC4700_1_1ppb_1a13f081247a0a0f3b279c86063d8582c7"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding11</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb18reserved_padding11E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8MPU_TYPEE">
<span id="_CPPv3N7XMC47003ppb8MPU_TYPEE"></span><span id="_CPPv2N7XMC47003ppb8MPU_TYPEE"></span><span id="XMC4700::ppb::MPU_TYPE__uint32_tC"></span><span class="target" id="structXMC4700_1_1ppb_1ab4c8aafef55dadbaff611aaef6512e13"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_TYPE</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8MPU_TYPEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) MPU Type Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8MPU_CTRLE">
<span id="_CPPv3N7XMC47003ppb8MPU_CTRLE"></span><span id="_CPPv2N7XMC47003ppb8MPU_CTRLE"></span><span id="XMC4700::ppb::MPU_CTRL__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a2779aa4669804d24cf5d33d0d53fb41d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8MPU_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb7MPU_RNRE">
<span id="_CPPv3N7XMC47003ppb7MPU_RNRE"></span><span id="_CPPv2N7XMC47003ppb7MPU_RNRE"></span><span id="XMC4700::ppb::MPU_RNR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a813c30fb0d3b11cc72b2c72eed7aad59"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RNR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb7MPU_RNRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Number Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8MPU_RBARE">
<span id="_CPPv3N7XMC47003ppb8MPU_RBARE"></span><span id="_CPPv2N7XMC47003ppb8MPU_RBARE"></span><span id="XMC4700::ppb::MPU_RBAR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aa75cc23ff0bd9830de3434053ea6d548"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RBAR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8MPU_RBARE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Base Address Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb8MPU_RASRE">
<span id="_CPPv3N7XMC47003ppb8MPU_RASRE"></span><span id="_CPPv2N7XMC47003ppb8MPU_RASRE"></span><span id="XMC4700::ppb::MPU_RASR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a65e16052c23f76ba2a348b294a64b6aa"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RASR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb8MPU_RASRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Attribute and Size Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RBAR_A1E">
<span id="_CPPv3N7XMC47003ppb11MPU_RBAR_A1E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RBAR_A1E"></span><span id="XMC4700::ppb::MPU_RBAR_A1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a8ad428ed0ab418b75b43360fc1b88513"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RBAR_A1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RBAR_A1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Base Address Register A1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RASR_A1E">
<span id="_CPPv3N7XMC47003ppb11MPU_RASR_A1E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RASR_A1E"></span><span id="XMC4700::ppb::MPU_RASR_A1__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1aeffdcfc97e69303ace6059829876e39d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RASR_A1</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RASR_A1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Attribute and Size Register A1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RBAR_A2E">
<span id="_CPPv3N7XMC47003ppb11MPU_RBAR_A2E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RBAR_A2E"></span><span id="XMC4700::ppb::MPU_RBAR_A2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a0c4a96ebb7a1406a7c4e7736345bf5a8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RBAR_A2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RBAR_A2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Base Address Register A2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RASR_A2E">
<span id="_CPPv3N7XMC47003ppb11MPU_RASR_A2E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RASR_A2E"></span><span id="XMC4700::ppb::MPU_RASR_A2__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1ab8fdfde93919999d7b8a3000437d9021"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RASR_A2</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RASR_A2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Attribute and Size Register A2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RBAR_A3E">
<span id="_CPPv3N7XMC47003ppb11MPU_RBAR_A3E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RBAR_A3E"></span><span id="XMC4700::ppb::MPU_RBAR_A3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a8959e49bff995115c30cea692404f389"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RBAR_A3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RBAR_A3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Base Address Register A3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb11MPU_RASR_A3E">
<span id="_CPPv3N7XMC47003ppb11MPU_RASR_A3E"></span><span id="_CPPv2N7XMC47003ppb11MPU_RASR_A3E"></span><span id="XMC4700::ppb::MPU_RASR_A3__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a89f19d841cfbd663021f9dd2e5e0c3a6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RASR_A3</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb11MPU_RASR_A3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) MPU Region Attribute and Size Register A3 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb18reserved_padding12E">
<span id="_CPPv3N7XMC47003ppb18reserved_padding12E"></span><span id="_CPPv2N7XMC47003ppb18reserved_padding12E"></span><span id="XMC4700::ppb::reserved_padding12__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1ad62aa57efcacb054c4ee2ab702b8b4df"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding12</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb25reserved_padding12_lengthE" title="XMC4700::ppb::reserved_padding12_length"><span class="n"><span class="pre">reserved_padding12_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb18reserved_padding12E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4STIRE">
<span id="_CPPv3N7XMC47003ppb4STIRE"></span><span id="_CPPv2N7XMC47003ppb4STIRE"></span><span id="XMC4700::ppb::STIR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a6de09156d9011112ebdaa0b9011bcbc5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">STIR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4STIRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(write-only) Software Trigger Interrupt Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb18reserved_padding13E">
<span id="_CPPv3N7XMC47003ppb18reserved_padding13E"></span><span id="_CPPv2N7XMC47003ppb18reserved_padding13E"></span><span id="XMC4700::ppb::reserved_padding13__uint32_tCA"></span><span class="target" id="structXMC4700_1_1ppb_1a5d4bd780e4040320097b0b0a82e6d84d"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding13</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N7XMC47003ppb25reserved_padding13_lengthE" title="XMC4700::ppb::reserved_padding13_length"><span class="n"><span class="pre">reserved_padding13_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb18reserved_padding13E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5FPCCRE">
<span id="_CPPv3N7XMC47003ppb5FPCCRE"></span><span id="_CPPv2N7XMC47003ppb5FPCCRE"></span><span id="XMC4700::ppb::FPCCR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1af606158f2080e7102bf8d55a103a1270"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPCCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5FPCCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Floating-point Context Control Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb5FPCARE">
<span id="_CPPv3N7XMC47003ppb5FPCARE"></span><span id="_CPPv2N7XMC47003ppb5FPCARE"></span><span id="XMC4700::ppb::FPCAR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a1af1f8c5f166105e570f3ff67111b96c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPCAR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb5FPCARE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Floating-point Context Address Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb6FPDSCRE">
<span id="_CPPv3N7XMC47003ppb6FPDSCRE"></span><span id="_CPPv2N7XMC47003ppb6FPDSCRE"></span><span id="XMC4700::ppb::FPDSCR__uint32_t"></span><span class="target" id="structXMC4700_1_1ppb_1a188b98368e7cb3684fbb52eb4e633233"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPDSCR</span></span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb6FPDSCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Floating-point Default Status Control Register </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb4sizeE">
<span id="_CPPv3N7XMC47003ppb4sizeE"></span><span id="_CPPv2N7XMC47003ppb4sizeE"></span><span id="XMC4700::ppb::size__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a92fcabfc84bde36e0e34168f84653774"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">3904</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb4sizeE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>ppb’s size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding0_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding0_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding0_lengthE"></span><span id="XMC4700::ppb::reserved_padding0_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1adafbf90b8ba4a131a46f36f84f532782"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">2</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding0_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding2_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding2_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding2_lengthE"></span><span id="XMC4700::ppb::reserved_padding2_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1ac8c98fd4781985a891c7bdf6e05127c5"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">56</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding2_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding3_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding3_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding3_lengthE"></span><span id="XMC4700::ppb::reserved_padding3_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1ae225bceb0d8efb971beda797441abdf7"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">28</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding3_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding4_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding4_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding4_lengthE"></span><span id="XMC4700::ppb::reserved_padding4_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a7a9e0f15057d88dcebf1ae20336ffea0"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">28</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding4_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding5_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding5_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding5_lengthE"></span><span id="XMC4700::ppb::reserved_padding5_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1ab9f84ef6a8a420d0f40f4cb5b7fc8a6f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">28</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding5_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding6_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding6_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding6_lengthE"></span><span id="XMC4700::ppb::reserved_padding6_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1aea99a66d9d55b8c0dfa564fa887c5387"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">28</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding6_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding7_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding7_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding7_lengthE"></span><span id="XMC4700::ppb::reserved_padding7_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a5e84c06854e4dab2622b80ce2ae955b9"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding7_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">60</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding7_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb24reserved_padding8_lengthE">
<span id="_CPPv3N7XMC47003ppb24reserved_padding8_lengthE"></span><span id="_CPPv2N7XMC47003ppb24reserved_padding8_lengthE"></span><span id="XMC4700::ppb::reserved_padding8_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a1609844c326da3dc994929491cb32169"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">548</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb24reserved_padding8_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb25reserved_padding10_lengthE">
<span id="_CPPv3N7XMC47003ppb25reserved_padding10_lengthE"></span><span id="_CPPv2N7XMC47003ppb25reserved_padding10_lengthE"></span><span id="XMC4700::ppb::reserved_padding10_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1abbd33f868abba7bcd232a63baefea86b"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding10_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">18</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb25reserved_padding10_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb25reserved_padding12_lengthE">
<span id="_CPPv3N7XMC47003ppb25reserved_padding12_lengthE"></span><span id="_CPPv2N7XMC47003ppb25reserved_padding12_lengthE"></span><span id="XMC4700::ppb::reserved_padding12_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a5f5ddd914b57986b01e543e754e77061"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding12_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">81</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb25reserved_padding12_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N7XMC47003ppb25reserved_padding13_lengthE">
<span id="_CPPv3N7XMC47003ppb25reserved_padding13_lengthE"></span><span id="_CPPv2N7XMC47003ppb25reserved_padding13_lengthE"></span><span id="XMC4700::ppb::reserved_padding13_length__std::s"></span><span class="target" id="structXMC4700_1_1ppb_1a68e7c3311c8635bddd4f4e2c3f8e819f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding13_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">12</span></span><a class="headerlink" href="#_CPPv4N7XMC47003ppb25reserved_padding13_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="structXMC4700_1_1posif0.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct posif0</p>
      </div>
    </a>
    <a class="right-next"
       href="structXMC4700_1_1pref.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct pref</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Vaughn Kottler
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2023, Vaughn Kottler.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>