#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  3 23:12:43 2024
# Process ID: 11260
# Current directory: D:/Code/2/test_time.runs/synth_1
# Command line: vivado.exe -log eth_udp_loop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eth_udp_loop.tcl
# Log file: D:/Code/2/test_time.runs/synth_1/eth_udp_loop.vds
# Journal file: D:/Code/2/test_time.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source eth_udp_loop.tcl -notrace
Command: synth_design -top eth_udp_loop -part xc7a100tfgg484-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18356 
WARNING: [Synth 8-2611] redeclaration of ansi port en_flag is not allowed [D:/Code/2/test_time.srcs/sources_1/imports/new/uart_send.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.543 ; gain = 242.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth_udp_loop' [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:26]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter ETH_VLAN bound to: -2130698240 - type: integer 
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter DES_IP bound to: -1062731509 - type: integer 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter BOARD_MAC1 bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter BOARD_IP1 bound to: -1062731509 - type: integer 
	Parameter DES_MAC1 bound to: 48'b011001000000000011110001000100010010001000110011 
	Parameter DES_IP1 bound to: -1062731495 - type: integer 
	Parameter IDELAY_VALUE1 bound to: 0 - type: integer 
	Parameter T_200 bound to: 40000 - type: integer 
	Parameter T_400 bound to: 80000 - type: integer 
	Parameter T_600 bound to: 120000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [D:/Code/2/test_time.runs/synth_1/.Xil/Vivado-11260-kc/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [D:/Code/2/test_time.runs/synth_1/.Xil/Vivado-11260-kc/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:23]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:23]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (2#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (3#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (5#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (7#1) [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (9#1) [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (10#1) [D:/Code/2/test_time.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter DES_IP bound to: -1062731509 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_preamble bound to: 7'b0000010 
	Parameter st_eth_head bound to: 7'b0000100 
	Parameter st_ip_head bound to: 7'b0001000 
	Parameter st_udp_head bound to: 7'b0010000 
	Parameter st_rx_data bound to: 7'b0100000 
	Parameter st_rx_end bound to: 7'b1000000 
	Parameter ETH_TYPE bound to: 16'b0010001011111111 
	Parameter ETH_VLAN bound to: -2130649087 - type: integer 
	Parameter UDP_TYPE bound to: 8'b00010001 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (11#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter DES_IP bound to: -1062731509 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_check_sum bound to: 7'b0000010 
	Parameter st_preamble bound to: 7'b0000100 
	Parameter st_eth_head bound to: 7'b0001000 
	Parameter st_ip_head bound to: 7'b0010000 
	Parameter st_tx_data bound to: 7'b0100000 
	Parameter st_tx_data_my bound to: 7'b0100001 
	Parameter st_crc bound to: 7'b1000000 
	Parameter ETH_TYPE bound to: 16'b0010001011111111 
	Parameter ETH_VLAN bound to: -2130649087 - type: integer 
	Parameter MIN_DATA_NUM bound to: 16'b0000000000010010 
	Parameter MIN_DATA_NUM_MY bound to: 16'b0000000110110011 
	Parameter UDP_TYPE bound to: 8'b00010001 
WARNING: [Synth 8-6014] Unused sequential element tx_data_MY_reg was removed.  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:392]
WARNING: [Synth 8-5788] Register ip_head_reg[6] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[5] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[4] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[3] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[2] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[0] in module udp_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (12#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [D:/Code/2/test_time.srcs/sources_1/new/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (13#1) [D:/Code/2/test_time.srcs/sources_1/new/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'udp' (14#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp__parameterized0' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter BOARD_IP bound to: -1062731509 - type: integer 
	Parameter DES_MAC bound to: 48'b011001000000000011110001000100010010001000110011 
	Parameter DES_IP bound to: -1062731495 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx__parameterized0' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter BOARD_IP bound to: -1062731509 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_preamble bound to: 7'b0000010 
	Parameter st_eth_head bound to: 7'b0000100 
	Parameter st_ip_head bound to: 7'b0001000 
	Parameter st_udp_head bound to: 7'b0010000 
	Parameter st_rx_data bound to: 7'b0100000 
	Parameter st_rx_end bound to: 7'b1000000 
	Parameter ETH_TYPE bound to: 16'b0010001011111111 
	Parameter ETH_VLAN bound to: -2130649087 - type: integer 
	Parameter UDP_TYPE bound to: 8'b00010001 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx__parameterized0' (14#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp_tx__parameterized0' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001100110 
	Parameter BOARD_IP bound to: -1062731509 - type: integer 
	Parameter DES_MAC bound to: 48'b011001000000000011110001000100010010001000110011 
	Parameter DES_IP bound to: -1062731495 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_check_sum bound to: 7'b0000010 
	Parameter st_preamble bound to: 7'b0000100 
	Parameter st_eth_head bound to: 7'b0001000 
	Parameter st_ip_head bound to: 7'b0010000 
	Parameter st_tx_data bound to: 7'b0100000 
	Parameter st_tx_data_my bound to: 7'b0100001 
	Parameter st_crc bound to: 7'b1000000 
	Parameter ETH_TYPE bound to: 16'b0010001011111111 
	Parameter ETH_VLAN bound to: -2130649087 - type: integer 
	Parameter MIN_DATA_NUM bound to: 16'b0000000000010010 
	Parameter MIN_DATA_NUM_MY bound to: 16'b0000000110110011 
	Parameter UDP_TYPE bound to: 8'b00010001 
WARNING: [Synth 8-6014] Unused sequential element tx_data_MY_reg was removed.  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:392]
WARNING: [Synth 8-5788] Register ip_head_reg[6] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[5] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[4] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[3] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[2] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
WARNING: [Synth 8-5788] Register ip_head_reg[0] in module udp_tx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:215]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx__parameterized0' (14#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'udp__parameterized0' (14#1) [D:/Code/2/test_time.srcs/sources_1/new/udp/udp.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:552]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/Code/2/test_time.runs/synth_1/.Xil/Vivado-11260-kc/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (15#1) [D:/Code/2/test_time.runs/synth_1/.Xil/Vivado-11260-kc/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [D:/Code/2/test_time.srcs/sources_1/imports/new/uart_send.v:3]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (16#1) [D:/Code/2/test_time.srcs/sources_1/imports/new/uart_send.v:3]
WARNING: [Synth 8-7023] instance 'u_uart_send' of module 'uart_send' has 10 connections declared, but only 6 given [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:579]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_clk_wiz'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:410]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_ila_0'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:552]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_gmii_to_rgmii'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:497]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_gmii_to_rgmii'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:423]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_udp'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:453]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_udp'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:528]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_send'. This will prevent further optimization [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:579]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:197]
WARNING: [Synth 8-6014] Unused sequential element min_reg was removed.  [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:198]
WARNING: [Synth 8-6014] Unused sequential element delay1_reg was removed.  [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:321]
WARNING: [Synth 8-3848] Net led in module/entity eth_udp_loop does not have driver. [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:50]
WARNING: [Synth 8-3848] Net src_mac in module/entity eth_udp_loop does not have driver. [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:110]
WARNING: [Synth 8-3848] Net src_ip in module/entity eth_udp_loop does not have driver. [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:111]
WARNING: [Synth 8-3848] Net src_mac1 in module/entity eth_udp_loop does not have driver. [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:140]
WARNING: [Synth 8-3848] Net src_ip1 in module/entity eth_udp_loop does not have driver. [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:141]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_loop' (17#1) [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:26]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[31]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[30]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[29]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[28]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[27]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[26]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[25]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[24]
WARNING: [Synth 8-3331] design eth_udp_loop has unconnected port led
WARNING: [Synth 8-3331] design eth_udp_loop has unconnected port uart_rxd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.570 ; gain = 312.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.570 ; gain = 312.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.570 ; gain = 312.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1098.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz/clk_wiz_in_context.xdc] for cell 'u_clk_wiz'
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz/clk_wiz_in_context.xdc] for cell 'u_clk_wiz'
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u1_ila_0'
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u1_ila_0'
Parsing XDC File [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc:1]
Finished Parsing XDC File [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_udp_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_udp_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1224.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1224.883 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1_ila_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx'
INFO: [Synth 8-4471] merging register 'crc_clr_reg' into 'tx_done_reg' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:447]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx__parameterized0'
INFO: [Synth 8-4471] merging register 'crc_clr_reg' into 'tx_done_reg' [D:/Code/2/test_time.srcs/sources_1/new/udp/udp_tx.v:447]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
             st_udp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                          0000001
            st_check_sum |                              001 |                          0000010
             st_preamble |                              010 |                          0000100
             st_eth_head |                              011 |                          0001000
              st_ip_head |                              100 |                          0010000
              st_tx_data |                              101 |                          0100000
           st_tx_data_my |                              110 |                          0100001
                  st_crc |                              111 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
             st_udp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_rx__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                          0000001
            st_check_sum |                              001 |                          0000010
             st_preamble |                              010 |                          0000100
             st_eth_head |                              011 |                          0001000
              st_ip_head |                              100 |                          0010000
              st_tx_data |                              101 |                          0100000
           st_tx_data_my |                              110 |                          0100001
                  st_crc |                              111 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'udp_tx__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 14    
	  10 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 25    
	               16 Bit    Registers := 17    
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 57    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 25    
	   8 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 32    
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 61    
	   8 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 26    
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eth_udp_loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 10    
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module crc32_d8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udp_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 10    
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module udp_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module uart_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[31]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[30]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[29]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[28]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[27]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[26]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[25]
WARNING: [Synth 8-3331] design udp_tx__parameterized0 has unconnected port crc_data[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port crc_data[24]
WARNING: [Synth 8-3331] design eth_udp_loop has unconnected port led
WARNING: [Synth 8-3331] design eth_udp_loop has unconnected port uart_rxd
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_rx/ip_head_byte_num_reg[0]' (FDCE) to 'u1_udp/u_udp_rx/ip_head_byte_num_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_rx/ip_head_byte_num_reg[1] )
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[24]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[25]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[26]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[27]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[28]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[29]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[30]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[31]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[20]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[21]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/check_buffer_reg[22]' (FDCE) to 'u1_udp/u_udp_tx/check_buffer_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/check_buffer_reg[23] )
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[24]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[25]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[26]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[27]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[28]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[29]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[30]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[31]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[20]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[21]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/check_buffer_reg[22]' (FDCE) to 'u_udp/u_udp_tx/check_buffer_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_udp/\u_udp_tx/check_buffer_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[8]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[0]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[8]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[0]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[9]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[1]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[9]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[10]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[10]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[11]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[11]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[12]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[4]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[12]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[4]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[13]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[5]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[13]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[5]' (FDCE) to 'u1_udp/u_udp_tx/tx_data_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[14]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[6]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[14]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[6]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[15]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/udp_num_reg[7]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[15]' (FDCE) to 'u1_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/total_num_reg[7]' (FDCE) to 'u1_udp/u_udp_tx/tx_data_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[8]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[0]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[8]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[0]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[9]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[1]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[9]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[10]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[10]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[11]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[11]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[12]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[4]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[12]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[4]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[13]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[5]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[13]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[5]' (FDCE) to 'u_udp/u_udp_tx/tx_data_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[14]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[6]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[14]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[6]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[15]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/udp_num_reg[7]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[15]' (FDCE) to 'u_udp/u_udp_tx/total_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_udp/u_udp_tx/total_num_reg[7]' (FDCE) to 'u_udp/u_udp_tx/tx_data_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[14]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[15]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[13]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[12]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[11]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[10]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart_send/\clk_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[3][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[2][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[0][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[6][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[5][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[4][24]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[3][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[2][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[0][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[6][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[5][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[4][16]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[3][8]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[1][8]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[0][8]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[6][8]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'u1_udp/u_udp_tx/ip_head_reg[5][8]' (FDE) to 'u1_udp/u_udp_tx/ip_head_reg[3][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[17][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/preamble_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[17][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_udp/\u_udp_tx/eth_head_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1_udp/\u_udp_tx/preamble_reg[4][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1228.977 ; gain = 443.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1244.648 ; gain = 459.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1245.684 ; gain = 460.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Code/2/test_time.srcs/sources_1/new/eth_udp_loop.v:385]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz    |     1|
|2     |ila_0      |     1|
|3     |BUFG       |     2|
|4     |BUFIO      |     2|
|5     |CARRY4     |   107|
|6     |IDDR       |    10|
|7     |IDELAYCTRL |     2|
|8     |IDELAYE2   |    10|
|9     |LUT1       |    51|
|10    |LUT2       |   155|
|11    |LUT3       |   187|
|12    |LUT4       |   178|
|13    |LUT5       |   213|
|14    |LUT6       |   362|
|15    |ODDR       |    10|
|16    |FDCE       |   517|
|17    |FDPE       |    68|
|18    |FDRE       |    34|
|19    |LDC        |     1|
|20    |IBUF       |    13|
|21    |OBUF       |    14|
|22    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |  1939|
|2     |  u_gmii_to_rgmii  |gmii_to_rgmii__1       |    18|
|3     |    u_rgmii_rx     |rgmii_rx_1             |    13|
|4     |    u_rgmii_tx     |rgmii_tx_2             |     5|
|5     |  u_udp            |udp                    |   526|
|6     |    u_crc32_d8     |crc32_d8_0             |    66|
|7     |    u_udp_tx       |udp_tx                 |   460|
|8     |  u1_gmii_to_rgmii |gmii_to_rgmii          |    19|
|9     |    u_rgmii_rx     |rgmii_rx               |    14|
|10    |    u_rgmii_tx     |rgmii_tx               |     5|
|11    |  u1_udp           |udp__parameterized0    |   900|
|12    |    u_crc32_d8     |crc32_d8               |    60|
|13    |    u_udp_rx       |udp_rx__parameterized0 |   390|
|14    |    u_udp_tx       |udp_tx__parameterized0 |   450|
|15    |  u_uart_send      |uart_send              |    65|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1246.484 ; gain = 460.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1246.484 ; gain = 330.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1246.484 ; gain = 460.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1254.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1255.531 ; gain = 758.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1255.531 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code/2/test_time.runs/synth_1/eth_udp_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_loop_utilization_synth.rpt -pb eth_udp_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 23:13:57 2024...
