

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Sat Apr 29 23:09:02 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str123, [1 x i8]* @p_str124, [1 x i8]* @p_str125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str126, [1 x i8]* @p_str127)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [1 x i8]* @p_str120)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S4_3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i20 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next2, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S4_3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S4_3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S4_3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.98ns)   --->   "%exitcond_flatten2 = icmp eq i20 %indvar_flatten2, -524288"   --->   Operation 25 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.85ns)   --->   "%indvar_flatten_next2 = add i20 1, %indvar_flatten2"   --->   Operation 26 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S4_3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_6" [S4_3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_6_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S4_3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S4_3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_33 = icmp eq i9 %sf, -256" [S4_3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_33' <Predicate = (!exitcond_flatten2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_8_mid = and i1 %tmp_33, %not_exitcond_flatten" [S4_3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_8_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S4_3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_5 = or i1 %tmp_8_mid, %exitcond_flatten" [S4_3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_5, i9 0, i9 %sf" [S4_3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i7 %nm_1 to i6" [S4_3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_45' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_45, i8 0)" [S4_3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_6_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid2 = select i1 %tmp_8_mid, i14 %tmp_6_mid1, i14 %tmp_6_mid" [S4_3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_6_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_8_mid, i6 %tmp_45, i6 %nm_t_mid" [S4_3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_8_mid, i7 %nm_1, i7 %nm_mid" [S4_3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S4_3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_9 = add i14 %sf_cast1, %tmp_6_mid2" [S4_3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_2 = icmp eq i9 %sf_mid2, 255" [S4_3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S4_3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S4_3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %tmp_9 to i64" [S4_3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights24_m_weights_4 = getelementptr [16384 x i8]* @weights24_m_weights_3, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights24_m_weights_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights24_m_weights_5 = load i8* %weights24_m_weights_4, align 1" [S4_3/conv1d.h:817]   --->   Operation 52 'load' 'weights24_m_weights_5' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights24_m_weights_6 = getelementptr [16384 x i8]* @weights24_m_weights_2, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights24_m_weights_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights24_m_weights_7 = load i8* %weights24_m_weights_6, align 1" [S4_3/conv1d.h:817]   --->   Operation 54 'load' 'weights24_m_weights_7' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights24_m_weights_8 = getelementptr [16384 x i8]* @weights24_m_weights_1, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights24_m_weights_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights24_m_weights_9 = load i8* %weights24_m_weights_8, align 1" [S4_3/conv1d.h:817]   --->   Operation 56 'load' 'weights24_m_weights_9' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights24_m_weights_10 = getelementptr [16384 x i8]* @weights24_m_weights_s, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights24_m_weights_10' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights24_m_weights_11 = load i8* %weights24_m_weights_10, align 1" [S4_3/conv1d.h:817]   --->   Operation 58 'load' 'weights24_m_weights_11' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights24_m_weights_5 = load i8* %weights24_m_weights_4, align 1" [S4_3/conv1d.h:817]   --->   Operation 60 'load' 'weights24_m_weights_5' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S4_3/conv1d.h:823]   --->   Operation 61 'sext' 'p_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_1 = sext i8 %weights24_m_weights_5 to i16" [S4_3/conv1d.h:823]   --->   Operation 62 'sext' 'p_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i16 %p_s, %p_1" [S4_3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [S4_3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_53' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 65 'partselect' 'p_Val2_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_54' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_55 = trunc i16 %p_Val2_s to i1" [S4_3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_55' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_34 = or i1 %tmp_55, %tmp_53" [S4_3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_34' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_35' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_35, i1 %tmp_34)" [S4_3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19 = icmp ne i6 %tmp_36, 0" [S4_3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_19' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights24_m_weights_7 = load i8* %weights24_m_weights_6, align 1" [S4_3/conv1d.h:817]   --->   Operation 72 'load' 'weights24_m_weights_7' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights24_m_weights_7 to i16" [S4_3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_s_59 = mul i16 %p_s, %p_0132_1" [S4_3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_s_59' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s_59, i32 15)" [S4_3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_56' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_1_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s_59, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 76 'partselect' 'p_Val2_1_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s_59, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_57' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_58 = trunc i16 %p_Val2_s_59 to i1" [S4_3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_37 = or i1 %tmp_58, %tmp_56" [S4_3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_37' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_38 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s_59, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_38' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_38, i1 %tmp_37)" [S4_3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_39' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_1 = icmp ne i6 %tmp_39, 0" [S4_3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_19_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights24_m_weights_9 = load i8* %weights24_m_weights_8, align 1" [S4_3/conv1d.h:817]   --->   Operation 83 'load' 'weights24_m_weights_9' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2 = sext i8 %weights24_m_weights_9 to i16" [S4_3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_5 = mul i16 %p_s, %p_0132_2" [S4_3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_5' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 15)" [S4_3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_59' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_1_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 87 'partselect' 'p_Val2_1_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_60' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_61 = trunc i16 %p_Val2_5 to i1" [S4_3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_61' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_40 = or i1 %tmp_61, %tmp_59" [S4_3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_40' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_41 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_5, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_42 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_41, i1 %tmp_40)" [S4_3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_42' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_2 = icmp ne i6 %tmp_42, 0" [S4_3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_19_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights24_m_weights_11 = load i8* %weights24_m_weights_10, align 1" [S4_3/conv1d.h:817]   --->   Operation 94 'load' 'weights24_m_weights_11' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights24_m_weights_11 to i16" [S4_3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_6 = mul i16 %p_s, %p_0132_3" [S4_3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_6' <Predicate = (!exitcond_flatten2)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [S4_3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_62' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_1_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 98 'partselect' 'p_Val2_1_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_63' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_64 = trunc i16 %p_Val2_6 to i1" [S4_3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_64' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_43 = or i1 %tmp_64, %tmp_62" [S4_3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_43' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_44 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_6, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_44' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_46 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_44, i1 %tmp_43)" [S4_3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_46' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_3 = icmp ne i6 %tmp_46, 0" [S4_3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_19_3' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S4_3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S4_3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S4_3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S4_3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_19, %tmp_54" [S4_3/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_20 = zext i1 %qb_assign_1 to i8" [S4_3/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_20' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_20, %macRegisters_0_V_2_s" [S4_3/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %p_Val2_1, %tmp1" [S4_3/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_19_1, %tmp_57" [S4_3/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20_1 = zext i1 %qb_assign_1_1 to i8" [S4_3/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_20_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_20_1, %macRegisters_1_V_2_s" [S4_3/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_1_1, %tmp2" [S4_3/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_19_2, %tmp_60" [S4_3/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20_2 = zext i1 %qb_assign_1_2 to i8" [S4_3/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_20_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_20_2, %macRegisters_2_V_2_s" [S4_3/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %p_Val2_1_2, %tmp3" [S4_3/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_19_3, %tmp_63" [S4_3/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20_3 = zext i1 %qb_assign_1_3 to i8" [S4_3/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_20_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_20_3, %macRegisters_3_V_2_s" [S4_3/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_1_3, %tmp4" [S4_3/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten2)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S4_3/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_2)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S4_3/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_2)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S4_3/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_2)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S4_3/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_2)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_3/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 7, i8 0, i8 13, i8 21, i8 0, i8 -1, i8 11, i8 8, i8 10, i8 0, i8 0, i8 8, i8 8, i8 5, i8 3, i8 3, i8 14, i8 4, i8 6, i8 19, i8 2, i8 8, i8 -4, i8 9, i8 14, i8 11, i8 12, i8 22, i8 -9, i8 8, i8 12, i8 26, i8 9, i8 8, i8 7, i8 13, i8 19, i8 1, i8 3, i8 1, i8 -2, i8 11, i8 16, i8 18, i8 8, i8 5, i8 11, i8 15, i8 1, i8 6, i8 11, i8 0, i8 2, i8 19, i8 7, i8 -1, i8 -5, i8 18, i8 5, i8 -3, i8 6, i8 8, i8 16, i8 0, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_47' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_47" [S4_3/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_7' <Predicate = (tmp_2)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_1)   --->   "%tmp_48 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 25, i8 8, i8 18, i8 0, i8 13, i8 7, i8 9, i8 -5, i8 0, i8 5, i8 -2, i8 2, i8 7, i8 0, i8 8, i8 0, i8 11, i8 15, i8 2, i8 32, i8 25, i8 7, i8 15, i8 12, i8 6, i8 0, i8 8, i8 3, i8 5, i8 9, i8 10, i8 1, i8 12, i8 0, i8 5, i8 30, i8 23, i8 -5, i8 28, i8 13, i8 7, i8 3, i8 11, i8 13, i8 14, i8 14, i8 10, i8 -2, i8 15, i8 21, i8 -7, i8 6, i8 0, i8 9, i8 7, i8 0, i8 19, i8 7, i8 22, i8 10, i8 8, i8 6, i8 11, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_48' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_1 = add i8 %macRegisters_1_V, %tmp_48" [S4_3/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7_1' <Predicate = (tmp_2)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_2)   --->   "%tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 9, i8 0, i8 4, i8 7, i8 12, i8 1, i8 17, i8 9, i8 12, i8 13, i8 22, i8 1, i8 18, i8 8, i8 14, i8 10, i8 10, i8 23, i8 9, i8 21, i8 28, i8 9, i8 4, i8 12, i8 6, i8 0, i8 1, i8 0, i8 4, i8 10, i8 8, i8 0, i8 4, i8 2, i8 4, i8 0, i8 17, i8 0, i8 -3, i8 -2, i8 5, i8 4, i8 3, i8 13, i8 23, i8 0, i8 0, i8 5, i8 11, i8 0, i8 3, i8 0, i8 1, i8 1, i8 9, i8 11, i8 4, i8 9, i8 9, i8 15, i8 4, i8 18, i8 3, i8 27, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_49' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_2 = add i8 %macRegisters_2_V, %tmp_49" [S4_3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_7_2' <Predicate = (tmp_2)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_3)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 9, i8 8, i8 0, i8 0, i8 9, i8 11, i8 16, i8 14, i8 13, i8 10, i8 0, i8 0, i8 9, i8 1, i8 7, i8 4, i8 11, i8 3, i8 4, i8 5, i8 3, i8 24, i8 11, i8 24, i8 10, i8 5, i8 22, i8 0, i8 -2, i8 3, i8 0, i8 8, i8 2, i8 10, i8 13, i8 3, i8 0, i8 6, i8 15, i8 6, i8 9, i8 0, i8 7, i8 7, i8 9, i8 21, i8 3, i8 4, i8 29, i8 18, i8 12, i8 2, i8 21, i8 9, i8 13, i8 5, i8 4, i8 18, i8 6, i8 1, i8 8, i8 11, i8 4, i8 0, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_50' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_3 = add i8 %macRegisters_3_V, %tmp_50" [S4_3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_7_3' <Predicate = (tmp_2)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 138 'store' <Predicate = (tmp_2)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 139 'store' <Predicate = (tmp_2)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 140 'store' <Predicate = (tmp_2)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 141 'store' <Predicate = (tmp_2)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str33) nounwind" [S4_3/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str33)" [S4_3/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_32' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [S4_3/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_7_3, i8 %p_Val2_7_2, i8 %p_Val2_7_1, i8 %p_Val2_7)" [S4_3/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_9' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_9)" [S4_3/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_3/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str33, i32 %tmp_32)" [S4_3/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S4_3/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights24_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights24_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights24_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights24_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2     (alloca         ) [ 01111110]
macRegisters_1_V_2     (alloca         ) [ 01111110]
macRegisters_2_V_2     (alloca         ) [ 01111110]
macRegisters_3_V_2     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten2        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_6                  (bitconcatenate ) [ 00000000]
exitcond_flatten2      (icmp           ) [ 00111110]
indvar_flatten_next2   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_6_mid              (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_33                 (icmp           ) [ 00000000]
tmp_8_mid              (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_5                  (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_45                 (trunc          ) [ 00000000]
tmp_6_mid1             (bitconcatenate ) [ 00000000]
tmp_6_mid2             (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_9                  (add            ) [ 00110000]
tmp_2                  (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_s                  (zext           ) [ 00000000]
weights24_m_weights_4  (getelementptr  ) [ 00101000]
weights24_m_weights_6  (getelementptr  ) [ 00101000]
weights24_m_weights_8  (getelementptr  ) [ 00101000]
weights24_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights24_m_weights_5  (load           ) [ 00000000]
p_s                    (sext           ) [ 00000000]
p_1                    (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_53                 (bitselect      ) [ 00000000]
p_Val2_1               (partselect     ) [ 00100100]
tmp_54                 (bitselect      ) [ 00100100]
tmp_55                 (trunc          ) [ 00000000]
tmp_34                 (or             ) [ 00000000]
tmp_35                 (partselect     ) [ 00000000]
tmp_36                 (bitconcatenate ) [ 00000000]
tmp_19                 (icmp           ) [ 00100100]
weights24_m_weights_7  (load           ) [ 00000000]
p_0132_1               (sext           ) [ 00000000]
p_Val2_s_59            (mul            ) [ 00000000]
tmp_56                 (bitselect      ) [ 00000000]
p_Val2_1_1             (partselect     ) [ 00100100]
tmp_57                 (bitselect      ) [ 00100100]
tmp_58                 (trunc          ) [ 00000000]
tmp_37                 (or             ) [ 00000000]
tmp_38                 (partselect     ) [ 00000000]
tmp_39                 (bitconcatenate ) [ 00000000]
tmp_19_1               (icmp           ) [ 00100100]
weights24_m_weights_9  (load           ) [ 00000000]
p_0132_2               (sext           ) [ 00000000]
p_Val2_5               (mul            ) [ 00000000]
tmp_59                 (bitselect      ) [ 00000000]
p_Val2_1_2             (partselect     ) [ 00100100]
tmp_60                 (bitselect      ) [ 00100100]
tmp_61                 (trunc          ) [ 00000000]
tmp_40                 (or             ) [ 00000000]
tmp_41                 (partselect     ) [ 00000000]
tmp_42                 (bitconcatenate ) [ 00000000]
tmp_19_2               (icmp           ) [ 00100100]
weights24_m_weights_11 (load           ) [ 00000000]
p_0132_3               (sext           ) [ 00000000]
p_Val2_6               (mul            ) [ 00000000]
tmp_62                 (bitselect      ) [ 00000000]
p_Val2_1_3             (partselect     ) [ 00100100]
tmp_63                 (bitselect      ) [ 00100100]
tmp_64                 (trunc          ) [ 00000000]
tmp_43                 (or             ) [ 00000000]
tmp_44                 (partselect     ) [ 00000000]
tmp_46                 (bitconcatenate ) [ 00000000]
tmp_19_3               (icmp           ) [ 00100100]
macRegisters_0_V_2_s   (load           ) [ 00000000]
macRegisters_1_V_2_s   (load           ) [ 00000000]
macRegisters_2_V_2_s   (load           ) [ 00000000]
macRegisters_3_V_2_s   (load           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_20                 (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_20_1               (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_20_2               (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_20_3               (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
tmp_47                 (mux            ) [ 00000000]
p_Val2_7               (add            ) [ 00100010]
tmp_48                 (mux            ) [ 00000000]
p_Val2_7_1             (add            ) [ 00100010]
tmp_49                 (mux            ) [ 00000000]
p_Val2_7_2             (add            ) [ 00100010]
tmp_50                 (mux            ) [ 00000000]
p_Val2_7_3             (add            ) [ 00100010]
StgValue_138           (store          ) [ 00000000]
StgValue_139           (store          ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (specloopname   ) [ 00000000]
StgValue_143           (specloopname   ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
tmp_32                 (specregionbegin) [ 00000000]
StgValue_146           (specpipeline   ) [ 00000000]
tmp_V_9                (bitconcatenate ) [ 00000000]
StgValue_148           (write          ) [ 00000000]
StgValue_149           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_151           (br             ) [ 01111110]
StgValue_152           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights24_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights24_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights24_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights24_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights24_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights24_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights24_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights24_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="macRegisters_0_V_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="macRegisters_1_V_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="macRegisters_2_V_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="macRegisters_3_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_148_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weights24_m_weights_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="14" slack="0"/>
<pin id="233" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights24_m_weights_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights24_m_weights_5/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights24_m_weights_6_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="14" slack="0"/>
<pin id="246" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights24_m_weights_6/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights24_m_weights_7/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="weights24_m_weights_8_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="14" slack="0"/>
<pin id="259" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights24_m_weights_8/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights24_m_weights_9/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weights24_m_weights_10_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="14" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights24_m_weights_10/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights24_m_weights_11/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="1"/>
<pin id="283" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten2_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="20" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="16" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="nm_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="1"/>
<pin id="305" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="nm_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sf_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="1"/>
<pin id="316" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="sf_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond_flatten2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="0"/>
<pin id="359" dir="0" index="1" bw="20" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten_next2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="20" slack="0"/>
<pin id="366" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_flatten_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="nm_mid_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_6_mid_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="14" slack="0"/>
<pin id="387" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="nm_t_mid_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="not_exitcond_flatten_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_33_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="9" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_mid_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8_mid/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="nm_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="0"/>
<pin id="420" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sf_mid2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="9" slack="0"/>
<pin id="433" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_45_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_6_mid1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_mid1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_6_mid2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="14" slack="0"/>
<pin id="452" dir="0" index="2" bw="14" slack="0"/>
<pin id="453" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="nm_t_mid2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="nm_mid2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="0" index="2" bw="7" slack="0"/>
<pin id="469" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sf_cast1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="14" slack="0"/>
<pin id="480" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sf_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="indvar_flatten_op_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="indvar_flatten_next_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="16" slack="0"/>
<pin id="505" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_s_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Val2_s_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_53_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="4" slack="0"/>
<pin id="542" dir="0" index="3" bw="5" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_54_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_55_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_34_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_35_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="4" slack="0"/>
<pin id="571" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_36_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_19_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_0132_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_Val2_s_59_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_59/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_56_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_Val2_1_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="0" index="3" bw="5" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1_1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_57_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_58_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_37_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_38_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="0" index="3" bw="4" slack="0"/>
<pin id="641" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_39_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_19_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_0132_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_59_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Val2_1_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1_2/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_60_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_61_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_40_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_41_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="0" index="3" bw="4" slack="0"/>
<pin id="711" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_42_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="5" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_19_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_0132_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Val2_6_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_62_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Val2_1_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="16" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="0" index="3" bw="5" slack="0"/>
<pin id="753" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1_3/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_63_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="4" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_64_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="0"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_43_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_44_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="0" index="3" bw="4" slack="0"/>
<pin id="781" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_46_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="0" index="1" bw="5" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_19_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_3/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="macRegisters_0_V_2_s_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="4"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="macRegisters_1_V_2_s_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="4"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="macRegisters_2_V_2_s_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="4"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="macRegisters_3_V_2_s_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="4"/>
<pin id="811" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="qb_assign_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="0" index="1" bw="1" slack="1"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_20_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="macRegisters_0_V_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="qb_assign_1_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="0" index="1" bw="1" slack="1"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_20_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_1/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="macRegisters_1_V_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="qb_assign_1_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="1" slack="1"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_20_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_2/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="macRegisters_2_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="qb_assign_1_3_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="0" index="1" bw="1" slack="1"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_20_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_3/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="macRegisters_3_V_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_125_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="4"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_126_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="4"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="StgValue_127_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="4"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_128_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="4"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_47_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="4" slack="0"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="0" index="4" bw="6" slack="0"/>
<pin id="914" dir="0" index="5" bw="1" slack="0"/>
<pin id="915" dir="0" index="6" bw="1" slack="0"/>
<pin id="916" dir="0" index="7" bw="5" slack="0"/>
<pin id="917" dir="0" index="8" bw="5" slack="0"/>
<pin id="918" dir="0" index="9" bw="5" slack="0"/>
<pin id="919" dir="0" index="10" bw="1" slack="0"/>
<pin id="920" dir="0" index="11" bw="1" slack="0"/>
<pin id="921" dir="0" index="12" bw="5" slack="0"/>
<pin id="922" dir="0" index="13" bw="5" slack="0"/>
<pin id="923" dir="0" index="14" bw="4" slack="0"/>
<pin id="924" dir="0" index="15" bw="3" slack="0"/>
<pin id="925" dir="0" index="16" bw="3" slack="0"/>
<pin id="926" dir="0" index="17" bw="5" slack="0"/>
<pin id="927" dir="0" index="18" bw="4" slack="0"/>
<pin id="928" dir="0" index="19" bw="4" slack="0"/>
<pin id="929" dir="0" index="20" bw="6" slack="0"/>
<pin id="930" dir="0" index="21" bw="3" slack="0"/>
<pin id="931" dir="0" index="22" bw="5" slack="0"/>
<pin id="932" dir="0" index="23" bw="3" slack="0"/>
<pin id="933" dir="0" index="24" bw="5" slack="0"/>
<pin id="934" dir="0" index="25" bw="5" slack="0"/>
<pin id="935" dir="0" index="26" bw="5" slack="0"/>
<pin id="936" dir="0" index="27" bw="5" slack="0"/>
<pin id="937" dir="0" index="28" bw="6" slack="0"/>
<pin id="938" dir="0" index="29" bw="5" slack="0"/>
<pin id="939" dir="0" index="30" bw="5" slack="0"/>
<pin id="940" dir="0" index="31" bw="5" slack="0"/>
<pin id="941" dir="0" index="32" bw="6" slack="0"/>
<pin id="942" dir="0" index="33" bw="5" slack="0"/>
<pin id="943" dir="0" index="34" bw="5" slack="0"/>
<pin id="944" dir="0" index="35" bw="4" slack="0"/>
<pin id="945" dir="0" index="36" bw="5" slack="0"/>
<pin id="946" dir="0" index="37" bw="6" slack="0"/>
<pin id="947" dir="0" index="38" bw="1" slack="0"/>
<pin id="948" dir="0" index="39" bw="3" slack="0"/>
<pin id="949" dir="0" index="40" bw="1" slack="0"/>
<pin id="950" dir="0" index="41" bw="2" slack="0"/>
<pin id="951" dir="0" index="42" bw="5" slack="0"/>
<pin id="952" dir="0" index="43" bw="6" slack="0"/>
<pin id="953" dir="0" index="44" bw="6" slack="0"/>
<pin id="954" dir="0" index="45" bw="5" slack="0"/>
<pin id="955" dir="0" index="46" bw="4" slack="0"/>
<pin id="956" dir="0" index="47" bw="5" slack="0"/>
<pin id="957" dir="0" index="48" bw="5" slack="0"/>
<pin id="958" dir="0" index="49" bw="1" slack="0"/>
<pin id="959" dir="0" index="50" bw="4" slack="0"/>
<pin id="960" dir="0" index="51" bw="5" slack="0"/>
<pin id="961" dir="0" index="52" bw="1" slack="0"/>
<pin id="962" dir="0" index="53" bw="3" slack="0"/>
<pin id="963" dir="0" index="54" bw="6" slack="0"/>
<pin id="964" dir="0" index="55" bw="4" slack="0"/>
<pin id="965" dir="0" index="56" bw="1" slack="0"/>
<pin id="966" dir="0" index="57" bw="4" slack="0"/>
<pin id="967" dir="0" index="58" bw="6" slack="0"/>
<pin id="968" dir="0" index="59" bw="4" slack="0"/>
<pin id="969" dir="0" index="60" bw="3" slack="0"/>
<pin id="970" dir="0" index="61" bw="4" slack="0"/>
<pin id="971" dir="0" index="62" bw="5" slack="0"/>
<pin id="972" dir="0" index="63" bw="6" slack="0"/>
<pin id="973" dir="0" index="64" bw="1" slack="0"/>
<pin id="974" dir="0" index="65" bw="6" slack="3"/>
<pin id="975" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_Val2_7_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_48_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="0" index="2" bw="6" slack="0"/>
<pin id="1051" dir="0" index="3" bw="5" slack="0"/>
<pin id="1052" dir="0" index="4" bw="6" slack="0"/>
<pin id="1053" dir="0" index="5" bw="1" slack="0"/>
<pin id="1054" dir="0" index="6" bw="5" slack="0"/>
<pin id="1055" dir="0" index="7" bw="4" slack="0"/>
<pin id="1056" dir="0" index="8" bw="5" slack="0"/>
<pin id="1057" dir="0" index="9" bw="4" slack="0"/>
<pin id="1058" dir="0" index="10" bw="1" slack="0"/>
<pin id="1059" dir="0" index="11" bw="4" slack="0"/>
<pin id="1060" dir="0" index="12" bw="2" slack="0"/>
<pin id="1061" dir="0" index="13" bw="3" slack="0"/>
<pin id="1062" dir="0" index="14" bw="4" slack="0"/>
<pin id="1063" dir="0" index="15" bw="1" slack="0"/>
<pin id="1064" dir="0" index="16" bw="5" slack="0"/>
<pin id="1065" dir="0" index="17" bw="1" slack="0"/>
<pin id="1066" dir="0" index="18" bw="5" slack="0"/>
<pin id="1067" dir="0" index="19" bw="5" slack="0"/>
<pin id="1068" dir="0" index="20" bw="3" slack="0"/>
<pin id="1069" dir="0" index="21" bw="7" slack="0"/>
<pin id="1070" dir="0" index="22" bw="6" slack="0"/>
<pin id="1071" dir="0" index="23" bw="4" slack="0"/>
<pin id="1072" dir="0" index="24" bw="5" slack="0"/>
<pin id="1073" dir="0" index="25" bw="5" slack="0"/>
<pin id="1074" dir="0" index="26" bw="4" slack="0"/>
<pin id="1075" dir="0" index="27" bw="1" slack="0"/>
<pin id="1076" dir="0" index="28" bw="5" slack="0"/>
<pin id="1077" dir="0" index="29" bw="3" slack="0"/>
<pin id="1078" dir="0" index="30" bw="4" slack="0"/>
<pin id="1079" dir="0" index="31" bw="5" slack="0"/>
<pin id="1080" dir="0" index="32" bw="5" slack="0"/>
<pin id="1081" dir="0" index="33" bw="1" slack="0"/>
<pin id="1082" dir="0" index="34" bw="5" slack="0"/>
<pin id="1083" dir="0" index="35" bw="1" slack="0"/>
<pin id="1084" dir="0" index="36" bw="4" slack="0"/>
<pin id="1085" dir="0" index="37" bw="6" slack="0"/>
<pin id="1086" dir="0" index="38" bw="6" slack="0"/>
<pin id="1087" dir="0" index="39" bw="4" slack="0"/>
<pin id="1088" dir="0" index="40" bw="6" slack="0"/>
<pin id="1089" dir="0" index="41" bw="5" slack="0"/>
<pin id="1090" dir="0" index="42" bw="4" slack="0"/>
<pin id="1091" dir="0" index="43" bw="3" slack="0"/>
<pin id="1092" dir="0" index="44" bw="5" slack="0"/>
<pin id="1093" dir="0" index="45" bw="5" slack="0"/>
<pin id="1094" dir="0" index="46" bw="5" slack="0"/>
<pin id="1095" dir="0" index="47" bw="5" slack="0"/>
<pin id="1096" dir="0" index="48" bw="5" slack="0"/>
<pin id="1097" dir="0" index="49" bw="2" slack="0"/>
<pin id="1098" dir="0" index="50" bw="5" slack="0"/>
<pin id="1099" dir="0" index="51" bw="6" slack="0"/>
<pin id="1100" dir="0" index="52" bw="4" slack="0"/>
<pin id="1101" dir="0" index="53" bw="4" slack="0"/>
<pin id="1102" dir="0" index="54" bw="1" slack="0"/>
<pin id="1103" dir="0" index="55" bw="5" slack="0"/>
<pin id="1104" dir="0" index="56" bw="4" slack="0"/>
<pin id="1105" dir="0" index="57" bw="1" slack="0"/>
<pin id="1106" dir="0" index="58" bw="6" slack="0"/>
<pin id="1107" dir="0" index="59" bw="4" slack="0"/>
<pin id="1108" dir="0" index="60" bw="6" slack="0"/>
<pin id="1109" dir="0" index="61" bw="5" slack="0"/>
<pin id="1110" dir="0" index="62" bw="5" slack="0"/>
<pin id="1111" dir="0" index="63" bw="4" slack="0"/>
<pin id="1112" dir="0" index="64" bw="5" slack="0"/>
<pin id="1113" dir="0" index="65" bw="6" slack="3"/>
<pin id="1114" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_Val2_7_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="0" index="1" bw="8" slack="0"/>
<pin id="1183" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_1/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_49_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="0" index="1" bw="5" slack="0"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="0" index="3" bw="4" slack="0"/>
<pin id="1191" dir="0" index="4" bw="4" slack="0"/>
<pin id="1192" dir="0" index="5" bw="5" slack="0"/>
<pin id="1193" dir="0" index="6" bw="1" slack="0"/>
<pin id="1194" dir="0" index="7" bw="6" slack="0"/>
<pin id="1195" dir="0" index="8" bw="5" slack="0"/>
<pin id="1196" dir="0" index="9" bw="5" slack="0"/>
<pin id="1197" dir="0" index="10" bw="5" slack="0"/>
<pin id="1198" dir="0" index="11" bw="6" slack="0"/>
<pin id="1199" dir="0" index="12" bw="1" slack="0"/>
<pin id="1200" dir="0" index="13" bw="6" slack="0"/>
<pin id="1201" dir="0" index="14" bw="5" slack="0"/>
<pin id="1202" dir="0" index="15" bw="5" slack="0"/>
<pin id="1203" dir="0" index="16" bw="5" slack="0"/>
<pin id="1204" dir="0" index="17" bw="5" slack="0"/>
<pin id="1205" dir="0" index="18" bw="6" slack="0"/>
<pin id="1206" dir="0" index="19" bw="5" slack="0"/>
<pin id="1207" dir="0" index="20" bw="6" slack="0"/>
<pin id="1208" dir="0" index="21" bw="6" slack="0"/>
<pin id="1209" dir="0" index="22" bw="5" slack="0"/>
<pin id="1210" dir="0" index="23" bw="4" slack="0"/>
<pin id="1211" dir="0" index="24" bw="5" slack="0"/>
<pin id="1212" dir="0" index="25" bw="4" slack="0"/>
<pin id="1213" dir="0" index="26" bw="1" slack="0"/>
<pin id="1214" dir="0" index="27" bw="1" slack="0"/>
<pin id="1215" dir="0" index="28" bw="1" slack="0"/>
<pin id="1216" dir="0" index="29" bw="4" slack="0"/>
<pin id="1217" dir="0" index="30" bw="5" slack="0"/>
<pin id="1218" dir="0" index="31" bw="5" slack="0"/>
<pin id="1219" dir="0" index="32" bw="1" slack="0"/>
<pin id="1220" dir="0" index="33" bw="4" slack="0"/>
<pin id="1221" dir="0" index="34" bw="3" slack="0"/>
<pin id="1222" dir="0" index="35" bw="4" slack="0"/>
<pin id="1223" dir="0" index="36" bw="1" slack="0"/>
<pin id="1224" dir="0" index="37" bw="6" slack="0"/>
<pin id="1225" dir="0" index="38" bw="1" slack="0"/>
<pin id="1226" dir="0" index="39" bw="3" slack="0"/>
<pin id="1227" dir="0" index="40" bw="2" slack="0"/>
<pin id="1228" dir="0" index="41" bw="4" slack="0"/>
<pin id="1229" dir="0" index="42" bw="4" slack="0"/>
<pin id="1230" dir="0" index="43" bw="3" slack="0"/>
<pin id="1231" dir="0" index="44" bw="5" slack="0"/>
<pin id="1232" dir="0" index="45" bw="6" slack="0"/>
<pin id="1233" dir="0" index="46" bw="1" slack="0"/>
<pin id="1234" dir="0" index="47" bw="1" slack="0"/>
<pin id="1235" dir="0" index="48" bw="4" slack="0"/>
<pin id="1236" dir="0" index="49" bw="5" slack="0"/>
<pin id="1237" dir="0" index="50" bw="1" slack="0"/>
<pin id="1238" dir="0" index="51" bw="3" slack="0"/>
<pin id="1239" dir="0" index="52" bw="1" slack="0"/>
<pin id="1240" dir="0" index="53" bw="1" slack="0"/>
<pin id="1241" dir="0" index="54" bw="1" slack="0"/>
<pin id="1242" dir="0" index="55" bw="5" slack="0"/>
<pin id="1243" dir="0" index="56" bw="5" slack="0"/>
<pin id="1244" dir="0" index="57" bw="4" slack="0"/>
<pin id="1245" dir="0" index="58" bw="5" slack="0"/>
<pin id="1246" dir="0" index="59" bw="5" slack="0"/>
<pin id="1247" dir="0" index="60" bw="5" slack="0"/>
<pin id="1248" dir="0" index="61" bw="4" slack="0"/>
<pin id="1249" dir="0" index="62" bw="6" slack="0"/>
<pin id="1250" dir="0" index="63" bw="3" slack="0"/>
<pin id="1251" dir="0" index="64" bw="6" slack="0"/>
<pin id="1252" dir="0" index="65" bw="6" slack="3"/>
<pin id="1253" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="p_Val2_7_2_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="0"/>
<pin id="1321" dir="0" index="1" bw="8" slack="0"/>
<pin id="1322" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_2/5 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="tmp_50_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="0"/>
<pin id="1327" dir="0" index="1" bw="5" slack="0"/>
<pin id="1328" dir="0" index="2" bw="5" slack="0"/>
<pin id="1329" dir="0" index="3" bw="1" slack="0"/>
<pin id="1330" dir="0" index="4" bw="1" slack="0"/>
<pin id="1331" dir="0" index="5" bw="5" slack="0"/>
<pin id="1332" dir="0" index="6" bw="5" slack="0"/>
<pin id="1333" dir="0" index="7" bw="6" slack="0"/>
<pin id="1334" dir="0" index="8" bw="5" slack="0"/>
<pin id="1335" dir="0" index="9" bw="5" slack="0"/>
<pin id="1336" dir="0" index="10" bw="5" slack="0"/>
<pin id="1337" dir="0" index="11" bw="1" slack="0"/>
<pin id="1338" dir="0" index="12" bw="1" slack="0"/>
<pin id="1339" dir="0" index="13" bw="5" slack="0"/>
<pin id="1340" dir="0" index="14" bw="1" slack="0"/>
<pin id="1341" dir="0" index="15" bw="4" slack="0"/>
<pin id="1342" dir="0" index="16" bw="4" slack="0"/>
<pin id="1343" dir="0" index="17" bw="5" slack="0"/>
<pin id="1344" dir="0" index="18" bw="3" slack="0"/>
<pin id="1345" dir="0" index="19" bw="4" slack="0"/>
<pin id="1346" dir="0" index="20" bw="4" slack="0"/>
<pin id="1347" dir="0" index="21" bw="3" slack="0"/>
<pin id="1348" dir="0" index="22" bw="6" slack="0"/>
<pin id="1349" dir="0" index="23" bw="5" slack="0"/>
<pin id="1350" dir="0" index="24" bw="6" slack="0"/>
<pin id="1351" dir="0" index="25" bw="5" slack="0"/>
<pin id="1352" dir="0" index="26" bw="4" slack="0"/>
<pin id="1353" dir="0" index="27" bw="6" slack="0"/>
<pin id="1354" dir="0" index="28" bw="1" slack="0"/>
<pin id="1355" dir="0" index="29" bw="2" slack="0"/>
<pin id="1356" dir="0" index="30" bw="3" slack="0"/>
<pin id="1357" dir="0" index="31" bw="1" slack="0"/>
<pin id="1358" dir="0" index="32" bw="5" slack="0"/>
<pin id="1359" dir="0" index="33" bw="3" slack="0"/>
<pin id="1360" dir="0" index="34" bw="5" slack="0"/>
<pin id="1361" dir="0" index="35" bw="5" slack="0"/>
<pin id="1362" dir="0" index="36" bw="3" slack="0"/>
<pin id="1363" dir="0" index="37" bw="1" slack="0"/>
<pin id="1364" dir="0" index="38" bw="4" slack="0"/>
<pin id="1365" dir="0" index="39" bw="5" slack="0"/>
<pin id="1366" dir="0" index="40" bw="4" slack="0"/>
<pin id="1367" dir="0" index="41" bw="5" slack="0"/>
<pin id="1368" dir="0" index="42" bw="1" slack="0"/>
<pin id="1369" dir="0" index="43" bw="4" slack="0"/>
<pin id="1370" dir="0" index="44" bw="4" slack="0"/>
<pin id="1371" dir="0" index="45" bw="5" slack="0"/>
<pin id="1372" dir="0" index="46" bw="6" slack="0"/>
<pin id="1373" dir="0" index="47" bw="3" slack="0"/>
<pin id="1374" dir="0" index="48" bw="4" slack="0"/>
<pin id="1375" dir="0" index="49" bw="6" slack="0"/>
<pin id="1376" dir="0" index="50" bw="6" slack="0"/>
<pin id="1377" dir="0" index="51" bw="5" slack="0"/>
<pin id="1378" dir="0" index="52" bw="3" slack="0"/>
<pin id="1379" dir="0" index="53" bw="6" slack="0"/>
<pin id="1380" dir="0" index="54" bw="5" slack="0"/>
<pin id="1381" dir="0" index="55" bw="5" slack="0"/>
<pin id="1382" dir="0" index="56" bw="4" slack="0"/>
<pin id="1383" dir="0" index="57" bw="4" slack="0"/>
<pin id="1384" dir="0" index="58" bw="6" slack="0"/>
<pin id="1385" dir="0" index="59" bw="4" slack="0"/>
<pin id="1386" dir="0" index="60" bw="1" slack="0"/>
<pin id="1387" dir="0" index="61" bw="5" slack="0"/>
<pin id="1388" dir="0" index="62" bw="5" slack="0"/>
<pin id="1389" dir="0" index="63" bw="4" slack="0"/>
<pin id="1390" dir="0" index="64" bw="1" slack="0"/>
<pin id="1391" dir="0" index="65" bw="6" slack="3"/>
<pin id="1392" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="p_Val2_7_3_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="0"/>
<pin id="1460" dir="0" index="1" bw="8" slack="0"/>
<pin id="1461" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_3/5 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="tmp_V_9_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="0"/>
<pin id="1466" dir="0" index="1" bw="8" slack="1"/>
<pin id="1467" dir="0" index="2" bw="8" slack="1"/>
<pin id="1468" dir="0" index="3" bw="8" slack="1"/>
<pin id="1469" dir="0" index="4" bw="8" slack="1"/>
<pin id="1470" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_9/6 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="macRegisters_0_V_2_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="0"/>
<pin id="1475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="macRegisters_1_V_2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="macRegisters_2_V_2_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="0"/>
<pin id="1489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="macRegisters_3_V_2_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="0"/>
<pin id="1496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="exitcond_flatten2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="1"/>
<pin id="1503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="indvar_flatten_next2_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="20" slack="0"/>
<pin id="1507" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="nm_t_mid2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="6" slack="3"/>
<pin id="1512" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="nm_mid2_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="7" slack="0"/>
<pin id="1520" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_9_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="14" slack="1"/>
<pin id="1525" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp_2_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="3"/>
<pin id="1530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="sf_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="9" slack="0"/>
<pin id="1534" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="indvar_flatten_next_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="0"/>
<pin id="1539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1542" class="1005" name="weights24_m_weights_4_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="14" slack="1"/>
<pin id="1544" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights24_m_weights_4 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="weights24_m_weights_6_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="14" slack="1"/>
<pin id="1549" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights24_m_weights_6 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="weights24_m_weights_8_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="14" slack="1"/>
<pin id="1554" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights24_m_weights_8 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="weights24_m_weights_10_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="14" slack="1"/>
<pin id="1559" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights24_m_weights_10 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="p_Val2_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="8" slack="1"/>
<pin id="1564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_54_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="1"/>
<pin id="1569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_19_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="1"/>
<pin id="1574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="p_Val2_1_1_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="1"/>
<pin id="1579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_1 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp_57_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="1"/>
<pin id="1584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_19_1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="1"/>
<pin id="1589" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_Val2_1_2_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="8" slack="1"/>
<pin id="1594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_2 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="tmp_60_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="1"/>
<pin id="1599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp_19_2_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_2 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="p_Val2_1_3_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="8" slack="1"/>
<pin id="1609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_3 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_63_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="1"/>
<pin id="1614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="tmp_19_3_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="1"/>
<pin id="1619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_3 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="p_Val2_7_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="8" slack="1"/>
<pin id="1624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="p_Val2_7_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="8" slack="1"/>
<pin id="1629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_1 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="p_Val2_7_2_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="1"/>
<pin id="1634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_2 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="p_Val2_7_3_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="1"/>
<pin id="1639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="196" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="82" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="82" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="307" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="285" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="285" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="296" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="307" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="369" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="349" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="369" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="345" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="369" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="318" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="74" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="375" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="369" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="318" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="417" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="411" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="383" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="411" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="437" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="391" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="411" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="417" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="375" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="429" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="449" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="429" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="429" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="78" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="296" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="80" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="369" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="519"><net_src comp="216" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="236" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="524" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="524" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="524" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="530" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="98" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="524" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="12" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="566" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="560" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="249" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="516" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="594" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="94" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="96" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="594" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="600" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="98" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="594" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="12" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="630" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="68" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="262" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="516" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="664" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="664" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="96" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="664" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="670" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="98" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="664" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="12" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="100" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="102" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="706" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="700" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="275" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="516" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="86" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="88" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="754"><net_src comp="90" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="734" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="92" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="94" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="763"><net_src comp="86" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="734" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="96" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="734" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="740" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="98" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="734" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="12" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="100" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="791"><net_src comp="102" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="776" pin="4"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="770" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="68" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="819"><net_src comp="812" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="800" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="831" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="803" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="857"><net_src comp="850" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="806" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="876"><net_src comp="869" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="809" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="864" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="845" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="826" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="976"><net_src comp="104" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="977"><net_src comp="106" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="978"><net_src comp="48" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="979"><net_src comp="108" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="908" pin=4"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="908" pin=5"/></net>

<net id="982"><net_src comp="112" pin="0"/><net_sink comp="908" pin=6"/></net>

<net id="983"><net_src comp="114" pin="0"/><net_sink comp="908" pin=7"/></net>

<net id="984"><net_src comp="116" pin="0"/><net_sink comp="908" pin=8"/></net>

<net id="985"><net_src comp="118" pin="0"/><net_sink comp="908" pin=9"/></net>

<net id="986"><net_src comp="48" pin="0"/><net_sink comp="908" pin=10"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="908" pin=11"/></net>

<net id="988"><net_src comp="116" pin="0"/><net_sink comp="908" pin=12"/></net>

<net id="989"><net_src comp="116" pin="0"/><net_sink comp="908" pin=13"/></net>

<net id="990"><net_src comp="120" pin="0"/><net_sink comp="908" pin=14"/></net>

<net id="991"><net_src comp="122" pin="0"/><net_sink comp="908" pin=15"/></net>

<net id="992"><net_src comp="122" pin="0"/><net_sink comp="908" pin=16"/></net>

<net id="993"><net_src comp="124" pin="0"/><net_sink comp="908" pin=17"/></net>

<net id="994"><net_src comp="126" pin="0"/><net_sink comp="908" pin=18"/></net>

<net id="995"><net_src comp="128" pin="0"/><net_sink comp="908" pin=19"/></net>

<net id="996"><net_src comp="130" pin="0"/><net_sink comp="908" pin=20"/></net>

<net id="997"><net_src comp="132" pin="0"/><net_sink comp="908" pin=21"/></net>

<net id="998"><net_src comp="116" pin="0"/><net_sink comp="908" pin=22"/></net>

<net id="999"><net_src comp="134" pin="0"/><net_sink comp="908" pin=23"/></net>

<net id="1000"><net_src comp="136" pin="0"/><net_sink comp="908" pin=24"/></net>

<net id="1001"><net_src comp="124" pin="0"/><net_sink comp="908" pin=25"/></net>

<net id="1002"><net_src comp="114" pin="0"/><net_sink comp="908" pin=26"/></net>

<net id="1003"><net_src comp="138" pin="0"/><net_sink comp="908" pin=27"/></net>

<net id="1004"><net_src comp="140" pin="0"/><net_sink comp="908" pin=28"/></net>

<net id="1005"><net_src comp="142" pin="0"/><net_sink comp="908" pin=29"/></net>

<net id="1006"><net_src comp="116" pin="0"/><net_sink comp="908" pin=30"/></net>

<net id="1007"><net_src comp="138" pin="0"/><net_sink comp="908" pin=31"/></net>

<net id="1008"><net_src comp="144" pin="0"/><net_sink comp="908" pin=32"/></net>

<net id="1009"><net_src comp="136" pin="0"/><net_sink comp="908" pin=33"/></net>

<net id="1010"><net_src comp="116" pin="0"/><net_sink comp="908" pin=34"/></net>

<net id="1011"><net_src comp="106" pin="0"/><net_sink comp="908" pin=35"/></net>

<net id="1012"><net_src comp="108" pin="0"/><net_sink comp="908" pin=36"/></net>

<net id="1013"><net_src comp="130" pin="0"/><net_sink comp="908" pin=37"/></net>

<net id="1014"><net_src comp="146" pin="0"/><net_sink comp="908" pin=38"/></net>

<net id="1015"><net_src comp="122" pin="0"/><net_sink comp="908" pin=39"/></net>

<net id="1016"><net_src comp="146" pin="0"/><net_sink comp="908" pin=40"/></net>

<net id="1017"><net_src comp="148" pin="0"/><net_sink comp="908" pin=41"/></net>

<net id="1018"><net_src comp="114" pin="0"/><net_sink comp="908" pin=42"/></net>

<net id="1019"><net_src comp="150" pin="0"/><net_sink comp="908" pin=43"/></net>

<net id="1020"><net_src comp="152" pin="0"/><net_sink comp="908" pin=44"/></net>

<net id="1021"><net_src comp="116" pin="0"/><net_sink comp="908" pin=45"/></net>

<net id="1022"><net_src comp="120" pin="0"/><net_sink comp="908" pin=46"/></net>

<net id="1023"><net_src comp="114" pin="0"/><net_sink comp="908" pin=47"/></net>

<net id="1024"><net_src comp="154" pin="0"/><net_sink comp="908" pin=48"/></net>

<net id="1025"><net_src comp="146" pin="0"/><net_sink comp="908" pin=49"/></net>

<net id="1026"><net_src comp="128" pin="0"/><net_sink comp="908" pin=50"/></net>

<net id="1027"><net_src comp="114" pin="0"/><net_sink comp="908" pin=51"/></net>

<net id="1028"><net_src comp="48" pin="0"/><net_sink comp="908" pin=52"/></net>

<net id="1029"><net_src comp="132" pin="0"/><net_sink comp="908" pin=53"/></net>

<net id="1030"><net_src comp="130" pin="0"/><net_sink comp="908" pin=54"/></net>

<net id="1031"><net_src comp="106" pin="0"/><net_sink comp="908" pin=55"/></net>

<net id="1032"><net_src comp="112" pin="0"/><net_sink comp="908" pin=56"/></net>

<net id="1033"><net_src comp="156" pin="0"/><net_sink comp="908" pin=57"/></net>

<net id="1034"><net_src comp="152" pin="0"/><net_sink comp="908" pin=58"/></net>

<net id="1035"><net_src comp="120" pin="0"/><net_sink comp="908" pin=59"/></net>

<net id="1036"><net_src comp="158" pin="0"/><net_sink comp="908" pin=60"/></net>

<net id="1037"><net_src comp="128" pin="0"/><net_sink comp="908" pin=61"/></net>

<net id="1038"><net_src comp="116" pin="0"/><net_sink comp="908" pin=62"/></net>

<net id="1039"><net_src comp="150" pin="0"/><net_sink comp="908" pin=63"/></net>

<net id="1040"><net_src comp="48" pin="0"/><net_sink comp="908" pin=64"/></net>

<net id="1045"><net_src comp="826" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="908" pin="66"/><net_sink comp="1041" pin=1"/></net>

<net id="1115"><net_src comp="104" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1116"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1117"><net_src comp="160" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1118"><net_src comp="116" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1119"><net_src comp="152" pin="0"/><net_sink comp="1047" pin=4"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=5"/></net>

<net id="1121"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=6"/></net>

<net id="1122"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=7"/></net>

<net id="1123"><net_src comp="136" pin="0"/><net_sink comp="1047" pin=8"/></net>

<net id="1124"><net_src comp="156" pin="0"/><net_sink comp="1047" pin=9"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=10"/></net>

<net id="1126"><net_src comp="120" pin="0"/><net_sink comp="1047" pin=11"/></net>

<net id="1127"><net_src comp="148" pin="0"/><net_sink comp="1047" pin=12"/></net>

<net id="1128"><net_src comp="132" pin="0"/><net_sink comp="1047" pin=13"/></net>

<net id="1129"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=14"/></net>

<net id="1130"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=15"/></net>

<net id="1131"><net_src comp="116" pin="0"/><net_sink comp="1047" pin=16"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=17"/></net>

<net id="1133"><net_src comp="114" pin="0"/><net_sink comp="1047" pin=18"/></net>

<net id="1134"><net_src comp="154" pin="0"/><net_sink comp="1047" pin=19"/></net>

<net id="1135"><net_src comp="132" pin="0"/><net_sink comp="1047" pin=20"/></net>

<net id="1136"><net_src comp="162" pin="0"/><net_sink comp="1047" pin=21"/></net>

<net id="1137"><net_src comp="160" pin="0"/><net_sink comp="1047" pin=22"/></net>

<net id="1138"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=23"/></net>

<net id="1139"><net_src comp="154" pin="0"/><net_sink comp="1047" pin=24"/></net>

<net id="1140"><net_src comp="138" pin="0"/><net_sink comp="1047" pin=25"/></net>

<net id="1141"><net_src comp="128" pin="0"/><net_sink comp="1047" pin=26"/></net>

<net id="1142"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=27"/></net>

<net id="1143"><net_src comp="116" pin="0"/><net_sink comp="1047" pin=28"/></net>

<net id="1144"><net_src comp="122" pin="0"/><net_sink comp="1047" pin=29"/></net>

<net id="1145"><net_src comp="120" pin="0"/><net_sink comp="1047" pin=30"/></net>

<net id="1146"><net_src comp="136" pin="0"/><net_sink comp="1047" pin=31"/></net>

<net id="1147"><net_src comp="118" pin="0"/><net_sink comp="1047" pin=32"/></net>

<net id="1148"><net_src comp="146" pin="0"/><net_sink comp="1047" pin=33"/></net>

<net id="1149"><net_src comp="138" pin="0"/><net_sink comp="1047" pin=34"/></net>

<net id="1150"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=35"/></net>

<net id="1151"><net_src comp="120" pin="0"/><net_sink comp="1047" pin=36"/></net>

<net id="1152"><net_src comp="164" pin="0"/><net_sink comp="1047" pin=37"/></net>

<net id="1153"><net_src comp="166" pin="0"/><net_sink comp="1047" pin=38"/></net>

<net id="1154"><net_src comp="156" pin="0"/><net_sink comp="1047" pin=39"/></net>

<net id="1155"><net_src comp="168" pin="0"/><net_sink comp="1047" pin=40"/></net>

<net id="1156"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=41"/></net>

<net id="1157"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=42"/></net>

<net id="1158"><net_src comp="122" pin="0"/><net_sink comp="1047" pin=43"/></net>

<net id="1159"><net_src comp="114" pin="0"/><net_sink comp="1047" pin=44"/></net>

<net id="1160"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=45"/></net>

<net id="1161"><net_src comp="124" pin="0"/><net_sink comp="1047" pin=46"/></net>

<net id="1162"><net_src comp="124" pin="0"/><net_sink comp="1047" pin=47"/></net>

<net id="1163"><net_src comp="118" pin="0"/><net_sink comp="1047" pin=48"/></net>

<net id="1164"><net_src comp="148" pin="0"/><net_sink comp="1047" pin=49"/></net>

<net id="1165"><net_src comp="154" pin="0"/><net_sink comp="1047" pin=50"/></net>

<net id="1166"><net_src comp="110" pin="0"/><net_sink comp="1047" pin=51"/></net>

<net id="1167"><net_src comp="170" pin="0"/><net_sink comp="1047" pin=52"/></net>

<net id="1168"><net_src comp="128" pin="0"/><net_sink comp="1047" pin=53"/></net>

<net id="1169"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=54"/></net>

<net id="1170"><net_src comp="136" pin="0"/><net_sink comp="1047" pin=55"/></net>

<net id="1171"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=56"/></net>

<net id="1172"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=57"/></net>

<net id="1173"><net_src comp="130" pin="0"/><net_sink comp="1047" pin=58"/></net>

<net id="1174"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=59"/></net>

<net id="1175"><net_src comp="140" pin="0"/><net_sink comp="1047" pin=60"/></net>

<net id="1176"><net_src comp="118" pin="0"/><net_sink comp="1047" pin=61"/></net>

<net id="1177"><net_src comp="116" pin="0"/><net_sink comp="1047" pin=62"/></net>

<net id="1178"><net_src comp="128" pin="0"/><net_sink comp="1047" pin=63"/></net>

<net id="1179"><net_src comp="114" pin="0"/><net_sink comp="1047" pin=64"/></net>

<net id="1184"><net_src comp="845" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1047" pin="66"/><net_sink comp="1180" pin=1"/></net>

<net id="1254"><net_src comp="104" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1255"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1256"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1257"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1258"><net_src comp="106" pin="0"/><net_sink comp="1186" pin=4"/></net>

<net id="1259"><net_src comp="138" pin="0"/><net_sink comp="1186" pin=5"/></net>

<net id="1260"><net_src comp="146" pin="0"/><net_sink comp="1186" pin=6"/></net>

<net id="1261"><net_src comp="172" pin="0"/><net_sink comp="1186" pin=7"/></net>

<net id="1262"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=8"/></net>

<net id="1263"><net_src comp="138" pin="0"/><net_sink comp="1186" pin=9"/></net>

<net id="1264"><net_src comp="108" pin="0"/><net_sink comp="1186" pin=10"/></net>

<net id="1265"><net_src comp="140" pin="0"/><net_sink comp="1186" pin=11"/></net>

<net id="1266"><net_src comp="146" pin="0"/><net_sink comp="1186" pin=12"/></net>

<net id="1267"><net_src comp="152" pin="0"/><net_sink comp="1186" pin=13"/></net>

<net id="1268"><net_src comp="116" pin="0"/><net_sink comp="1186" pin=14"/></net>

<net id="1269"><net_src comp="124" pin="0"/><net_sink comp="1186" pin=15"/></net>

<net id="1270"><net_src comp="118" pin="0"/><net_sink comp="1186" pin=16"/></net>

<net id="1271"><net_src comp="118" pin="0"/><net_sink comp="1186" pin=17"/></net>

<net id="1272"><net_src comp="166" pin="0"/><net_sink comp="1186" pin=18"/></net>

<net id="1273"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=19"/></net>

<net id="1274"><net_src comp="110" pin="0"/><net_sink comp="1186" pin=20"/></net>

<net id="1275"><net_src comp="168" pin="0"/><net_sink comp="1186" pin=21"/></net>

<net id="1276"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=22"/></net>

<net id="1277"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=23"/></net>

<net id="1278"><net_src comp="138" pin="0"/><net_sink comp="1186" pin=24"/></net>

<net id="1279"><net_src comp="128" pin="0"/><net_sink comp="1186" pin=25"/></net>

<net id="1280"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=26"/></net>

<net id="1281"><net_src comp="146" pin="0"/><net_sink comp="1186" pin=27"/></net>

<net id="1282"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=28"/></net>

<net id="1283"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=29"/></net>

<net id="1284"><net_src comp="118" pin="0"/><net_sink comp="1186" pin=30"/></net>

<net id="1285"><net_src comp="116" pin="0"/><net_sink comp="1186" pin=31"/></net>

<net id="1286"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=32"/></net>

<net id="1287"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=33"/></net>

<net id="1288"><net_src comp="132" pin="0"/><net_sink comp="1186" pin=34"/></net>

<net id="1289"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=35"/></net>

<net id="1290"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=36"/></net>

<net id="1291"><net_src comp="172" pin="0"/><net_sink comp="1186" pin=37"/></net>

<net id="1292"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=38"/></net>

<net id="1293"><net_src comp="158" pin="0"/><net_sink comp="1186" pin=39"/></net>

<net id="1294"><net_src comp="148" pin="0"/><net_sink comp="1186" pin=40"/></net>

<net id="1295"><net_src comp="120" pin="0"/><net_sink comp="1186" pin=41"/></net>

<net id="1296"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=42"/></net>

<net id="1297"><net_src comp="122" pin="0"/><net_sink comp="1186" pin=43"/></net>

<net id="1298"><net_src comp="108" pin="0"/><net_sink comp="1186" pin=44"/></net>

<net id="1299"><net_src comp="166" pin="0"/><net_sink comp="1186" pin=45"/></net>

<net id="1300"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=46"/></net>

<net id="1301"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=47"/></net>

<net id="1302"><net_src comp="120" pin="0"/><net_sink comp="1186" pin=48"/></net>

<net id="1303"><net_src comp="114" pin="0"/><net_sink comp="1186" pin=49"/></net>

<net id="1304"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=50"/></net>

<net id="1305"><net_src comp="122" pin="0"/><net_sink comp="1186" pin=51"/></net>

<net id="1306"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=52"/></net>

<net id="1307"><net_src comp="146" pin="0"/><net_sink comp="1186" pin=53"/></net>

<net id="1308"><net_src comp="146" pin="0"/><net_sink comp="1186" pin=54"/></net>

<net id="1309"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=55"/></net>

<net id="1310"><net_src comp="114" pin="0"/><net_sink comp="1186" pin=56"/></net>

<net id="1311"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=57"/></net>

<net id="1312"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=58"/></net>

<net id="1313"><net_src comp="136" pin="0"/><net_sink comp="1186" pin=59"/></net>

<net id="1314"><net_src comp="154" pin="0"/><net_sink comp="1186" pin=60"/></net>

<net id="1315"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=61"/></net>

<net id="1316"><net_src comp="152" pin="0"/><net_sink comp="1186" pin=62"/></net>

<net id="1317"><net_src comp="122" pin="0"/><net_sink comp="1186" pin=63"/></net>

<net id="1318"><net_src comp="174" pin="0"/><net_sink comp="1186" pin=64"/></net>

<net id="1323"><net_src comp="864" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1186" pin="66"/><net_sink comp="1319" pin=1"/></net>

<net id="1393"><net_src comp="104" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1394"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1395"><net_src comp="116" pin="0"/><net_sink comp="1325" pin=2"/></net>

<net id="1396"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=3"/></net>

<net id="1397"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=4"/></net>

<net id="1398"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=5"/></net>

<net id="1399"><net_src comp="114" pin="0"/><net_sink comp="1325" pin=6"/></net>

<net id="1400"><net_src comp="150" pin="0"/><net_sink comp="1325" pin=7"/></net>

<net id="1401"><net_src comp="124" pin="0"/><net_sink comp="1325" pin=8"/></net>

<net id="1402"><net_src comp="108" pin="0"/><net_sink comp="1325" pin=9"/></net>

<net id="1403"><net_src comp="118" pin="0"/><net_sink comp="1325" pin=10"/></net>

<net id="1404"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=11"/></net>

<net id="1405"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=12"/></net>

<net id="1406"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=13"/></net>

<net id="1407"><net_src comp="146" pin="0"/><net_sink comp="1325" pin=14"/></net>

<net id="1408"><net_src comp="106" pin="0"/><net_sink comp="1325" pin=15"/></net>

<net id="1409"><net_src comp="126" pin="0"/><net_sink comp="1325" pin=16"/></net>

<net id="1410"><net_src comp="114" pin="0"/><net_sink comp="1325" pin=17"/></net>

<net id="1411"><net_src comp="122" pin="0"/><net_sink comp="1325" pin=18"/></net>

<net id="1412"><net_src comp="126" pin="0"/><net_sink comp="1325" pin=19"/></net>

<net id="1413"><net_src comp="120" pin="0"/><net_sink comp="1325" pin=20"/></net>

<net id="1414"><net_src comp="122" pin="0"/><net_sink comp="1325" pin=21"/></net>

<net id="1415"><net_src comp="176" pin="0"/><net_sink comp="1325" pin=22"/></net>

<net id="1416"><net_src comp="114" pin="0"/><net_sink comp="1325" pin=23"/></net>

<net id="1417"><net_src comp="176" pin="0"/><net_sink comp="1325" pin=24"/></net>

<net id="1418"><net_src comp="118" pin="0"/><net_sink comp="1325" pin=25"/></net>

<net id="1419"><net_src comp="120" pin="0"/><net_sink comp="1325" pin=26"/></net>

<net id="1420"><net_src comp="140" pin="0"/><net_sink comp="1325" pin=27"/></net>

<net id="1421"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=28"/></net>

<net id="1422"><net_src comp="148" pin="0"/><net_sink comp="1325" pin=29"/></net>

<net id="1423"><net_src comp="122" pin="0"/><net_sink comp="1325" pin=30"/></net>

<net id="1424"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=31"/></net>

<net id="1425"><net_src comp="116" pin="0"/><net_sink comp="1325" pin=32"/></net>

<net id="1426"><net_src comp="132" pin="0"/><net_sink comp="1325" pin=33"/></net>

<net id="1427"><net_src comp="118" pin="0"/><net_sink comp="1325" pin=34"/></net>

<net id="1428"><net_src comp="108" pin="0"/><net_sink comp="1325" pin=35"/></net>

<net id="1429"><net_src comp="122" pin="0"/><net_sink comp="1325" pin=36"/></net>

<net id="1430"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=37"/></net>

<net id="1431"><net_src comp="128" pin="0"/><net_sink comp="1325" pin=38"/></net>

<net id="1432"><net_src comp="154" pin="0"/><net_sink comp="1325" pin=39"/></net>

<net id="1433"><net_src comp="128" pin="0"/><net_sink comp="1325" pin=40"/></net>

<net id="1434"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=41"/></net>

<net id="1435"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=42"/></net>

<net id="1436"><net_src comp="106" pin="0"/><net_sink comp="1325" pin=43"/></net>

<net id="1437"><net_src comp="106" pin="0"/><net_sink comp="1325" pin=44"/></net>

<net id="1438"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=45"/></net>

<net id="1439"><net_src comp="110" pin="0"/><net_sink comp="1325" pin=46"/></net>

<net id="1440"><net_src comp="122" pin="0"/><net_sink comp="1325" pin=47"/></net>

<net id="1441"><net_src comp="126" pin="0"/><net_sink comp="1325" pin=48"/></net>

<net id="1442"><net_src comp="178" pin="0"/><net_sink comp="1325" pin=49"/></net>

<net id="1443"><net_src comp="152" pin="0"/><net_sink comp="1325" pin=50"/></net>

<net id="1444"><net_src comp="138" pin="0"/><net_sink comp="1325" pin=51"/></net>

<net id="1445"><net_src comp="132" pin="0"/><net_sink comp="1325" pin=52"/></net>

<net id="1446"><net_src comp="110" pin="0"/><net_sink comp="1325" pin=53"/></net>

<net id="1447"><net_src comp="136" pin="0"/><net_sink comp="1325" pin=54"/></net>

<net id="1448"><net_src comp="108" pin="0"/><net_sink comp="1325" pin=55"/></net>

<net id="1449"><net_src comp="120" pin="0"/><net_sink comp="1325" pin=56"/></net>

<net id="1450"><net_src comp="126" pin="0"/><net_sink comp="1325" pin=57"/></net>

<net id="1451"><net_src comp="152" pin="0"/><net_sink comp="1325" pin=58"/></net>

<net id="1452"><net_src comp="128" pin="0"/><net_sink comp="1325" pin=59"/></net>

<net id="1453"><net_src comp="146" pin="0"/><net_sink comp="1325" pin=60"/></net>

<net id="1454"><net_src comp="116" pin="0"/><net_sink comp="1325" pin=61"/></net>

<net id="1455"><net_src comp="114" pin="0"/><net_sink comp="1325" pin=62"/></net>

<net id="1456"><net_src comp="126" pin="0"/><net_sink comp="1325" pin=63"/></net>

<net id="1457"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=64"/></net>

<net id="1462"><net_src comp="883" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1325" pin="66"/><net_sink comp="1458" pin=1"/></net>

<net id="1471"><net_src comp="194" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1472"><net_src comp="1464" pin="5"/><net_sink comp="222" pin=2"/></net>

<net id="1476"><net_src comp="200" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1479"><net_src comp="1473" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1483"><net_src comp="204" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1490"><net_src comp="208" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1497"><net_src comp="212" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1500"><net_src comp="1494" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1504"><net_src comp="357" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1508"><net_src comp="363" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1513"><net_src comp="457" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="908" pin=65"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="1047" pin=65"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="1186" pin=65"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="1325" pin=65"/></net>

<net id="1521"><net_src comp="465" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1526"><net_src comp="477" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1531"><net_src comp="483" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1535"><net_src comp="489" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1540"><net_src comp="501" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1545"><net_src comp="229" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1550"><net_src comp="242" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1555"><net_src comp="255" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1560"><net_src comp="268" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1565"><net_src comp="538" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1570"><net_src comp="548" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1575"><net_src comp="584" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1580"><net_src comp="608" pin="4"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1585"><net_src comp="618" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1590"><net_src comp="654" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1595"><net_src comp="678" pin="4"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1600"><net_src comp="688" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1605"><net_src comp="724" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1610"><net_src comp="748" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1615"><net_src comp="758" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1620"><net_src comp="794" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1625"><net_src comp="1041" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1464" pin=4"/></net>

<net id="1630"><net_src comp="1180" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1464" pin=3"/></net>

<net id="1635"><net_src comp="1319" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1464" pin=2"/></net>

<net id="1640"><net_src comp="1458" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1464" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {4 }
	Port: Conv1DMac_new : weights24_m_weights_3 | {3 4 }
	Port: Conv1DMac_new : weights24_m_weights_2 | {3 4 }
	Port: Conv1DMac_new : weights24_m_weights_1 | {3 4 }
	Port: Conv1DMac_new : weights24_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_6 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_6_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_33 : 1
		tmp_8_mid : 2
		nm_1 : 3
		tmp_5 : 2
		sf_mid2 : 2
		tmp_45 : 4
		tmp_6_mid1 : 5
		tmp_6_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_9 : 4
		tmp_2 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights24_m_weights_4 : 1
		weights24_m_weights_5 : 2
		weights24_m_weights_6 : 1
		weights24_m_weights_7 : 2
		weights24_m_weights_8 : 1
		weights24_m_weights_9 : 2
		weights24_m_weights_10 : 1
		weights24_m_weights_11 : 2
	State 4
		p_1 : 1
		p_Val2_s : 2
		tmp_53 : 3
		p_Val2_1 : 3
		tmp_54 : 3
		tmp_55 : 3
		tmp_34 : 4
		tmp_35 : 3
		tmp_36 : 4
		tmp_19 : 5
		p_0132_1 : 1
		p_Val2_s_59 : 2
		tmp_56 : 3
		p_Val2_1_1 : 3
		tmp_57 : 3
		tmp_58 : 3
		tmp_37 : 4
		tmp_38 : 3
		tmp_39 : 4
		tmp_19_1 : 5
		p_0132_2 : 1
		p_Val2_5 : 2
		tmp_59 : 3
		p_Val2_1_2 : 3
		tmp_60 : 3
		tmp_61 : 3
		tmp_40 : 4
		tmp_41 : 3
		tmp_42 : 4
		tmp_19_2 : 5
		p_0132_3 : 1
		p_Val2_6 : 2
		tmp_62 : 3
		p_Val2_1_3 : 3
		tmp_63 : 3
		tmp_64 : 3
		tmp_43 : 4
		tmp_44 : 3
		tmp_46 : 4
		tmp_19_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_7 : 3
		p_Val2_7_1 : 3
		p_Val2_7_2 : 3
		p_Val2_7_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_47_fu_908        |    0    |    0    |   273   |
|    mux   |        tmp_48_fu_1047       |    0    |    0    |   273   |
|          |        tmp_49_fu_1186       |    0    |    0    |   273   |
|          |        tmp_50_fu_1325       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next2_fu_363 |    0    |    0    |    27   |
|          |         nm_1_fu_417         |    0    |    0    |    15   |
|          |         tmp_9_fu_477        |    0    |    0    |    21   |
|          |         sf_1_fu_489         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_495  |    0    |    0    |    23   |
|          |         tmp1_fu_820         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_826   |    0    |    0    |    8    |
|          |         tmp2_fu_839         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_845   |    0    |    0    |    8    |
|          |         tmp3_fu_858         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_864   |    0    |    0    |    8    |
|          |         tmp4_fu_877         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_883   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_1041      |    0    |    0    |    15   |
|          |      p_Val2_7_1_fu_1180     |    0    |    0    |    15   |
|          |      p_Val2_7_2_fu_1319     |    0    |    0    |    15   |
|          |      p_Val2_7_3_fu_1458     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_524       |    0    |    0    |    41   |
|    mul   |      p_Val2_s_59_fu_594     |    0    |    0    |    41   |
|          |       p_Val2_5_fu_664       |    0    |    0    |    41   |
|          |       p_Val2_6_fu_734       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten2_fu_357  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_369   |    0    |    0    |    13   |
|          |        tmp_33_fu_405        |    0    |    0    |    13   |
|   icmp   |         tmp_2_fu_483        |    0    |    0    |    13   |
|          |        tmp_19_fu_584        |    0    |    0    |    11   |
|          |       tmp_19_1_fu_654       |    0    |    0    |    11   |
|          |       tmp_19_2_fu_724       |    0    |    0    |    11   |
|          |       tmp_19_3_fu_794       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_375        |    0    |    0    |    7    |
|          |       tmp_6_mid_fu_383      |    0    |    0    |    14   |
|          |       nm_t_mid_fu_391       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_429       |    0    |    0    |    9    |
|          |      tmp_6_mid2_fu_449      |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_457      |    0    |    0    |    6    |
|          |        nm_mid2_fu_465       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_501 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_8_mid_fu_411      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_812     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_831    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_850    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_869    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_423        |    0    |    0    |    2    |
|          |        tmp_34_fu_560        |    0    |    0    |    2    |
|    or    |        tmp_37_fu_630        |    0    |    0    |    2    |
|          |        tmp_40_fu_700        |    0    |    0    |    2    |
|          |        tmp_43_fu_770        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_399 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_216      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_222  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_345         |    0    |    0    |    0    |
|          |        tmp_45_fu_437        |    0    |    0    |    0    |
|   trunc  |        tmp_55_fu_556        |    0    |    0    |    0    |
|          |        tmp_58_fu_626        |    0    |    0    |    0    |
|          |        tmp_61_fu_696        |    0    |    0    |    0    |
|          |        tmp_64_fu_766        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_349        |    0    |    0    |    0    |
|          |      tmp_6_mid1_fu_441      |    0    |    0    |    0    |
|          |        tmp_36_fu_576        |    0    |    0    |    0    |
|bitconcatenate|        tmp_39_fu_646        |    0    |    0    |    0    |
|          |        tmp_42_fu_716        |    0    |    0    |    0    |
|          |        tmp_46_fu_786        |    0    |    0    |    0    |
|          |       tmp_V_9_fu_1464       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_473       |    0    |    0    |    0    |
|          |         tmp_s_fu_509        |    0    |    0    |    0    |
|   zext   |        tmp_20_fu_816        |    0    |    0    |    0    |
|          |       tmp_20_1_fu_835       |    0    |    0    |    0    |
|          |       tmp_20_2_fu_854       |    0    |    0    |    0    |
|          |       tmp_20_3_fu_873       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_516         |    0    |    0    |    0    |
|          |          p_1_fu_520         |    0    |    0    |    0    |
|   sext   |       p_0132_1_fu_590       |    0    |    0    |    0    |
|          |       p_0132_2_fu_660       |    0    |    0    |    0    |
|          |       p_0132_3_fu_730       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_53_fu_530        |    0    |    0    |    0    |
|          |        tmp_54_fu_548        |    0    |    0    |    0    |
|          |        tmp_56_fu_600        |    0    |    0    |    0    |
| bitselect|        tmp_57_fu_618        |    0    |    0    |    0    |
|          |        tmp_59_fu_670        |    0    |    0    |    0    |
|          |        tmp_60_fu_688        |    0    |    0    |    0    |
|          |        tmp_62_fu_740        |    0    |    0    |    0    |
|          |        tmp_63_fu_758        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_1_fu_538       |    0    |    0    |    0    |
|          |        tmp_35_fu_566        |    0    |    0    |    0    |
|          |      p_Val2_1_1_fu_608      |    0    |    0    |    0    |
|partselect|        tmp_38_fu_636        |    0    |    0    |    0    |
|          |      p_Val2_1_2_fu_678      |    0    |    0    |    0    |
|          |        tmp_41_fu_706        |    0    |    0    |    0    |
|          |      p_Val2_1_3_fu_748      |    0    |    0    |    0    |
|          |        tmp_44_fu_776        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1684  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten2_reg_1501  |    1   |
|    indvar_flatten2_reg_281    |   20   |
| indvar_flatten_next2_reg_1505 |   20   |
|  indvar_flatten_next_reg_1537 |   16   |
|     indvar_flatten_reg_292    |   16   |
|  macRegisters_0_V_2_reg_1473  |    8   |
|  macRegisters_1_V_2_reg_1480  |    8   |
|  macRegisters_2_V_2_reg_1487  |    8   |
|  macRegisters_3_V_2_reg_1494  |    8   |
|        nm_mid2_reg_1518       |    7   |
|           nm_reg_303          |    7   |
|       nm_t_mid2_reg_1510      |    6   |
|      p_Val2_1_1_reg_1577      |    8   |
|      p_Val2_1_2_reg_1592      |    8   |
|      p_Val2_1_3_reg_1607      |    8   |
|       p_Val2_1_reg_1562       |    8   |
|      p_Val2_7_1_reg_1627      |    8   |
|      p_Val2_7_2_reg_1632      |    8   |
|      p_Val2_7_3_reg_1637      |    8   |
|       p_Val2_7_reg_1622       |    8   |
|         sf_1_reg_1532         |    9   |
|           sf_reg_314          |    9   |
|       tmp_19_1_reg_1587       |    1   |
|       tmp_19_2_reg_1602       |    1   |
|       tmp_19_3_reg_1617       |    1   |
|        tmp_19_reg_1572        |    1   |
|         tmp_2_reg_1528        |    1   |
|        tmp_54_reg_1567        |    1   |
|        tmp_57_reg_1582        |    1   |
|        tmp_60_reg_1597        |    1   |
|        tmp_63_reg_1612        |    1   |
|         tmp_9_reg_1523        |   14   |
|weights24_m_weights_10_reg_1557|   14   |
| weights24_m_weights_4_reg_1542|   14   |
| weights24_m_weights_6_reg_1547|   14   |
| weights24_m_weights_8_reg_1552|   14   |
+-------------------------------+--------+
|             Total             |   286  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_236 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_249 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_275 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1684  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   286  |  1720  |
+-----------+--------+--------+--------+--------+
