<module name="NSS_0_CFG_QMGR0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="QM_REVISION_REG" acronym="QM_REVISION_REG" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x8EFC1900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="QM_QUEUE_DIVERSION_REG" acronym="QM_QUEUE_DIVERSION_REG" offset="0x8" width="32" description="">
    <bitfield id="HEAD_TAIL" width="1" begin="31" end="31" resetval="0x0" description="Indicates whether queue contents should be merged on to head or tail of destination queue. Clear this field for head and set for tail." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEST_QNUM" width="14" begin="29" end="16" resetval="0x0" description="Destination queue number" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOURCE_QNUM" width="14" begin="13" end="0" resetval="0x0" description="Source queue number" range="" rwaccess="W"/>
  </register>
  <register id="QM_LINKING_RAM_REGION_0_BASE_ADDRESS_REG" acronym="QM_LINKING_RAM_REGION_0_BASE_ADDRESS_REG" offset="0xC" width="32" description="">
    <bitfield id="REGION0_BASE" width="30" begin="31" end="2" resetval="0x0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="QM_LINKING_RAM_REGION_0_SIZE_REG" acronym="QM_LINKING_RAM_REGION_0_SIZE_REG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION0_SIZE" width="19" begin="18" end="0" resetval="0x0" description="This field indicates the number of entries that are contained in the linking RAM region 0. A descriptor with index less than REGION0_SIZE value has its linking location in region 0. A descriptor with index greater than REGION0_SIZE has its linking location in region 1. The queue manager will add the index (left shifted by 3 bits) to the appropriate REGIONX_BASE_ADDR to get the absolute 32-bit address to the linking location for a descriptor." range="" rwaccess="RW"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_0" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_0" offset="0x14" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_LINKING_RAM_REGION_1_BASE_ADDRESS_REG" acronym="QM_LINKING_RAM_REGION_1_BASE_ADDRESS_REG" offset="0x14" width="32" description="">
    <bitfield id="REGION1_BASE" width="30" begin="31" end="2" resetval="0x0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_1" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_1" offset="0x18" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_2" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_2" offset="0x1C" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_3" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_3" offset="0x20" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_4" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_4" offset="0x24" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_5" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_5" offset="0x28" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_6" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_6" offset="0x2C" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_7" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_7" offset="0x30" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_8" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_8" offset="0x34" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_9" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_9" offset="0x38" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_10" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_10" offset="0x3C" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_11" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_11" offset="0x40" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_12" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_12" offset="0x44" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_13" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_13" offset="0x48" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
  <register id="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_14" acronym="QM_FREE_DESCRIPTOR_STARVE_COUNT_REG_14" offset="0x4C" width="32" description="">
    <bitfield id="FDBQ3_STARVE_CNT" width="8" begin="31" end="24" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 3\]==3 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ2_STARVE_CNT" width="8" begin="23" end="16" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) + 2\]==2 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) +1\]==1 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
    <bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="This field increments each time the Free Descriptor/Buffer Queue \[(N*4) \]==0 is read while it is empty. This field is cleared when read." range="" rwaccess="COR"/>
  </register>
</module>
