Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -Oenable_linking_all_libraries -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s kernel 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_mul_31ns_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_mul_31ns_32ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/sum_matrix/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_mul_31ns_32ns_62_1_1(NUM_...
Compiling module xil_defaultlib.kernel_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.kernel_kernel_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_control_s_axi
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_burst_convert...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_throttle(CONS...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_write(CONSERV...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.kernel_gmem0_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_burst_convert...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_throttle(CONS...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_write(CONSERV...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.kernel_gmem1_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.kernel_mul_32ns_32ns_64_1_1(NUM_...
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel
