<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ihphyreg.h source code [netbsd/sys/dev/mii/ihphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/ihphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='ihphyreg.h.html'>ihphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ihphyreg.h,v 1.2 2017/07/18 08:22:55 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2010 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_IHPHYREG_H_">_DEV_MII_IHPHYREG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_IHPHYREG_H_" data-ref="_M/_DEV_MII_IHPHYREG_H_">_DEV_MII_IHPHYREG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="inbmphyreg.h.html">&lt;dev/mii/inbmphyreg.h&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Intel 82577LM registers.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* PHY Control Register 2 */</i></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_ECR2" data-ref="_M/IHPHY_MII_ECR2">IHPHY_MII_ECR2</dfn>		BME1000_REG(0, 18)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Loopback Control Register */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_LCR" data-ref="_M/IHPHY_MII_LCR">IHPHY_MII_LCR</dfn>		BME1000_REG(0, 19)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* RX Error Counter Register */</i></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_RXERR" data-ref="_M/IHPHY_MII_RXERR">IHPHY_MII_RXERR</dfn>		BME1000_REG(0, 20)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Management Interface Register */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_MIR" data-ref="_M/IHPHY_MII_MIR">IHPHY_MII_MIR</dfn>		BME1000_REG(0, 21)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* PHY Configuration Register */</i></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_CFG" data-ref="_M/IHPHY_MII_CFG">IHPHY_MII_CFG</dfn>		BME1000_REG(0, 22)</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_TX_CRS" data-ref="_M/IHPHY_CFG_TX_CRS">IHPHY_CFG_TX_CRS</dfn>	0x8000	/* CRS transmit enable */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_FIFO_DEPTH" data-ref="_M/IHPHY_CFG_FIFO_DEPTH">IHPHY_CFG_FIFO_DEPTH</dfn>	0x3000	/* Transmit FIFO depth*/</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_DOWN_SHIFT" data-ref="_M/IHPHY_CFG_DOWN_SHIFT">IHPHY_CFG_DOWN_SHIFT</dfn>	0x0C00	/* Automatic speed downshift mode */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_ALT_PAGE" data-ref="_M/IHPHY_CFG_ALT_PAGE">IHPHY_CFG_ALT_PAGE</dfn>	0x0080	/* Alternate next page */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_GRP_MDIO" data-ref="_M/IHPHY_CFG_GRP_MDIO">IHPHY_CFG_GRP_MDIO</dfn>	0x0040	/* Group MDIO mode enable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_CFG_TX_CLOCK" data-ref="_M/IHPHY_CFG_TX_CLOCK">IHPHY_CFG_TX_CLOCK</dfn>	0x0020	/* Transmit clock enable */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* PHY Control Register */</i></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_ECR" data-ref="_M/IHPHY_MII_ECR">IHPHY_MII_ECR</dfn>		BME1000_REG(0, 23)</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_LNK_EN" data-ref="_M/IHPHY_ECR_LNK_EN">IHPHY_ECR_LNK_EN</dfn>	0x2000	/* Link enable */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_DOWN_SHIFT" data-ref="_M/IHPHY_ECR_DOWN_SHIFT">IHPHY_ECR_DOWN_SHIFT</dfn>	0x1C00	/* Automatic speed downshift attempts */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_LNK_PARTNER" data-ref="_M/IHPHY_ECR_LNK_PARTNER">IHPHY_ECR_LNK_PARTNER</dfn>	0x0080	/* Link Partner Detected */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_JABBER" data-ref="_M/IHPHY_ECR_JABBER">IHPHY_ECR_JABBER</dfn>	0x0040	/* Jabber (10BASE-T) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_SQE" data-ref="_M/IHPHY_ECR_SQE">IHPHY_ECR_SQE</dfn>		0x0020	/* Heartbeat (10BASE-T) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_TP_LOOPBACK" data-ref="_M/IHPHY_ECR_TP_LOOPBACK">IHPHY_ECR_TP_LOOPBACK</dfn>	0x0010	/* TP loopback (10BASE-T) */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ECR_PRE_LENGTH" data-ref="_M/IHPHY_ECR_PRE_LENGTH">IHPHY_ECR_PRE_LENGTH</dfn>	0x000C	/* Preamble length (10BASE-T) */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Interrupt Mask Register */</i></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_IMR" data-ref="_M/IHPHY_MII_IMR">IHPHY_MII_IMR</dfn>		BME1000_REG(0, 24)</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* Interrupt Status Register */</i></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_ISR" data-ref="_M/IHPHY_MII_ISR">IHPHY_MII_ISR</dfn>		BME1000_REG(0, 25)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_ESR" data-ref="_M/IHPHY_MII_ESR">IHPHY_MII_ESR</dfn>		BME1000_REG(0, 26)</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_STANDBY" data-ref="_M/IHPHY_ESR_STANDBY">IHPHY_ESR_STANDBY</dfn>	0x8000	/* PHY in standby */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_ANEG_FAULT" data-ref="_M/IHPHY_ESR_ANEG_FAULT">IHPHY_ESR_ANEG_FAULT</dfn>	0x6000	/* Autonegotation fault status */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_ANEG_STAT" data-ref="_M/IHPHY_ESR_ANEG_STAT">IHPHY_ESR_ANEG_STAT</dfn>	0x1000	/* Autonegotiation status */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_PAIR_SWAP" data-ref="_M/IHPHY_ESR_PAIR_SWAP">IHPHY_ESR_PAIR_SWAP</dfn>	0x0800	/* Pair swap on pairs A and B */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_POLARITY" data-ref="_M/IHPHY_ESR_POLARITY">IHPHY_ESR_POLARITY</dfn>	0x0400	/* Polarity status */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_SPEED" data-ref="_M/IHPHY_ESR_SPEED">IHPHY_ESR_SPEED</dfn>		0x0300	/* Speed status */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_DUPLEX" data-ref="_M/IHPHY_ESR_DUPLEX">IHPHY_ESR_DUPLEX</dfn>	0x0080	/* Duplex status */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_LINK" data-ref="_M/IHPHY_ESR_LINK">IHPHY_ESR_LINK</dfn>		0x0040	/* Link status */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_TRANSMIT" data-ref="_M/IHPHY_ESR_TRANSMIT">IHPHY_ESR_TRANSMIT</dfn>	0x0020	/* Transmit status */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_RECEIVE" data-ref="_M/IHPHY_ESR_RECEIVE">IHPHY_ESR_RECEIVE</dfn>	0x0010	/* Receive status */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_COLLISION" data-ref="_M/IHPHY_ESR_COLLISION">IHPHY_ESR_COLLISION</dfn>	0x0008	/* Collision status */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_ANEG_BOTH" data-ref="_M/IHPHY_ESR_ANEG_BOTH">IHPHY_ESR_ANEG_BOTH</dfn>	0x0004	/* Autonegotiation enabled for both */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_PAUSE" data-ref="_M/IHPHY_ESR_PAUSE">IHPHY_ESR_PAUSE</dfn>		0x0002	/* Link partner has PAUSE */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_ESR_ASYM_PAUSE" data-ref="_M/IHPHY_ESR_ASYM_PAUSE">IHPHY_ESR_ASYM_PAUSE</dfn>	0x0001	/* Link partner has asymmetric PAUSE */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IHPHY_SPEED_10" data-ref="_M/IHPHY_SPEED_10">IHPHY_SPEED_10</dfn>		0x0000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IHPHY_SPEED_100" data-ref="_M/IHPHY_SPEED_100">IHPHY_SPEED_100</dfn>		0x0100</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IHPHY_SPEED_1000" data-ref="_M/IHPHY_SPEED_1000">IHPHY_SPEED_1000</dfn>	0x0200</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* LED Control Register 1 */</i></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_LED1" data-ref="_M/IHPHY_MII_LED1">IHPHY_MII_LED1</dfn>		BME1000_REG(0, 27)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* LED Control Register 2 */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_LED2" data-ref="_M/IHPHY_MII_LED2">IHPHY_MII_LED2</dfn>		BME1000_REG(0, 28)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* LED Control Register 3 */</i></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_LED3" data-ref="_M/IHPHY_MII_LED3">IHPHY_MII_LED3</dfn>		BME1000_REG(0, 29)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* Diagnostics Control Register */</i></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_DCR" data-ref="_M/IHPHY_MII_DCR">IHPHY_MII_DCR</dfn>		BME1000_REG(0, 30)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* Diagnostics Status Register */</i></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/IHPHY_MII_DSR" data-ref="_M/IHPHY_MII_DSR">IHPHY_MII_DSR</dfn>		BME1000_REG(0, 31)</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * XXX I21[789] documents say that the SMBus Address register is at</i></td></tr>
<tr><th id="113">113</th><td><i> * PHY address 01, Page 0 (not 768), Register 26.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR" data-ref="_M/HV_SMB_ADDR">HV_SMB_ADDR</dfn>		BME1000_REG(768, 26)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_ADDR" data-ref="_M/HV_SMB_ADDR_ADDR">HV_SMB_ADDR_ADDR</dfn>	0x007f</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_VALID" data-ref="_M/HV_SMB_ADDR_VALID">HV_SMB_ADDR_VALID</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_FREQ_LOW" data-ref="_M/HV_SMB_ADDR_FREQ_LOW">HV_SMB_ADDR_FREQ_LOW</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_PEC_EN" data-ref="_M/HV_SMB_ADDR_PEC_EN">HV_SMB_ADDR_PEC_EN</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/HV_SMB_ADDR_FREQ_HIGH" data-ref="_M/HV_SMB_ADDR_FREQ_HIGH">HV_SMB_ADDR_FREQ_HIGH</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="29">endif</span> /* _DEV_IHPHY_MIIREG_H_ */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ihphy.c.html'>netbsd/sys/dev/mii/ihphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
