==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:34) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:69) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:36) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:40) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:71) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:34:28) to (inver_aug.cpp:34:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) to (inver_aug.cpp:60:10) in function 'inverse'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:61:19)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:53:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:41:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.856 seconds; current allocated memory: 164.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 167.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_mux_205_22_1_1' to 'inverse_mux_205_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_seq_1' to 'inverse_sdiv_36nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_205_2bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 170.460 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.41 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nscud_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 991.926 ; gain = 895.648
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 33.494 seconds; peak allocated memory: 170.460 MB.
