library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

--16-bit serial in parallel out shift register

entity SIPO is 
	port(clk : in std_logic; 
		  reset : in std_logic; 
		  en : in std_logic;
		  d : in std_logic;
		  q : out std_logic_vector(15 downto 0)
		  );
end SIPO;


architecture rtl of SIPO is
signal temp: std_logic_vector(15 downto 0):="0000000000000000";
begin
	process (clk, reset, en) begin
		if (reset = '1') then
			temp <= "0000000000000000";
		elsif (falling_edge(en)) then
			q <= temp;
		elsif (falling_edge(clk) and en) then
			temp(0) <= d;
			temp(1) <= temp(0);
			temp(2) <= temp(1);
			temp(3) <= temp(2);
			temp(4) <= temp(3);
			temp(5) <= temp(4);
			temp(6) <= temp(5);
			temp(7) <= temp(6);
			temp(8) <= temp(7);
			temp(9) <= temp(8);
			temp(10) <= temp(9));
			temp(11) <= temp(10);
			temp(12) <= temp(11);
			temp(13) <= temp(12);
			temp(14) <= temp(13);
			temp(15) <= temp(14);
		end if;
	end process;
end rtl;  
