+====================+===================+============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                        |
+====================+===================+============================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[25]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[26]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[27]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[24]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[28]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[29]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[30]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[31]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[18]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[16]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[19]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[17]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[23]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[20]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[21]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[22]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[0]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[1]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[2]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[3]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[9]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[8]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[10]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[11]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[31]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[30]/S |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[29]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[15]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[14]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[13]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[12]/R     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[25]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[26]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[27]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[28]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[23]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[24]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[22]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[21]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[6]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[7]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[8]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[5]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[5]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[7]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[6]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[4]/R      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[15]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[14]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[13]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[16]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[2]/S  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[3]/S  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[4]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[17]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[18]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[19]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[20]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[10]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[12]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[11]/R |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/bram_read_addr_reg_reg[9]/R  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[29]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[31]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[13]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[30]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[15]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[25]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[17]/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_i/bram_reader_0/inst/sample_counter_reg[28]/D     |
+--------------------+-------------------+------------------------------------------------------------+
