// Seed: 33504528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri void id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply0 id_8
);
  wor  id_10;
  wor  id_11, id_12 = 1;
  wire id_13;
  always $display(id_10, 1'd0);
  module_0(
      id_11,
      id_11,
      id_13,
      id_12,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_11,
      id_13,
      id_10,
      id_13,
      id_13,
      id_13
  );
endmodule
