[1] J. Jeffers and J. Reinders, Intel Xeon Phi coprocessor high-performance
programming. Newnes, 2013.
[2] R. A. Haring, M. Ohmacht, T. W. Fox, M. K. Gschwind, D. L. Satterfield, K. Sugavanam, P. W. Coteus, P. Heidelberger, M. A. Blumrich,
R. W. Wisniewski et al., “The IBM Blue Gene/q compute chip,” Micro,
IEEE, 2012.
[3] G. M. Amdahl, “Validity of the single processor approach to achieving
large scale computing capabilities,” in Proceedings of the April 18-20,
1967, spring joint computer conference. ACM, 1967.
[4] M. D. Hill and M. R. Marty, “Amdahl’s law in the multicore era,”
Computer, 2008.
[5] R. Kumar, D. M. Tullsen, N. P. Jouppi, and P. Ranganathan, “Heterogeneous chip multiprocessors,” Computer, 2005.
[6] U. Milic, P. Carpenter, A. Rico, and A. Ramirez, “Rebalancing the Core
Front-End through HPC Code Analysis,” in International Symposium on
Workload Characterization (IISWC). IEEE, 2016.
[7] D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and
R. L. Stamm, “Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor,” in ACM SIGARCH
Computer Architecture News. ACM, 1996.
[8] J. Nickolls and W. J. Dally, “The gpu computing era,” IEEE micro, 2010.
[9] M. Butler, L. Barnes, D. D. Sarma, and B. Gelinas, “Bulldozer: An
approach to multithreaded compute performance,” IEEE Micro, 2011.
[10] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P.
Jouppi, “Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures,” in Proceedings of the
42nd Annual IEEE/ACM International Symposium on Microarchitecture.
ACM, 2009.
[11] C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney,
S. Wallace, V. J. Reddi, and K. Hazelwood, “Pin: building customized
program analysis tools with dynamic instrumentation,” in Acm sigplan
notices. ACM, 2005.
[12] E. Rotenberg, S. Bennett, and J. E. Smith, “Trace cache: a low latency
approach to high bandwidth instruction fetching,” in Proceedings of the
29th annual ACM/IEEE international symposium on Microarchitecture.
IEEE Computer Society, 1996.

[13] T.-Y. Yeh, D. T. Marr, and Y. N. Patt, “Increasing the instruction fetch
rate via multiple branch prediction and a branch address cache,” in ACM
International Conference on Supercomputing 25th Anniversary Volume.
ACM, 2014.
[14] W. J. Dally, J. Balfour, D. Black-Shaffer, J. Chen, R. C. Harting,
V. Parikh, J. Park, and D. Sheffield, “Efficient embedded computing,”
Computer, 2008.
[15] N. Corp., “NVIDIA Tegra 4 Family CPU Architecture,” Tech. Rep.,
2013.
[16] N. Rajovic, P. M. Carpenter, I. Gelado, N. Puzovic, A. Ramirez, and
M. Valero, “Supercomputing with commodity cpus: Are mobile socs
ready for hpc?” in High Performance Computing, Networking, Storage
and Analysis (SC), 2013 International Conference for. IEEE, 2013.
[17] L. Gwennap, “Nvidia’s First CPU Is a Winner,” Microprocessor Report,
August 2014.
[18] T. Y. Morad, U. C. Weiser, A. Kolodny, M. Valero, and E. Ayguade,
“Performance, power efficiency and scalability of asymmetric cluster
chip multiprocessors,” Computer Architecture Letters, 2006.
[19] M. A. Suleman, O. Mutlu, M. K. Qureshi, and Y. N. Patt, “Accelerating
critical section execution with asymmetric multi-core architectures,” in
ACM SIGARCH Computer Architecture News. ACM, 2009.
[20] S. Eyerman and L. Eeckhout, “Modeling critical sections in amdahl’s law
and its implications for multicore design,” in ACM SIGARCH Computer
Architecture News. ACM, 2010.
[21] R. Kumar, N. P. Jouppi, and D. M. Tullsen, “Conjoined-core chip multiprocessing,” in Proceedings of the 37th annual IEEE/ACM International
Symposium on Microarchitecture. IEEE Computer Society, 2004.
[22] R. Dolbeau and A. Seznec, “Cash: Revisiting hardware sharing in singlechip parallel processor,” 2002.
[23] G. Almási, C. Caşcaval, J. G. Castanos, M. Denneau, D. Lieber, J. E.
Moreira, and H. S. Warren Jr, “Dissecting Cyclops: A detailed analysis
of a multithreaded architecture,” ACM SIGARCH Computer Architecture
News, 2003.
[24] P. Kundu, M. Annavaram, T. Diep, and J. Shen, “A case for shared
instruction cache on chip multiprocessors running oltp,” in ACM
SIGARCH Computer Architecture News. ACM, 2003.
[25] D. Bortolotti, F. Paterna, C. Pinto, A. Marongiu, M. Ruggiero, and
L. Benini, “Exploring instruction caching strategies for tightly-coupled
shared-memory clusters,” in System on Chip (SoC), 2011 International
Symposium on. IEEE, 2011.
[26] G. Reinman, T. Austin, and B. Calder, “A scalable front-end architecture
for fast instruction delivery,” in ACM SIGARCH Computer Architecture
News. IEEE Computer Society, 1999.
[27] R. Kumar, V. Zyuban, and D. M. Tullsen, “Interconnections in multi-core
architectures: Understanding mechanisms, overheads and scaling,” in
Proceedings. 32nd International Symposium on Computer Architecture,
2005. IEEE, 2005.
[28] A. Rico, A. Duran, F. Cabarcas, Y. Etsion, A. Ramirez, and M. Valero,
“Trace-driven simulation of multithreaded applications,” in International
Symposium on Performance Analysis of Systems and Software (ISPASS).
IEEE, 2011.
[29] P. J. Mucci, S. Browne, C. Deane, and G. Ho, “Papi: A portable interface
to hardware performance counters,” in Proceedings of the department
of defense HPCMP users group conference, 1999.
[30] J. Turley, “Cortex-A15 “Eagle” flies the coop,” Microprocessor Report,
November 2010.
[31] B. Solomon, A. Mendelson, R. Ronen, D. Orenstien, and Y. Almog,
“Micro-operation cache: A power aware frontend for variable instruction length isa,” Very Large Scale Integration (VLSI) Systems, IEEE
Transactions on, 2003.
[32] P. Shivakumar and N. P. Jouppi, “Cacti 3.0: An integrated cache timing,
power, and area model,” Technical Report 2001/2, Compaq Computer
Corporation, Tech. Rep., 2001.
[33] J. Lee, C. Nicopoulos, S. J. Park, M. Swaminathan, and J. Kim, “Do
we need wide flits in networks-on-chip?” in VLSI (ISVLSI), 2013 IEEE
Computer Society Annual Symposium on. IEEE, 2013.
[34] S. Niar, L. Eeckhout, and K. De Bosschere, “Comparing multiported
cache schemes.” in PDPTA, 2003.
