Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  4 18:23:15 2023
| Host         : gina-Lenovo-V14-ADA running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  130          inf        0.000                      0                  130        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    regA_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    regA_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    regA_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y23    regA_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y23    regA_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    regA_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    regA_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    regA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    regA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    regA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    regA_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    regA_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    regA_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    regA_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    regA_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    regA_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    regA_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    regA_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    regA_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    regA_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    regA_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    regA_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.255ns  (logic 4.700ns (35.459%)  route 8.555ns (64.541%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  regB_reg[3]/Q
                         net (fo=47, routed)          1.663     7.271    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  u_alu/o_led_OBUF[12]_inst_i_8/O
                         net (fo=2, routed)           0.981     8.376    u_alu/o_led_OBUF[12]_inst_i_8_n_0
    SLICE_X6Y20          LUT3 (Prop_lut3_I2_O)        0.150     8.526 r  u_alu/o_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.757     9.282    u_alu/o_led_OBUF[12]_inst_i_6_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I1_O)        0.328     9.610 r  u_alu/o_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.263     9.873    u_alu/o_led_OBUF[12]_inst_i_3_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.124     9.997 r  u_alu/o_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.891    14.888    o_led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.406 r  o_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.406    o_led[12]
    P3                                                                r  o_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.216ns  (logic 4.711ns (35.649%)  route 8.505ns (64.351%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  regB_reg[3]/Q
                         net (fo=47, routed)          1.819     7.426    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124     7.550 r  u_alu/o_led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.670     8.220    u_alu/o_led_OBUF[13]_inst_i_7_n_0
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.152     8.372 r  u_alu/o_led_OBUF[13]_inst_i_5/O
                         net (fo=1, routed)           0.958     9.330    u_alu/o_led_OBUF[13]_inst_i_5_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.348     9.678 r  u_alu/o_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.161     9.839    u_alu/o_led_OBUF[13]_inst_i_2_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     9.963 r  u_alu/o_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.897    14.860    o_led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.367 r  o_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.367    o_led[13]
    N3                                                                r  o_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.881ns  (logic 4.688ns (36.396%)  route 8.193ns (63.604%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  regB_reg[3]/Q
                         net (fo=47, routed)          1.955     7.562    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.150     7.712 r  u_alu/o_led_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.962     8.674    u_alu/o_led_OBUF[10]_inst_i_7_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.326     9.000 r  u_alu/o_led_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           1.193    10.193    u_alu/o_led_OBUF[9]_inst_i_5_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124    10.317 r  u_alu/o_led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.801    11.118    u_alu/o_led_OBUF[9]_inst_i_2_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.242 r  u_alu/o_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.282    14.524    o_led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    18.032 r  o_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.032    o_led[9]
    V3                                                                r  o_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.751ns  (logic 5.733ns (44.965%)  route 7.017ns (55.035%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  regA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  regA_reg[2]/Q
                         net (fo=6, routed)           1.423     7.030    u_alu/o_led_OBUF[15]_inst_i_4_0[2]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.154 r  u_alu/_carry_i_2/O
                         net (fo=1, routed)           0.000     7.154    u_alu/_carry_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.552 r  u_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.552    u_alu/_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  u_alu/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.666    u_alu/_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  u_alu/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.780    u_alu/_carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.093 r  u_alu/_carry__2/O[3]
                         net (fo=1, routed)           0.426     8.518    u_alu/data0[15]
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.306     8.824 r  u_alu/o_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.824    u_alu/o_led_OBUF[15]_inst_i_3_n_0
    SLICE_X4Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     9.036 r  u_alu/o_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.168    14.205    o_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    17.901 r  o_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.901    o_led[15]
    L1                                                                r  o_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.417ns  (logic 4.705ns (37.894%)  route 7.712ns (62.106%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  regB_reg[3]/Q
                         net (fo=47, routed)          1.955     7.562    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.150     7.712 r  u_alu/o_led_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.612     8.324    u_alu/o_led_OBUF[10]_inst_i_7_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.326     8.650 r  u_alu/o_led_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.633     9.283    u_alu/o_led_OBUF[10]_inst_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.407 r  u_alu/o_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.634    10.041    u_alu/o_led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  u_alu/o_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.878    14.043    o_led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    17.569 r  o_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.569    o_led[10]
    W3                                                                r  o_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regOp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.371ns  (logic 4.343ns (35.110%)  route 8.028ns (64.890%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  regOp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  regOp_reg[1]/Q
                         net (fo=19, routed)          0.841     6.445    u_alu/Q[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.569 r  u_alu/o_led_OBUF[15]_inst_i_5/O
                         net (fo=47, routed)          2.079     8.649    u_alu/o_led_OBUF[15]_inst_i_5_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  u_alu/o_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.808     9.580    u_alu/o_led_OBUF[14]_inst_i_2_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.124     9.704 r  u_alu/o_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.299    14.004    o_led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.519 r  o_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.519    o_led[14]
    P1                                                                r  o_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 4.456ns (36.675%)  route 7.693ns (63.325%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  regB_reg[3]/Q
                         net (fo=47, routed)          1.663     7.271    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  u_alu/o_led_OBUF[12]_inst_i_8/O
                         net (fo=2, routed)           0.807     8.202    u_alu/o_led_OBUF[12]_inst_i_8_n_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.326 r  u_alu/o_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.959     9.285    u_alu/o_led_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I1_O)        0.124     9.409 r  u_alu/o_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.706    10.115    u_alu/o_led_OBUF[11]_inst_i_3_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.239 r  u_alu/o_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.558    13.797    o_led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    17.300 r  o_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.300    o_led[11]
    U3                                                                r  o_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 4.458ns (39.913%)  route 6.712ns (60.087%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  regB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  regB_reg[6]/Q
                         net (fo=5, routed)           1.267     6.873    u_alu/o_led_OBUF[15]_inst_i_1_0[6]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.997 f  u_alu/o_led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.438     7.436    u_alu/o_led_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.560 r  u_alu/o_led_OBUF[15]_inst_i_6/O
                         net (fo=31, routed)          1.867     9.427    u_alu/o_led_OBUF[15]_inst_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.551 r  u_alu/o_led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.867    10.418    u_alu/o_led_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124    10.542 r  u_alu/o_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.272    12.814    o_led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.320 r  o_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.320    o_led[6]
    U14                                                               r  o_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.000ns  (logic 4.482ns (40.741%)  route 6.519ns (59.259%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  regB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  regB_reg[6]/Q
                         net (fo=5, routed)           1.267     6.873    u_alu/o_led_OBUF[15]_inst_i_1_0[6]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.997 f  u_alu/o_led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.438     7.436    u_alu/o_led_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.560 r  u_alu/o_led_OBUF[15]_inst_i_6/O
                         net (fo=31, routed)          1.510     9.070    u_alu/o_led_OBUF[15]_inst_i_6_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  u_alu/o_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.804     9.998    u_alu/o_led_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124    10.122 r  u_alu/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.499    12.621    o_led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.151 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.151    o_led[1]
    E19                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.964ns  (logic 4.456ns (40.643%)  route 6.508ns (59.356%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  regB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  regB_reg[3]/Q
                         net (fo=47, routed)          1.955     7.562    u_alu/o_led_OBUF[15]_inst_i_1_0[3]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.124     7.686 r  u_alu/o_led_OBUF[8]_inst_i_8/O
                         net (fo=4, routed)           1.165     8.851    u_alu/o_led_OBUF[8]_inst_i_8_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     8.975 r  u_alu/o_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.802     9.777    u_alu/o_led_OBUF[8]_inst_i_5_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.901 r  u_alu/o_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.154    10.055    u_alu/o_led_OBUF[8]_inst_i_2_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.179 r  u_alu/o_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.432    12.611    o_led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.115 r  o_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.115    o_led[8]
    V13                                                               r  o_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.441ns (68.912%)  route 0.650ns (31.088%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  regA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  regA_reg[4]/Q
                         net (fo=9, routed)           0.252     1.865    u_alu/o_led_OBUF[15]_inst_i_4_0[4]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  u_alu/o_led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.969    u_alu/o_led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  u_alu/o_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.353    o_led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.563 r  o_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.563    o_led[4]
    W18                                                               r  o_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.441ns (67.676%)  route 0.688ns (32.324%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  regA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  regA_reg[3]/Q
                         net (fo=6, routed)           0.298     1.913    u_alu/o_led_OBUF[15]_inst_i_4_0[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.958 r  u_alu/o_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.010    u_alu/o_led_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.055 r  u_alu/o_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.393    o_led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.604 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    o_led[3]
    V19                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.447ns (67.766%)  route 0.688ns (32.234%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  regB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  regB_reg[5]/Q
                         net (fo=5, routed)           0.099     1.712    u_alu/o_led_OBUF[15]_inst_i_1_0[5]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  u_alu/o_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.091     1.849    u_alu/o_led_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.894 r  u_alu/o_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.391    o_led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.607 r  o_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.607    o_led[5]
    U15                                                               r  o_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.437ns (66.757%)  route 0.716ns (33.243%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  regB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  regB_reg[0]/Q
                         net (fo=34, routed)          0.109     1.722    u_alu/o_led_OBUF[15]_inst_i_1_0[0]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u_alu/o_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.097     1.864    u_alu/o_led_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  u_alu/o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.419    o_led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.625 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.625    o_led[0]
    U16                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.433ns (66.005%)  route 0.738ns (33.995%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  regA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  regA_reg[2]/Q
                         net (fo=6, routed)           0.225     1.838    u_alu/o_led_OBUF[15]_inst_i_4_0[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  u_alu/o_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.135     2.018    u_alu/o_led_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  u_alu/o_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.441    o_led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.643 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.643    o_led[2]
    U19                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.436ns (61.708%)  route 0.891ns (38.292%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  regA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  regA_reg[8]/Q
                         net (fo=12, routed)          0.197     1.802    u_alu/o_led_OBUF[15]_inst_i_4_0[8]
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  u_alu/o_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.899    u_alu/o_led_OBUF[8]_inst_i_2_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  u_alu/o_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.586    o_led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.792 r  o_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.792    o_led[8]
    V13                                                               r  o_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regOp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.474ns (63.369%)  route 0.852ns (36.631%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  regOp_reg[5]/Q
                         net (fo=3, routed)           0.082     1.683    u_alu/Q[5]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.099     1.782 r  u_alu/o_led_OBUF[14]_inst_i_3/O
                         net (fo=32, routed)          0.192     1.974    u_alu/o_led_OBUF[14]_inst_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.019 r  u_alu/o_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.578     2.597    o_led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.799 r  o_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.799    o_led[7]
    V14                                                               r  o_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regOp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.438ns (60.524%)  route 0.938ns (39.476%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  regOp_reg[4]/Q
                         net (fo=3, routed)           0.126     1.740    u_alu/Q[4]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  u_alu/o_led_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          0.240     2.026    u_alu/o_led_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I3_O)        0.045     2.071 r  u_alu/o_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.572     2.642    o_led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.850 r  o_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.850    o_led[6]
    U14                                                               r  o_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.531ns (60.313%)  route 1.007ns (39.687%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  regB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  regB_reg[1]/Q
                         net (fo=37, routed)          0.200     1.812    u_alu/o_led_OBUF[15]_inst_i_1_0[1]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.048     1.860 r  u_alu/o_led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.107     1.967    u_alu/o_led_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.111     2.078 r  u_alu/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.778    o_led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.009 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.009    o_led[1]
    E19                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.440ns (49.652%)  route 1.460ns (50.348%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  regA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  regA_reg[9]/Q
                         net (fo=12, routed)          0.114     1.719    u_alu/o_led_OBUF[15]_inst_i_4_0[9]
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  u_alu/o_led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.236     2.000    u_alu/o_led_OBUF[9]_inst_i_2_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.045     2.045 r  u_alu/o_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.110     3.156    o_led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.365 r  o_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.365    o_led[9]
    V3                                                                r  o_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            regB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.456ns (26.376%)  route 4.065ns (73.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_sw[15] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sw_IBUF[15]_inst/O
                         net (fo=2, routed)           4.065     5.521    i_sw_IBUF[15]
    SLICE_X4Y22          FDCE                                         r  regB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  regB_reg[15]/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            regB_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.454ns (26.806%)  route 3.972ns (73.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  i_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.972     5.426    i_sw_IBUF[8]
    SLICE_X4Y22          FDCE                                         r  regB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  regB_reg[8]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            regB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.276ns  (logic 1.452ns (27.524%)  route 3.824ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  i_sw[9] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.824     5.276    i_sw_IBUF[9]
    SLICE_X5Y22          FDCE                                         r  regB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  regB_reg[9]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            regB_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.453ns (28.150%)  route 3.708ns (71.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  i_sw[13] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_sw_IBUF[13]_inst/O
                         net (fo=2, routed)           3.708     5.161    i_sw_IBUF[13]
    SLICE_X5Y22          FDCE                                         r  regB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  regB_reg[13]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            regB_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.458ns (28.319%)  route 3.690ns (71.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_sw[10] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.690     5.148    i_sw_IBUF[10]
    SLICE_X5Y21          FDCE                                         r  regB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  regB_reg[10]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            regA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.464ns (28.971%)  route 3.589ns (71.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  i_sw[11] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_sw_IBUF[11]_inst/O
                         net (fo=2, routed)           3.589     5.053    i_sw_IBUF[11]
    SLICE_X6Y23          FDCE                                         r  regA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  regA_reg[11]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            regA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 1.469ns (29.507%)  route 3.509ns (70.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_sw[12] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_sw_IBUF[12]_inst/O
                         net (fo=2, routed)           3.509     4.977    i_sw_IBUF[12]
    SLICE_X5Y23          FDCE                                         r  regA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  regA_reg[12]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            regA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.452ns (29.204%)  route 3.520ns (70.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  i_sw[9] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.520     4.972    i_sw_IBUF[9]
    SLICE_X5Y23          FDCE                                         r  regA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  regA_reg[9]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            regB_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.464ns (30.085%)  route 3.402ns (69.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  i_sw[11] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_sw_IBUF[11]_inst/O
                         net (fo=2, routed)           3.402     4.866    i_sw_IBUF[11]
    SLICE_X6Y22          FDCE                                         r  regB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  regB_reg[11]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            regA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.458ns (29.985%)  route 3.404ns (70.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_sw[10] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.404     4.862    i_sw_IBUF[10]
    SLICE_X6Y21          FDCE                                         r  regA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  regA_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.219ns (39.089%)  route 0.342ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.342     0.561    btnOp_IBUF
    SLICE_X1Y16          FDCE                                         r  regOp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[0]/C

Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.219ns (39.089%)  route 0.342ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.342     0.561    btnOp_IBUF
    SLICE_X1Y16          FDCE                                         r  regOp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[2]/C

Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.219ns (39.089%)  route 0.342ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.342     0.561    btnOp_IBUF
    SLICE_X1Y16          FDCE                                         r  regOp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[3]/C

Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.219ns (39.089%)  route 0.342ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.342     0.561    btnOp_IBUF
    SLICE_X1Y16          FDCE                                         r  regOp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[4]/C

Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.219ns (39.089%)  route 0.342ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.342     0.561    btnOp_IBUF
    SLICE_X1Y16          FDCE                                         r  regOp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[5]/C

Slack:                    inf
  Source:                 btnOp
                            (input port)
  Destination:            regOp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.219ns (39.035%)  route 0.343ns (60.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnOp (IN)
                         net (fo=0)                   0.000     0.000    btnOp
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnOp_IBUF_inst/O
                         net (fo=6, routed)           0.343     0.562    btnOp_IBUF
    SLICE_X1Y18          FDCE                                         r  regOp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  regOp_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regOp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.219ns (36.310%)  route 0.385ns (63.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.385     0.604    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  regOp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regOp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.219ns (36.310%)  route 0.385ns (63.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.385     0.604    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  regOp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regOp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.219ns (36.310%)  route 0.385ns (63.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.385     0.604    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  regOp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regOp_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.219ns (36.310%)  route 0.385ns (63.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.385     0.604    rst_IBUF
    SLICE_X1Y16          FDCE                                         f  regOp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  regOp_reg[4]/C





