
*** Running vivado
    with args -log rvfpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpga.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rvfpga.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 469.438 ; gain = 195.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/VGA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/PWM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/utils_1/imports/synth_1/rvfpga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/utils_1/imports/synth_1/rvfpga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rvfpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.414 ; gain = 412.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpga' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:26]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/sync.sv:15]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/sync.sv:15]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/binary_to_gray.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
	Parameter WIDTH bound to: 32'b00000000000000000000000001000100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:149]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16699]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16719]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15886]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15955]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16023]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16171]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16776]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16787]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16947]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16947]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16969]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16991]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17013]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17035]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17057]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17079]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17101]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17123]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17145]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17167]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17189]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17211]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17233]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17255]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17277]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17299]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17321]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76351]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76351]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17341]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17354]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17374]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17387]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17409]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17431]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17457]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17484]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17507]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17533]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17583]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17609]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17659]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17685]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17735]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17761]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17811]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17837]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17887]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17940]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17963]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:17989]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18016]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18039]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18065]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18092]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18115]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18141]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18168]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18191]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18217]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18244]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18267]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18293]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18320]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18343]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18369]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18396]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18419]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18445]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18472]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18495]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18521]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18548]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18571]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18597]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18624]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38907]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38907]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109413]
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109413]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18920]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39088]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39088]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:176]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132343]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132343]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (0#1) [C:/APP/Vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1320]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wrapper' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:1133]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_Display_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_Display_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_Display_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_Display_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Display_0' of module 'swerv_soc_Display_0_0' has 24 connections declared, but only 23 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:1703]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_PWM_w_Int_v1_0_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_PWM_w_Int_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_PWM_w_Int_v1_0_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_PWM_w_Int_v1_0_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'PWM_w_Int_v1_0_0' of module 'swerv_soc_PWM_w_Int_v1_0_0_0' has 25 connections declared, but only 23 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:1727]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_VGA_v1_0_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_VGA_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_VGA_v1_0_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_VGA_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_axi2wb_intcon_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi2wb_intcon_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_axi2wb_intcon_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi2wb_intcon_wrapper_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi2wb_intcon_wrapper_0' of module 'swerv_soc_axi2wb_intcon_wrapper_0_0' has 253 connections declared, but only 237 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:1776]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_axi_gpio_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_axi_gpio_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_axi_iic_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_axi_iic_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'swerv_soc_axi_iic_0_0' has 27 connections declared, but only 26 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:2037]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_axi_interconnect_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:2417]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1XYL15O' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1XYL15O' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_C58QX0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:145]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_C58QX0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:145]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11W3T2L' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:291]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11W3T2L' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:291]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_QHDM0L' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:437]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_QHDM0L' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:437]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5WQY2M' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:569]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5WQY2M' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:569]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RRH9HC' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:715]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_auto_ds_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_auto_ds_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_auto_pc_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_auto_pc_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RRH9HC' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:715]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_xbar_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_xbar_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_axi_interconnect_0_0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:2417]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_bootrom_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_bootrom_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_bootrom_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_bootrom_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_ptc_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_ptc_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_ptc_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_ptc_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_swerv_wrapper_verilog_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_swerv_wrapper_verilog_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_swerv_wrapper_verilog_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_swerv_wrapper_verilog_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_syscon_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_syscon_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_syscon_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_syscon_wrapper_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'syscon_wrapper_0' of module 'swerv_soc_syscon_wrapper_0_0' has 21 connections declared, but only 19 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:2342]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wb_gpio_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_gpio_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wb_gpio_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_gpio_wrapper_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'wb_gpio_wrapper_0' of module 'swerv_soc_wb_gpio_wrapper_0_0' has 13 connections declared, but only 12 given [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:2362]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wb_spi_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_spi_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wb_spi_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_spi_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wb_uart_wrapper_0_0' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wb_uart_wrapper_0_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/.Xil/Vivado-10252-Chenxuan-RazerBlade/realtime/swerv_soc_wb_uart_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_xlconcat_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_xlconcat_0_0/synth/swerv_soc_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_xlconcat_0_0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_xlconcat_0_0/synth/swerv_soc_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v:1133]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wrapper' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v:13]
WARNING: [Synth 8-7023] instance 'swervolf' of module 'swerv_soc_wrapper' has 66 connections declared, but only 64 given [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'rvfpga' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:26]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14657]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14658]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14703]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14704]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14749]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14750]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14795]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14796]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14841]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14842]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14887]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14888]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14933]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14934]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14979]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:14980]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15680]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15681]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_lock_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15686]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_prot_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15687]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_cache_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15688]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_qos_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15689]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_first_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15771]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_last_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15772]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_lock_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15777]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_prot_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15778]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_cache_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15779]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_qos_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15780]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_scratch_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15932]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_bus_errors_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15933]
WARNING: [Synth 8-6014] Unused sequential element init_done_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15948]
WARNING: [Synth 8-6014] Unused sequential element init_error_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:15952]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rst_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16000]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_half_sys8x_taps_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16004]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wlevel_en_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16008]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_dly_sel_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16012]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rdphase_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16016]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wrphase_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16020]
WARNING: [Synth 8-6014] Unused sequential element sdram_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16110]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_command_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16114]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_address_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16121]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_baddress_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16125]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_wrdata_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16138]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_rddata_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16139]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_command_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16143]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_address_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16150]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_baddress_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16154]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_wrdata_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16167]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_rddata_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16168]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16237]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16254]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16259]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16260]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16268]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16298]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16299]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16300]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16308]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16309]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16310]
WARNING: [Synth 8-6014] Unused sequential element uart_phy_re_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16340]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16728]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16745]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18646]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18660]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18674]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18688]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18702]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18716]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18730]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18744]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18769]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18785]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18799]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18814]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18830]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18947]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18957]
WARNING: [Synth 8-6014] Unused sequential element memadr_5_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18967]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18977]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18987]
WARNING: [Synth 8-6014] Unused sequential element memadr_8_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18997]
WARNING: [Synth 8-6014] Unused sequential element memadr_9_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:19007]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip142_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4169]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip132_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4097]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip122_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4025]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip112_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3953]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip102_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3881]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip92_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3809]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip82_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3737]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip72_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip62_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3593]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip52_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3521]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip42_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3449]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip32_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3377]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip22_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3305]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip14_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3233]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip04_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:3161]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip152_reg' and it is trimmed from '8' to '4' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4241]
WARNING: [Synth 8-6014] Unused sequential element sdram_dfi_p1_cs_n_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:4323]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18937]
WARNING: [Synth 8-3848] Net o_flash_cs_n in module/entity rvfpga does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:43]
WARNING: [Synth 8-3848] Net o_flash_mosi in module/entity rvfpga does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:44]
WARNING: [Synth 8-3848] Net flash_sclk in module/entity rvfpga does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv:174]
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1522.977 ; gain = 605.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.977 ; gain = 605.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.977 ; gain = 605.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1522.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_swerv_wrapper_verilog_0_0/swerv_soc_swerv_wrapper_verilog_0_0/swerv_soc_swerv_wrapper_verilog_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/swerv_wrapper_verilog_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_swerv_wrapper_verilog_0_0/swerv_soc_swerv_wrapper_verilog_0_0/swerv_soc_swerv_wrapper_verilog_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/swerv_wrapper_verilog_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi2wb_intcon_wrapper_0_0/swerv_soc_axi2wb_intcon_wrapper_0_0/swerv_soc_axi2wb_intcon_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi2wb_intcon_wrapper_0_0/swerv_soc_axi2wb_intcon_wrapper_0_0/swerv_soc_axi2wb_intcon_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_gpio_wrapper_0_0/swerv_soc_wb_gpio_wrapper_0_0/swerv_soc_wb_gpio_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_gpio_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_gpio_wrapper_0_0/swerv_soc_wb_gpio_wrapper_0_0/swerv_soc_wb_gpio_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_gpio_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_bootrom_wrapper_0_0/swerv_soc_bootrom_wrapper_0_0/swerv_soc_bootrom_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/bootrom_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_bootrom_wrapper_0_0/swerv_soc_bootrom_wrapper_0_0/swerv_soc_bootrom_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/bootrom_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0/swerv_soc_xbar_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_xbar_0/swerv_soc_xbar_0/swerv_soc_xbar_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi_gpio_0_0/swerv_soc_axi_gpio_0_0/swerv_soc_axi_gpio_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi_gpio_0_0/swerv_soc_axi_gpio_0_0/swerv_soc_axi_gpio_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_gpio_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_uart_wrapper_0_0/swerv_soc_wb_uart_wrapper_0_0/swerv_soc_wb_uart_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_uart_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_uart_wrapper_0_0/swerv_soc_wb_uart_wrapper_0_0/swerv_soc_wb_uart_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_uart_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/syscon_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/syscon_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_PWM_w_Int_v1_0_0_0/swerv_soc_PWM_w_Int_v1_0_0_0/swerv_soc_PWM_w_Int_v1_0_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/PWM_w_Int_v1_0_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_PWM_w_Int_v1_0_0_0/swerv_soc_PWM_w_Int_v1_0_0_0/swerv_soc_PWM_w_Int_v1_0_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/PWM_w_Int_v1_0_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_Display_0_0/swerv_soc_Display_0_0/swerv_soc_Display_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/Display_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_Display_0_0/swerv_soc_Display_0_0/swerv_soc_Display_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/Display_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi_iic_0_0/swerv_soc_axi_iic_0_0/swerv_soc_axi_iic_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_axi_iic_0_0/swerv_soc_axi_iic_0_0/swerv_soc_axi_iic_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/axi_iic_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_spi_wrapper_0_0/swerv_soc_wb_spi_wrapper_0_0/swerv_soc_wb_spi_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_spi_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_wb_spi_wrapper_0_0/swerv_soc_wb_spi_wrapper_0_0/swerv_soc_wb_spi_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/wb_spi_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/swerv_soc_ptc_wrapper_0_0/swerv_soc_ptc_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/ptc_wrapper_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/swerv_soc_ptc_wrapper_0_0/swerv_soc_ptc_wrapper_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/ptc_wrapper_0'
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/swerv_soc_VGA_v1_0_0_0/swerv_soc_VGA_v1_0_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/VGA_v1_0_0'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/swerv_soc_VGA_v1_0_0_0/swerv_soc_VGA_v1_0_0_0_in_context.xdc] for cell 'swervolf/swerv_soc_i/VGA_v1_0_0'
Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.xdc]
Finished Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1629.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1629.039 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/swerv_wrapper_verilog_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/wb_gpio_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/bootrom_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/wb_uart_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/syscon_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/PWM_w_Int_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/Display_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/wb_spi_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/ptc_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for swervolf/swerv_soc_i/VGA_v1_0_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_refresher_state_reg' in module 'litedram_core'
INFO: [Synth 8-802] inferred FSM for state register 'litedramcore_state_reg' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litedramcore_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 49    
	   2 Input    3 Bit       Adders := 38    
	   2 Input    2 Bit       Adders := 19    
	   3 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 20    
+---Registers : 
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 13    
	               68 Bit    Registers := 4     
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               27 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 37    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 13    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 55    
	                2 Bit    Registers := 49    
	                1 Bit    Registers := 204   
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               1K Bit	(576 X 2 bit)          RAMs := 1     
	               1K Bit	(16 X 80 bit)          RAMs := 1     
	               1K Bit	(16 X 74 bit)          RAMs := 1     
	              384 Bit	(16 X 24 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 3     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
	               62 Bit	(2 X 31 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   74 Bit        Muxes := 6     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 19    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   4 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 23    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 236   
	   4 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 104   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16750]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:16733]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_18_reg' and it is trimmed from '74' to '66' bits. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v:18819]
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_6) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_7) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_subfragments_refresher_state_reg[0]) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_litedramcore_state_reg[0]) is unused and will be removed from module litedram_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|litedram_core | memdat_reg | 8192x32       | Block RAM      | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\ddr2/ldc /serv_rf_top | rf_ram/memory_reg | 576 x 2(READ_FIRST)    | W |   | 576 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\ddr2/ldc              | storage_10_reg    | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\ddr2/ldc              | storage_13_reg    | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\ddr2/ldc              | mem_1_reg         | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|\ddr2/ldc   | data_mem_grain6_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | tag_mem_reg         | Implied   | 2 x 31               | RAM32M x 6  | 
|\ddr2/ldc   | storage_2_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_3_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_4_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_5_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_6_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_7_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_8_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_9_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_1_reg       | Implied   | 16 x 8               | RAM32M x 2  | 
|\ddr2/ldc   | storage_11_reg      | Implied   | 16 x 6               | RAM32M x 1  | 
|\ddr2/ldc   | storage_12_reg      | Implied   | 16 x 6               | RAM32M x 2  | 
|\ddr2/ldc   | storage_14_reg      | Implied   | 16 x 8               | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain0_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain1_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain2_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain3_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain4_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain5_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain7_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+---------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.xdc. [C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.xdc:8]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1629.039 ; gain = 711.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.375 ; gain = 744.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\ddr2/ldc /serv_rf_top | rf_ram/memory_reg | 576 x 2(READ_FIRST)    | W |   | 576 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\ddr2/ldc              | storage_10_reg    | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\ddr2/ldc              | storage_13_reg    | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\ddr2/ldc              | mem_1_reg         | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|\ddr2/ldc   | data_mem_grain6_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | tag_mem_reg         | Implied   | 2 x 31               | RAM32M x 6  | 
|\ddr2/ldc   | storage_2_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_3_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_4_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_5_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_6_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_7_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_8_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_9_reg       | Implied   | 16 x 22              | RAM32M x 4  | 
|\ddr2/ldc   | storage_1_reg       | Implied   | 16 x 8               | RAM32M x 2  | 
|\ddr2/ldc   | storage_11_reg      | Implied   | 16 x 6               | RAM32M x 1  | 
|\ddr2/ldc   | storage_12_reg      | Implied   | 16 x 6               | RAM32M x 2  | 
|\ddr2/ldc   | storage_14_reg      | Implied   | 16 x 8               | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain0_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain1_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain2_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain3_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain4_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain5_reg | Implied   | 2 x 8                | RAM32M x 2  | 
|\ddr2/ldc   | data_mem_grain7_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+---------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rvfpga      | ddr2/ldc/subfragments_new_master_rdata_valid8_reg  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | ddr2/ldc/subfragments_new_master_rdata_valid17_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | ddr2/ldc/a7ddrphy_rddata_en_tappeddelayline7_reg   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | tap/dmi_reg[17]                                    | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | tap/dmi_reg[7]                                     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |swerv_soc_xbar_0                    |         1|
|2     |swerv_soc_auto_ds_0                 |         1|
|3     |swerv_soc_auto_pc_0                 |         1|
|4     |swerv_soc_Display_0_0               |         1|
|5     |swerv_soc_PWM_w_Int_v1_0_0_0        |         1|
|6     |swerv_soc_VGA_v1_0_0_0              |         1|
|7     |swerv_soc_axi2wb_intcon_wrapper_0_0 |         1|
|8     |swerv_soc_axi_gpio_0_0              |         1|
|9     |swerv_soc_axi_iic_0_0               |         1|
|10    |swerv_soc_bootrom_wrapper_0_0       |         1|
|11    |swerv_soc_ptc_wrapper_0_0           |         1|
|12    |swerv_soc_swerv_wrapper_verilog_0_0 |         1|
|13    |swerv_soc_syscon_wrapper_0_0        |         1|
|14    |swerv_soc_wb_gpio_wrapper_0_0       |         1|
|15    |swerv_soc_wb_spi_wrapper_0_0        |         1|
|16    |swerv_soc_wb_uart_wrapper_0_0       |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |swerv_soc_Display_0               |     1|
|2     |swerv_soc_PWM_w_Int_v1_0_0        |     1|
|3     |swerv_soc_VGA_v1_0_0              |     1|
|4     |swerv_soc_auto_ds                 |     1|
|5     |swerv_soc_auto_pc                 |     1|
|6     |swerv_soc_axi2wb_intcon_wrapper_0 |     1|
|7     |swerv_soc_axi_gpio_0              |     1|
|8     |swerv_soc_axi_iic_0               |     1|
|9     |swerv_soc_bootrom_wrapper_0       |     1|
|10    |swerv_soc_ptc_wrapper_0           |     1|
|11    |swerv_soc_swerv_wrapper_verilog_0 |     1|
|12    |swerv_soc_syscon_wrapper_0        |     1|
|13    |swerv_soc_wb_gpio_wrapper_0       |     1|
|14    |swerv_soc_wb_spi_wrapper_0        |     1|
|15    |swerv_soc_wb_uart_wrapper_0       |     1|
|16    |swerv_soc_xbar                    |     1|
|17    |BSCANE2                           |     3|
|18    |BUFG                              |     7|
|19    |CARRY4                            |    96|
|20    |IDELAYCTRL                        |     1|
|21    |IDELAYE2                          |    16|
|22    |ISERDESE2                         |    16|
|23    |LUT1                              |   158|
|24    |LUT2                              |   414|
|25    |LUT3                              |   588|
|26    |LUT4                              |   651|
|27    |LUT5                              |   612|
|28    |LUT6                              |  1253|
|29    |MUXF7                             |    97|
|30    |MUXF8                             |     2|
|31    |OSERDESE2                         |    44|
|32    |PLLE2_ADV                         |     1|
|33    |PLLE2_BASE                        |     1|
|34    |RAM32M                            |    50|
|35    |RAM32X1D                          |    17|
|36    |RAMB18E1                          |     2|
|38    |RAMB36E1                          |    12|
|48    |SRL16E                            |     5|
|49    |STARTUPE2                         |     1|
|50    |FD                                |     8|
|51    |FDCE                              |   560|
|52    |FDPE                              |     4|
|53    |FDRE                              |  2562|
|54    |FDSE                              |   190|
|55    |IBUF                              |     4|
|56    |IOBUF                             |    18|
|57    |IOBUFDS                           |     2|
|58    |OBUF                              |    75|
|59    |OBUFDS                            |     1|
|60    |OBUFT                             |     2|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 1680.434 ; gain = 656.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.434 ; gain = 763.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1680.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1686.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 50 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances

Synth Design complete | Checksum: aa723d2e
INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 405 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 1686.984 ; gain = 1169.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/synth_1/rvfpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rvfpga_utilization_synth.rpt -pb rvfpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 22:16:33 2023...
