{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699054975136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699054975143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 20:42:55 2023 " "Processing started: Fri Nov 03 20:42:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699054975143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054975143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054975143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699054975459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699054975459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter_box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter_box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter_box " "Found entity 1: up_and_down_counter_box" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter " "Found entity 1: up_and_down_counter" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_filter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digital_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_filter " "Found entity 1: digital_filter" {  } { { "digital_filter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/digital_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_output " "Found entity 1: state_output" {  } { { "state_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/state_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comb_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comb_output " "Found entity 1: comb_output" {  } { { "comb_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_out " "Found entity 1: a_out" {  } { { "a_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/a_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b_out " "Found entity 1: b_out" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c_out " "Found entity 1: c_out" {  } { { "c_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/c_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_out " "Found entity 1: d_out" {  } { { "d_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/d_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file preup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREup " "Found entity 1: PREup" {  } { { "PREup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "predown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file predown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREdown " "Found entity 1: PREdown" {  } { { "PREdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRup " "Found entity 1: CLRup" {  } { { "CLRup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrdown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRdown " "Found entity 1: CLRdown" {  } { { "CLRdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file load_box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 load_box " "Found entity 1: load_box" {  } { { "load_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file load_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 load_bits " "Found entity 1: load_bits" {  } { { "load_bits.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_output " "Found entity 1: or_output" {  } { { "or_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/or_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_fft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file load_fft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 load_fft " "Found entity 1: load_fft" {  } { { "load_fft.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_fft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984271 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1699054984272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preup_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file preup_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 preup_mux " "Found entity 1: preup_mux" {  } { { "preup_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/preup_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preup2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file preup2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 preup2 " "Found entity 1: preup2" {  } { { "preup2.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/preup2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msb_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 msb_mux " "Found entity 1: msb_mux" {  } { { "msb_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/msb_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lsb_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lsb_mux " "Found entity 1: lsb_mux" {  } { { "lsb_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/lsb_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_op.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_op.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_op " "Found entity 1: mux_op" {  } { { "mux_op.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/mux_op.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/freq_div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrup_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrup_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clrup_mux " "Found entity 1: clrup_mux" {  } { { "clrup_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/clrup_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054984279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_and_down_counter " "Elaborating entity \"up_and_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699054984301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod_bcd_box.bdf 1 1 " "Using design file decod_bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bcd_box " "Found entity 1: decod_bcd_box" {  } { { "decod_bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699054984316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bcd_box decod_bcd_box:inst2 " "Elaborating entity \"decod_bcd_box\" for hierarchy \"decod_bcd_box:inst2\"" {  } { { "up_and_down_counter.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 1104 1200 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_barrado.bdf 1 1 " "Using design file output_barrado.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 output_barrado " "Found entity 1: output_barrado" {  } { { "output_barrado.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_barrado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699054984329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_barrado decod_bcd_box:inst2\|output_barrado:inst1 " "Elaborating entity \"output_barrado\" for hierarchy \"decod_bcd_box:inst2\|output_barrado:inst1\"" {  } { { "decod_bcd_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 208 752 888 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barra_maior_que_dez.bdf 1 1 " "Using design file barra_maior_que_dez.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 barra_maior_que_dez " "Found entity 1: barra_maior_que_dez" {  } { { "barra_maior_que_dez.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/barra_maior_que_dez.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699054984338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barra_maior_que_dez decod_bcd_box:inst2\|barra_maior_que_dez:inst10 " "Elaborating entity \"barra_maior_que_dez\" for hierarchy \"decod_bcd_box:inst2\|barra_maior_que_dez:inst10\"" {  } { { "decod_bcd_box.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 64 416 512 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_box.bdf 1 1 " "Using design file bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_box " "Found entity 1: bcd_box" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699054984349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_box decod_bcd_box:inst2\|bcd_box:inst " "Elaborating entity \"bcd_box\" for hierarchy \"decod_bcd_box:inst2\|bcd_box:inst\"" {  } { { "decod_bcd_box.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 224 408 504 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984350 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { { 232 288 336 264 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699054984350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_output comb_output:inst " "Elaborating entity \"comb_output\" for hierarchy \"comb_output:inst\"" {  } { { "up_and_down_counter.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 960 1056 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_out comb_output:inst\|a_out:inst " "Elaborating entity \"a_out\" for hierarchy \"comb_output:inst\|a_out:inst\"" {  } { { "comb_output.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { -32 616 712 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_out comb_output:inst\|b_out:inst2 " "Elaborating entity \"b_out\" for hierarchy \"comb_output:inst\|b_out:inst2\"" {  } { { "comb_output.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 120 616 712 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984352 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst6 " "Primitive \"NOT\" of instance \"inst6\" not used" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { { 248 496 544 280 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699054984353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_out comb_output:inst\|c_out:inst9 " "Elaborating entity \"c_out\" for hierarchy \"comb_output:inst\|c_out:inst9\"" {  } { { "comb_output.bdf" "inst9" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 280 616 712 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_out comb_output:inst\|d_out:inst10 " "Elaborating entity \"d_out\" for hierarchy \"comb_output:inst\|d_out:inst10\"" {  } { { "comb_output.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 440 616 712 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_and_down_counter_box up_and_down_counter_box:inst4 " "Elaborating entity \"up_and_down_counter_box\" for hierarchy \"up_and_down_counter_box:inst4\"" {  } { { "up_and_down_counter.bdf" "inst4" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 432 584 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984356 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst50 " "Primitive \"NOT\" of instance \"inst50\" not used" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -96 -640 -592 -64 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699054984358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preup_mux up_and_down_counter_box:inst4\|preup_mux:inst29 " "Elaborating entity \"preup_mux\" for hierarchy \"up_and_down_counter_box:inst4\|preup_mux:inst29\"" {  } { { "up_and_down_counter_box.bdf" "inst29" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -376 -624 -496 -248 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREup up_and_down_counter_box:inst4\|PREup:inst14 " "Elaborating entity \"PREup\" for hierarchy \"up_and_down_counter_box:inst4\|PREup:inst14\"" {  } { { "up_and_down_counter_box.bdf" "inst14" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -376 -824 -712 -280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREdown up_and_down_counter_box:inst4\|PREdown:inst1 " "Elaborating entity \"PREdown\" for hierarchy \"up_and_down_counter_box:inst4\|PREdown:inst1\"" {  } { { "up_and_down_counter_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 600 -568 -440 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRdown up_and_down_counter_box:inst4\|CLRdown:inst2 " "Elaborating entity \"CLRdown\" for hierarchy \"up_and_down_counter_box:inst4\|CLRdown:inst2\"" {  } { { "up_and_down_counter_box.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 488 -568 -440 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_fft up_and_down_counter_box:inst4\|load_fft:inst " "Elaborating entity \"load_fft\" for hierarchy \"up_and_down_counter_box:inst4\|load_fft:inst\"" {  } { { "up_and_down_counter_box.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -320 -992 -896 -224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRup up_and_down_counter_box:inst4\|CLRup:inst7 " "Elaborating entity \"CLRup\" for hierarchy \"up_and_down_counter_box:inst4\|CLRup:inst7\"" {  } { { "up_and_down_counter_box.bdf" "inst7" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -232 -824 -712 -136 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msb_mux up_and_down_counter_box:inst4\|msb_mux:inst37 " "Elaborating entity \"msb_mux\" for hierarchy \"up_and_down_counter_box:inst4\|msb_mux:inst37\"" {  } { { "up_and_down_counter_box.bdf" "inst37" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -376 880 1008 -248 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_op mux_op:inst55 " "Elaborating entity \"mux_op\" for hierarchy \"mux_op:inst55\"" {  } { { "up_and_down_counter.bdf" "inst55" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 312 -176 -32 408 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:inst6 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:inst6\"" {  } { { "up_and_down_counter.bdf" "inst6" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 168 48 200 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff_box.bdf 1 1 " "Using design file ff_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ff_box " "Found entity 1: ff_box" {  } { { "ff_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/ff_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699054984386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699054984386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_box freq_div:inst6\|ff_box:inst24 " "Elaborating entity \"ff_box\" for hierarchy \"freq_div:inst6\|ff_box:inst24\"" {  } { { "freq_div.bdf" "inst24" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/freq_div.bdf" { { 1520 1160 1256 1616 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_box load_box:inst1 " "Elaborating entity \"load_box\" for hierarchy \"load_box:inst1\"" {  } { { "up_and_down_counter.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 376 680 800 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054984398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "load_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_box.bdf" { { 136 448 496 168 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699054984399 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "load_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_box.bdf" { { 392 448 496 424 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699054984399 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst6 up_and_down_counter_box:inst4\|inst6~_emulated up_and_down_counter_box:inst4\|inst6~1 " "Register \"up_and_down_counter_box:inst4\|inst6\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst6~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst6~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst8 up_and_down_counter_box:inst4\|inst8~_emulated up_and_down_counter_box:inst4\|inst8~1 " "Register \"up_and_down_counter_box:inst4\|inst8\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst8~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst8~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst5 up_and_down_counter_box:inst4\|inst5~_emulated up_and_down_counter_box:inst4\|inst5~1 " "Register \"up_and_down_counter_box:inst4\|inst5\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst5~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst5~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst3 up_and_down_counter_box:inst4\|inst3~_emulated up_and_down_counter_box:inst4\|inst3~1 " "Register \"up_and_down_counter_box:inst4\|inst3\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst3~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst3~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst42 up_and_down_counter_box:inst4\|inst42~_emulated up_and_down_counter_box:inst4\|inst42~1 " "Register \"up_and_down_counter_box:inst4\|inst42\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst42~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst42~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -24 40 304 "inst42" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst42"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst97 up_and_down_counter_box:inst4\|inst97~_emulated up_and_down_counter_box:inst4\|inst97~1 " "Register \"up_and_down_counter_box:inst4\|inst97\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst97~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst97~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst97" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst97"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst34 up_and_down_counter_box:inst4\|inst34~_emulated up_and_down_counter_box:inst4\|inst34~1 " "Register \"up_and_down_counter_box:inst4\|inst34\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst34~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst34~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst34" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst34"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst99 up_and_down_counter_box:inst4\|inst99~_emulated up_and_down_counter_box:inst4\|inst99~1 " "Register \"up_and_down_counter_box:inst4\|inst99\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst99~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst99~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699054984776 "|up_and_down_counter|up_and_down_counter_box:inst4|inst99"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699054984776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699054984880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699054985397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699054985397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699054985434 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699054985434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699054985434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699054985434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699054985458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 20:43:05 2023 " "Processing ended: Fri Nov 03 20:43:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699054985458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699054985458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699054985458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699054985458 ""}
