$date
	Sun Apr  4 18:51:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_task5 $end
$var wire 1 ! h_a_s $end
$var wire 1 " h_a_c_out $end
$var wire 1 # f_a_s $end
$var wire 1 $ f_a_c_out $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c_in $end
$var reg 1 ( i $end
$var reg 1 ) j $end
$var reg 1 * k $end
$scope module f_a $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c_in $end
$var wire 1 $ c_out $end
$var wire 1 # s $end
$upscope $end
$scope module h_a $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " c_out $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1'
1*
#20
1!
0'
1&
0*
1)
#30
1$
0#
1'
1*
#40
0$
1#
0'
0&
1%
0*
0)
1(
#50
1$
0#
1'
1*
#60
0!
1"
0'
1&
0*
1)
#70
1#
1'
1*
#80
