{"Todd P. Kelsey": [0, ["Fast test generation for sequential circuits", ["Todd P. Kelsey", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1989.76889", 3, "iccad", 1989]], "Kewal K. Saluja": [0, ["Fast test generation for sequential circuits", ["Todd P. Kelsey", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1989.76889", 3, "iccad", 1989]], "Charles C. Chiang": [0, ["A powerful global router: based on Steiner min-max trees", ["Charles C. Chiang", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76892", 4, "iccad", 1989]], "Majid Sarrafzadeh": [0, ["A powerful global router: based on Steiner min-max trees", ["Charles C. Chiang", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76892", 4, "iccad", 1989]], "Chak-Kuen Wong": [0, ["A powerful global router: based on Steiner min-max trees", ["Charles C. Chiang", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76892", 4, "iccad", 1989], ["Constructing the optimal rectilinear Steiner tree derivable from a minimum spanning tree", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76893", 4, "iccad", 1989]], "Jan-Ming Ho": [0, ["Constructing the optimal rectilinear Steiner tree derivable from a minimum spanning tree", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76893", 4, "iccad", 1989]], "Gopalakrishnan Vijayan": [0, ["Constructing the optimal rectilinear Steiner tree derivable from a minimum spanning tree", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76893", 4, "iccad", 1989]], "Andranik Mirzaian": [0, ["A minimum separation algorithm for river routing with bounded number of jogs", ["Andranik Mirzaian"], "https://doi.org/10.1109/ICCAD.1989.76894", 4, "iccad", 1989]], "Nohbyung Park": [0.990628719329834, ["Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths", ["Nohbyung Park", "Fadi J. Kurdahi"], "https://doi.org/10.1109/ICCAD.1989.76895", 4, "iccad", 1989]], "Fadi J. Kurdahi": [0, ["Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths", ["Nohbyung Park", "Fadi J. Kurdahi"], "https://doi.org/10.1109/ICCAD.1989.76895", 4, "iccad", 1989]], "Jiahn-Humg Lee": [0.04048552829772234, ["A new integer linear programming formulation for the scheduling problem in data path synthesis", ["Jiahn-Humg Lee", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1989.76896", 4, "iccad", 1989]], "Yu-Chin Hsu": [0, ["A new integer linear programming formulation for the scheduling problem in data path synthesis", ["Jiahn-Humg Lee", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1989.76896", 4, "iccad", 1989], ["An optimal transistor-chaining algorithm for CMOS cell layout", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", 4, "iccad", 1989], ["Routing using a pyramid data structure", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1989.76986", 4, "iccad", 1989]], "Youn-Long Lin": [0, ["A new integer linear programming formulation for the scheduling problem in data path synthesis", ["Jiahn-Humg Lee", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1989.76896", 4, "iccad", 1989], ["An optimal transistor-chaining algorithm for CMOS cell layout", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", 4, "iccad", 1989], ["Routing using a pyramid data structure", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1989.76986", 4, "iccad", 1989]], "Ki Soo Hwang": [0.9917883723974228, ["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", 4, "iccad", 1989]], "Albert E. Casavant": [0, ["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", 4, "iccad", 1989], ["Tree-height minimization in pipelined architectures", ["Richard I. Hartley", "Albert E. Casavant"], "https://doi.org/10.1109/ICCAD.1989.76916", 4, "iccad", 1989]], "Ching-Tang Chang": [3.289780761406291e-05, ["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", 4, "iccad", 1989]], "Manuel A. dAbreu": [0, ["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", 4, "iccad", 1989]], "Jean Christophe Madre": [0, ["Automating the diagnosis and the rectification of design errors with PRIAM", ["Jean Christophe Madre", "Olivier Coudert", "Jean-Paul Billon"], "https://doi.org/10.1109/ICCAD.1989.76898", 4, "iccad", 1989]], "Olivier Coudert": [0, ["Automating the diagnosis and the rectification of design errors with PRIAM", ["Jean Christophe Madre", "Olivier Coudert", "Jean-Paul Billon"], "https://doi.org/10.1109/ICCAD.1989.76898", 4, "iccad", 1989]], "Jean-Paul Billon": [0, ["Automating the diagnosis and the rectification of design errors with PRIAM", ["Jean Christophe Madre", "Olivier Coudert", "Jean-Paul Billon"], "https://doi.org/10.1109/ICCAD.1989.76898", 4, "iccad", 1989]], "Susheel J. Chandra": [0, ["Accurate logic simulation in the presence of unknowns", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1989.76899", 4, "iccad", 1989], ["High performance test generation for accurate defect models in CMOS gate array technology", ["Hector R. Sucar", "Susheel J. Chandra", "David J. Wharton"], "https://doi.org/10.1109/ICCAD.1989.76928", 4, "iccad", 1989]], "Janak H. Patel": [0, ["Accurate logic simulation in the presence of unknowns", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1989.76899", 4, "iccad", 1989]], "J. Lawrence Carter": [0, ["Restricted symbolic evaluation is fast and useful", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", 4, "iccad", 1989]], "Barry K. Rosen": [0, ["Restricted symbolic evaluation is fast and useful", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", 4, "iccad", 1989]], "Gordon L. Smith": [0, ["Restricted symbolic evaluation is fast and useful", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", 4, "iccad", 1989]], "Vijay Pitchumani": [0, ["Restricted symbolic evaluation is fast and useful", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", 4, "iccad", 1989]], "Sabih H. Gerez": [0, ["CRACKER: a general area router based on stepwise reshaping", ["Sabih H. Gerez", "Otto E. Herrmann"], "https://doi.org/10.1109/ICCAD.1989.76901", 4, "iccad", 1989]], "Otto E. Herrmann": [0, ["CRACKER: a general area router based on stepwise reshaping", ["Sabih H. Gerez", "Otto E. Herrmann"], "https://doi.org/10.1109/ICCAD.1989.76901", 4, "iccad", 1989]], "Mark A. Mostow": [0, ["AGAR: a single-layer router for gate array cell generation", ["Mark A. Mostow"], "https://doi.org/10.1109/ICCAD.1989.76902", 4, "iccad", 1989]], "Tai-Ming Parng": [0, ["A new approach to sea-of-gates global routing", ["Tai-Ming Parng", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1989.76903", 4, "iccad", 1989]], "Ren-Song Tsay": [0, ["A new approach to sea-of-gates global routing", ["Tai-Ming Parng", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1989.76903", 4, "iccad", 1989]], "David W. Knapp": [0, ["Manual rescheduling and incremental repair of register-level datapaths", ["David W. Knapp"], "https://doi.org/10.1109/ICCAD.1989.76904", 4, "iccad", 1989]], "Kazutoshi Wakabayashi": [0, ["A resource sharing and control synthesis method for conditional branches", ["Kazutoshi Wakabayashi", "Takeshi Yoshimura"], "https://doi.org/10.1109/ICCAD.1989.76905", 4, "iccad", 1989]], "Takeshi Yoshimura": [0, ["A resource sharing and control synthesis method for conditional branches", ["Kazutoshi Wakabayashi", "Takeshi Yoshimura"], "https://doi.org/10.1109/ICCAD.1989.76905", 4, "iccad", 1989]], "Thomas E. Dillinger": [0, ["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4, "iccad", 1989]], "Kathy M. McCarthy": [0, ["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4, "iccad", 1989]], "Thomas A. Mosher": [0, ["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4, "iccad", 1989]], "Dale R. Neumann": [0, ["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4, "iccad", 1989]], "Randall A. Schmidt": [0, ["A logic synthesis system for VHDL design descriptions", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4, "iccad", 1989]], "Hau-Yung Chen": [0, ["A timing model for static CMOS gates", ["Hau-Yung Chen", "Santanu Dutta"], "https://doi.org/10.1109/ICCAD.1989.76907", 4, "iccad", 1989]], "Santanu Dutta": [0, ["A timing model for static CMOS gates", ["Hau-Yung Chen", "Santanu Dutta"], "https://doi.org/10.1109/ICCAD.1989.76907", 4, "iccad", 1989]], "Sungho Kim": [0.9052880704402924, ["An accurate timing model for fault simulation in MOS circuits", ["Sungho Kim", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.76908", 4, "iccad", 1989]], "Prithviraj Banerjee": [0, ["An accurate timing model for fault simulation in MOS circuits", ["Sungho Kim", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.76908", 4, "iccad", 1989], ["PACE2: an improved parallel VLSI extractor with parameter extraction", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.77005", 4, "iccad", 1989]], "Bryan D. Ackland": [0, ["Event-EMU: an event driven timing simulator for MOS VLSI circuits", ["Bryan D. Ackland", "Robert A. Clark"], "https://doi.org/10.1109/ICCAD.1989.76909", 4, "iccad", 1989]], "Robert A. Clark": [0, ["Event-EMU: an event driven timing simulator for MOS VLSI circuits", ["Bryan D. Ackland", "Robert A. Clark"], "https://doi.org/10.1109/ICCAD.1989.76909", 4, "iccad", 1989]], "David Overhauser": [0, ["Automatic mixed-mode timing simulation", ["David Overhauser", "Ibrahim N. Hajj", "Yi-Fan Hsu"], "https://doi.org/10.1109/ICCAD.1989.76910", 4, "iccad", 1989]], "Ibrahim N. Hajj": [0, ["Automatic mixed-mode timing simulation", ["David Overhauser", "Ibrahim N. Hajj", "Yi-Fan Hsu"], "https://doi.org/10.1109/ICCAD.1989.76910", 4, "iccad", 1989], ["A custom cell generation system for double-metal CMOS technology", ["P. Gee", "Ibrahim N. Hajj", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1989.76922", 4, "iccad", 1989], ["Computation of bus current variance for reliability estimation of VLSI circuits", ["Farid N. Najm", "Ibrahim N. Hajj", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1989.76936", 4, "iccad", 1989]], "Yi-Fan Hsu": [0, ["Automatic mixed-mode timing simulation", ["David Overhauser", "Ibrahim N. Hajj", "Yi-Fan Hsu"], "https://doi.org/10.1109/ICCAD.1989.76910", 4, "iccad", 1989]], "Ying-Meng Li": [0, ["Global refinement for building block layout", ["Ying-Meng Li", "Pushan Tang"], "https://doi.org/10.1109/ICCAD.1989.76911", 4, "iccad", 1989]], "Pushan Tang": [0, ["Global refinement for building block layout", ["Ying-Meng Li", "Pushan Tang"], "https://doi.org/10.1109/ICCAD.1989.76911", 4, "iccad", 1989]], "Malgorzata Marek-Sadowska": [0, ["Timing driven placement", ["Malgorzata Marek-Sadowska", "Shen Lin"], "https://doi.org/10.1109/ICCAD.1989.76912", 4, "iccad", 1989]], "Shen Lin": [0, ["Timing driven placement", ["Malgorzata Marek-Sadowska", "Shen Lin"], "https://doi.org/10.1109/ICCAD.1989.76912", 4, "iccad", 1989]], "Bernhard Korte": [0, ["Combining partitioning and global routing in sea-of-cells design", ["Bernhard Korte", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1989.76913", 4, "iccad", 1989]], "Hans Jurgen Promel": [0, ["Combining partitioning and global routing in sea-of-cells design", ["Bernhard Korte", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1989.76913", 4, "iccad", 1989]], "Angelika Steger": [0, ["Combining partitioning and global routing in sea-of-cells design", ["Bernhard Korte", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1989.76913", 4, "iccad", 1989]], "Miles Murdocca": [0, ["Layout methods for digital optical computing", ["Miles Murdocca"], "https://doi.org/10.1109/ICCAD.1989.76914", 4, "iccad", 1989]], "Stefaan Note": [0, ["Definition and assignment of complex data-paths suited for high throughput applications", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", 4, "iccad", 1989]], "Francky Catthoor": [0, ["Definition and assignment of complex data-paths suited for high throughput applications", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", 4, "iccad", 1989]], "Jef L. van Meerbergen": [0, ["Definition and assignment of complex data-paths suited for high throughput applications", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", 4, "iccad", 1989]], "Hugo De Man": [0, ["Definition and assignment of complex data-paths suited for high throughput applications", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", 4, "iccad", 1989]], "Richard I. Hartley": [0, ["Tree-height minimization in pipelined architectures", ["Richard I. Hartley", "Albert E. Casavant"], "https://doi.org/10.1109/ICCAD.1989.76916", 4, "iccad", 1989]], "Douglas M. Grant": [0, ["Synthesis of address generators", ["Douglas M. Grant", "Peter B. Denyer", "I. Finlay"], "https://doi.org/10.1109/ICCAD.1989.76917", 4, "iccad", 1989]], "Peter B. Denyer": [0, ["Synthesis of address generators", ["Douglas M. Grant", "Peter B. Denyer", "I. Finlay"], "https://doi.org/10.1109/ICCAD.1989.76917", 4, "iccad", 1989]], "I. Finlay": [0, ["Synthesis of address generators", ["Douglas M. Grant", "Peter B. Denyer", "I. Finlay"], "https://doi.org/10.1109/ICCAD.1989.76917", 4, "iccad", 1989]], "Larry M. Augustin": [0, ["Timing models in VAL/VHDL", ["Larry M. Augustin"], "https://doi.org/10.1109/ICCAD.1989.76918", 4, "iccad", 1989]], "Ankan K. Pramanick": [0, ["On the computation of the ranges of detected delay fault sizes", ["Ankan K. Pramanick", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1989.76919", 4, "iccad", 1989]], "Sudhakar M. Reddy": [0, ["On the computation of the ranges of detected delay fault sizes", ["Ankan K. Pramanick", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1989.76919", 4, "iccad", 1989]], "Carl-Johan H. Seger": [0, ["A bounded delay race model", ["Carl-Johan H. Seger"], "https://doi.org/10.1109/ICCAD.1989.76920", 4, "iccad", 1989]], "Xiao-Ming Xiong": [0, ["Two-dimensional compaction for placement refinement", ["Xiao-Ming Xiong"], "https://doi.org/10.1109/ICCAD.1989.76921", 4, "iccad", 1989]], "P. Gee": [0, ["A custom cell generation system for double-metal CMOS technology", ["P. Gee", "Ibrahim N. Hajj", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1989.76922", 4, "iccad", 1989]], "Sung-Mo Kang": [0.8804953843355179, ["A custom cell generation system for double-metal CMOS technology", ["P. Gee", "Ibrahim N. Hajj", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1989.76922", 4, "iccad", 1989], ["An efficient method for parametric yield optimization of MOS integrated circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", 4, "iccad", 1989]], "Richard Anderson": [0, ["An O(n log n) algorithm for 1-D tile compaction", ["Richard Anderson", "Simon Kahan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1989.76923", 4, "iccad", 1989]], "Simon Kahan": [0, ["An O(n log n) algorithm for 1-D tile compaction", ["Richard Anderson", "Simon Kahan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1989.76923", 4, "iccad", 1989]], "Martine D. F. Schlag": [0, ["An O(n log n) algorithm for 1-D tile compaction", ["Richard Anderson", "Simon Kahan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1989.76923", 4, "iccad", 1989]], "R. Okuda": [0, ["An efficient algorithm for layout compaction problem with symmetry constraints", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", 4, "iccad", 1989]], "Takashi Sato": [0, ["An efficient algorithm for layout compaction problem with symmetry constraints", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", 4, "iccad", 1989]], "Hidetoshi Onodera": [0, ["An efficient algorithm for layout compaction problem with symmetry constraints", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", 4, "iccad", 1989]], "K. Tamariu": [0, ["An efficient algorithm for layout compaction problem with symmetry constraints", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", 4, "iccad", 1989]], "Phil Nigh": [0, ["Layout-driven test generation", ["Phil Nigh", "Wojciech Maly"], "https://doi.org/10.1109/ICCAD.1989.76925", 4, "iccad", 1989]], "Wojciech Maly": [0, ["Layout-driven test generation", ["Phil Nigh", "Wojciech Maly"], "https://doi.org/10.1109/ICCAD.1989.76925", 4, "iccad", 1989]], "Hideo Fujiwara": [0, ["Optimal granularity of test generation in a distributed system", ["Hideo Fujiwara", "Tomoo Inoue"], "https://doi.org/10.1109/ICCAD.1989.76926", 4, "iccad", 1989]], "Tomoo Inoue": [0, ["Optimal granularity of test generation in a distributed system", ["Hideo Fujiwara", "Tomoo Inoue"], "https://doi.org/10.1109/ICCAD.1989.76926", 4, "iccad", 1989]], "Samy Makar": [0, ["The critical path for multiple faults", ["Samy Makar", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.76927", 4, "iccad", 1989]], "Edward J. McCluskey": [0, ["The critical path for multiple faults", ["Samy Makar", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.76927", 4, "iccad", 1989], ["Arithmetic and galois checksums", ["Nirmal R. Saxena", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.77015", 4, "iccad", 1989]], "Hector R. Sucar": [0, ["High performance test generation for accurate defect models in CMOS gate array technology", ["Hector R. Sucar", "Susheel J. Chandra", "David J. Wharton"], "https://doi.org/10.1109/ICCAD.1989.76928", 4, "iccad", 1989]], "David J. Wharton": [0, ["High performance test generation for accurate defect models in CMOS gate array technology", ["Hector R. Sucar", "Susheel J. Chandra", "David J. Wharton"], "https://doi.org/10.1109/ICCAD.1989.76928", 4, "iccad", 1989]], "F. T. Hady": [0, ["Uninterpreted modeling using the VHSIC hardware description language (VHDL)", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", 4, "iccad", 1989]], "James H. Aylor": [0, ["Uninterpreted modeling using the VHSIC hardware description language (VHDL)", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", 4, "iccad", 1989]], "Ronald D. Williams": [0, ["Uninterpreted modeling using the VHSIC hardware description language (VHDL)", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", 4, "iccad", 1989]], "Ronald Waxman": [0, ["Uninterpreted modeling using the VHSIC hardware description language (VHDL)", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", 4, "iccad", 1989]], "Ramon D. Acosta": [0, ["Mixed-mode simulation of compiled VHDL programs", ["Ramon D. Acosta", "Steven P. Smith", "J. Larson"], "https://doi.org/10.1109/ICCAD.1989.76930", 4, "iccad", 1989]], "Steven P. Smith": [0, ["Mixed-mode simulation of compiled VHDL programs", ["Ramon D. Acosta", "Steven P. Smith", "J. Larson"], "https://doi.org/10.1109/ICCAD.1989.76930", 4, "iccad", 1989]], "J. Larson": [0, ["Mixed-mode simulation of compiled VHDL programs", ["Ramon D. Acosta", "Steven P. Smith", "J. Larson"], "https://doi.org/10.1109/ICCAD.1989.76930", 4, "iccad", 1989]], "Alec G. Stanculescu": [0, ["Switch-level VHDL descriptions", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", 4, "iccad", 1989]], "Andy S. Tsay": [0, ["Switch-level VHDL descriptions", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", 4, "iccad", 1989]], "Alex N. D. Zamfirescu": [0, ["Switch-level VHDL descriptions", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", 4, "iccad", 1989]], "D. L. Perry": [0, ["Switch-level VHDL descriptions", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", 4, "iccad", 1989]], "Balsha R. Stanisic": [0, ["VHDL modeling for analog-digital hardware designs (VHSIS hardware description language)", ["Balsha R. Stanisic", "Mark W. Brown"], "https://doi.org/10.1109/ICCAD.1989.76932", 4, "iccad", 1989]], "Mark W. Brown": [0, ["VHDL modeling for analog-digital hardware designs (VHSIS hardware description language)", ["Balsha R. Stanisic", "Mark W. Brown"], "https://doi.org/10.1109/ICCAD.1989.76932", 4, "iccad", 1989]], "Tat-Kwan Yu": [9.058986870513763e-05, ["An efficient method for parametric yield optimization of MOS integrated circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", 4, "iccad", 1989]], "Jerome Sacks": [0, ["An efficient method for parametric yield optimization of MOS integrated circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", 4, "iccad", 1989]], "William J. Welch": [0, ["An efficient method for parametric yield optimization of MOS integrated circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", 4, "iccad", 1989]], "K. K. Low": [0, ["A new methodology for the design centering of IC fabrication processes", ["K. K. Low", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76934", 4, "iccad", 1989]], "Stephen W. Director": [0, ["A new methodology for the design centering of IC fabrication processes", ["K. K. Low", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76934", 4, "iccad", 1989], ["SPECS simulation validation with efficient transient sensitivity computation", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", 4, "iccad", 1989], ["Yoda: a framework for the conceptual design VLSI systems", ["Allen M. Dewey", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76974", 4, "iccad", 1989]], "Nicolas Salamina": [0, ["Statistical bipolar circuit design using MSTAT", ["Nicolas Salamina", "Mark R. Rencher"], "https://doi.org/10.1109/ICCAD.1989.76935", 4, "iccad", 1989]], "Mark R. Rencher": [0, ["Statistical bipolar circuit design using MSTAT", ["Nicolas Salamina", "Mark R. Rencher"], "https://doi.org/10.1109/ICCAD.1989.76935", 4, "iccad", 1989]], "Farid N. Najm": [0, ["Computation of bus current variance for reliability estimation of VLSI circuits", ["Farid N. Najm", "Ibrahim N. Hajj", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1989.76936", 4, "iccad", 1989]], "Ping Yang": [4.002336663688766e-05, ["Computation of bus current variance for reliability estimation of VLSI circuits", ["Farid N. Najm", "Ibrahim N. Hajj", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1989.76936", 4, "iccad", 1989], ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4, "iccad", 1989]], "Srinivas Devadas": [0, ["Boolean minimization and algebraic factorization procedures for fully testable sequential machines", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1989.76937", 4, "iccad", 1989], ["Optimum and heuristic algorithms for finite state machine decomposition and partitioning", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76939", 4, "iccad", 1989], ["Optimal layout via Boolean satisfiability", ["Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1989.76956", 4, "iccad", 1989], ["Test generation for highly sequential circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76970", 4, "iccad", 1989]], "Kurt Keutzer": [0, ["Boolean minimization and algebraic factorization procedures for fully testable sequential machines", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1989.76937", 4, "iccad", 1989], ["On properties of algebraic transformation and the multifault testability of multilevel logic", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", 4, "iccad", 1989]], "Kwang-Ting Cheng": [0, ["State assignment for initializable synthesis (gate level analysis)", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76938", 4, "iccad", 1989], ["Design of sequential machines for efficient test generation", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76969", 4, "iccad", 1989]], "Vishwani D. Agrawal": [0, ["State assignment for initializable synthesis (gate level analysis)", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76938", 4, "iccad", 1989], ["Design of sequential machines for efficient test generation", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76969", 4, "iccad", 1989]], "Pranav Ashar": [0, ["Optimum and heuristic algorithms for finite state machine decomposition and partitioning", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76939", 4, "iccad", 1989]], "A. Richard Newton": [0, ["Optimum and heuristic algorithms for finite state machine decomposition and partitioning", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76939", 4, "iccad", 1989], ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989], ["Test generation for highly sequential circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76970", 4, "iccad", 1989]], "Michael Bolotski": [0, ["State assignment for multilevel logic using dynamic literal estimation", ["Michael Bolotski", "Daniel Camporese", "Rod Barman"], "https://doi.org/10.1109/ICCAD.1989.76940", 4, "iccad", 1989]], "Daniel Camporese": [0, ["State assignment for multilevel logic using dynamic literal estimation", ["Michael Bolotski", "Daniel Camporese", "Rod Barman"], "https://doi.org/10.1109/ICCAD.1989.76940", 4, "iccad", 1989]], "Rod Barman": [0, ["State assignment for multilevel logic using dynamic literal estimation", ["Michael Bolotski", "Daniel Camporese", "Rod Barman"], "https://doi.org/10.1109/ICCAD.1989.76940", 4, "iccad", 1989]], "Vijay P. Kumar": [0, ["An approach for the yield enhancement of programmable gate arrays", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", 4, "iccad", 1989]], "Anton T. Dahbura": [0, ["An approach for the yield enhancement of programmable gate arrays", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", 4, "iccad", 1989]], "Fred Fischer": [0, ["An approach for the yield enhancement of programmable gate arrays", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", 4, "iccad", 1989]], "Patrick Juola": [0, ["An approach for the yield enhancement of programmable gate arrays", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", 4, "iccad", 1989]], "Phill K. Rhee": [0.000149663432239322, ["A novel reconfiguration scheme for 2-D processor arrays", ["Phill K. Rhee", "Jung Hwan Kim", "Hee Y. Youn"], "https://doi.org/10.1109/ICCAD.1989.76942", 4, "iccad", 1989]], "Jung Hwan Kim": [0.9857367277145386, ["A novel reconfiguration scheme for 2-D processor arrays", ["Phill K. Rhee", "Jung Hwan Kim", "Hee Y. Youn"], "https://doi.org/10.1109/ICCAD.1989.76942", 4, "iccad", 1989]], "Hee Y. Youn": [0, ["A novel reconfiguration scheme for 2-D processor arrays", ["Phill K. Rhee", "Jung Hwan Kim", "Hee Y. Youn"], "https://doi.org/10.1109/ICCAD.1989.76942", 4, "iccad", 1989]], "Kuochen Wang": [5.014587998175557e-07, ["Fault detection and location in reconfigurable VLSI arrays", ["Kuochen Wang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.1989.76943", 4, "iccad", 1989]], "Sy-Yen Kuo": [0, ["Fault detection and location in reconfigurable VLSI arrays", ["Kuochen Wang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.1989.76943", 4, "iccad", 1989]], "Ming-Feng Chang": [2.0419877788668828e-08, ["Optimal wafer probe testing and diagnosis of k-out-of-n structures", ["Ming-Feng Chang", "Weiping Shi", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1989.76944", 4, "iccad", 1989]], "Weiping Shi": [0, ["Optimal wafer probe testing and diagnosis of k-out-of-n structures", ["Ming-Feng Chang", "Weiping Shi", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1989.76944", 4, "iccad", 1989]], "W. Kent Fuchs": [0, ["Optimal wafer probe testing and diagnosis of k-out-of-n structures", ["Ming-Feng Chang", "Weiping Shi", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1989.76944", 4, "iccad", 1989]], "Dae-Hyung Cho": [0.9995449185371399, ["A table look-up model using a 3-D isoparametric shape function with improved convergency", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", 4, "iccad", 1989]], "Tae-Han Kim": [0.9112742245197296, ["A table look-up model using a 3-D isoparametric shape function with improved convergency", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", 4, "iccad", 1989]], "Jeong-Taek Kong": [0.9999934732913971, ["A table look-up model using a 3-D isoparametric shape function with improved convergency", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", 4, "iccad", 1989]], "Chandramouli Visweswariah": [0, ["Piecewise approximate circuit simulation", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76946", 4, "iccad", 1989]], "Ronald A. Rohrer": [0, ["Piecewise approximate circuit simulation", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76946", 4, "iccad", 1989], ["SPECS simulation validation with efficient transient sensitivity computation", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", 4, "iccad", 1989]], "Tuyen V. Nguyen": [0, ["SPECS simulation validation with efficient transient sensitivity computation", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", 4, "iccad", 1989]], "Peter Feldmann": [0, ["SPECS simulation validation with efficient transient sensitivity computation", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", 4, "iccad", 1989]], "Rao Prakash Pokala": [0, ["Thermal analysis in SPICE", ["Rao Prakash Pokala", "Dileep A. Divekar"], "https://doi.org/10.1109/ICCAD.1989.76948", 4, "iccad", 1989]], "Dileep A. Divekar": [0, ["Thermal analysis in SPICE", ["Rao Prakash Pokala", "Dileep A. Divekar"], "https://doi.org/10.1109/ICCAD.1989.76948", 4, "iccad", 1989]], "Erik Brunvand": [0, ["Translating concurrent programs into delay-insensitive circuits", ["Erik Brunvand", "Robert F. Sproull"], "https://doi.org/10.1109/ICCAD.1989.76949", 4, "iccad", 1989]], "Robert F. Sproull": [0, ["Translating concurrent programs into delay-insensitive circuits", ["Erik Brunvand", "Robert F. Sproull"], "https://doi.org/10.1109/ICCAD.1989.76949", 4, "iccad", 1989]], "Steven M. Nowick": [0, ["Practicality of state-machine verification of speed-independent circuits", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1989.76950", 4, "iccad", 1989]], "David L. Dill": [0, ["Practicality of state-machine verification of speed-independent circuits", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1989.76950", 4, "iccad", 1989]], "Derek C. Wong": [0, ["Inserting active delay elements to achieve wave pipelining", ["Derek C. Wong", "Giovanni De Micheli", "Michael J. Flynn"], "https://doi.org/10.1109/ICCAD.1989.76951", 4, "iccad", 1989]], "Giovanni De Micheli": [0, ["Inserting active delay elements to achieve wave pipelining", ["Derek C. Wong", "Giovanni De Micheli", "Michael J. Flynn"], "https://doi.org/10.1109/ICCAD.1989.76951", 4, "iccad", 1989]], "Michael J. Flynn": [0, ["Inserting active delay elements to achieve wave pipelining", ["Derek C. Wong", "Giovanni De Micheli", "Michael J. Flynn"], "https://doi.org/10.1109/ICCAD.1989.76951", 4, "iccad", 1989]], "Anoop Singhal": [0, ["A data model and architecture for VLSI/CAD databases", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", 4, "iccad", 1989]], "Nishit P. Parikh": [0, ["A data model and architecture for VLSI/CAD databases", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", 4, "iccad", 1989]], "Debaprosad Dutt": [0, ["A data model and architecture for VLSI/CAD databases", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", 4, "iccad", 1989]], "Chi-Yuan Lo": [0, ["A data model and architecture for VLSI/CAD databases", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", 4, "iccad", 1989]], "Mark Beardslee": [0, ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989]], "Chuck Kring": [0, ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989]], "Rajeev Murgai": [0, ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989]], "Hamid Savoj": [0, ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989], ["Fast two-level logic minimizers for multi-level logic synthesis", ["Hamid Savoj", "Abdul A. Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.77009", 4, "iccad", 1989]], "Robert K. Brayton": [0, ["SLIP: a software environment for system level interactive partitioning", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4, "iccad", 1989], ["An exact minimizer for Boolean relations", ["Robert K. Brayton", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1989.76961", 4, "iccad", 1989], ["Consistency and observability invariance in multi-level logic synthesis", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.76984", 4, "iccad", 1989], ["Fast two-level logic minimizers for multi-level logic synthesis", ["Hamid Savoj", "Abdul A. Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.77009", 4, "iccad", 1989]], "Ernst Siepmann": [0, ["A data management interface as part of the framework of an integrated VLSI-design system", ["Ernst Siepmann"], "https://doi.org/10.1109/ICCAD.1989.76954", 4, "iccad", 1989]], "R. J. Bonneau": [0, ["DEC's engineering to manufacturing BRIDGE system based on the D-BUS architecture", ["R. J. Bonneau"], "https://doi.org/10.1109/ICCAD.1989.76955", 4, "iccad", 1989]], "Yen-Chuen A. Wei": [0, ["Towards efficient hierarchical designs by ratio cut partitioning", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1989.76957", 4, "iccad", 1989]], "Chung-Kuan Cheng": [0, ["Towards efficient hierarchical designs by ratio cut partitioning", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1989.76957", 4, "iccad", 1989]], "Jason Cong": [0, ["Pin assignment with global routing", ["Jason Cong"], "https://doi.org/10.1109/ICCAD.1989.76958", 4, "iccad", 1989], ["Constrained floorplan design for flexible blocks", ["Sai-keung Dong", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1989.76997", 4, "iccad", 1989]], "Glenn Colon-Bonet": [0, ["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4, "iccad", 1989]], "Eric M. Schwarz": [0, ["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4, "iccad", 1989]], "D. G. Bostick": [0, ["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4, "iccad", 1989]], "Gary D. Hachtel": [0, ["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4, "iccad", 1989], ["On properties of algebraic transformation and the multifault testability of multilevel logic", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", 4, "iccad", 1989], ["New ATPG techniques for logic optimization", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", 4, "iccad", 1989]], "Michael R. Lightner": [0, ["On optimal extraction of combinational logic and don't care sets from hardware description languages", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4, "iccad", 1989]], "Seiyang Yang": [0.03522832319140434, ["PLA decomposition with generalized decoders", ["Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1989.76960", 4, "iccad", 1989]], "Maciej J. Ciesielski": [0, ["PLA decomposition with generalized decoders", ["Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1989.76960", 4, "iccad", 1989]], "Fabio Somenzi": [0, ["An exact minimizer for Boolean relations", ["Robert K. Brayton", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1989.76961", 4, "iccad", 1989]], "Carl Ebeling": [0, ["WireLisp: combining graphics and procedures in a circuit specification language", ["Carl Ebeling", "Zhanbing Wu"], "https://doi.org/10.1109/ICCAD.1989.76962", 4, "iccad", 1989]], "Zhanbing Wu": [2.329744717144422e-07, ["WireLisp: combining graphics and procedures in a circuit specification language", ["Carl Ebeling", "Zhanbing Wu"], "https://doi.org/10.1109/ICCAD.1989.76962", 4, "iccad", 1989]], "Larry G. Jones": [0, ["Fast incremental netlist compilation of hierarchical schematics", ["Larry G. Jones"], "https://doi.org/10.1109/ICCAD.1989.76963", 4, "iccad", 1989]], "Tsung D. Lee": [0.018967739772051573, ["Structure optimization in logic schematic generation", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1989.76964", 4, "iccad", 1989]], "Lawrence P. McNamee": [0, ["Structure optimization in logic schematic generation", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1989.76964", 4, "iccad", 1989]], "Jan Madsen": [0, ["A new approach to optimal cell synthesis", ["Jan Madsen"], "https://doi.org/10.1109/ICCAD.1989.76965", 4, "iccad", 1989]], "Antun Domic": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Samuel Levitin": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Nathan Phillips": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Channeary Thai": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Thomas R. Shiple": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Dilip Bhavsar": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Clint Bissel": [0, ["CLEO: a CMOS layout generator", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4, "iccad", 1989]], "Chi-Yi Hwang": [8.76398480613716e-05, ["An optimal transistor-chaining algorithm for CMOS cell layout", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", 4, "iccad", 1989]], "Yung-Ching Hsieh": [0, ["An optimal transistor-chaining algorithm for CMOS cell layout", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", 4, "iccad", 1989]], "P. K. Sun": [0.5, ["CETUS-a versatile custom cell synthesizer", ["P. K. Sun"], "https://doi.org/10.1109/ICCAD.1989.76968", 4, "iccad", 1989]], "Abhijit Ghosh": [0, ["Test generation for highly sequential circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76970", 4, "iccad", 1989]], "Thirumalai Sridhar": [0, ["FACT-a testability analysis methodology", ["Thirumalai Sridhar"], "https://doi.org/10.1109/ICCAD.1989.76971", 4, "iccad", 1989]], "P. J. Rankin": [0, ["Analogue circuit optimization in a graphical environment", ["P. J. Rankin", "J. M. Siemensma"], "https://doi.org/10.1109/ICCAD.1989.76972", 4, "iccad", 1989]], "J. M. Siemensma": [0, ["Analogue circuit optimization in a graphical environment", ["P. J. Rankin", "J. M. Siemensma"], "https://doi.org/10.1109/ICCAD.1989.76972", 4, "iccad", 1989]], "John S. Wenstrand": [0, ["A manufacturing-oriented environment for synthesis of fabrication processes", ["John S. Wenstrand", "Hiroshi Iwai", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1989.76973", 4, "iccad", 1989]], "Hiroshi Iwai": [0, ["A manufacturing-oriented environment for synthesis of fabrication processes", ["John S. Wenstrand", "Hiroshi Iwai", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1989.76973", 4, "iccad", 1989]], "Robert W. Dutton": [0, ["A manufacturing-oriented environment for synthesis of fabrication processes", ["John S. Wenstrand", "Hiroshi Iwai", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1989.76973", 4, "iccad", 1989]], "Allen M. Dewey": [0, ["Yoda: a framework for the conceptual design VLSI systems", ["Allen M. Dewey", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76974", 4, "iccad", 1989]], "Hamideh Afsarmanesh": [0, ["The EVE VLSI information management environment", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", 4, "iccad", 1989]], "Esther Brotoatmodjo": [0, ["The EVE VLSI information management environment", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", 4, "iccad", 1989]], "Kwang June Byeon": [0.9995078593492508, ["The EVE VLSI information management environment", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", 4, "iccad", 1989]], "Alice C. Parker": [0, ["The EVE VLSI information management environment", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", 4, "iccad", 1989]], "Massoud Pedram": [0, ["Interconnection length estimation for optimized standard cell layouts", ["Massoud Pedram", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1989.76976", 4, "iccad", 1989]], "Bryan Preas": [0, ["Interconnection length estimation for optimized standard cell layouts", ["Massoud Pedram", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1989.76976", 4, "iccad", 1989]], "David P. LaPotin": [0, ["Early matching of system requirements and package capabilities", ["David P. LaPotin", "Y.-H. Chen"], "https://doi.org/10.1109/ICCAD.1989.76977", 4, "iccad", 1989]], "Y.-H. Chen": [0, ["Early matching of system requirements and package capabilities", ["David P. LaPotin", "Y.-H. Chen"], "https://doi.org/10.1109/ICCAD.1989.76977", 4, "iccad", 1989]], "Parameswaran Ramanathan": [0, ["A clock distribution scheme for nonsymmetric VLSI circuits", ["Parameswaran Ramanathan", "Kang G. Shin"], "https://doi.org/10.1109/ICCAD.1989.76978", 4, "iccad", 1989]], "Kang G. Shin": [1, ["A clock distribution scheme for nonsymmetric VLSI circuits", ["Parameswaran Ramanathan", "Kang G. Shin"], "https://doi.org/10.1109/ICCAD.1989.76978", 4, "iccad", 1989]], "Donald J. Erdman": [0, ["A Newton waveform relaxation algorithm for circuit simulation", ["Donald J. Erdman", "Donald J. Rose"], "https://doi.org/10.1109/ICCAD.1989.76979", 4, "iccad", 1989]], "Donald J. Rose": [0, ["A Newton waveform relaxation algorithm for circuit simulation", ["Donald J. Erdman", "Donald J. Rose"], "https://doi.org/10.1109/ICCAD.1989.76979", 4, "iccad", 1989]], "Richard Burch": [0, ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4, "iccad", 1989]], "Kartikeya Mayaram": [0, ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4, "iccad", 1989]], "Jue-Hsien Chern": [0, ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4, "iccad", 1989]], "Paul F. Cox": [0, ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4, "iccad", 1989]], "Mark W. Reichelt": [0, ["Waveform relaxation for transient simulation of two-dimensional MOS devices", ["Mark W. Reichelt", "Jacob K. White", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1989.76981", 4, "iccad", 1989]], "Jacob K. White": [0, ["Waveform relaxation for transient simulation of two-dimensional MOS devices", ["Mark W. Reichelt", "Jacob K. White", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1989.76981", 4, "iccad", 1989]], "Jonathan Allen": [0, ["Waveform relaxation for transient simulation of two-dimensional MOS devices", ["Mark W. Reichelt", "Jacob K. White", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1989.76981", 4, "iccad", 1989]], "Kaushik Roy": [0, ["Synthesis of delay fault testable combinational logic", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", 4, "iccad", 1989]], "Jacob A. Abraham": [0, ["Synthesis of delay fault testable combinational logic", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", 4, "iccad", 1989], ["Portable parallel logic and fault simulation", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", 4, "iccad", 1989]], "Kaushik De": [0, ["Synthesis of delay fault testable combinational logic", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", 4, "iccad", 1989]], "Stephen L. Lusky": [0, ["Synthesis of delay fault testable combinational logic", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", 4, "iccad", 1989]], "Reily M. Jacoby": [0, ["On properties of algebraic transformation and the multifault testability of multilevel logic", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", 4, "iccad", 1989], ["New ATPG techniques for logic optimization", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", 4, "iccad", 1989]], "Christopher R. Morrison": [0, ["On properties of algebraic transformation and the multifault testability of multilevel logic", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", 4, "iccad", 1989]], "Patrick C. McGeer": [0, ["Consistency and observability invariance in multi-level logic synthesis", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.76984", 4, "iccad", 1989]], "Hee Yong Youn": [0, ["An efficient channel routing algorithm for defective arrays", ["Hee Yong Youn", "Adit D. Singh"], "https://doi.org/10.1109/ICCAD.1989.76985", 4, "iccad", 1989]], "Adit D. Singh": [0, ["An efficient channel routing algorithm for defective arrays", ["Hee Yong Youn", "Adit D. Singh"], "https://doi.org/10.1109/ICCAD.1989.76985", 4, "iccad", 1989]], "Fur-Shing Tsai": [0, ["Routing using a pyramid data structure", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1989.76986", 4, "iccad", 1989]], "Raja Venkateswaran": [0, ["HAM-a hardware accelerator for multi-layer wire routing", ["Raja Venkateswaran", "Pinaki Mazumder"], "https://doi.org/10.1109/ICCAD.1989.76987", 4, "iccad", 1989]], "Pinaki Mazumder": [0, ["HAM-a hardware accelerator for multi-layer wire routing", ["Raja Venkateswaran", "Pinaki Mazumder"], "https://doi.org/10.1109/ICCAD.1989.76987", 4, "iccad", 1989]], "Sattam Dasgupta": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "Mahesh Mehendale": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "V. R. Sudershan": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "Rajeev Jain": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "Nagaraj Subramanyam": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "James Hochschild": [0, ["FDT-a design tool for switched capacitor filters", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4, "iccad", 1989]], "Masato Mogaki": [0, ["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4, "iccad", 1989]], "Naoki Kato": [0, ["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4, "iccad", 1989]], "Youko Chikami": [0, ["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4, "iccad", 1989]], "Naoyuki Yamada": [0, ["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4, "iccad", 1989]], "Yasuhiro Kobayashi": [0, ["LADIES: an automatic layout system for analog LSI's", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4, "iccad", 1989]], "C. Leonard Berman": [0, ["Functional comparison of logic designs for VLSI circuits", ["C. Leonard Berman", "Louise Trevillyan"], "https://doi.org/10.1109/ICCAD.1989.76990", 4, "iccad", 1989]], "Louise Trevillyan": [0, ["Functional comparison of logic designs for VLSI circuits", ["C. Leonard Berman", "Louise Trevillyan"], "https://doi.org/10.1109/ICCAD.1989.76990", 4, "iccad", 1989]], "Asher Wilk": [0, ["Specification and verification of VLSI systems", ["Asher Wilk", "Amir Pnueli"], "https://doi.org/10.1109/ICCAD.1989.76991", 4, "iccad", 1989]], "Amir Pnueli": [0, ["Specification and verification of VLSI systems", ["Asher Wilk", "Amir Pnueli"], "https://doi.org/10.1109/ICCAD.1989.76991", 4, "iccad", 1989]], "Miron Abramovici": [0, ["Dynamic redundancy identification in automatic test generation", ["Miron Abramovici", "David T. Miller", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1989.76992", 4, "iccad", 1989]], "David T. Miller": [0, ["Dynamic redundancy identification in automatic test generation", ["Miron Abramovici", "David T. Miller", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1989.76992", 4, "iccad", 1989]], "Rabindra K. Roy": [0, ["Dynamic redundancy identification in automatic test generation", ["Miron Abramovici", "David T. Miller", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1989.76992", 4, "iccad", 1989]], "Hyoung B. Min": [0.9970035701990128, ["FANHAT: fanout oriented hierarchical automatic test generation system", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", 4, "iccad", 1989]], "William A. Rogers": [0, ["FANHAT: fanout oriented hierarchical automatic test generation system", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", 4, "iccad", 1989]], "Hwei-Tsu Ann Luh": [0, ["FANHAT: fanout oriented hierarchical automatic test generation system", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", 4, "iccad", 1989]], "Y. Kitamura": [0, ["Exact critical path tracing fault simulation on massively parallel processor AAP2", ["Y. Kitamura"], "https://doi.org/10.1109/ICCAD.1989.76994", 4, "iccad", 1989]], "Manfred Geilert": [0, ["High-speed compiled-code simulation of transition faults", ["Manfred Geilert"], "https://doi.org/10.1109/ICCAD.1989.76995", 4, "iccad", 1989]], "D. F. Wong": [0, ["An algorithm for hierarchical floorplan design", ["D. F. Wong", "Khe-Sing The"], "https://doi.org/10.1109/ICCAD.1989.76996", 4, "iccad", 1989]], "Khe-Sing The": [0, ["An algorithm for hierarchical floorplan design", ["D. F. Wong", "Khe-Sing The"], "https://doi.org/10.1109/ICCAD.1989.76996", 4, "iccad", 1989]], "Sai-keung Dong": [1.9592809508139908e-06, ["Constrained floorplan design for flexible blocks", ["Sai-keung Dong", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1989.76997", 4, "iccad", 1989]], "C. L. Liu": [0, ["Constrained floorplan design for flexible blocks", ["Sai-keung Dong", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1989.76997", 4, "iccad", 1989]], "Wing K. Luk": [0, ["Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout", ["Wing K. Luk", "Alvar A. Dean", "John W. Mathews"], "https://doi.org/10.1109/ICCAD.1989.76998", 4, "iccad", 1989]], "Alvar A. Dean": [0, ["Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout", ["Wing K. Luk", "Alvar A. Dean", "John W. Mathews"], "https://doi.org/10.1109/ICCAD.1989.76998", 4, "iccad", 1989]], "John W. Mathews": [0, ["Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout", ["Wing K. Luk", "Alvar A. Dean", "John W. Mathews"], "https://doi.org/10.1109/ICCAD.1989.76998", 4, "iccad", 1989]], "David M. Lewis": [0, ["Hierarchical compiled event-driven logic simulation", ["David M. Lewis"], "https://doi.org/10.1109/ICCAD.1989.76999", 4, "iccad", 1989]], "Mary L. Bailey": [0, ["A model for comparing synchronization strategies for parallel logic-level simulation", ["Mary L. Bailey", "Lawrence Snyder"], "https://doi.org/10.1109/ICCAD.1989.77000", 4, "iccad", 1989]], "Lawrence Snyder": [0, ["A model for comparing synchronization strategies for parallel logic-level simulation", ["Mary L. Bailey", "Lawrence Snyder"], "https://doi.org/10.1109/ICCAD.1989.77000", 4, "iccad", 1989]], "Robert B. Mueller-Thuns": [0, ["Portable parallel logic and fault simulation", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", 4, "iccad", 1989]], "Daniel G. Saab": [0, ["Portable parallel logic and fault simulation", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", 4, "iccad", 1989]], "Robert F. Damiano": [0, ["Portable parallel logic and fault simulation", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", 4, "iccad", 1989]], "Peter R. OBrien": [0, ["Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation", ["Peter R. OBrien", "Thomas L. Savarino"], "https://doi.org/10.1109/ICCAD.1989.77002", 4, "iccad", 1989]], "Thomas L. Savarino": [0, ["Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation", ["Peter R. OBrien", "Thomas L. Savarino"], "https://doi.org/10.1109/ICCAD.1989.77002", 4, "iccad", 1989]], "Cheryl Harkness": [0, ["Modeling uncertainty in RC timing analysis", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1989.77003", 4, "iccad", 1989]], "Daniel P. Lopresti": [0, ["Modeling uncertainty in RC timing analysis", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1989.77003", 4, "iccad", 1989]], "Habib Youssef": [0, ["Critical path issue in VLSI design", ["Habib Youssef", "Eugene Shragowitz", "Lionel Bening"], "https://doi.org/10.1109/ICCAD.1989.77004", 4, "iccad", 1989]], "Eugene Shragowitz": [0, ["Critical path issue in VLSI design", ["Habib Youssef", "Eugene Shragowitz", "Lionel Bening"], "https://doi.org/10.1109/ICCAD.1989.77004", 4, "iccad", 1989]], "Lionel Bening": [0, ["Critical path issue in VLSI design", ["Habib Youssef", "Eugene Shragowitz", "Lionel Bening"], "https://doi.org/10.1109/ICCAD.1989.77004", 4, "iccad", 1989]], "Krishna P. Belkhale": [0, ["PACE2: an improved parallel VLSI extractor with parameter extraction", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.77005", 4, "iccad", 1989]], "James Janak": [0, ["C3DSTAR: a 3D wiring capacitance calculator", ["James Janak", "David D. Ling", "Hao-Ming Huang"], "https://doi.org/10.1109/ICCAD.1989.77006", 4, "iccad", 1989]], "David D. Ling": [0, ["C3DSTAR: a 3D wiring capacitance calculator", ["James Janak", "David D. Ling", "Hao-Ming Huang"], "https://doi.org/10.1109/ICCAD.1989.77006", 4, "iccad", 1989]], "Hao-Ming Huang": [0, ["C3DSTAR: a 3D wiring capacitance calculator", ["James Janak", "David D. Ling", "Hao-Ming Huang"], "https://doi.org/10.1109/ICCAD.1989.77006", 4, "iccad", 1989]], "Jean-Claude Dufourd": [0, ["The Stickizer: a layout to symbolic converter", ["Jean-Claude Dufourd"], "https://doi.org/10.1109/ICCAD.1989.77007", 4, "iccad", 1989]], "Jose Pineda de Gyvez": [0, ["A layout defect-sensitivity extractor", ["Jose Pineda de Gyvez", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1989.77008", 4, "iccad", 1989]], "Jochen A. G. Jess": [0, ["A layout defect-sensitivity extractor", ["Jose Pineda de Gyvez", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1989.77008", 4, "iccad", 1989]], "Abdul A. Malik": [0, ["Fast two-level logic minimizers for multi-level logic synthesis", ["Hamid Savoj", "Abdul A. Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.77009", 4, "iccad", 1989]], "P. Moceyunas": [0, ["New ATPG techniques for logic optimization", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", 4, "iccad", 1989]], "Hyunwoo Cho": [0.9994963705539703, ["New ATPG techniques for logic optimization", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", 4, "iccad", 1989]], "Kuang-Chien Chen": [0, ["SYLON-DREAM: a multi-level network synthesizer", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1109/ICCAD.1989.77011", 4, "iccad", 1989]], "Saburo Muroga": [0, ["SYLON-DREAM: a multi-level network synthesizer", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1109/ICCAD.1989.77011", 4, "iccad", 1989]], "Yusuke Matsunaga": [0, ["Multi-level logic optimization using binary decision diagrams", ["Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1989.77012", 4, "iccad", 1989]], "Masahiro Fujita": [0, ["Multi-level logic optimization using binary decision diagrams", ["Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1989.77012", 4, "iccad", 1989]], "Magdy S. Abadir": [0, ["TIGER: testability insertion guidance expert system", ["Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.1989.77013", 4, "iccad", 1989]], "Yi-Nan Shen": [0, ["Fault detection in a testable PLA with low overhead for production testing", ["Yi-Nan Shen", "Fabrizio Lombardi"], "https://doi.org/10.1109/ICCAD.1989.77014", 4, "iccad", 1989]], "Fabrizio Lombardi": [0, ["Fault detection in a testable PLA with low overhead for production testing", ["Yi-Nan Shen", "Fabrizio Lombardi"], "https://doi.org/10.1109/ICCAD.1989.77014", 4, "iccad", 1989]], "Nirmal R. Saxena": [0, ["Arithmetic and galois checksums", ["Nirmal R. Saxena", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.77015", 4, "iccad", 1989]], "Robert C. Aitken": [0, ["A diagnosis method using pseudo-random vectors without intermediate signatures", ["Robert C. Aitken", "Vinod K. Agarwal"], "https://doi.org/10.1109/ICCAD.1989.77016", 4, "iccad", 1989]], "Vinod K. Agarwal": [0, ["A diagnosis method using pseudo-random vectors without intermediate signatures", ["Robert C. Aitken", "Vinod K. Agarwal"], "https://doi.org/10.1109/ICCAD.1989.77016", 4, "iccad", 1989]]}