# UART_Project
Implementation of classic UART communication protocol with addition of System Verilog Assertions (SVA) and UVM-lite testbench.
