Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Apr  4 10:24:39 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           75 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |              85 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal             |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  i_Clk_IBUF_BUFG |                                       | UDISPLAY/p_0_in[1]                       |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG | UTX/r_SM_Main[2]                      |                                          |                1 |              1 |         1.00 |
|  i_Clk_IBUF_BUFG |                                       | UDISPLAY/p_0_in[6]                       |                1 |              2 |         2.00 |
|  i_Clk_IBUF_BUFG |                                       | UDISPLAY/p_0_in[5]                       |                1 |              4 |         4.00 |
|  i_Clk_IBUF_BUFG | USEND/which_byte_out                  |                                          |                2 |              5 |         2.50 |
|  i_Clk_IBUF_BUFG | UTX/r_TX_Data                         |                                          |                2 |              7 |         3.50 |
|  i_Clk_IBUF_BUFG | USEND/temp_byte_out[6]_i_1_n_0        |                                          |                3 |              7 |         2.33 |
|  i_Clk_IBUF_BUFG | URX/r_Clk_Count[7]_i_1_n_0            |                                          |                4 |              8 |         2.00 |
|  i_Clk_IBUF_BUFG | URX/r_RX_Byte_reg[3]_1                |                                          |                6 |              8 |         1.33 |
|  i_Clk_IBUF_BUFG | UTX/r_Clk_Count_0                     | UTX/r_Clk_Count0                         |                3 |              8 |         2.67 |
|  i_Clk_IBUF_BUFG | USEND/counter[10]_i_1_n_0             |                                          |                3 |             10 |         3.33 |
|  i_Clk_IBUF_BUFG | UUPDATE/request_selected_int_reg[0]_2 |                                          |                5 |             10 |         2.00 |
|  i_Clk_IBUF_BUFG | UUPDATE/request_selected_int_reg[0]_0 |                                          |                6 |             10 |         1.67 |
|  i_Clk_IBUF_BUFG | UHANDLE/tussenwaarde[18]_i_1_n_0      | UHANDLE/tussenwaarde[31]_i_1_n_0         |                5 |             17 |         3.40 |
|  i_Clk_IBUF_BUFG | UHANDLE/tussenwaarde[18]_i_1_n_0      |                                          |               13 |             19 |         1.46 |
|  i_Clk_IBUF_BUFG |                                       | UUPDATE/request_selected_int[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  i_Clk_IBUF_BUFG | UUPDATE/request_selected_int_reg[1]_0 | URX/o_life_lost6_out                     |                8 |             32 |         4.00 |
|  i_Clk_IBUF_BUFG |                                       | USOUND/PLAYHZ/o_Sound_reg_i_1_n_7        |                9 |             33 |         3.67 |
|  i_Clk_IBUF_BUFG |                                       |                                          |               75 |            181 |         2.41 |
+------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+


