// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Discrete_FIR_Filter
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR 
// Filte
// Hierarchy Level: 2
// Model version: 9.2
// 
// Discrete FIR Filter
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Discrete_FIR_Filter
          (clk,
           reset,
           enb_1_8_0,
           dataIn_re,
           dataIn_im,
           validIn,
           syncReset,
           dataOut_re,
           dataOut_im,
           validOut);


  input   clk;
  input   reset;
  input   enb_1_8_0;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   validIn;
  input   syncReset;
  output  signed [15:0] dataOut_re;  // sfix16_En11
  output  signed [15:0] dataOut_im;  // sfix16_En11
  output  validOut;




  Filter u_FilterBank (.clk(clk),
                       .reset(reset),
                       .enb_1_8_0(enb_1_8_0),
                       .dataIn_re(dataIn_re),  // sfix16_En12
                       .dataIn_im(dataIn_im),  // sfix16_En12
                       .validIn(validIn),
                       .syncReset(syncReset),
                       .dataOut_re(dataOut_re),  // sfix16_En11
                       .dataOut_im(dataOut_im),  // sfix16_En11
                       .validOut(validOut)
                       );

endmodule  // Discrete_FIR_Filter

